

================================================================
== Vivado HLS Report for 'FCMac'
================================================================
* Date:           Tue May  2 19:18:44 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.662|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4872|  4872|  4872|  4872|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |- loop_init_ne     |  1664|  1664|        26|          -|          -|    64|    no    |
        | + loop_init_pe    |    24|    24|         3|          -|          -|     8|    no    |
        |- loop_dim         |  2052|  2052|        69|         64|         64|    32|    yes   |
        |- loop_output_ne   |  1152|  1152|        18|          -|          -|    64|    no    |
        | + loop_output_pe  |    16|    16|         2|          -|          -|     8|    no    |
        +-------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 69


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 1
  Pipeline-0 : II = 64, D = 69, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	6  / (tmp)
3 --> 
	4  / (!tmp_2)
	2  / (tmp_2)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	75  / (tmp_1)
	7  / (!tmp_1)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	6  / true
75 --> 
	76  / true
76 --> 
	77  / (!tmp_4)
77 --> 
	78  / (!tmp_s)
	76  / (tmp_s)
78 --> 
	77  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str69, i32 0, i32 0, [1 x i8]* @p_str70, [1 x i8]* @p_str71, [1 x i8]* @p_str72, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str73, [1 x i8]* @p_str74)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str62, i32 0, i32 0, [1 x i8]* @p_str63, [1 x i8]* @p_str64, [1 x i8]* @p_str65, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str66, [1 x i8]* @p_str67)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%macRegisters_0_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 81 'alloca' 'macRegisters_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%macRegisters_1_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 82 'alloca' 'macRegisters_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%macRegisters_2_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 83 'alloca' 'macRegisters_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%macRegisters_3_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 84 'alloca' 'macRegisters_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%macRegisters_4_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 85 'alloca' 'macRegisters_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%macRegisters_5_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 86 'alloca' 'macRegisters_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%macRegisters_6_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 87 'alloca' 'macRegisters_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%macRegisters_7_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 88 'alloca' 'macRegisters_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%macRegisters_8_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 89 'alloca' 'macRegisters_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%macRegisters_9_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 90 'alloca' 'macRegisters_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%macRegisters_10_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 91 'alloca' 'macRegisters_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%macRegisters_11_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 92 'alloca' 'macRegisters_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%macRegisters_12_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 93 'alloca' 'macRegisters_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%macRegisters_13_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 94 'alloca' 'macRegisters_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%macRegisters_14_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 95 'alloca' 'macRegisters_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%macRegisters_15_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 96 'alloca' 'macRegisters_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%macRegisters_16_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 97 'alloca' 'macRegisters_16_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%macRegisters_17_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 98 'alloca' 'macRegisters_17_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%macRegisters_18_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 99 'alloca' 'macRegisters_18_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%macRegisters_19_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 100 'alloca' 'macRegisters_19_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%macRegisters_20_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 101 'alloca' 'macRegisters_20_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%macRegisters_21_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 102 'alloca' 'macRegisters_21_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%macRegisters_22_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 103 'alloca' 'macRegisters_22_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%macRegisters_23_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 104 'alloca' 'macRegisters_23_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%macRegisters_24_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 105 'alloca' 'macRegisters_24_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_25_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 106 'alloca' 'macRegisters_25_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_26_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 107 'alloca' 'macRegisters_26_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_27_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 108 'alloca' 'macRegisters_27_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_28_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 109 'alloca' 'macRegisters_28_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%macRegisters_29_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 110 'alloca' 'macRegisters_29_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%macRegisters_30_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 111 'alloca' 'macRegisters_30_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%macRegisters_31_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 112 'alloca' 'macRegisters_31_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%macRegisters_32_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 113 'alloca' 'macRegisters_32_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%macRegisters_33_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 114 'alloca' 'macRegisters_33_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%macRegisters_34_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 115 'alloca' 'macRegisters_34_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%macRegisters_35_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 116 'alloca' 'macRegisters_35_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%macRegisters_36_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 117 'alloca' 'macRegisters_36_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%macRegisters_37_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 118 'alloca' 'macRegisters_37_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%macRegisters_38_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 119 'alloca' 'macRegisters_38_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%macRegisters_39_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 120 'alloca' 'macRegisters_39_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%macRegisters_40_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 121 'alloca' 'macRegisters_40_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%macRegisters_41_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 122 'alloca' 'macRegisters_41_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%macRegisters_42_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 123 'alloca' 'macRegisters_42_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%macRegisters_43_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 124 'alloca' 'macRegisters_43_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%macRegisters_44_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 125 'alloca' 'macRegisters_44_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%macRegisters_45_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 126 'alloca' 'macRegisters_45_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%macRegisters_46_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 127 'alloca' 'macRegisters_46_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%macRegisters_47_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 128 'alloca' 'macRegisters_47_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%macRegisters_48_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 129 'alloca' 'macRegisters_48_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%macRegisters_49_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 130 'alloca' 'macRegisters_49_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%macRegisters_50_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 131 'alloca' 'macRegisters_50_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%macRegisters_51_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 132 'alloca' 'macRegisters_51_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%macRegisters_52_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 133 'alloca' 'macRegisters_52_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%macRegisters_53_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 134 'alloca' 'macRegisters_53_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%macRegisters_54_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 135 'alloca' 'macRegisters_54_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%macRegisters_55_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 136 'alloca' 'macRegisters_55_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%macRegisters_56_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 137 'alloca' 'macRegisters_56_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%macRegisters_57_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 138 'alloca' 'macRegisters_57_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%macRegisters_58_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 139 'alloca' 'macRegisters_58_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%macRegisters_59_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 140 'alloca' 'macRegisters_59_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%macRegisters_60_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 141 'alloca' 'macRegisters_60_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%macRegisters_61_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 142 'alloca' 'macRegisters_61_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%macRegisters_62_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 143 'alloca' 'macRegisters_62_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%macRegisters_63_V = alloca [8 x i8], align 1" [S4_4/conv1d.h:1481]   --->   Operation 144 'alloca' 'macRegisters_63_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 145 [1/1] (1.30ns)   --->   "br label %1" [S4_4/conv1d.h:1485]   --->   Operation 145 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%ne = phi i7 [ 0, %0 ], [ %ne_1, %6 ]"   --->   Operation 146 'phi' 'ne' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.23ns)   --->   "%tmp = icmp eq i7 %ne, -64" [S4_4/conv1d.h:1485]   --->   Operation 147 'icmp' 'tmp' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 148 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.65ns)   --->   "%ne_1 = add i7 %ne, 1" [S4_4/conv1d.h:1485]   --->   Operation 149 'add' 'ne_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader148.preheader, label %2" [S4_4/conv1d.h:1485]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str18) nounwind" [S4_4/conv1d.h:1486]   --->   Operation 151 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)" [S4_4/conv1d.h:1486]   --->   Operation 152 'specregionbegin' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i7 %ne to i6" [S4_4/conv1d.h:1485]   --->   Operation 153 'trunc' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.30ns)   --->   "br label %3" [S4_4/conv1d.h:1489]   --->   Operation 154 'br' <Predicate = (!tmp)> <Delay = 1.30>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad = getelementptr [8 x i8]* %macRegisters_0_V, i64 0, i64 0"   --->   Operation 155 'getelementptr' 'macRegisters_0_V_ad' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_1 = getelementptr [8 x i8]* %macRegisters_0_V, i64 0, i64 1"   --->   Operation 156 'getelementptr' 'macRegisters_0_V_ad_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_2 = getelementptr [8 x i8]* %macRegisters_0_V, i64 0, i64 2"   --->   Operation 157 'getelementptr' 'macRegisters_0_V_ad_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_3 = getelementptr [8 x i8]* %macRegisters_0_V, i64 0, i64 3"   --->   Operation 158 'getelementptr' 'macRegisters_0_V_ad_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_4 = getelementptr [8 x i8]* %macRegisters_0_V, i64 0, i64 4"   --->   Operation 159 'getelementptr' 'macRegisters_0_V_ad_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_5 = getelementptr [8 x i8]* %macRegisters_0_V, i64 0, i64 5"   --->   Operation 160 'getelementptr' 'macRegisters_0_V_ad_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_6 = getelementptr [8 x i8]* %macRegisters_0_V, i64 0, i64 6"   --->   Operation 161 'getelementptr' 'macRegisters_0_V_ad_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_7 = getelementptr [8 x i8]* %macRegisters_0_V, i64 0, i64 7"   --->   Operation 162 'getelementptr' 'macRegisters_0_V_ad_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%macRegisters_1_V_ad = getelementptr [8 x i8]* %macRegisters_1_V, i64 0, i64 0"   --->   Operation 163 'getelementptr' 'macRegisters_1_V_ad' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%macRegisters_1_V_ad_1 = getelementptr [8 x i8]* %macRegisters_1_V, i64 0, i64 1"   --->   Operation 164 'getelementptr' 'macRegisters_1_V_ad_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%macRegisters_1_V_ad_2 = getelementptr [8 x i8]* %macRegisters_1_V, i64 0, i64 2"   --->   Operation 165 'getelementptr' 'macRegisters_1_V_ad_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%macRegisters_1_V_ad_3 = getelementptr [8 x i8]* %macRegisters_1_V, i64 0, i64 3"   --->   Operation 166 'getelementptr' 'macRegisters_1_V_ad_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%macRegisters_1_V_ad_4 = getelementptr [8 x i8]* %macRegisters_1_V, i64 0, i64 4"   --->   Operation 167 'getelementptr' 'macRegisters_1_V_ad_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%macRegisters_1_V_ad_5 = getelementptr [8 x i8]* %macRegisters_1_V, i64 0, i64 5"   --->   Operation 168 'getelementptr' 'macRegisters_1_V_ad_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%macRegisters_1_V_ad_6 = getelementptr [8 x i8]* %macRegisters_1_V, i64 0, i64 6"   --->   Operation 169 'getelementptr' 'macRegisters_1_V_ad_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%macRegisters_1_V_ad_7 = getelementptr [8 x i8]* %macRegisters_1_V, i64 0, i64 7"   --->   Operation 170 'getelementptr' 'macRegisters_1_V_ad_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%macRegisters_2_V_ad = getelementptr [8 x i8]* %macRegisters_2_V, i64 0, i64 0"   --->   Operation 171 'getelementptr' 'macRegisters_2_V_ad' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%macRegisters_2_V_ad_1 = getelementptr [8 x i8]* %macRegisters_2_V, i64 0, i64 1"   --->   Operation 172 'getelementptr' 'macRegisters_2_V_ad_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%macRegisters_2_V_ad_2 = getelementptr [8 x i8]* %macRegisters_2_V, i64 0, i64 2"   --->   Operation 173 'getelementptr' 'macRegisters_2_V_ad_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%macRegisters_2_V_ad_3 = getelementptr [8 x i8]* %macRegisters_2_V, i64 0, i64 3"   --->   Operation 174 'getelementptr' 'macRegisters_2_V_ad_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%macRegisters_2_V_ad_4 = getelementptr [8 x i8]* %macRegisters_2_V, i64 0, i64 4"   --->   Operation 175 'getelementptr' 'macRegisters_2_V_ad_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%macRegisters_2_V_ad_5 = getelementptr [8 x i8]* %macRegisters_2_V, i64 0, i64 5"   --->   Operation 176 'getelementptr' 'macRegisters_2_V_ad_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%macRegisters_2_V_ad_6 = getelementptr [8 x i8]* %macRegisters_2_V, i64 0, i64 6"   --->   Operation 177 'getelementptr' 'macRegisters_2_V_ad_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%macRegisters_2_V_ad_7 = getelementptr [8 x i8]* %macRegisters_2_V, i64 0, i64 7"   --->   Operation 178 'getelementptr' 'macRegisters_2_V_ad_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%macRegisters_3_V_ad = getelementptr [8 x i8]* %macRegisters_3_V, i64 0, i64 0"   --->   Operation 179 'getelementptr' 'macRegisters_3_V_ad' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%macRegisters_3_V_ad_1 = getelementptr [8 x i8]* %macRegisters_3_V, i64 0, i64 1"   --->   Operation 180 'getelementptr' 'macRegisters_3_V_ad_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%macRegisters_3_V_ad_2 = getelementptr [8 x i8]* %macRegisters_3_V, i64 0, i64 2"   --->   Operation 181 'getelementptr' 'macRegisters_3_V_ad_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%macRegisters_3_V_ad_3 = getelementptr [8 x i8]* %macRegisters_3_V, i64 0, i64 3"   --->   Operation 182 'getelementptr' 'macRegisters_3_V_ad_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%macRegisters_3_V_ad_4 = getelementptr [8 x i8]* %macRegisters_3_V, i64 0, i64 4"   --->   Operation 183 'getelementptr' 'macRegisters_3_V_ad_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%macRegisters_3_V_ad_5 = getelementptr [8 x i8]* %macRegisters_3_V, i64 0, i64 5"   --->   Operation 184 'getelementptr' 'macRegisters_3_V_ad_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%macRegisters_3_V_ad_6 = getelementptr [8 x i8]* %macRegisters_3_V, i64 0, i64 6"   --->   Operation 185 'getelementptr' 'macRegisters_3_V_ad_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%macRegisters_3_V_ad_7 = getelementptr [8 x i8]* %macRegisters_3_V, i64 0, i64 7"   --->   Operation 186 'getelementptr' 'macRegisters_3_V_ad_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%macRegisters_4_V_ad = getelementptr [8 x i8]* %macRegisters_4_V, i64 0, i64 0"   --->   Operation 187 'getelementptr' 'macRegisters_4_V_ad' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%macRegisters_4_V_ad_1 = getelementptr [8 x i8]* %macRegisters_4_V, i64 0, i64 1"   --->   Operation 188 'getelementptr' 'macRegisters_4_V_ad_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%macRegisters_4_V_ad_2 = getelementptr [8 x i8]* %macRegisters_4_V, i64 0, i64 2"   --->   Operation 189 'getelementptr' 'macRegisters_4_V_ad_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%macRegisters_4_V_ad_3 = getelementptr [8 x i8]* %macRegisters_4_V, i64 0, i64 3"   --->   Operation 190 'getelementptr' 'macRegisters_4_V_ad_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%macRegisters_4_V_ad_4 = getelementptr [8 x i8]* %macRegisters_4_V, i64 0, i64 4"   --->   Operation 191 'getelementptr' 'macRegisters_4_V_ad_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%macRegisters_4_V_ad_5 = getelementptr [8 x i8]* %macRegisters_4_V, i64 0, i64 5"   --->   Operation 192 'getelementptr' 'macRegisters_4_V_ad_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%macRegisters_4_V_ad_6 = getelementptr [8 x i8]* %macRegisters_4_V, i64 0, i64 6"   --->   Operation 193 'getelementptr' 'macRegisters_4_V_ad_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%macRegisters_4_V_ad_7 = getelementptr [8 x i8]* %macRegisters_4_V, i64 0, i64 7"   --->   Operation 194 'getelementptr' 'macRegisters_4_V_ad_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%macRegisters_5_V_ad = getelementptr [8 x i8]* %macRegisters_5_V, i64 0, i64 0"   --->   Operation 195 'getelementptr' 'macRegisters_5_V_ad' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%macRegisters_5_V_ad_1 = getelementptr [8 x i8]* %macRegisters_5_V, i64 0, i64 1"   --->   Operation 196 'getelementptr' 'macRegisters_5_V_ad_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%macRegisters_5_V_ad_2 = getelementptr [8 x i8]* %macRegisters_5_V, i64 0, i64 2"   --->   Operation 197 'getelementptr' 'macRegisters_5_V_ad_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%macRegisters_5_V_ad_3 = getelementptr [8 x i8]* %macRegisters_5_V, i64 0, i64 3"   --->   Operation 198 'getelementptr' 'macRegisters_5_V_ad_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%macRegisters_5_V_ad_4 = getelementptr [8 x i8]* %macRegisters_5_V, i64 0, i64 4"   --->   Operation 199 'getelementptr' 'macRegisters_5_V_ad_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%macRegisters_5_V_ad_5 = getelementptr [8 x i8]* %macRegisters_5_V, i64 0, i64 5"   --->   Operation 200 'getelementptr' 'macRegisters_5_V_ad_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%macRegisters_5_V_ad_6 = getelementptr [8 x i8]* %macRegisters_5_V, i64 0, i64 6"   --->   Operation 201 'getelementptr' 'macRegisters_5_V_ad_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%macRegisters_5_V_ad_7 = getelementptr [8 x i8]* %macRegisters_5_V, i64 0, i64 7"   --->   Operation 202 'getelementptr' 'macRegisters_5_V_ad_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%macRegisters_6_V_ad = getelementptr [8 x i8]* %macRegisters_6_V, i64 0, i64 0"   --->   Operation 203 'getelementptr' 'macRegisters_6_V_ad' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%macRegisters_6_V_ad_1 = getelementptr [8 x i8]* %macRegisters_6_V, i64 0, i64 1"   --->   Operation 204 'getelementptr' 'macRegisters_6_V_ad_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%macRegisters_6_V_ad_2 = getelementptr [8 x i8]* %macRegisters_6_V, i64 0, i64 2"   --->   Operation 205 'getelementptr' 'macRegisters_6_V_ad_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%macRegisters_6_V_ad_3 = getelementptr [8 x i8]* %macRegisters_6_V, i64 0, i64 3"   --->   Operation 206 'getelementptr' 'macRegisters_6_V_ad_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%macRegisters_6_V_ad_4 = getelementptr [8 x i8]* %macRegisters_6_V, i64 0, i64 4"   --->   Operation 207 'getelementptr' 'macRegisters_6_V_ad_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%macRegisters_6_V_ad_5 = getelementptr [8 x i8]* %macRegisters_6_V, i64 0, i64 5"   --->   Operation 208 'getelementptr' 'macRegisters_6_V_ad_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%macRegisters_6_V_ad_6 = getelementptr [8 x i8]* %macRegisters_6_V, i64 0, i64 6"   --->   Operation 209 'getelementptr' 'macRegisters_6_V_ad_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%macRegisters_6_V_ad_7 = getelementptr [8 x i8]* %macRegisters_6_V, i64 0, i64 7"   --->   Operation 210 'getelementptr' 'macRegisters_6_V_ad_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%macRegisters_7_V_ad = getelementptr [8 x i8]* %macRegisters_7_V, i64 0, i64 0"   --->   Operation 211 'getelementptr' 'macRegisters_7_V_ad' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%macRegisters_7_V_ad_1 = getelementptr [8 x i8]* %macRegisters_7_V, i64 0, i64 1"   --->   Operation 212 'getelementptr' 'macRegisters_7_V_ad_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%macRegisters_7_V_ad_2 = getelementptr [8 x i8]* %macRegisters_7_V, i64 0, i64 2"   --->   Operation 213 'getelementptr' 'macRegisters_7_V_ad_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%macRegisters_7_V_ad_3 = getelementptr [8 x i8]* %macRegisters_7_V, i64 0, i64 3"   --->   Operation 214 'getelementptr' 'macRegisters_7_V_ad_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%macRegisters_7_V_ad_4 = getelementptr [8 x i8]* %macRegisters_7_V, i64 0, i64 4"   --->   Operation 215 'getelementptr' 'macRegisters_7_V_ad_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%macRegisters_7_V_ad_5 = getelementptr [8 x i8]* %macRegisters_7_V, i64 0, i64 5"   --->   Operation 216 'getelementptr' 'macRegisters_7_V_ad_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%macRegisters_7_V_ad_6 = getelementptr [8 x i8]* %macRegisters_7_V, i64 0, i64 6"   --->   Operation 217 'getelementptr' 'macRegisters_7_V_ad_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%macRegisters_7_V_ad_7 = getelementptr [8 x i8]* %macRegisters_7_V, i64 0, i64 7"   --->   Operation 218 'getelementptr' 'macRegisters_7_V_ad_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%macRegisters_8_V_ad = getelementptr [8 x i8]* %macRegisters_8_V, i64 0, i64 0"   --->   Operation 219 'getelementptr' 'macRegisters_8_V_ad' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%macRegisters_8_V_ad_1 = getelementptr [8 x i8]* %macRegisters_8_V, i64 0, i64 1"   --->   Operation 220 'getelementptr' 'macRegisters_8_V_ad_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%macRegisters_8_V_ad_2 = getelementptr [8 x i8]* %macRegisters_8_V, i64 0, i64 2"   --->   Operation 221 'getelementptr' 'macRegisters_8_V_ad_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%macRegisters_8_V_ad_3 = getelementptr [8 x i8]* %macRegisters_8_V, i64 0, i64 3"   --->   Operation 222 'getelementptr' 'macRegisters_8_V_ad_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%macRegisters_8_V_ad_4 = getelementptr [8 x i8]* %macRegisters_8_V, i64 0, i64 4"   --->   Operation 223 'getelementptr' 'macRegisters_8_V_ad_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%macRegisters_8_V_ad_5 = getelementptr [8 x i8]* %macRegisters_8_V, i64 0, i64 5"   --->   Operation 224 'getelementptr' 'macRegisters_8_V_ad_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%macRegisters_8_V_ad_6 = getelementptr [8 x i8]* %macRegisters_8_V, i64 0, i64 6"   --->   Operation 225 'getelementptr' 'macRegisters_8_V_ad_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%macRegisters_8_V_ad_7 = getelementptr [8 x i8]* %macRegisters_8_V, i64 0, i64 7"   --->   Operation 226 'getelementptr' 'macRegisters_8_V_ad_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%macRegisters_9_V_ad = getelementptr [8 x i8]* %macRegisters_9_V, i64 0, i64 0"   --->   Operation 227 'getelementptr' 'macRegisters_9_V_ad' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%macRegisters_9_V_ad_1 = getelementptr [8 x i8]* %macRegisters_9_V, i64 0, i64 1"   --->   Operation 228 'getelementptr' 'macRegisters_9_V_ad_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%macRegisters_9_V_ad_2 = getelementptr [8 x i8]* %macRegisters_9_V, i64 0, i64 2"   --->   Operation 229 'getelementptr' 'macRegisters_9_V_ad_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%macRegisters_9_V_ad_3 = getelementptr [8 x i8]* %macRegisters_9_V, i64 0, i64 3"   --->   Operation 230 'getelementptr' 'macRegisters_9_V_ad_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%macRegisters_9_V_ad_4 = getelementptr [8 x i8]* %macRegisters_9_V, i64 0, i64 4"   --->   Operation 231 'getelementptr' 'macRegisters_9_V_ad_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%macRegisters_9_V_ad_5 = getelementptr [8 x i8]* %macRegisters_9_V, i64 0, i64 5"   --->   Operation 232 'getelementptr' 'macRegisters_9_V_ad_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%macRegisters_9_V_ad_6 = getelementptr [8 x i8]* %macRegisters_9_V, i64 0, i64 6"   --->   Operation 233 'getelementptr' 'macRegisters_9_V_ad_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%macRegisters_9_V_ad_7 = getelementptr [8 x i8]* %macRegisters_9_V, i64 0, i64 7"   --->   Operation 234 'getelementptr' 'macRegisters_9_V_ad_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%macRegisters_10_V_a = getelementptr [8 x i8]* %macRegisters_10_V, i64 0, i64 0"   --->   Operation 235 'getelementptr' 'macRegisters_10_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%macRegisters_10_V_a_1 = getelementptr [8 x i8]* %macRegisters_10_V, i64 0, i64 1"   --->   Operation 236 'getelementptr' 'macRegisters_10_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%macRegisters_10_V_a_2 = getelementptr [8 x i8]* %macRegisters_10_V, i64 0, i64 2"   --->   Operation 237 'getelementptr' 'macRegisters_10_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%macRegisters_10_V_a_3 = getelementptr [8 x i8]* %macRegisters_10_V, i64 0, i64 3"   --->   Operation 238 'getelementptr' 'macRegisters_10_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%macRegisters_10_V_a_4 = getelementptr [8 x i8]* %macRegisters_10_V, i64 0, i64 4"   --->   Operation 239 'getelementptr' 'macRegisters_10_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%macRegisters_10_V_a_5 = getelementptr [8 x i8]* %macRegisters_10_V, i64 0, i64 5"   --->   Operation 240 'getelementptr' 'macRegisters_10_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%macRegisters_10_V_a_6 = getelementptr [8 x i8]* %macRegisters_10_V, i64 0, i64 6"   --->   Operation 241 'getelementptr' 'macRegisters_10_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%macRegisters_10_V_a_7 = getelementptr [8 x i8]* %macRegisters_10_V, i64 0, i64 7"   --->   Operation 242 'getelementptr' 'macRegisters_10_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%macRegisters_11_V_a = getelementptr [8 x i8]* %macRegisters_11_V, i64 0, i64 0"   --->   Operation 243 'getelementptr' 'macRegisters_11_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%macRegisters_11_V_a_1 = getelementptr [8 x i8]* %macRegisters_11_V, i64 0, i64 1"   --->   Operation 244 'getelementptr' 'macRegisters_11_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%macRegisters_11_V_a_2 = getelementptr [8 x i8]* %macRegisters_11_V, i64 0, i64 2"   --->   Operation 245 'getelementptr' 'macRegisters_11_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%macRegisters_11_V_a_3 = getelementptr [8 x i8]* %macRegisters_11_V, i64 0, i64 3"   --->   Operation 246 'getelementptr' 'macRegisters_11_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%macRegisters_11_V_a_4 = getelementptr [8 x i8]* %macRegisters_11_V, i64 0, i64 4"   --->   Operation 247 'getelementptr' 'macRegisters_11_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%macRegisters_11_V_a_5 = getelementptr [8 x i8]* %macRegisters_11_V, i64 0, i64 5"   --->   Operation 248 'getelementptr' 'macRegisters_11_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%macRegisters_11_V_a_6 = getelementptr [8 x i8]* %macRegisters_11_V, i64 0, i64 6"   --->   Operation 249 'getelementptr' 'macRegisters_11_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%macRegisters_11_V_a_7 = getelementptr [8 x i8]* %macRegisters_11_V, i64 0, i64 7"   --->   Operation 250 'getelementptr' 'macRegisters_11_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%macRegisters_12_V_a = getelementptr [8 x i8]* %macRegisters_12_V, i64 0, i64 0"   --->   Operation 251 'getelementptr' 'macRegisters_12_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%macRegisters_12_V_a_1 = getelementptr [8 x i8]* %macRegisters_12_V, i64 0, i64 1"   --->   Operation 252 'getelementptr' 'macRegisters_12_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%macRegisters_12_V_a_2 = getelementptr [8 x i8]* %macRegisters_12_V, i64 0, i64 2"   --->   Operation 253 'getelementptr' 'macRegisters_12_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%macRegisters_12_V_a_3 = getelementptr [8 x i8]* %macRegisters_12_V, i64 0, i64 3"   --->   Operation 254 'getelementptr' 'macRegisters_12_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%macRegisters_12_V_a_4 = getelementptr [8 x i8]* %macRegisters_12_V, i64 0, i64 4"   --->   Operation 255 'getelementptr' 'macRegisters_12_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%macRegisters_12_V_a_5 = getelementptr [8 x i8]* %macRegisters_12_V, i64 0, i64 5"   --->   Operation 256 'getelementptr' 'macRegisters_12_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%macRegisters_12_V_a_6 = getelementptr [8 x i8]* %macRegisters_12_V, i64 0, i64 6"   --->   Operation 257 'getelementptr' 'macRegisters_12_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%macRegisters_12_V_a_7 = getelementptr [8 x i8]* %macRegisters_12_V, i64 0, i64 7"   --->   Operation 258 'getelementptr' 'macRegisters_12_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%macRegisters_13_V_a = getelementptr [8 x i8]* %macRegisters_13_V, i64 0, i64 0"   --->   Operation 259 'getelementptr' 'macRegisters_13_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%macRegisters_13_V_a_1 = getelementptr [8 x i8]* %macRegisters_13_V, i64 0, i64 1"   --->   Operation 260 'getelementptr' 'macRegisters_13_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%macRegisters_13_V_a_2 = getelementptr [8 x i8]* %macRegisters_13_V, i64 0, i64 2"   --->   Operation 261 'getelementptr' 'macRegisters_13_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%macRegisters_13_V_a_3 = getelementptr [8 x i8]* %macRegisters_13_V, i64 0, i64 3"   --->   Operation 262 'getelementptr' 'macRegisters_13_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%macRegisters_13_V_a_4 = getelementptr [8 x i8]* %macRegisters_13_V, i64 0, i64 4"   --->   Operation 263 'getelementptr' 'macRegisters_13_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%macRegisters_13_V_a_5 = getelementptr [8 x i8]* %macRegisters_13_V, i64 0, i64 5"   --->   Operation 264 'getelementptr' 'macRegisters_13_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%macRegisters_13_V_a_6 = getelementptr [8 x i8]* %macRegisters_13_V, i64 0, i64 6"   --->   Operation 265 'getelementptr' 'macRegisters_13_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%macRegisters_13_V_a_7 = getelementptr [8 x i8]* %macRegisters_13_V, i64 0, i64 7"   --->   Operation 266 'getelementptr' 'macRegisters_13_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%macRegisters_14_V_a = getelementptr [8 x i8]* %macRegisters_14_V, i64 0, i64 0"   --->   Operation 267 'getelementptr' 'macRegisters_14_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%macRegisters_14_V_a_1 = getelementptr [8 x i8]* %macRegisters_14_V, i64 0, i64 1"   --->   Operation 268 'getelementptr' 'macRegisters_14_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%macRegisters_14_V_a_2 = getelementptr [8 x i8]* %macRegisters_14_V, i64 0, i64 2"   --->   Operation 269 'getelementptr' 'macRegisters_14_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%macRegisters_14_V_a_3 = getelementptr [8 x i8]* %macRegisters_14_V, i64 0, i64 3"   --->   Operation 270 'getelementptr' 'macRegisters_14_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%macRegisters_14_V_a_4 = getelementptr [8 x i8]* %macRegisters_14_V, i64 0, i64 4"   --->   Operation 271 'getelementptr' 'macRegisters_14_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%macRegisters_14_V_a_5 = getelementptr [8 x i8]* %macRegisters_14_V, i64 0, i64 5"   --->   Operation 272 'getelementptr' 'macRegisters_14_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%macRegisters_14_V_a_6 = getelementptr [8 x i8]* %macRegisters_14_V, i64 0, i64 6"   --->   Operation 273 'getelementptr' 'macRegisters_14_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%macRegisters_14_V_a_7 = getelementptr [8 x i8]* %macRegisters_14_V, i64 0, i64 7"   --->   Operation 274 'getelementptr' 'macRegisters_14_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%macRegisters_15_V_a = getelementptr [8 x i8]* %macRegisters_15_V, i64 0, i64 0"   --->   Operation 275 'getelementptr' 'macRegisters_15_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%macRegisters_15_V_a_1 = getelementptr [8 x i8]* %macRegisters_15_V, i64 0, i64 1"   --->   Operation 276 'getelementptr' 'macRegisters_15_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%macRegisters_15_V_a_2 = getelementptr [8 x i8]* %macRegisters_15_V, i64 0, i64 2"   --->   Operation 277 'getelementptr' 'macRegisters_15_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%macRegisters_15_V_a_3 = getelementptr [8 x i8]* %macRegisters_15_V, i64 0, i64 3"   --->   Operation 278 'getelementptr' 'macRegisters_15_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%macRegisters_15_V_a_4 = getelementptr [8 x i8]* %macRegisters_15_V, i64 0, i64 4"   --->   Operation 279 'getelementptr' 'macRegisters_15_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%macRegisters_15_V_a_5 = getelementptr [8 x i8]* %macRegisters_15_V, i64 0, i64 5"   --->   Operation 280 'getelementptr' 'macRegisters_15_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%macRegisters_15_V_a_6 = getelementptr [8 x i8]* %macRegisters_15_V, i64 0, i64 6"   --->   Operation 281 'getelementptr' 'macRegisters_15_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%macRegisters_15_V_a_7 = getelementptr [8 x i8]* %macRegisters_15_V, i64 0, i64 7"   --->   Operation 282 'getelementptr' 'macRegisters_15_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%macRegisters_16_V_a = getelementptr [8 x i8]* %macRegisters_16_V, i64 0, i64 0"   --->   Operation 283 'getelementptr' 'macRegisters_16_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%macRegisters_16_V_a_1 = getelementptr [8 x i8]* %macRegisters_16_V, i64 0, i64 1"   --->   Operation 284 'getelementptr' 'macRegisters_16_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%macRegisters_16_V_a_2 = getelementptr [8 x i8]* %macRegisters_16_V, i64 0, i64 2"   --->   Operation 285 'getelementptr' 'macRegisters_16_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%macRegisters_16_V_a_3 = getelementptr [8 x i8]* %macRegisters_16_V, i64 0, i64 3"   --->   Operation 286 'getelementptr' 'macRegisters_16_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%macRegisters_16_V_a_4 = getelementptr [8 x i8]* %macRegisters_16_V, i64 0, i64 4"   --->   Operation 287 'getelementptr' 'macRegisters_16_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%macRegisters_16_V_a_5 = getelementptr [8 x i8]* %macRegisters_16_V, i64 0, i64 5"   --->   Operation 288 'getelementptr' 'macRegisters_16_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%macRegisters_16_V_a_6 = getelementptr [8 x i8]* %macRegisters_16_V, i64 0, i64 6"   --->   Operation 289 'getelementptr' 'macRegisters_16_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%macRegisters_16_V_a_7 = getelementptr [8 x i8]* %macRegisters_16_V, i64 0, i64 7"   --->   Operation 290 'getelementptr' 'macRegisters_16_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%macRegisters_17_V_a = getelementptr [8 x i8]* %macRegisters_17_V, i64 0, i64 0"   --->   Operation 291 'getelementptr' 'macRegisters_17_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%macRegisters_17_V_a_1 = getelementptr [8 x i8]* %macRegisters_17_V, i64 0, i64 1"   --->   Operation 292 'getelementptr' 'macRegisters_17_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%macRegisters_17_V_a_2 = getelementptr [8 x i8]* %macRegisters_17_V, i64 0, i64 2"   --->   Operation 293 'getelementptr' 'macRegisters_17_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%macRegisters_17_V_a_3 = getelementptr [8 x i8]* %macRegisters_17_V, i64 0, i64 3"   --->   Operation 294 'getelementptr' 'macRegisters_17_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%macRegisters_17_V_a_4 = getelementptr [8 x i8]* %macRegisters_17_V, i64 0, i64 4"   --->   Operation 295 'getelementptr' 'macRegisters_17_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%macRegisters_17_V_a_5 = getelementptr [8 x i8]* %macRegisters_17_V, i64 0, i64 5"   --->   Operation 296 'getelementptr' 'macRegisters_17_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%macRegisters_17_V_a_6 = getelementptr [8 x i8]* %macRegisters_17_V, i64 0, i64 6"   --->   Operation 297 'getelementptr' 'macRegisters_17_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%macRegisters_17_V_a_7 = getelementptr [8 x i8]* %macRegisters_17_V, i64 0, i64 7"   --->   Operation 298 'getelementptr' 'macRegisters_17_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%macRegisters_18_V_a = getelementptr [8 x i8]* %macRegisters_18_V, i64 0, i64 0"   --->   Operation 299 'getelementptr' 'macRegisters_18_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%macRegisters_18_V_a_1 = getelementptr [8 x i8]* %macRegisters_18_V, i64 0, i64 1"   --->   Operation 300 'getelementptr' 'macRegisters_18_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%macRegisters_18_V_a_2 = getelementptr [8 x i8]* %macRegisters_18_V, i64 0, i64 2"   --->   Operation 301 'getelementptr' 'macRegisters_18_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%macRegisters_18_V_a_3 = getelementptr [8 x i8]* %macRegisters_18_V, i64 0, i64 3"   --->   Operation 302 'getelementptr' 'macRegisters_18_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%macRegisters_18_V_a_4 = getelementptr [8 x i8]* %macRegisters_18_V, i64 0, i64 4"   --->   Operation 303 'getelementptr' 'macRegisters_18_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%macRegisters_18_V_a_5 = getelementptr [8 x i8]* %macRegisters_18_V, i64 0, i64 5"   --->   Operation 304 'getelementptr' 'macRegisters_18_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%macRegisters_18_V_a_6 = getelementptr [8 x i8]* %macRegisters_18_V, i64 0, i64 6"   --->   Operation 305 'getelementptr' 'macRegisters_18_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%macRegisters_18_V_a_7 = getelementptr [8 x i8]* %macRegisters_18_V, i64 0, i64 7"   --->   Operation 306 'getelementptr' 'macRegisters_18_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%macRegisters_19_V_a = getelementptr [8 x i8]* %macRegisters_19_V, i64 0, i64 0"   --->   Operation 307 'getelementptr' 'macRegisters_19_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%macRegisters_19_V_a_1 = getelementptr [8 x i8]* %macRegisters_19_V, i64 0, i64 1"   --->   Operation 308 'getelementptr' 'macRegisters_19_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%macRegisters_19_V_a_2 = getelementptr [8 x i8]* %macRegisters_19_V, i64 0, i64 2"   --->   Operation 309 'getelementptr' 'macRegisters_19_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%macRegisters_19_V_a_3 = getelementptr [8 x i8]* %macRegisters_19_V, i64 0, i64 3"   --->   Operation 310 'getelementptr' 'macRegisters_19_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%macRegisters_19_V_a_4 = getelementptr [8 x i8]* %macRegisters_19_V, i64 0, i64 4"   --->   Operation 311 'getelementptr' 'macRegisters_19_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%macRegisters_19_V_a_5 = getelementptr [8 x i8]* %macRegisters_19_V, i64 0, i64 5"   --->   Operation 312 'getelementptr' 'macRegisters_19_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%macRegisters_19_V_a_6 = getelementptr [8 x i8]* %macRegisters_19_V, i64 0, i64 6"   --->   Operation 313 'getelementptr' 'macRegisters_19_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%macRegisters_19_V_a_7 = getelementptr [8 x i8]* %macRegisters_19_V, i64 0, i64 7"   --->   Operation 314 'getelementptr' 'macRegisters_19_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%macRegisters_20_V_a = getelementptr [8 x i8]* %macRegisters_20_V, i64 0, i64 0"   --->   Operation 315 'getelementptr' 'macRegisters_20_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%macRegisters_20_V_a_1 = getelementptr [8 x i8]* %macRegisters_20_V, i64 0, i64 1"   --->   Operation 316 'getelementptr' 'macRegisters_20_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%macRegisters_20_V_a_2 = getelementptr [8 x i8]* %macRegisters_20_V, i64 0, i64 2"   --->   Operation 317 'getelementptr' 'macRegisters_20_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%macRegisters_20_V_a_3 = getelementptr [8 x i8]* %macRegisters_20_V, i64 0, i64 3"   --->   Operation 318 'getelementptr' 'macRegisters_20_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%macRegisters_20_V_a_4 = getelementptr [8 x i8]* %macRegisters_20_V, i64 0, i64 4"   --->   Operation 319 'getelementptr' 'macRegisters_20_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%macRegisters_20_V_a_5 = getelementptr [8 x i8]* %macRegisters_20_V, i64 0, i64 5"   --->   Operation 320 'getelementptr' 'macRegisters_20_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%macRegisters_20_V_a_6 = getelementptr [8 x i8]* %macRegisters_20_V, i64 0, i64 6"   --->   Operation 321 'getelementptr' 'macRegisters_20_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%macRegisters_20_V_a_7 = getelementptr [8 x i8]* %macRegisters_20_V, i64 0, i64 7"   --->   Operation 322 'getelementptr' 'macRegisters_20_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%macRegisters_21_V_a = getelementptr [8 x i8]* %macRegisters_21_V, i64 0, i64 0"   --->   Operation 323 'getelementptr' 'macRegisters_21_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%macRegisters_21_V_a_1 = getelementptr [8 x i8]* %macRegisters_21_V, i64 0, i64 1"   --->   Operation 324 'getelementptr' 'macRegisters_21_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%macRegisters_21_V_a_2 = getelementptr [8 x i8]* %macRegisters_21_V, i64 0, i64 2"   --->   Operation 325 'getelementptr' 'macRegisters_21_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%macRegisters_21_V_a_3 = getelementptr [8 x i8]* %macRegisters_21_V, i64 0, i64 3"   --->   Operation 326 'getelementptr' 'macRegisters_21_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%macRegisters_21_V_a_4 = getelementptr [8 x i8]* %macRegisters_21_V, i64 0, i64 4"   --->   Operation 327 'getelementptr' 'macRegisters_21_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%macRegisters_21_V_a_5 = getelementptr [8 x i8]* %macRegisters_21_V, i64 0, i64 5"   --->   Operation 328 'getelementptr' 'macRegisters_21_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%macRegisters_21_V_a_6 = getelementptr [8 x i8]* %macRegisters_21_V, i64 0, i64 6"   --->   Operation 329 'getelementptr' 'macRegisters_21_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%macRegisters_21_V_a_7 = getelementptr [8 x i8]* %macRegisters_21_V, i64 0, i64 7"   --->   Operation 330 'getelementptr' 'macRegisters_21_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%macRegisters_22_V_a = getelementptr [8 x i8]* %macRegisters_22_V, i64 0, i64 0"   --->   Operation 331 'getelementptr' 'macRegisters_22_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%macRegisters_22_V_a_1 = getelementptr [8 x i8]* %macRegisters_22_V, i64 0, i64 1"   --->   Operation 332 'getelementptr' 'macRegisters_22_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%macRegisters_22_V_a_2 = getelementptr [8 x i8]* %macRegisters_22_V, i64 0, i64 2"   --->   Operation 333 'getelementptr' 'macRegisters_22_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%macRegisters_22_V_a_3 = getelementptr [8 x i8]* %macRegisters_22_V, i64 0, i64 3"   --->   Operation 334 'getelementptr' 'macRegisters_22_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%macRegisters_22_V_a_4 = getelementptr [8 x i8]* %macRegisters_22_V, i64 0, i64 4"   --->   Operation 335 'getelementptr' 'macRegisters_22_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%macRegisters_22_V_a_5 = getelementptr [8 x i8]* %macRegisters_22_V, i64 0, i64 5"   --->   Operation 336 'getelementptr' 'macRegisters_22_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%macRegisters_22_V_a_6 = getelementptr [8 x i8]* %macRegisters_22_V, i64 0, i64 6"   --->   Operation 337 'getelementptr' 'macRegisters_22_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%macRegisters_22_V_a_7 = getelementptr [8 x i8]* %macRegisters_22_V, i64 0, i64 7"   --->   Operation 338 'getelementptr' 'macRegisters_22_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%macRegisters_23_V_a = getelementptr [8 x i8]* %macRegisters_23_V, i64 0, i64 0"   --->   Operation 339 'getelementptr' 'macRegisters_23_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%macRegisters_23_V_a_1 = getelementptr [8 x i8]* %macRegisters_23_V, i64 0, i64 1"   --->   Operation 340 'getelementptr' 'macRegisters_23_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%macRegisters_23_V_a_2 = getelementptr [8 x i8]* %macRegisters_23_V, i64 0, i64 2"   --->   Operation 341 'getelementptr' 'macRegisters_23_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%macRegisters_23_V_a_3 = getelementptr [8 x i8]* %macRegisters_23_V, i64 0, i64 3"   --->   Operation 342 'getelementptr' 'macRegisters_23_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%macRegisters_23_V_a_4 = getelementptr [8 x i8]* %macRegisters_23_V, i64 0, i64 4"   --->   Operation 343 'getelementptr' 'macRegisters_23_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%macRegisters_23_V_a_5 = getelementptr [8 x i8]* %macRegisters_23_V, i64 0, i64 5"   --->   Operation 344 'getelementptr' 'macRegisters_23_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%macRegisters_23_V_a_6 = getelementptr [8 x i8]* %macRegisters_23_V, i64 0, i64 6"   --->   Operation 345 'getelementptr' 'macRegisters_23_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%macRegisters_23_V_a_7 = getelementptr [8 x i8]* %macRegisters_23_V, i64 0, i64 7"   --->   Operation 346 'getelementptr' 'macRegisters_23_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%macRegisters_24_V_a = getelementptr [8 x i8]* %macRegisters_24_V, i64 0, i64 0"   --->   Operation 347 'getelementptr' 'macRegisters_24_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%macRegisters_24_V_a_1 = getelementptr [8 x i8]* %macRegisters_24_V, i64 0, i64 1"   --->   Operation 348 'getelementptr' 'macRegisters_24_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%macRegisters_24_V_a_2 = getelementptr [8 x i8]* %macRegisters_24_V, i64 0, i64 2"   --->   Operation 349 'getelementptr' 'macRegisters_24_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%macRegisters_24_V_a_3 = getelementptr [8 x i8]* %macRegisters_24_V, i64 0, i64 3"   --->   Operation 350 'getelementptr' 'macRegisters_24_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%macRegisters_24_V_a_4 = getelementptr [8 x i8]* %macRegisters_24_V, i64 0, i64 4"   --->   Operation 351 'getelementptr' 'macRegisters_24_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%macRegisters_24_V_a_5 = getelementptr [8 x i8]* %macRegisters_24_V, i64 0, i64 5"   --->   Operation 352 'getelementptr' 'macRegisters_24_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%macRegisters_24_V_a_6 = getelementptr [8 x i8]* %macRegisters_24_V, i64 0, i64 6"   --->   Operation 353 'getelementptr' 'macRegisters_24_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%macRegisters_24_V_a_7 = getelementptr [8 x i8]* %macRegisters_24_V, i64 0, i64 7"   --->   Operation 354 'getelementptr' 'macRegisters_24_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%macRegisters_25_V_a = getelementptr [8 x i8]* %macRegisters_25_V, i64 0, i64 0"   --->   Operation 355 'getelementptr' 'macRegisters_25_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%macRegisters_25_V_a_1 = getelementptr [8 x i8]* %macRegisters_25_V, i64 0, i64 1"   --->   Operation 356 'getelementptr' 'macRegisters_25_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%macRegisters_25_V_a_2 = getelementptr [8 x i8]* %macRegisters_25_V, i64 0, i64 2"   --->   Operation 357 'getelementptr' 'macRegisters_25_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%macRegisters_25_V_a_3 = getelementptr [8 x i8]* %macRegisters_25_V, i64 0, i64 3"   --->   Operation 358 'getelementptr' 'macRegisters_25_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%macRegisters_25_V_a_4 = getelementptr [8 x i8]* %macRegisters_25_V, i64 0, i64 4"   --->   Operation 359 'getelementptr' 'macRegisters_25_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%macRegisters_25_V_a_5 = getelementptr [8 x i8]* %macRegisters_25_V, i64 0, i64 5"   --->   Operation 360 'getelementptr' 'macRegisters_25_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%macRegisters_25_V_a_6 = getelementptr [8 x i8]* %macRegisters_25_V, i64 0, i64 6"   --->   Operation 361 'getelementptr' 'macRegisters_25_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%macRegisters_25_V_a_7 = getelementptr [8 x i8]* %macRegisters_25_V, i64 0, i64 7"   --->   Operation 362 'getelementptr' 'macRegisters_25_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%macRegisters_26_V_a = getelementptr [8 x i8]* %macRegisters_26_V, i64 0, i64 0"   --->   Operation 363 'getelementptr' 'macRegisters_26_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%macRegisters_26_V_a_1 = getelementptr [8 x i8]* %macRegisters_26_V, i64 0, i64 1"   --->   Operation 364 'getelementptr' 'macRegisters_26_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%macRegisters_26_V_a_2 = getelementptr [8 x i8]* %macRegisters_26_V, i64 0, i64 2"   --->   Operation 365 'getelementptr' 'macRegisters_26_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%macRegisters_26_V_a_3 = getelementptr [8 x i8]* %macRegisters_26_V, i64 0, i64 3"   --->   Operation 366 'getelementptr' 'macRegisters_26_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%macRegisters_26_V_a_4 = getelementptr [8 x i8]* %macRegisters_26_V, i64 0, i64 4"   --->   Operation 367 'getelementptr' 'macRegisters_26_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%macRegisters_26_V_a_5 = getelementptr [8 x i8]* %macRegisters_26_V, i64 0, i64 5"   --->   Operation 368 'getelementptr' 'macRegisters_26_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%macRegisters_26_V_a_6 = getelementptr [8 x i8]* %macRegisters_26_V, i64 0, i64 6"   --->   Operation 369 'getelementptr' 'macRegisters_26_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%macRegisters_26_V_a_7 = getelementptr [8 x i8]* %macRegisters_26_V, i64 0, i64 7"   --->   Operation 370 'getelementptr' 'macRegisters_26_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%macRegisters_27_V_a = getelementptr [8 x i8]* %macRegisters_27_V, i64 0, i64 0"   --->   Operation 371 'getelementptr' 'macRegisters_27_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%macRegisters_27_V_a_1 = getelementptr [8 x i8]* %macRegisters_27_V, i64 0, i64 1"   --->   Operation 372 'getelementptr' 'macRegisters_27_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%macRegisters_27_V_a_2 = getelementptr [8 x i8]* %macRegisters_27_V, i64 0, i64 2"   --->   Operation 373 'getelementptr' 'macRegisters_27_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%macRegisters_27_V_a_3 = getelementptr [8 x i8]* %macRegisters_27_V, i64 0, i64 3"   --->   Operation 374 'getelementptr' 'macRegisters_27_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%macRegisters_27_V_a_4 = getelementptr [8 x i8]* %macRegisters_27_V, i64 0, i64 4"   --->   Operation 375 'getelementptr' 'macRegisters_27_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%macRegisters_27_V_a_5 = getelementptr [8 x i8]* %macRegisters_27_V, i64 0, i64 5"   --->   Operation 376 'getelementptr' 'macRegisters_27_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%macRegisters_27_V_a_6 = getelementptr [8 x i8]* %macRegisters_27_V, i64 0, i64 6"   --->   Operation 377 'getelementptr' 'macRegisters_27_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%macRegisters_27_V_a_7 = getelementptr [8 x i8]* %macRegisters_27_V, i64 0, i64 7"   --->   Operation 378 'getelementptr' 'macRegisters_27_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%macRegisters_28_V_a = getelementptr [8 x i8]* %macRegisters_28_V, i64 0, i64 0"   --->   Operation 379 'getelementptr' 'macRegisters_28_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%macRegisters_28_V_a_1 = getelementptr [8 x i8]* %macRegisters_28_V, i64 0, i64 1"   --->   Operation 380 'getelementptr' 'macRegisters_28_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%macRegisters_28_V_a_2 = getelementptr [8 x i8]* %macRegisters_28_V, i64 0, i64 2"   --->   Operation 381 'getelementptr' 'macRegisters_28_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%macRegisters_28_V_a_3 = getelementptr [8 x i8]* %macRegisters_28_V, i64 0, i64 3"   --->   Operation 382 'getelementptr' 'macRegisters_28_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%macRegisters_28_V_a_4 = getelementptr [8 x i8]* %macRegisters_28_V, i64 0, i64 4"   --->   Operation 383 'getelementptr' 'macRegisters_28_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%macRegisters_28_V_a_5 = getelementptr [8 x i8]* %macRegisters_28_V, i64 0, i64 5"   --->   Operation 384 'getelementptr' 'macRegisters_28_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%macRegisters_28_V_a_6 = getelementptr [8 x i8]* %macRegisters_28_V, i64 0, i64 6"   --->   Operation 385 'getelementptr' 'macRegisters_28_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%macRegisters_28_V_a_7 = getelementptr [8 x i8]* %macRegisters_28_V, i64 0, i64 7"   --->   Operation 386 'getelementptr' 'macRegisters_28_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%macRegisters_29_V_a = getelementptr [8 x i8]* %macRegisters_29_V, i64 0, i64 0"   --->   Operation 387 'getelementptr' 'macRegisters_29_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%macRegisters_29_V_a_1 = getelementptr [8 x i8]* %macRegisters_29_V, i64 0, i64 1"   --->   Operation 388 'getelementptr' 'macRegisters_29_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%macRegisters_29_V_a_2 = getelementptr [8 x i8]* %macRegisters_29_V, i64 0, i64 2"   --->   Operation 389 'getelementptr' 'macRegisters_29_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%macRegisters_29_V_a_3 = getelementptr [8 x i8]* %macRegisters_29_V, i64 0, i64 3"   --->   Operation 390 'getelementptr' 'macRegisters_29_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%macRegisters_29_V_a_4 = getelementptr [8 x i8]* %macRegisters_29_V, i64 0, i64 4"   --->   Operation 391 'getelementptr' 'macRegisters_29_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%macRegisters_29_V_a_5 = getelementptr [8 x i8]* %macRegisters_29_V, i64 0, i64 5"   --->   Operation 392 'getelementptr' 'macRegisters_29_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%macRegisters_29_V_a_6 = getelementptr [8 x i8]* %macRegisters_29_V, i64 0, i64 6"   --->   Operation 393 'getelementptr' 'macRegisters_29_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%macRegisters_29_V_a_7 = getelementptr [8 x i8]* %macRegisters_29_V, i64 0, i64 7"   --->   Operation 394 'getelementptr' 'macRegisters_29_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%macRegisters_30_V_a = getelementptr [8 x i8]* %macRegisters_30_V, i64 0, i64 0"   --->   Operation 395 'getelementptr' 'macRegisters_30_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%macRegisters_30_V_a_1 = getelementptr [8 x i8]* %macRegisters_30_V, i64 0, i64 1"   --->   Operation 396 'getelementptr' 'macRegisters_30_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%macRegisters_30_V_a_2 = getelementptr [8 x i8]* %macRegisters_30_V, i64 0, i64 2"   --->   Operation 397 'getelementptr' 'macRegisters_30_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%macRegisters_30_V_a_3 = getelementptr [8 x i8]* %macRegisters_30_V, i64 0, i64 3"   --->   Operation 398 'getelementptr' 'macRegisters_30_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%macRegisters_30_V_a_4 = getelementptr [8 x i8]* %macRegisters_30_V, i64 0, i64 4"   --->   Operation 399 'getelementptr' 'macRegisters_30_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%macRegisters_30_V_a_5 = getelementptr [8 x i8]* %macRegisters_30_V, i64 0, i64 5"   --->   Operation 400 'getelementptr' 'macRegisters_30_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%macRegisters_30_V_a_6 = getelementptr [8 x i8]* %macRegisters_30_V, i64 0, i64 6"   --->   Operation 401 'getelementptr' 'macRegisters_30_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%macRegisters_30_V_a_7 = getelementptr [8 x i8]* %macRegisters_30_V, i64 0, i64 7"   --->   Operation 402 'getelementptr' 'macRegisters_30_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%macRegisters_31_V_a = getelementptr [8 x i8]* %macRegisters_31_V, i64 0, i64 0"   --->   Operation 403 'getelementptr' 'macRegisters_31_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%macRegisters_31_V_a_1 = getelementptr [8 x i8]* %macRegisters_31_V, i64 0, i64 1"   --->   Operation 404 'getelementptr' 'macRegisters_31_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%macRegisters_31_V_a_2 = getelementptr [8 x i8]* %macRegisters_31_V, i64 0, i64 2"   --->   Operation 405 'getelementptr' 'macRegisters_31_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%macRegisters_31_V_a_3 = getelementptr [8 x i8]* %macRegisters_31_V, i64 0, i64 3"   --->   Operation 406 'getelementptr' 'macRegisters_31_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%macRegisters_31_V_a_4 = getelementptr [8 x i8]* %macRegisters_31_V, i64 0, i64 4"   --->   Operation 407 'getelementptr' 'macRegisters_31_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%macRegisters_31_V_a_5 = getelementptr [8 x i8]* %macRegisters_31_V, i64 0, i64 5"   --->   Operation 408 'getelementptr' 'macRegisters_31_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%macRegisters_31_V_a_6 = getelementptr [8 x i8]* %macRegisters_31_V, i64 0, i64 6"   --->   Operation 409 'getelementptr' 'macRegisters_31_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%macRegisters_31_V_a_7 = getelementptr [8 x i8]* %macRegisters_31_V, i64 0, i64 7"   --->   Operation 410 'getelementptr' 'macRegisters_31_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%macRegisters_32_V_a = getelementptr [8 x i8]* %macRegisters_32_V, i64 0, i64 0"   --->   Operation 411 'getelementptr' 'macRegisters_32_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%macRegisters_32_V_a_1 = getelementptr [8 x i8]* %macRegisters_32_V, i64 0, i64 1"   --->   Operation 412 'getelementptr' 'macRegisters_32_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%macRegisters_32_V_a_2 = getelementptr [8 x i8]* %macRegisters_32_V, i64 0, i64 2"   --->   Operation 413 'getelementptr' 'macRegisters_32_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%macRegisters_32_V_a_3 = getelementptr [8 x i8]* %macRegisters_32_V, i64 0, i64 3"   --->   Operation 414 'getelementptr' 'macRegisters_32_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%macRegisters_32_V_a_4 = getelementptr [8 x i8]* %macRegisters_32_V, i64 0, i64 4"   --->   Operation 415 'getelementptr' 'macRegisters_32_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%macRegisters_32_V_a_5 = getelementptr [8 x i8]* %macRegisters_32_V, i64 0, i64 5"   --->   Operation 416 'getelementptr' 'macRegisters_32_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%macRegisters_32_V_a_6 = getelementptr [8 x i8]* %macRegisters_32_V, i64 0, i64 6"   --->   Operation 417 'getelementptr' 'macRegisters_32_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%macRegisters_32_V_a_7 = getelementptr [8 x i8]* %macRegisters_32_V, i64 0, i64 7"   --->   Operation 418 'getelementptr' 'macRegisters_32_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%macRegisters_33_V_a = getelementptr [8 x i8]* %macRegisters_33_V, i64 0, i64 0"   --->   Operation 419 'getelementptr' 'macRegisters_33_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%macRegisters_33_V_a_1 = getelementptr [8 x i8]* %macRegisters_33_V, i64 0, i64 1"   --->   Operation 420 'getelementptr' 'macRegisters_33_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%macRegisters_33_V_a_2 = getelementptr [8 x i8]* %macRegisters_33_V, i64 0, i64 2"   --->   Operation 421 'getelementptr' 'macRegisters_33_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%macRegisters_33_V_a_3 = getelementptr [8 x i8]* %macRegisters_33_V, i64 0, i64 3"   --->   Operation 422 'getelementptr' 'macRegisters_33_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%macRegisters_33_V_a_4 = getelementptr [8 x i8]* %macRegisters_33_V, i64 0, i64 4"   --->   Operation 423 'getelementptr' 'macRegisters_33_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%macRegisters_33_V_a_5 = getelementptr [8 x i8]* %macRegisters_33_V, i64 0, i64 5"   --->   Operation 424 'getelementptr' 'macRegisters_33_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%macRegisters_33_V_a_6 = getelementptr [8 x i8]* %macRegisters_33_V, i64 0, i64 6"   --->   Operation 425 'getelementptr' 'macRegisters_33_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%macRegisters_33_V_a_7 = getelementptr [8 x i8]* %macRegisters_33_V, i64 0, i64 7"   --->   Operation 426 'getelementptr' 'macRegisters_33_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%macRegisters_34_V_a = getelementptr [8 x i8]* %macRegisters_34_V, i64 0, i64 0"   --->   Operation 427 'getelementptr' 'macRegisters_34_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%macRegisters_34_V_a_1 = getelementptr [8 x i8]* %macRegisters_34_V, i64 0, i64 1"   --->   Operation 428 'getelementptr' 'macRegisters_34_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%macRegisters_34_V_a_2 = getelementptr [8 x i8]* %macRegisters_34_V, i64 0, i64 2"   --->   Operation 429 'getelementptr' 'macRegisters_34_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%macRegisters_34_V_a_3 = getelementptr [8 x i8]* %macRegisters_34_V, i64 0, i64 3"   --->   Operation 430 'getelementptr' 'macRegisters_34_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%macRegisters_34_V_a_4 = getelementptr [8 x i8]* %macRegisters_34_V, i64 0, i64 4"   --->   Operation 431 'getelementptr' 'macRegisters_34_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%macRegisters_34_V_a_5 = getelementptr [8 x i8]* %macRegisters_34_V, i64 0, i64 5"   --->   Operation 432 'getelementptr' 'macRegisters_34_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%macRegisters_34_V_a_6 = getelementptr [8 x i8]* %macRegisters_34_V, i64 0, i64 6"   --->   Operation 433 'getelementptr' 'macRegisters_34_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%macRegisters_34_V_a_7 = getelementptr [8 x i8]* %macRegisters_34_V, i64 0, i64 7"   --->   Operation 434 'getelementptr' 'macRegisters_34_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%macRegisters_35_V_a = getelementptr [8 x i8]* %macRegisters_35_V, i64 0, i64 0"   --->   Operation 435 'getelementptr' 'macRegisters_35_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%macRegisters_35_V_a_1 = getelementptr [8 x i8]* %macRegisters_35_V, i64 0, i64 1"   --->   Operation 436 'getelementptr' 'macRegisters_35_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%macRegisters_35_V_a_2 = getelementptr [8 x i8]* %macRegisters_35_V, i64 0, i64 2"   --->   Operation 437 'getelementptr' 'macRegisters_35_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%macRegisters_35_V_a_3 = getelementptr [8 x i8]* %macRegisters_35_V, i64 0, i64 3"   --->   Operation 438 'getelementptr' 'macRegisters_35_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%macRegisters_35_V_a_4 = getelementptr [8 x i8]* %macRegisters_35_V, i64 0, i64 4"   --->   Operation 439 'getelementptr' 'macRegisters_35_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%macRegisters_35_V_a_5 = getelementptr [8 x i8]* %macRegisters_35_V, i64 0, i64 5"   --->   Operation 440 'getelementptr' 'macRegisters_35_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%macRegisters_35_V_a_6 = getelementptr [8 x i8]* %macRegisters_35_V, i64 0, i64 6"   --->   Operation 441 'getelementptr' 'macRegisters_35_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%macRegisters_35_V_a_7 = getelementptr [8 x i8]* %macRegisters_35_V, i64 0, i64 7"   --->   Operation 442 'getelementptr' 'macRegisters_35_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%macRegisters_36_V_a = getelementptr [8 x i8]* %macRegisters_36_V, i64 0, i64 0"   --->   Operation 443 'getelementptr' 'macRegisters_36_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%macRegisters_36_V_a_1 = getelementptr [8 x i8]* %macRegisters_36_V, i64 0, i64 1"   --->   Operation 444 'getelementptr' 'macRegisters_36_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%macRegisters_36_V_a_2 = getelementptr [8 x i8]* %macRegisters_36_V, i64 0, i64 2"   --->   Operation 445 'getelementptr' 'macRegisters_36_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%macRegisters_36_V_a_3 = getelementptr [8 x i8]* %macRegisters_36_V, i64 0, i64 3"   --->   Operation 446 'getelementptr' 'macRegisters_36_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%macRegisters_36_V_a_4 = getelementptr [8 x i8]* %macRegisters_36_V, i64 0, i64 4"   --->   Operation 447 'getelementptr' 'macRegisters_36_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%macRegisters_36_V_a_5 = getelementptr [8 x i8]* %macRegisters_36_V, i64 0, i64 5"   --->   Operation 448 'getelementptr' 'macRegisters_36_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%macRegisters_36_V_a_6 = getelementptr [8 x i8]* %macRegisters_36_V, i64 0, i64 6"   --->   Operation 449 'getelementptr' 'macRegisters_36_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%macRegisters_36_V_a_7 = getelementptr [8 x i8]* %macRegisters_36_V, i64 0, i64 7"   --->   Operation 450 'getelementptr' 'macRegisters_36_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%macRegisters_37_V_a = getelementptr [8 x i8]* %macRegisters_37_V, i64 0, i64 0"   --->   Operation 451 'getelementptr' 'macRegisters_37_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%macRegisters_37_V_a_1 = getelementptr [8 x i8]* %macRegisters_37_V, i64 0, i64 1"   --->   Operation 452 'getelementptr' 'macRegisters_37_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%macRegisters_37_V_a_2 = getelementptr [8 x i8]* %macRegisters_37_V, i64 0, i64 2"   --->   Operation 453 'getelementptr' 'macRegisters_37_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%macRegisters_37_V_a_3 = getelementptr [8 x i8]* %macRegisters_37_V, i64 0, i64 3"   --->   Operation 454 'getelementptr' 'macRegisters_37_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%macRegisters_37_V_a_4 = getelementptr [8 x i8]* %macRegisters_37_V, i64 0, i64 4"   --->   Operation 455 'getelementptr' 'macRegisters_37_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%macRegisters_37_V_a_5 = getelementptr [8 x i8]* %macRegisters_37_V, i64 0, i64 5"   --->   Operation 456 'getelementptr' 'macRegisters_37_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%macRegisters_37_V_a_6 = getelementptr [8 x i8]* %macRegisters_37_V, i64 0, i64 6"   --->   Operation 457 'getelementptr' 'macRegisters_37_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%macRegisters_37_V_a_7 = getelementptr [8 x i8]* %macRegisters_37_V, i64 0, i64 7"   --->   Operation 458 'getelementptr' 'macRegisters_37_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%macRegisters_38_V_a = getelementptr [8 x i8]* %macRegisters_38_V, i64 0, i64 0"   --->   Operation 459 'getelementptr' 'macRegisters_38_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%macRegisters_38_V_a_1 = getelementptr [8 x i8]* %macRegisters_38_V, i64 0, i64 1"   --->   Operation 460 'getelementptr' 'macRegisters_38_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%macRegisters_38_V_a_2 = getelementptr [8 x i8]* %macRegisters_38_V, i64 0, i64 2"   --->   Operation 461 'getelementptr' 'macRegisters_38_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%macRegisters_38_V_a_3 = getelementptr [8 x i8]* %macRegisters_38_V, i64 0, i64 3"   --->   Operation 462 'getelementptr' 'macRegisters_38_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%macRegisters_38_V_a_4 = getelementptr [8 x i8]* %macRegisters_38_V, i64 0, i64 4"   --->   Operation 463 'getelementptr' 'macRegisters_38_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%macRegisters_38_V_a_5 = getelementptr [8 x i8]* %macRegisters_38_V, i64 0, i64 5"   --->   Operation 464 'getelementptr' 'macRegisters_38_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%macRegisters_38_V_a_6 = getelementptr [8 x i8]* %macRegisters_38_V, i64 0, i64 6"   --->   Operation 465 'getelementptr' 'macRegisters_38_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%macRegisters_38_V_a_7 = getelementptr [8 x i8]* %macRegisters_38_V, i64 0, i64 7"   --->   Operation 466 'getelementptr' 'macRegisters_38_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%macRegisters_39_V_a = getelementptr [8 x i8]* %macRegisters_39_V, i64 0, i64 0"   --->   Operation 467 'getelementptr' 'macRegisters_39_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%macRegisters_39_V_a_1 = getelementptr [8 x i8]* %macRegisters_39_V, i64 0, i64 1"   --->   Operation 468 'getelementptr' 'macRegisters_39_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%macRegisters_39_V_a_2 = getelementptr [8 x i8]* %macRegisters_39_V, i64 0, i64 2"   --->   Operation 469 'getelementptr' 'macRegisters_39_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%macRegisters_39_V_a_3 = getelementptr [8 x i8]* %macRegisters_39_V, i64 0, i64 3"   --->   Operation 470 'getelementptr' 'macRegisters_39_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%macRegisters_39_V_a_4 = getelementptr [8 x i8]* %macRegisters_39_V, i64 0, i64 4"   --->   Operation 471 'getelementptr' 'macRegisters_39_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%macRegisters_39_V_a_5 = getelementptr [8 x i8]* %macRegisters_39_V, i64 0, i64 5"   --->   Operation 472 'getelementptr' 'macRegisters_39_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%macRegisters_39_V_a_6 = getelementptr [8 x i8]* %macRegisters_39_V, i64 0, i64 6"   --->   Operation 473 'getelementptr' 'macRegisters_39_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%macRegisters_39_V_a_7 = getelementptr [8 x i8]* %macRegisters_39_V, i64 0, i64 7"   --->   Operation 474 'getelementptr' 'macRegisters_39_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%macRegisters_40_V_a = getelementptr [8 x i8]* %macRegisters_40_V, i64 0, i64 0"   --->   Operation 475 'getelementptr' 'macRegisters_40_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%macRegisters_40_V_a_1 = getelementptr [8 x i8]* %macRegisters_40_V, i64 0, i64 1"   --->   Operation 476 'getelementptr' 'macRegisters_40_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%macRegisters_40_V_a_2 = getelementptr [8 x i8]* %macRegisters_40_V, i64 0, i64 2"   --->   Operation 477 'getelementptr' 'macRegisters_40_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%macRegisters_40_V_a_3 = getelementptr [8 x i8]* %macRegisters_40_V, i64 0, i64 3"   --->   Operation 478 'getelementptr' 'macRegisters_40_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%macRegisters_40_V_a_4 = getelementptr [8 x i8]* %macRegisters_40_V, i64 0, i64 4"   --->   Operation 479 'getelementptr' 'macRegisters_40_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%macRegisters_40_V_a_5 = getelementptr [8 x i8]* %macRegisters_40_V, i64 0, i64 5"   --->   Operation 480 'getelementptr' 'macRegisters_40_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%macRegisters_40_V_a_6 = getelementptr [8 x i8]* %macRegisters_40_V, i64 0, i64 6"   --->   Operation 481 'getelementptr' 'macRegisters_40_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%macRegisters_40_V_a_7 = getelementptr [8 x i8]* %macRegisters_40_V, i64 0, i64 7"   --->   Operation 482 'getelementptr' 'macRegisters_40_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%macRegisters_41_V_a = getelementptr [8 x i8]* %macRegisters_41_V, i64 0, i64 0"   --->   Operation 483 'getelementptr' 'macRegisters_41_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%macRegisters_41_V_a_1 = getelementptr [8 x i8]* %macRegisters_41_V, i64 0, i64 1"   --->   Operation 484 'getelementptr' 'macRegisters_41_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%macRegisters_41_V_a_2 = getelementptr [8 x i8]* %macRegisters_41_V, i64 0, i64 2"   --->   Operation 485 'getelementptr' 'macRegisters_41_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%macRegisters_41_V_a_3 = getelementptr [8 x i8]* %macRegisters_41_V, i64 0, i64 3"   --->   Operation 486 'getelementptr' 'macRegisters_41_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%macRegisters_41_V_a_4 = getelementptr [8 x i8]* %macRegisters_41_V, i64 0, i64 4"   --->   Operation 487 'getelementptr' 'macRegisters_41_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%macRegisters_41_V_a_5 = getelementptr [8 x i8]* %macRegisters_41_V, i64 0, i64 5"   --->   Operation 488 'getelementptr' 'macRegisters_41_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%macRegisters_41_V_a_6 = getelementptr [8 x i8]* %macRegisters_41_V, i64 0, i64 6"   --->   Operation 489 'getelementptr' 'macRegisters_41_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%macRegisters_41_V_a_7 = getelementptr [8 x i8]* %macRegisters_41_V, i64 0, i64 7"   --->   Operation 490 'getelementptr' 'macRegisters_41_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%macRegisters_42_V_a = getelementptr [8 x i8]* %macRegisters_42_V, i64 0, i64 0"   --->   Operation 491 'getelementptr' 'macRegisters_42_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%macRegisters_42_V_a_1 = getelementptr [8 x i8]* %macRegisters_42_V, i64 0, i64 1"   --->   Operation 492 'getelementptr' 'macRegisters_42_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%macRegisters_42_V_a_2 = getelementptr [8 x i8]* %macRegisters_42_V, i64 0, i64 2"   --->   Operation 493 'getelementptr' 'macRegisters_42_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%macRegisters_42_V_a_3 = getelementptr [8 x i8]* %macRegisters_42_V, i64 0, i64 3"   --->   Operation 494 'getelementptr' 'macRegisters_42_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%macRegisters_42_V_a_4 = getelementptr [8 x i8]* %macRegisters_42_V, i64 0, i64 4"   --->   Operation 495 'getelementptr' 'macRegisters_42_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%macRegisters_42_V_a_5 = getelementptr [8 x i8]* %macRegisters_42_V, i64 0, i64 5"   --->   Operation 496 'getelementptr' 'macRegisters_42_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%macRegisters_42_V_a_6 = getelementptr [8 x i8]* %macRegisters_42_V, i64 0, i64 6"   --->   Operation 497 'getelementptr' 'macRegisters_42_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%macRegisters_42_V_a_7 = getelementptr [8 x i8]* %macRegisters_42_V, i64 0, i64 7"   --->   Operation 498 'getelementptr' 'macRegisters_42_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%macRegisters_43_V_a = getelementptr [8 x i8]* %macRegisters_43_V, i64 0, i64 0"   --->   Operation 499 'getelementptr' 'macRegisters_43_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%macRegisters_43_V_a_1 = getelementptr [8 x i8]* %macRegisters_43_V, i64 0, i64 1"   --->   Operation 500 'getelementptr' 'macRegisters_43_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%macRegisters_43_V_a_2 = getelementptr [8 x i8]* %macRegisters_43_V, i64 0, i64 2"   --->   Operation 501 'getelementptr' 'macRegisters_43_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%macRegisters_43_V_a_3 = getelementptr [8 x i8]* %macRegisters_43_V, i64 0, i64 3"   --->   Operation 502 'getelementptr' 'macRegisters_43_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%macRegisters_43_V_a_4 = getelementptr [8 x i8]* %macRegisters_43_V, i64 0, i64 4"   --->   Operation 503 'getelementptr' 'macRegisters_43_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%macRegisters_43_V_a_5 = getelementptr [8 x i8]* %macRegisters_43_V, i64 0, i64 5"   --->   Operation 504 'getelementptr' 'macRegisters_43_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%macRegisters_43_V_a_6 = getelementptr [8 x i8]* %macRegisters_43_V, i64 0, i64 6"   --->   Operation 505 'getelementptr' 'macRegisters_43_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%macRegisters_43_V_a_7 = getelementptr [8 x i8]* %macRegisters_43_V, i64 0, i64 7"   --->   Operation 506 'getelementptr' 'macRegisters_43_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%macRegisters_44_V_a = getelementptr [8 x i8]* %macRegisters_44_V, i64 0, i64 0"   --->   Operation 507 'getelementptr' 'macRegisters_44_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%macRegisters_44_V_a_1 = getelementptr [8 x i8]* %macRegisters_44_V, i64 0, i64 1"   --->   Operation 508 'getelementptr' 'macRegisters_44_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%macRegisters_44_V_a_2 = getelementptr [8 x i8]* %macRegisters_44_V, i64 0, i64 2"   --->   Operation 509 'getelementptr' 'macRegisters_44_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%macRegisters_44_V_a_3 = getelementptr [8 x i8]* %macRegisters_44_V, i64 0, i64 3"   --->   Operation 510 'getelementptr' 'macRegisters_44_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%macRegisters_44_V_a_4 = getelementptr [8 x i8]* %macRegisters_44_V, i64 0, i64 4"   --->   Operation 511 'getelementptr' 'macRegisters_44_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%macRegisters_44_V_a_5 = getelementptr [8 x i8]* %macRegisters_44_V, i64 0, i64 5"   --->   Operation 512 'getelementptr' 'macRegisters_44_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%macRegisters_44_V_a_6 = getelementptr [8 x i8]* %macRegisters_44_V, i64 0, i64 6"   --->   Operation 513 'getelementptr' 'macRegisters_44_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%macRegisters_44_V_a_7 = getelementptr [8 x i8]* %macRegisters_44_V, i64 0, i64 7"   --->   Operation 514 'getelementptr' 'macRegisters_44_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%macRegisters_45_V_a = getelementptr [8 x i8]* %macRegisters_45_V, i64 0, i64 0"   --->   Operation 515 'getelementptr' 'macRegisters_45_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%macRegisters_45_V_a_1 = getelementptr [8 x i8]* %macRegisters_45_V, i64 0, i64 1"   --->   Operation 516 'getelementptr' 'macRegisters_45_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%macRegisters_45_V_a_2 = getelementptr [8 x i8]* %macRegisters_45_V, i64 0, i64 2"   --->   Operation 517 'getelementptr' 'macRegisters_45_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%macRegisters_45_V_a_3 = getelementptr [8 x i8]* %macRegisters_45_V, i64 0, i64 3"   --->   Operation 518 'getelementptr' 'macRegisters_45_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%macRegisters_45_V_a_4 = getelementptr [8 x i8]* %macRegisters_45_V, i64 0, i64 4"   --->   Operation 519 'getelementptr' 'macRegisters_45_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%macRegisters_45_V_a_5 = getelementptr [8 x i8]* %macRegisters_45_V, i64 0, i64 5"   --->   Operation 520 'getelementptr' 'macRegisters_45_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%macRegisters_45_V_a_6 = getelementptr [8 x i8]* %macRegisters_45_V, i64 0, i64 6"   --->   Operation 521 'getelementptr' 'macRegisters_45_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%macRegisters_45_V_a_7 = getelementptr [8 x i8]* %macRegisters_45_V, i64 0, i64 7"   --->   Operation 522 'getelementptr' 'macRegisters_45_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%macRegisters_46_V_a = getelementptr [8 x i8]* %macRegisters_46_V, i64 0, i64 0"   --->   Operation 523 'getelementptr' 'macRegisters_46_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%macRegisters_46_V_a_1 = getelementptr [8 x i8]* %macRegisters_46_V, i64 0, i64 1"   --->   Operation 524 'getelementptr' 'macRegisters_46_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%macRegisters_46_V_a_2 = getelementptr [8 x i8]* %macRegisters_46_V, i64 0, i64 2"   --->   Operation 525 'getelementptr' 'macRegisters_46_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%macRegisters_46_V_a_3 = getelementptr [8 x i8]* %macRegisters_46_V, i64 0, i64 3"   --->   Operation 526 'getelementptr' 'macRegisters_46_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%macRegisters_46_V_a_4 = getelementptr [8 x i8]* %macRegisters_46_V, i64 0, i64 4"   --->   Operation 527 'getelementptr' 'macRegisters_46_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%macRegisters_46_V_a_5 = getelementptr [8 x i8]* %macRegisters_46_V, i64 0, i64 5"   --->   Operation 528 'getelementptr' 'macRegisters_46_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%macRegisters_46_V_a_6 = getelementptr [8 x i8]* %macRegisters_46_V, i64 0, i64 6"   --->   Operation 529 'getelementptr' 'macRegisters_46_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%macRegisters_46_V_a_7 = getelementptr [8 x i8]* %macRegisters_46_V, i64 0, i64 7"   --->   Operation 530 'getelementptr' 'macRegisters_46_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%macRegisters_47_V_a = getelementptr [8 x i8]* %macRegisters_47_V, i64 0, i64 0"   --->   Operation 531 'getelementptr' 'macRegisters_47_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%macRegisters_47_V_a_1 = getelementptr [8 x i8]* %macRegisters_47_V, i64 0, i64 1"   --->   Operation 532 'getelementptr' 'macRegisters_47_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%macRegisters_47_V_a_2 = getelementptr [8 x i8]* %macRegisters_47_V, i64 0, i64 2"   --->   Operation 533 'getelementptr' 'macRegisters_47_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%macRegisters_47_V_a_3 = getelementptr [8 x i8]* %macRegisters_47_V, i64 0, i64 3"   --->   Operation 534 'getelementptr' 'macRegisters_47_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%macRegisters_47_V_a_4 = getelementptr [8 x i8]* %macRegisters_47_V, i64 0, i64 4"   --->   Operation 535 'getelementptr' 'macRegisters_47_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%macRegisters_47_V_a_5 = getelementptr [8 x i8]* %macRegisters_47_V, i64 0, i64 5"   --->   Operation 536 'getelementptr' 'macRegisters_47_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%macRegisters_47_V_a_6 = getelementptr [8 x i8]* %macRegisters_47_V, i64 0, i64 6"   --->   Operation 537 'getelementptr' 'macRegisters_47_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%macRegisters_47_V_a_7 = getelementptr [8 x i8]* %macRegisters_47_V, i64 0, i64 7"   --->   Operation 538 'getelementptr' 'macRegisters_47_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%macRegisters_48_V_a = getelementptr [8 x i8]* %macRegisters_48_V, i64 0, i64 0"   --->   Operation 539 'getelementptr' 'macRegisters_48_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%macRegisters_48_V_a_1 = getelementptr [8 x i8]* %macRegisters_48_V, i64 0, i64 1"   --->   Operation 540 'getelementptr' 'macRegisters_48_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%macRegisters_48_V_a_2 = getelementptr [8 x i8]* %macRegisters_48_V, i64 0, i64 2"   --->   Operation 541 'getelementptr' 'macRegisters_48_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%macRegisters_48_V_a_3 = getelementptr [8 x i8]* %macRegisters_48_V, i64 0, i64 3"   --->   Operation 542 'getelementptr' 'macRegisters_48_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%macRegisters_48_V_a_4 = getelementptr [8 x i8]* %macRegisters_48_V, i64 0, i64 4"   --->   Operation 543 'getelementptr' 'macRegisters_48_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%macRegisters_48_V_a_5 = getelementptr [8 x i8]* %macRegisters_48_V, i64 0, i64 5"   --->   Operation 544 'getelementptr' 'macRegisters_48_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%macRegisters_48_V_a_6 = getelementptr [8 x i8]* %macRegisters_48_V, i64 0, i64 6"   --->   Operation 545 'getelementptr' 'macRegisters_48_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%macRegisters_48_V_a_7 = getelementptr [8 x i8]* %macRegisters_48_V, i64 0, i64 7"   --->   Operation 546 'getelementptr' 'macRegisters_48_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%macRegisters_49_V_a = getelementptr [8 x i8]* %macRegisters_49_V, i64 0, i64 0"   --->   Operation 547 'getelementptr' 'macRegisters_49_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%macRegisters_49_V_a_1 = getelementptr [8 x i8]* %macRegisters_49_V, i64 0, i64 1"   --->   Operation 548 'getelementptr' 'macRegisters_49_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%macRegisters_49_V_a_2 = getelementptr [8 x i8]* %macRegisters_49_V, i64 0, i64 2"   --->   Operation 549 'getelementptr' 'macRegisters_49_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%macRegisters_49_V_a_3 = getelementptr [8 x i8]* %macRegisters_49_V, i64 0, i64 3"   --->   Operation 550 'getelementptr' 'macRegisters_49_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%macRegisters_49_V_a_4 = getelementptr [8 x i8]* %macRegisters_49_V, i64 0, i64 4"   --->   Operation 551 'getelementptr' 'macRegisters_49_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%macRegisters_49_V_a_5 = getelementptr [8 x i8]* %macRegisters_49_V, i64 0, i64 5"   --->   Operation 552 'getelementptr' 'macRegisters_49_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%macRegisters_49_V_a_6 = getelementptr [8 x i8]* %macRegisters_49_V, i64 0, i64 6"   --->   Operation 553 'getelementptr' 'macRegisters_49_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%macRegisters_49_V_a_7 = getelementptr [8 x i8]* %macRegisters_49_V, i64 0, i64 7"   --->   Operation 554 'getelementptr' 'macRegisters_49_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%macRegisters_50_V_a = getelementptr [8 x i8]* %macRegisters_50_V, i64 0, i64 0"   --->   Operation 555 'getelementptr' 'macRegisters_50_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%macRegisters_50_V_a_1 = getelementptr [8 x i8]* %macRegisters_50_V, i64 0, i64 1"   --->   Operation 556 'getelementptr' 'macRegisters_50_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%macRegisters_50_V_a_2 = getelementptr [8 x i8]* %macRegisters_50_V, i64 0, i64 2"   --->   Operation 557 'getelementptr' 'macRegisters_50_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%macRegisters_50_V_a_3 = getelementptr [8 x i8]* %macRegisters_50_V, i64 0, i64 3"   --->   Operation 558 'getelementptr' 'macRegisters_50_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%macRegisters_50_V_a_4 = getelementptr [8 x i8]* %macRegisters_50_V, i64 0, i64 4"   --->   Operation 559 'getelementptr' 'macRegisters_50_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%macRegisters_50_V_a_5 = getelementptr [8 x i8]* %macRegisters_50_V, i64 0, i64 5"   --->   Operation 560 'getelementptr' 'macRegisters_50_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%macRegisters_50_V_a_6 = getelementptr [8 x i8]* %macRegisters_50_V, i64 0, i64 6"   --->   Operation 561 'getelementptr' 'macRegisters_50_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%macRegisters_50_V_a_7 = getelementptr [8 x i8]* %macRegisters_50_V, i64 0, i64 7"   --->   Operation 562 'getelementptr' 'macRegisters_50_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%macRegisters_51_V_a = getelementptr [8 x i8]* %macRegisters_51_V, i64 0, i64 0"   --->   Operation 563 'getelementptr' 'macRegisters_51_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%macRegisters_51_V_a_1 = getelementptr [8 x i8]* %macRegisters_51_V, i64 0, i64 1"   --->   Operation 564 'getelementptr' 'macRegisters_51_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%macRegisters_51_V_a_2 = getelementptr [8 x i8]* %macRegisters_51_V, i64 0, i64 2"   --->   Operation 565 'getelementptr' 'macRegisters_51_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%macRegisters_51_V_a_3 = getelementptr [8 x i8]* %macRegisters_51_V, i64 0, i64 3"   --->   Operation 566 'getelementptr' 'macRegisters_51_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%macRegisters_51_V_a_4 = getelementptr [8 x i8]* %macRegisters_51_V, i64 0, i64 4"   --->   Operation 567 'getelementptr' 'macRegisters_51_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%macRegisters_51_V_a_5 = getelementptr [8 x i8]* %macRegisters_51_V, i64 0, i64 5"   --->   Operation 568 'getelementptr' 'macRegisters_51_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%macRegisters_51_V_a_6 = getelementptr [8 x i8]* %macRegisters_51_V, i64 0, i64 6"   --->   Operation 569 'getelementptr' 'macRegisters_51_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%macRegisters_51_V_a_7 = getelementptr [8 x i8]* %macRegisters_51_V, i64 0, i64 7"   --->   Operation 570 'getelementptr' 'macRegisters_51_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%macRegisters_52_V_a = getelementptr [8 x i8]* %macRegisters_52_V, i64 0, i64 0"   --->   Operation 571 'getelementptr' 'macRegisters_52_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%macRegisters_52_V_a_1 = getelementptr [8 x i8]* %macRegisters_52_V, i64 0, i64 1"   --->   Operation 572 'getelementptr' 'macRegisters_52_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%macRegisters_52_V_a_2 = getelementptr [8 x i8]* %macRegisters_52_V, i64 0, i64 2"   --->   Operation 573 'getelementptr' 'macRegisters_52_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%macRegisters_52_V_a_3 = getelementptr [8 x i8]* %macRegisters_52_V, i64 0, i64 3"   --->   Operation 574 'getelementptr' 'macRegisters_52_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%macRegisters_52_V_a_4 = getelementptr [8 x i8]* %macRegisters_52_V, i64 0, i64 4"   --->   Operation 575 'getelementptr' 'macRegisters_52_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%macRegisters_52_V_a_5 = getelementptr [8 x i8]* %macRegisters_52_V, i64 0, i64 5"   --->   Operation 576 'getelementptr' 'macRegisters_52_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%macRegisters_52_V_a_6 = getelementptr [8 x i8]* %macRegisters_52_V, i64 0, i64 6"   --->   Operation 577 'getelementptr' 'macRegisters_52_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%macRegisters_52_V_a_7 = getelementptr [8 x i8]* %macRegisters_52_V, i64 0, i64 7"   --->   Operation 578 'getelementptr' 'macRegisters_52_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%macRegisters_53_V_a = getelementptr [8 x i8]* %macRegisters_53_V, i64 0, i64 0"   --->   Operation 579 'getelementptr' 'macRegisters_53_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%macRegisters_53_V_a_1 = getelementptr [8 x i8]* %macRegisters_53_V, i64 0, i64 1"   --->   Operation 580 'getelementptr' 'macRegisters_53_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%macRegisters_53_V_a_2 = getelementptr [8 x i8]* %macRegisters_53_V, i64 0, i64 2"   --->   Operation 581 'getelementptr' 'macRegisters_53_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%macRegisters_53_V_a_3 = getelementptr [8 x i8]* %macRegisters_53_V, i64 0, i64 3"   --->   Operation 582 'getelementptr' 'macRegisters_53_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%macRegisters_53_V_a_4 = getelementptr [8 x i8]* %macRegisters_53_V, i64 0, i64 4"   --->   Operation 583 'getelementptr' 'macRegisters_53_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%macRegisters_53_V_a_5 = getelementptr [8 x i8]* %macRegisters_53_V, i64 0, i64 5"   --->   Operation 584 'getelementptr' 'macRegisters_53_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%macRegisters_53_V_a_6 = getelementptr [8 x i8]* %macRegisters_53_V, i64 0, i64 6"   --->   Operation 585 'getelementptr' 'macRegisters_53_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%macRegisters_53_V_a_7 = getelementptr [8 x i8]* %macRegisters_53_V, i64 0, i64 7"   --->   Operation 586 'getelementptr' 'macRegisters_53_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%macRegisters_54_V_a = getelementptr [8 x i8]* %macRegisters_54_V, i64 0, i64 0"   --->   Operation 587 'getelementptr' 'macRegisters_54_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%macRegisters_54_V_a_1 = getelementptr [8 x i8]* %macRegisters_54_V, i64 0, i64 1"   --->   Operation 588 'getelementptr' 'macRegisters_54_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%macRegisters_54_V_a_2 = getelementptr [8 x i8]* %macRegisters_54_V, i64 0, i64 2"   --->   Operation 589 'getelementptr' 'macRegisters_54_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%macRegisters_54_V_a_3 = getelementptr [8 x i8]* %macRegisters_54_V, i64 0, i64 3"   --->   Operation 590 'getelementptr' 'macRegisters_54_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%macRegisters_54_V_a_4 = getelementptr [8 x i8]* %macRegisters_54_V, i64 0, i64 4"   --->   Operation 591 'getelementptr' 'macRegisters_54_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%macRegisters_54_V_a_5 = getelementptr [8 x i8]* %macRegisters_54_V, i64 0, i64 5"   --->   Operation 592 'getelementptr' 'macRegisters_54_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%macRegisters_54_V_a_6 = getelementptr [8 x i8]* %macRegisters_54_V, i64 0, i64 6"   --->   Operation 593 'getelementptr' 'macRegisters_54_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%macRegisters_54_V_a_7 = getelementptr [8 x i8]* %macRegisters_54_V, i64 0, i64 7"   --->   Operation 594 'getelementptr' 'macRegisters_54_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%macRegisters_55_V_a = getelementptr [8 x i8]* %macRegisters_55_V, i64 0, i64 0"   --->   Operation 595 'getelementptr' 'macRegisters_55_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%macRegisters_55_V_a_1 = getelementptr [8 x i8]* %macRegisters_55_V, i64 0, i64 1"   --->   Operation 596 'getelementptr' 'macRegisters_55_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%macRegisters_55_V_a_2 = getelementptr [8 x i8]* %macRegisters_55_V, i64 0, i64 2"   --->   Operation 597 'getelementptr' 'macRegisters_55_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%macRegisters_55_V_a_3 = getelementptr [8 x i8]* %macRegisters_55_V, i64 0, i64 3"   --->   Operation 598 'getelementptr' 'macRegisters_55_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%macRegisters_55_V_a_4 = getelementptr [8 x i8]* %macRegisters_55_V, i64 0, i64 4"   --->   Operation 599 'getelementptr' 'macRegisters_55_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%macRegisters_55_V_a_5 = getelementptr [8 x i8]* %macRegisters_55_V, i64 0, i64 5"   --->   Operation 600 'getelementptr' 'macRegisters_55_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%macRegisters_55_V_a_6 = getelementptr [8 x i8]* %macRegisters_55_V, i64 0, i64 6"   --->   Operation 601 'getelementptr' 'macRegisters_55_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%macRegisters_55_V_a_7 = getelementptr [8 x i8]* %macRegisters_55_V, i64 0, i64 7"   --->   Operation 602 'getelementptr' 'macRegisters_55_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%macRegisters_56_V_a = getelementptr [8 x i8]* %macRegisters_56_V, i64 0, i64 0"   --->   Operation 603 'getelementptr' 'macRegisters_56_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%macRegisters_56_V_a_1 = getelementptr [8 x i8]* %macRegisters_56_V, i64 0, i64 1"   --->   Operation 604 'getelementptr' 'macRegisters_56_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%macRegisters_56_V_a_2 = getelementptr [8 x i8]* %macRegisters_56_V, i64 0, i64 2"   --->   Operation 605 'getelementptr' 'macRegisters_56_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%macRegisters_56_V_a_3 = getelementptr [8 x i8]* %macRegisters_56_V, i64 0, i64 3"   --->   Operation 606 'getelementptr' 'macRegisters_56_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%macRegisters_56_V_a_4 = getelementptr [8 x i8]* %macRegisters_56_V, i64 0, i64 4"   --->   Operation 607 'getelementptr' 'macRegisters_56_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%macRegisters_56_V_a_5 = getelementptr [8 x i8]* %macRegisters_56_V, i64 0, i64 5"   --->   Operation 608 'getelementptr' 'macRegisters_56_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%macRegisters_56_V_a_6 = getelementptr [8 x i8]* %macRegisters_56_V, i64 0, i64 6"   --->   Operation 609 'getelementptr' 'macRegisters_56_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%macRegisters_56_V_a_7 = getelementptr [8 x i8]* %macRegisters_56_V, i64 0, i64 7"   --->   Operation 610 'getelementptr' 'macRegisters_56_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%macRegisters_57_V_a = getelementptr [8 x i8]* %macRegisters_57_V, i64 0, i64 0"   --->   Operation 611 'getelementptr' 'macRegisters_57_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%macRegisters_57_V_a_1 = getelementptr [8 x i8]* %macRegisters_57_V, i64 0, i64 1"   --->   Operation 612 'getelementptr' 'macRegisters_57_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%macRegisters_57_V_a_2 = getelementptr [8 x i8]* %macRegisters_57_V, i64 0, i64 2"   --->   Operation 613 'getelementptr' 'macRegisters_57_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%macRegisters_57_V_a_3 = getelementptr [8 x i8]* %macRegisters_57_V, i64 0, i64 3"   --->   Operation 614 'getelementptr' 'macRegisters_57_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%macRegisters_57_V_a_4 = getelementptr [8 x i8]* %macRegisters_57_V, i64 0, i64 4"   --->   Operation 615 'getelementptr' 'macRegisters_57_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%macRegisters_57_V_a_5 = getelementptr [8 x i8]* %macRegisters_57_V, i64 0, i64 5"   --->   Operation 616 'getelementptr' 'macRegisters_57_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%macRegisters_57_V_a_6 = getelementptr [8 x i8]* %macRegisters_57_V, i64 0, i64 6"   --->   Operation 617 'getelementptr' 'macRegisters_57_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%macRegisters_57_V_a_7 = getelementptr [8 x i8]* %macRegisters_57_V, i64 0, i64 7"   --->   Operation 618 'getelementptr' 'macRegisters_57_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%macRegisters_58_V_a = getelementptr [8 x i8]* %macRegisters_58_V, i64 0, i64 0"   --->   Operation 619 'getelementptr' 'macRegisters_58_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%macRegisters_58_V_a_1 = getelementptr [8 x i8]* %macRegisters_58_V, i64 0, i64 1"   --->   Operation 620 'getelementptr' 'macRegisters_58_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%macRegisters_58_V_a_2 = getelementptr [8 x i8]* %macRegisters_58_V, i64 0, i64 2"   --->   Operation 621 'getelementptr' 'macRegisters_58_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%macRegisters_58_V_a_3 = getelementptr [8 x i8]* %macRegisters_58_V, i64 0, i64 3"   --->   Operation 622 'getelementptr' 'macRegisters_58_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%macRegisters_58_V_a_4 = getelementptr [8 x i8]* %macRegisters_58_V, i64 0, i64 4"   --->   Operation 623 'getelementptr' 'macRegisters_58_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%macRegisters_58_V_a_5 = getelementptr [8 x i8]* %macRegisters_58_V, i64 0, i64 5"   --->   Operation 624 'getelementptr' 'macRegisters_58_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%macRegisters_58_V_a_6 = getelementptr [8 x i8]* %macRegisters_58_V, i64 0, i64 6"   --->   Operation 625 'getelementptr' 'macRegisters_58_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%macRegisters_58_V_a_7 = getelementptr [8 x i8]* %macRegisters_58_V, i64 0, i64 7"   --->   Operation 626 'getelementptr' 'macRegisters_58_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%macRegisters_59_V_a = getelementptr [8 x i8]* %macRegisters_59_V, i64 0, i64 0"   --->   Operation 627 'getelementptr' 'macRegisters_59_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%macRegisters_59_V_a_1 = getelementptr [8 x i8]* %macRegisters_59_V, i64 0, i64 1"   --->   Operation 628 'getelementptr' 'macRegisters_59_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%macRegisters_59_V_a_2 = getelementptr [8 x i8]* %macRegisters_59_V, i64 0, i64 2"   --->   Operation 629 'getelementptr' 'macRegisters_59_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%macRegisters_59_V_a_3 = getelementptr [8 x i8]* %macRegisters_59_V, i64 0, i64 3"   --->   Operation 630 'getelementptr' 'macRegisters_59_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%macRegisters_59_V_a_4 = getelementptr [8 x i8]* %macRegisters_59_V, i64 0, i64 4"   --->   Operation 631 'getelementptr' 'macRegisters_59_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%macRegisters_59_V_a_5 = getelementptr [8 x i8]* %macRegisters_59_V, i64 0, i64 5"   --->   Operation 632 'getelementptr' 'macRegisters_59_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%macRegisters_59_V_a_6 = getelementptr [8 x i8]* %macRegisters_59_V, i64 0, i64 6"   --->   Operation 633 'getelementptr' 'macRegisters_59_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%macRegisters_59_V_a_7 = getelementptr [8 x i8]* %macRegisters_59_V, i64 0, i64 7"   --->   Operation 634 'getelementptr' 'macRegisters_59_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%macRegisters_60_V_a = getelementptr [8 x i8]* %macRegisters_60_V, i64 0, i64 0"   --->   Operation 635 'getelementptr' 'macRegisters_60_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%macRegisters_60_V_a_1 = getelementptr [8 x i8]* %macRegisters_60_V, i64 0, i64 1"   --->   Operation 636 'getelementptr' 'macRegisters_60_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%macRegisters_60_V_a_2 = getelementptr [8 x i8]* %macRegisters_60_V, i64 0, i64 2"   --->   Operation 637 'getelementptr' 'macRegisters_60_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%macRegisters_60_V_a_3 = getelementptr [8 x i8]* %macRegisters_60_V, i64 0, i64 3"   --->   Operation 638 'getelementptr' 'macRegisters_60_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%macRegisters_60_V_a_4 = getelementptr [8 x i8]* %macRegisters_60_V, i64 0, i64 4"   --->   Operation 639 'getelementptr' 'macRegisters_60_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%macRegisters_60_V_a_5 = getelementptr [8 x i8]* %macRegisters_60_V, i64 0, i64 5"   --->   Operation 640 'getelementptr' 'macRegisters_60_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%macRegisters_60_V_a_6 = getelementptr [8 x i8]* %macRegisters_60_V, i64 0, i64 6"   --->   Operation 641 'getelementptr' 'macRegisters_60_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%macRegisters_60_V_a_7 = getelementptr [8 x i8]* %macRegisters_60_V, i64 0, i64 7"   --->   Operation 642 'getelementptr' 'macRegisters_60_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%macRegisters_61_V_a = getelementptr [8 x i8]* %macRegisters_61_V, i64 0, i64 0"   --->   Operation 643 'getelementptr' 'macRegisters_61_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%macRegisters_61_V_a_1 = getelementptr [8 x i8]* %macRegisters_61_V, i64 0, i64 1"   --->   Operation 644 'getelementptr' 'macRegisters_61_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%macRegisters_61_V_a_2 = getelementptr [8 x i8]* %macRegisters_61_V, i64 0, i64 2"   --->   Operation 645 'getelementptr' 'macRegisters_61_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%macRegisters_61_V_a_3 = getelementptr [8 x i8]* %macRegisters_61_V, i64 0, i64 3"   --->   Operation 646 'getelementptr' 'macRegisters_61_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%macRegisters_61_V_a_4 = getelementptr [8 x i8]* %macRegisters_61_V, i64 0, i64 4"   --->   Operation 647 'getelementptr' 'macRegisters_61_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%macRegisters_61_V_a_5 = getelementptr [8 x i8]* %macRegisters_61_V, i64 0, i64 5"   --->   Operation 648 'getelementptr' 'macRegisters_61_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%macRegisters_61_V_a_6 = getelementptr [8 x i8]* %macRegisters_61_V, i64 0, i64 6"   --->   Operation 649 'getelementptr' 'macRegisters_61_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%macRegisters_61_V_a_7 = getelementptr [8 x i8]* %macRegisters_61_V, i64 0, i64 7"   --->   Operation 650 'getelementptr' 'macRegisters_61_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%macRegisters_62_V_a = getelementptr [8 x i8]* %macRegisters_62_V, i64 0, i64 0"   --->   Operation 651 'getelementptr' 'macRegisters_62_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%macRegisters_62_V_a_1 = getelementptr [8 x i8]* %macRegisters_62_V, i64 0, i64 1"   --->   Operation 652 'getelementptr' 'macRegisters_62_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%macRegisters_62_V_a_2 = getelementptr [8 x i8]* %macRegisters_62_V, i64 0, i64 2"   --->   Operation 653 'getelementptr' 'macRegisters_62_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%macRegisters_62_V_a_3 = getelementptr [8 x i8]* %macRegisters_62_V, i64 0, i64 3"   --->   Operation 654 'getelementptr' 'macRegisters_62_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%macRegisters_62_V_a_4 = getelementptr [8 x i8]* %macRegisters_62_V, i64 0, i64 4"   --->   Operation 655 'getelementptr' 'macRegisters_62_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%macRegisters_62_V_a_5 = getelementptr [8 x i8]* %macRegisters_62_V, i64 0, i64 5"   --->   Operation 656 'getelementptr' 'macRegisters_62_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%macRegisters_62_V_a_6 = getelementptr [8 x i8]* %macRegisters_62_V, i64 0, i64 6"   --->   Operation 657 'getelementptr' 'macRegisters_62_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%macRegisters_62_V_a_7 = getelementptr [8 x i8]* %macRegisters_62_V, i64 0, i64 7"   --->   Operation 658 'getelementptr' 'macRegisters_62_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%macRegisters_63_V_a = getelementptr [8 x i8]* %macRegisters_63_V, i64 0, i64 0"   --->   Operation 659 'getelementptr' 'macRegisters_63_V_a' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%macRegisters_63_V_a_1 = getelementptr [8 x i8]* %macRegisters_63_V, i64 0, i64 1"   --->   Operation 660 'getelementptr' 'macRegisters_63_V_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%macRegisters_63_V_a_2 = getelementptr [8 x i8]* %macRegisters_63_V, i64 0, i64 2"   --->   Operation 661 'getelementptr' 'macRegisters_63_V_a_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%macRegisters_63_V_a_3 = getelementptr [8 x i8]* %macRegisters_63_V, i64 0, i64 3"   --->   Operation 662 'getelementptr' 'macRegisters_63_V_a_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%macRegisters_63_V_a_4 = getelementptr [8 x i8]* %macRegisters_63_V, i64 0, i64 4"   --->   Operation 663 'getelementptr' 'macRegisters_63_V_a_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%macRegisters_63_V_a_5 = getelementptr [8 x i8]* %macRegisters_63_V, i64 0, i64 5"   --->   Operation 664 'getelementptr' 'macRegisters_63_V_a_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%macRegisters_63_V_a_6 = getelementptr [8 x i8]* %macRegisters_63_V, i64 0, i64 6"   --->   Operation 665 'getelementptr' 'macRegisters_63_V_a_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%macRegisters_63_V_a_7 = getelementptr [8 x i8]* %macRegisters_63_V, i64 0, i64 7"   --->   Operation 666 'getelementptr' 'macRegisters_63_V_a_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (1.30ns)   --->   "br label %.preheader148" [S4_4/conv1d.h:1502]   --->   Operation 667 'br' <Predicate = (tmp)> <Delay = 1.30>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%pe = phi i4 [ 0, %2 ], [ %pe_1, %5 ]"   --->   Operation 668 'phi' 'pe' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (1.09ns)   --->   "%tmp_2 = icmp eq i4 %pe, -8" [S4_4/conv1d.h:1489]   --->   Operation 669 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 670 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (1.52ns)   --->   "%pe_1 = add i4 %pe, 1" [S4_4/conv1d.h:1489]   --->   Operation 671 'add' 'pe_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %6, label %4" [S4_4/conv1d.h:1489]   --->   Operation 672 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %pe to i64" [S4_4/conv1d.h:1493]   --->   Operation 673 'zext' 'tmp_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_0_1 = getelementptr [8 x i7]* @bias25_m_weights_V_0, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 674 'getelementptr' 'bias25_m_weights_V_0_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 675 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_0_2 = load i7* %bias25_m_weights_V_0_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 675 'load' 'bias25_m_weights_V_0_2' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 676 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_1_1 = getelementptr [8 x i8]* @bias25_m_weights_V_1, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 676 'getelementptr' 'bias25_m_weights_V_1_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 677 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_1_2 = load i8* %bias25_m_weights_V_1_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 677 'load' 'bias25_m_weights_V_1_2' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_2_1 = getelementptr [8 x i8]* @bias25_m_weights_V_2, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 678 'getelementptr' 'bias25_m_weights_V_2_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 679 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_2_2 = load i8* %bias25_m_weights_V_2_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 679 'load' 'bias25_m_weights_V_2_2' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_3_1 = getelementptr [8 x i8]* @bias25_m_weights_V_3, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 680 'getelementptr' 'bias25_m_weights_V_3_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 681 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_3_2 = load i8* %bias25_m_weights_V_3_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 681 'load' 'bias25_m_weights_V_3_2' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_4_1 = getelementptr [8 x i8]* @bias25_m_weights_V_4, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 682 'getelementptr' 'bias25_m_weights_V_4_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 683 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_4_2 = load i8* %bias25_m_weights_V_4_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 683 'load' 'bias25_m_weights_V_4_2' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_5_1 = getelementptr [8 x i8]* @bias25_m_weights_V_5, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 684 'getelementptr' 'bias25_m_weights_V_5_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 685 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_5_2 = load i8* %bias25_m_weights_V_5_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 685 'load' 'bias25_m_weights_V_5_2' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_6_1 = getelementptr [8 x i8]* @bias25_m_weights_V_6, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 686 'getelementptr' 'bias25_m_weights_V_6_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 687 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_6_2 = load i8* %bias25_m_weights_V_6_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 687 'load' 'bias25_m_weights_V_6_2' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_7_1 = getelementptr [8 x i8]* @bias25_m_weights_V_7, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 688 'getelementptr' 'bias25_m_weights_V_7_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 689 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_7_2 = load i8* %bias25_m_weights_V_7_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 689 'load' 'bias25_m_weights_V_7_2' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_8_1 = getelementptr [8 x i8]* @bias25_m_weights_V_8, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 690 'getelementptr' 'bias25_m_weights_V_8_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 691 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_8_2 = load i8* %bias25_m_weights_V_8_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 691 'load' 'bias25_m_weights_V_8_2' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 692 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_9_1 = getelementptr [8 x i7]* @bias25_m_weights_V_9, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 692 'getelementptr' 'bias25_m_weights_V_9_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 693 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_9_2 = load i7* %bias25_m_weights_V_9_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 693 'load' 'bias25_m_weights_V_9_2' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_1_3 = getelementptr [8 x i7]* @bias25_m_weights_V_10, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 694 'getelementptr' 'bias25_m_weights_V_1_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 695 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_1_4 = load i7* %bias25_m_weights_V_1_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 695 'load' 'bias25_m_weights_V_1_4' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_1_5 = getelementptr [8 x i7]* @bias25_m_weights_V_11, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 696 'getelementptr' 'bias25_m_weights_V_1_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 697 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_1_6 = load i7* %bias25_m_weights_V_1_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 697 'load' 'bias25_m_weights_V_1_6' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_1_7 = getelementptr [8 x i8]* @bias25_m_weights_V_12, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 698 'getelementptr' 'bias25_m_weights_V_1_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 699 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_1_8 = load i8* %bias25_m_weights_V_1_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 699 'load' 'bias25_m_weights_V_1_8' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_1_9 = getelementptr [8 x i8]* @bias25_m_weights_V_13, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 700 'getelementptr' 'bias25_m_weights_V_1_9' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 701 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_1_10 = load i8* %bias25_m_weights_V_1_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 701 'load' 'bias25_m_weights_V_1_10' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_1_11 = getelementptr [8 x i8]* @bias25_m_weights_V_14, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 702 'getelementptr' 'bias25_m_weights_V_1_11' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 703 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_1_12 = load i8* %bias25_m_weights_V_1_11, align 1" [S4_4/conv1d.h:1493]   --->   Operation 703 'load' 'bias25_m_weights_V_1_12' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 704 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_1_13 = getelementptr [8 x i7]* @bias25_m_weights_V_15, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 704 'getelementptr' 'bias25_m_weights_V_1_13' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 705 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_1_14 = load i7* %bias25_m_weights_V_1_13, align 1" [S4_4/conv1d.h:1493]   --->   Operation 705 'load' 'bias25_m_weights_V_1_14' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_1_15 = getelementptr [8 x i8]* @bias25_m_weights_V_16, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 706 'getelementptr' 'bias25_m_weights_V_1_15' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 707 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_1_16 = load i8* %bias25_m_weights_V_1_15, align 1" [S4_4/conv1d.h:1493]   --->   Operation 707 'load' 'bias25_m_weights_V_1_16' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_1_17 = getelementptr [8 x i8]* @bias25_m_weights_V_17, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 708 'getelementptr' 'bias25_m_weights_V_1_17' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 709 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_1_18 = load i8* %bias25_m_weights_V_1_17, align 1" [S4_4/conv1d.h:1493]   --->   Operation 709 'load' 'bias25_m_weights_V_1_18' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_1_19 = getelementptr [8 x i7]* @bias25_m_weights_V_18, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 710 'getelementptr' 'bias25_m_weights_V_1_19' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 711 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_1_20 = load i7* %bias25_m_weights_V_1_19, align 1" [S4_4/conv1d.h:1493]   --->   Operation 711 'load' 'bias25_m_weights_V_1_20' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_1_21 = getelementptr [8 x i7]* @bias25_m_weights_V_19, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 712 'getelementptr' 'bias25_m_weights_V_1_21' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 713 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_1_22 = load i7* %bias25_m_weights_V_1_21, align 1" [S4_4/conv1d.h:1493]   --->   Operation 713 'load' 'bias25_m_weights_V_1_22' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_2_3 = getelementptr [8 x i8]* @bias25_m_weights_V_20, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 714 'getelementptr' 'bias25_m_weights_V_2_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 715 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_2_4 = load i8* %bias25_m_weights_V_2_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 715 'load' 'bias25_m_weights_V_2_4' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 716 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_2_5 = getelementptr [8 x i8]* @bias25_m_weights_V_21, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 716 'getelementptr' 'bias25_m_weights_V_2_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 717 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_2_6 = load i8* %bias25_m_weights_V_2_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 717 'load' 'bias25_m_weights_V_2_6' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_2_7 = getelementptr [8 x i7]* @bias25_m_weights_V_22, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 718 'getelementptr' 'bias25_m_weights_V_2_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 719 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_2_8 = load i7* %bias25_m_weights_V_2_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 719 'load' 'bias25_m_weights_V_2_8' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_2_9 = getelementptr [8 x i7]* @bias25_m_weights_V_23, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 720 'getelementptr' 'bias25_m_weights_V_2_9' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 721 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_2_10 = load i7* %bias25_m_weights_V_2_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 721 'load' 'bias25_m_weights_V_2_10' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_2_11 = getelementptr [8 x i8]* @bias25_m_weights_V_24, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 722 'getelementptr' 'bias25_m_weights_V_2_11' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 723 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_2_12 = load i8* %bias25_m_weights_V_2_11, align 1" [S4_4/conv1d.h:1493]   --->   Operation 723 'load' 'bias25_m_weights_V_2_12' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_2_13 = getelementptr [8 x i8]* @bias25_m_weights_V_25, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 724 'getelementptr' 'bias25_m_weights_V_2_13' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 725 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_2_14 = load i8* %bias25_m_weights_V_2_13, align 1" [S4_4/conv1d.h:1493]   --->   Operation 725 'load' 'bias25_m_weights_V_2_14' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_2_15 = getelementptr [8 x i7]* @bias25_m_weights_V_26, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 726 'getelementptr' 'bias25_m_weights_V_2_15' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 727 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_2_16 = load i7* %bias25_m_weights_V_2_15, align 1" [S4_4/conv1d.h:1493]   --->   Operation 727 'load' 'bias25_m_weights_V_2_16' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_2_17 = getelementptr [8 x i8]* @bias25_m_weights_V_27, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 728 'getelementptr' 'bias25_m_weights_V_2_17' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 729 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_2_18 = load i8* %bias25_m_weights_V_2_17, align 1" [S4_4/conv1d.h:1493]   --->   Operation 729 'load' 'bias25_m_weights_V_2_18' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_2_19 = getelementptr [8 x i8]* @bias25_m_weights_V_28, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 730 'getelementptr' 'bias25_m_weights_V_2_19' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 731 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_2_20 = load i8* %bias25_m_weights_V_2_19, align 1" [S4_4/conv1d.h:1493]   --->   Operation 731 'load' 'bias25_m_weights_V_2_20' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_2_21 = getelementptr [8 x i8]* @bias25_m_weights_V_29, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 732 'getelementptr' 'bias25_m_weights_V_2_21' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 733 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_2_22 = load i8* %bias25_m_weights_V_2_21, align 1" [S4_4/conv1d.h:1493]   --->   Operation 733 'load' 'bias25_m_weights_V_2_22' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_3_3 = getelementptr [8 x i8]* @bias25_m_weights_V_30, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 734 'getelementptr' 'bias25_m_weights_V_3_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 735 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_3_4 = load i8* %bias25_m_weights_V_3_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 735 'load' 'bias25_m_weights_V_3_4' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_3_5 = getelementptr [8 x i8]* @bias25_m_weights_V_31, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 736 'getelementptr' 'bias25_m_weights_V_3_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 737 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_3_6 = load i8* %bias25_m_weights_V_3_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 737 'load' 'bias25_m_weights_V_3_6' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_3_7 = getelementptr [8 x i8]* @bias25_m_weights_V_32, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 738 'getelementptr' 'bias25_m_weights_V_3_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 739 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_3_8 = load i8* %bias25_m_weights_V_3_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 739 'load' 'bias25_m_weights_V_3_8' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 740 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_3_9 = getelementptr [8 x i7]* @bias25_m_weights_V_33, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 740 'getelementptr' 'bias25_m_weights_V_3_9' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 741 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_3_10 = load i7* %bias25_m_weights_V_3_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 741 'load' 'bias25_m_weights_V_3_10' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_3_11 = getelementptr [8 x i8]* @bias25_m_weights_V_34, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 742 'getelementptr' 'bias25_m_weights_V_3_11' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 743 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_3_12 = load i8* %bias25_m_weights_V_3_11, align 1" [S4_4/conv1d.h:1493]   --->   Operation 743 'load' 'bias25_m_weights_V_3_12' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_3_13 = getelementptr [8 x i8]* @bias25_m_weights_V_35, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 744 'getelementptr' 'bias25_m_weights_V_3_13' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 745 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_3_14 = load i8* %bias25_m_weights_V_3_13, align 1" [S4_4/conv1d.h:1493]   --->   Operation 745 'load' 'bias25_m_weights_V_3_14' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_3_15 = getelementptr [8 x i7]* @bias25_m_weights_V_36, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 746 'getelementptr' 'bias25_m_weights_V_3_15' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 747 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_3_16 = load i7* %bias25_m_weights_V_3_15, align 1" [S4_4/conv1d.h:1493]   --->   Operation 747 'load' 'bias25_m_weights_V_3_16' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_3_17 = getelementptr [8 x i7]* @bias25_m_weights_V_37, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 748 'getelementptr' 'bias25_m_weights_V_3_17' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 749 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_3_18 = load i7* %bias25_m_weights_V_3_17, align 1" [S4_4/conv1d.h:1493]   --->   Operation 749 'load' 'bias25_m_weights_V_3_18' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_3_19 = getelementptr [8 x i8]* @bias25_m_weights_V_38, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 750 'getelementptr' 'bias25_m_weights_V_3_19' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 751 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_3_20 = load i8* %bias25_m_weights_V_3_19, align 1" [S4_4/conv1d.h:1493]   --->   Operation 751 'load' 'bias25_m_weights_V_3_20' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_3_21 = getelementptr [8 x i8]* @bias25_m_weights_V_39, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 752 'getelementptr' 'bias25_m_weights_V_3_21' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 753 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_3_22 = load i8* %bias25_m_weights_V_3_21, align 1" [S4_4/conv1d.h:1493]   --->   Operation 753 'load' 'bias25_m_weights_V_3_22' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_4_3 = getelementptr [8 x i7]* @bias25_m_weights_V_40, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 754 'getelementptr' 'bias25_m_weights_V_4_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 755 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_4_4 = load i7* %bias25_m_weights_V_4_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 755 'load' 'bias25_m_weights_V_4_4' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_4_5 = getelementptr [8 x i8]* @bias25_m_weights_V_41, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 756 'getelementptr' 'bias25_m_weights_V_4_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 757 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_4_6 = load i8* %bias25_m_weights_V_4_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 757 'load' 'bias25_m_weights_V_4_6' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_4_7 = getelementptr [8 x i8]* @bias25_m_weights_V_42, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 758 'getelementptr' 'bias25_m_weights_V_4_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 759 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_4_8 = load i8* %bias25_m_weights_V_4_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 759 'load' 'bias25_m_weights_V_4_8' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 760 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_4_9 = getelementptr [8 x i8]* @bias25_m_weights_V_43, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 760 'getelementptr' 'bias25_m_weights_V_4_9' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 761 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_4_10 = load i8* %bias25_m_weights_V_4_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 761 'load' 'bias25_m_weights_V_4_10' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_4_11 = getelementptr [8 x i8]* @bias25_m_weights_V_44, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 762 'getelementptr' 'bias25_m_weights_V_4_11' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 763 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_4_12 = load i8* %bias25_m_weights_V_4_11, align 1" [S4_4/conv1d.h:1493]   --->   Operation 763 'load' 'bias25_m_weights_V_4_12' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 764 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_4_13 = getelementptr [8 x i7]* @bias25_m_weights_V_45, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 764 'getelementptr' 'bias25_m_weights_V_4_13' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 765 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_4_14 = load i7* %bias25_m_weights_V_4_13, align 1" [S4_4/conv1d.h:1493]   --->   Operation 765 'load' 'bias25_m_weights_V_4_14' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 766 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_4_15 = getelementptr [8 x i7]* @bias25_m_weights_V_46, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 766 'getelementptr' 'bias25_m_weights_V_4_15' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 767 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_4_16 = load i7* %bias25_m_weights_V_4_15, align 1" [S4_4/conv1d.h:1493]   --->   Operation 767 'load' 'bias25_m_weights_V_4_16' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 768 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_4_17 = getelementptr [8 x i7]* @bias25_m_weights_V_47, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 768 'getelementptr' 'bias25_m_weights_V_4_17' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 769 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_4_18 = load i7* %bias25_m_weights_V_4_17, align 1" [S4_4/conv1d.h:1493]   --->   Operation 769 'load' 'bias25_m_weights_V_4_18' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 770 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_4_19 = getelementptr [8 x i7]* @bias25_m_weights_V_48, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 770 'getelementptr' 'bias25_m_weights_V_4_19' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 771 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_4_20 = load i7* %bias25_m_weights_V_4_19, align 1" [S4_4/conv1d.h:1493]   --->   Operation 771 'load' 'bias25_m_weights_V_4_20' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 772 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_4_21 = getelementptr [8 x i8]* @bias25_m_weights_V_49, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 772 'getelementptr' 'bias25_m_weights_V_4_21' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 773 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_4_22 = load i8* %bias25_m_weights_V_4_21, align 1" [S4_4/conv1d.h:1493]   --->   Operation 773 'load' 'bias25_m_weights_V_4_22' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_5_3 = getelementptr [8 x i8]* @bias25_m_weights_V_50, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 774 'getelementptr' 'bias25_m_weights_V_5_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 775 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_5_4 = load i8* %bias25_m_weights_V_5_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 775 'load' 'bias25_m_weights_V_5_4' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_5_5 = getelementptr [8 x i7]* @bias25_m_weights_V_51, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 776 'getelementptr' 'bias25_m_weights_V_5_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 777 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_5_6 = load i7* %bias25_m_weights_V_5_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 777 'load' 'bias25_m_weights_V_5_6' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_5_7 = getelementptr [8 x i8]* @bias25_m_weights_V_52, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 778 'getelementptr' 'bias25_m_weights_V_5_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 779 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_5_8 = load i8* %bias25_m_weights_V_5_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 779 'load' 'bias25_m_weights_V_5_8' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_5_9 = getelementptr [8 x i8]* @bias25_m_weights_V_53, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 780 'getelementptr' 'bias25_m_weights_V_5_9' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 781 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_5_10 = load i8* %bias25_m_weights_V_5_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 781 'load' 'bias25_m_weights_V_5_10' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_5_11 = getelementptr [8 x i8]* @bias25_m_weights_V_54, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 782 'getelementptr' 'bias25_m_weights_V_5_11' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 783 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_5_12 = load i8* %bias25_m_weights_V_5_11, align 1" [S4_4/conv1d.h:1493]   --->   Operation 783 'load' 'bias25_m_weights_V_5_12' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 784 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_5_13 = getelementptr [8 x i8]* @bias25_m_weights_V_55, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 784 'getelementptr' 'bias25_m_weights_V_5_13' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 785 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_5_14 = load i8* %bias25_m_weights_V_5_13, align 1" [S4_4/conv1d.h:1493]   --->   Operation 785 'load' 'bias25_m_weights_V_5_14' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_5_15 = getelementptr [8 x i7]* @bias25_m_weights_V_56, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 786 'getelementptr' 'bias25_m_weights_V_5_15' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 787 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_5_16 = load i7* %bias25_m_weights_V_5_15, align 1" [S4_4/conv1d.h:1493]   --->   Operation 787 'load' 'bias25_m_weights_V_5_16' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 788 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_5_17 = getelementptr [8 x i7]* @bias25_m_weights_V_57, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 788 'getelementptr' 'bias25_m_weights_V_5_17' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 789 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_5_18 = load i7* %bias25_m_weights_V_5_17, align 1" [S4_4/conv1d.h:1493]   --->   Operation 789 'load' 'bias25_m_weights_V_5_18' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_5_19 = getelementptr [8 x i7]* @bias25_m_weights_V_58, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 790 'getelementptr' 'bias25_m_weights_V_5_19' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 791 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_5_20 = load i7* %bias25_m_weights_V_5_19, align 1" [S4_4/conv1d.h:1493]   --->   Operation 791 'load' 'bias25_m_weights_V_5_20' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_5_21 = getelementptr [8 x i7]* @bias25_m_weights_V_59, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 792 'getelementptr' 'bias25_m_weights_V_5_21' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 793 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_5_22 = load i7* %bias25_m_weights_V_5_21, align 1" [S4_4/conv1d.h:1493]   --->   Operation 793 'load' 'bias25_m_weights_V_5_22' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_6_3 = getelementptr [8 x i8]* @bias25_m_weights_V_60, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 794 'getelementptr' 'bias25_m_weights_V_6_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 795 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_6_4 = load i8* %bias25_m_weights_V_6_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 795 'load' 'bias25_m_weights_V_6_4' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 796 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_6_5 = getelementptr [8 x i7]* @bias25_m_weights_V_61, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 796 'getelementptr' 'bias25_m_weights_V_6_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 797 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_6_6 = load i7* %bias25_m_weights_V_6_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 797 'load' 'bias25_m_weights_V_6_6' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 798 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_6_7 = getelementptr [8 x i8]* @bias25_m_weights_V_62, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 798 'getelementptr' 'bias25_m_weights_V_6_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 799 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_6_8 = load i8* %bias25_m_weights_V_6_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 799 'load' 'bias25_m_weights_V_6_8' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 800 [1/1] (0.00ns)   --->   "%bias25_m_weights_V_6_9 = getelementptr [8 x i8]* @bias25_m_weights_V_63, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1493]   --->   Operation 800 'getelementptr' 'bias25_m_weights_V_6_9' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 801 [2/2] (2.77ns)   --->   "%bias25_m_weights_V_6_10 = load i8* %bias25_m_weights_V_6_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 801 'load' 'bias25_m_weights_V_6_10' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_5)" [S4_4/conv1d.h:1500]   --->   Operation 802 'specregionend' 'empty_56' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns)   --->   "br label %1" [S4_4/conv1d.h:1485]   --->   Operation 803 'br' <Predicate = (tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 804 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str19) nounwind" [S4_4/conv1d.h:1490]   --->   Operation 804 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 805 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_0_2 = load i7* %bias25_m_weights_V_0_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 805 'load' 'bias25_m_weights_V_0_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 806 [1/1] (0.00ns)   --->   "%p_cast1 = sext i7 %bias25_m_weights_V_0_2 to i8" [S4_4/conv1d.h:1493]   --->   Operation 806 'sext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 807 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_1_2 = load i8* %bias25_m_weights_V_1_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 807 'load' 'bias25_m_weights_V_1_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 808 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_2_2 = load i8* %bias25_m_weights_V_2_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 808 'load' 'bias25_m_weights_V_2_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 809 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_3_2 = load i8* %bias25_m_weights_V_3_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 809 'load' 'bias25_m_weights_V_3_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 810 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_4_2 = load i8* %bias25_m_weights_V_4_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 810 'load' 'bias25_m_weights_V_4_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 811 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_5_2 = load i8* %bias25_m_weights_V_5_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 811 'load' 'bias25_m_weights_V_5_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 812 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_6_2 = load i8* %bias25_m_weights_V_6_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 812 'load' 'bias25_m_weights_V_6_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 813 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_7_2 = load i8* %bias25_m_weights_V_7_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 813 'load' 'bias25_m_weights_V_7_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 814 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_8_2 = load i8* %bias25_m_weights_V_8_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 814 'load' 'bias25_m_weights_V_8_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 815 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_9_2 = load i7* %bias25_m_weights_V_9_1, align 1" [S4_4/conv1d.h:1493]   --->   Operation 815 'load' 'bias25_m_weights_V_9_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 816 [1/1] (0.00ns)   --->   "%p_cast2 = sext i7 %bias25_m_weights_V_9_2 to i8" [S4_4/conv1d.h:1493]   --->   Operation 816 'sext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 817 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_1_4 = load i7* %bias25_m_weights_V_1_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 817 'load' 'bias25_m_weights_V_1_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 818 [1/1] (0.00ns)   --->   "%p_cast3 = sext i7 %bias25_m_weights_V_1_4 to i8" [S4_4/conv1d.h:1493]   --->   Operation 818 'sext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 819 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_1_6 = load i7* %bias25_m_weights_V_1_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 819 'load' 'bias25_m_weights_V_1_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 820 [1/1] (0.00ns)   --->   "%p_cast4 = sext i7 %bias25_m_weights_V_1_6 to i8" [S4_4/conv1d.h:1493]   --->   Operation 820 'sext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 821 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_1_8 = load i8* %bias25_m_weights_V_1_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 821 'load' 'bias25_m_weights_V_1_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 822 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_1_10 = load i8* %bias25_m_weights_V_1_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 822 'load' 'bias25_m_weights_V_1_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 823 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_1_12 = load i8* %bias25_m_weights_V_1_11, align 1" [S4_4/conv1d.h:1493]   --->   Operation 823 'load' 'bias25_m_weights_V_1_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 824 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_1_14 = load i7* %bias25_m_weights_V_1_13, align 1" [S4_4/conv1d.h:1493]   --->   Operation 824 'load' 'bias25_m_weights_V_1_14' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 825 [1/1] (0.00ns)   --->   "%p_cast5 = sext i7 %bias25_m_weights_V_1_14 to i8" [S4_4/conv1d.h:1493]   --->   Operation 825 'sext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 826 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_1_16 = load i8* %bias25_m_weights_V_1_15, align 1" [S4_4/conv1d.h:1493]   --->   Operation 826 'load' 'bias25_m_weights_V_1_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 827 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_1_18 = load i8* %bias25_m_weights_V_1_17, align 1" [S4_4/conv1d.h:1493]   --->   Operation 827 'load' 'bias25_m_weights_V_1_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 828 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_1_20 = load i7* %bias25_m_weights_V_1_19, align 1" [S4_4/conv1d.h:1493]   --->   Operation 828 'load' 'bias25_m_weights_V_1_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 829 [1/1] (0.00ns)   --->   "%p_cast6 = sext i7 %bias25_m_weights_V_1_20 to i8" [S4_4/conv1d.h:1493]   --->   Operation 829 'sext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 830 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_1_22 = load i7* %bias25_m_weights_V_1_21, align 1" [S4_4/conv1d.h:1493]   --->   Operation 830 'load' 'bias25_m_weights_V_1_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "%p_cast7 = sext i7 %bias25_m_weights_V_1_22 to i8" [S4_4/conv1d.h:1493]   --->   Operation 831 'sext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 832 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_2_4 = load i8* %bias25_m_weights_V_2_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 832 'load' 'bias25_m_weights_V_2_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 833 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_2_6 = load i8* %bias25_m_weights_V_2_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 833 'load' 'bias25_m_weights_V_2_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 834 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_2_8 = load i7* %bias25_m_weights_V_2_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 834 'load' 'bias25_m_weights_V_2_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 835 [1/1] (0.00ns)   --->   "%p_cast8 = sext i7 %bias25_m_weights_V_2_8 to i8" [S4_4/conv1d.h:1493]   --->   Operation 835 'sext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 836 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_2_10 = load i7* %bias25_m_weights_V_2_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 836 'load' 'bias25_m_weights_V_2_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%p_cast9 = sext i7 %bias25_m_weights_V_2_10 to i8" [S4_4/conv1d.h:1493]   --->   Operation 837 'sext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 838 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_2_12 = load i8* %bias25_m_weights_V_2_11, align 1" [S4_4/conv1d.h:1493]   --->   Operation 838 'load' 'bias25_m_weights_V_2_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 839 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_2_14 = load i8* %bias25_m_weights_V_2_13, align 1" [S4_4/conv1d.h:1493]   --->   Operation 839 'load' 'bias25_m_weights_V_2_14' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 840 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_2_16 = load i7* %bias25_m_weights_V_2_15, align 1" [S4_4/conv1d.h:1493]   --->   Operation 840 'load' 'bias25_m_weights_V_2_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 841 [1/1] (0.00ns)   --->   "%p_cast10 = sext i7 %bias25_m_weights_V_2_16 to i8" [S4_4/conv1d.h:1493]   --->   Operation 841 'sext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 842 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_2_18 = load i8* %bias25_m_weights_V_2_17, align 1" [S4_4/conv1d.h:1493]   --->   Operation 842 'load' 'bias25_m_weights_V_2_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 843 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_2_20 = load i8* %bias25_m_weights_V_2_19, align 1" [S4_4/conv1d.h:1493]   --->   Operation 843 'load' 'bias25_m_weights_V_2_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 844 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_2_22 = load i8* %bias25_m_weights_V_2_21, align 1" [S4_4/conv1d.h:1493]   --->   Operation 844 'load' 'bias25_m_weights_V_2_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 845 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_3_4 = load i8* %bias25_m_weights_V_3_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 845 'load' 'bias25_m_weights_V_3_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 846 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_3_6 = load i8* %bias25_m_weights_V_3_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 846 'load' 'bias25_m_weights_V_3_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 847 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_3_8 = load i8* %bias25_m_weights_V_3_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 847 'load' 'bias25_m_weights_V_3_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 848 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_3_10 = load i7* %bias25_m_weights_V_3_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 848 'load' 'bias25_m_weights_V_3_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 849 [1/1] (0.00ns)   --->   "%p_cast11 = sext i7 %bias25_m_weights_V_3_10 to i8" [S4_4/conv1d.h:1493]   --->   Operation 849 'sext' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 850 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_3_12 = load i8* %bias25_m_weights_V_3_11, align 1" [S4_4/conv1d.h:1493]   --->   Operation 850 'load' 'bias25_m_weights_V_3_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 851 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_3_14 = load i8* %bias25_m_weights_V_3_13, align 1" [S4_4/conv1d.h:1493]   --->   Operation 851 'load' 'bias25_m_weights_V_3_14' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 852 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_3_16 = load i7* %bias25_m_weights_V_3_15, align 1" [S4_4/conv1d.h:1493]   --->   Operation 852 'load' 'bias25_m_weights_V_3_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 853 [1/1] (0.00ns)   --->   "%p_cast12 = sext i7 %bias25_m_weights_V_3_16 to i8" [S4_4/conv1d.h:1493]   --->   Operation 853 'sext' 'p_cast12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 854 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_3_18 = load i7* %bias25_m_weights_V_3_17, align 1" [S4_4/conv1d.h:1493]   --->   Operation 854 'load' 'bias25_m_weights_V_3_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 855 [1/1] (0.00ns)   --->   "%p_cast13 = sext i7 %bias25_m_weights_V_3_18 to i8" [S4_4/conv1d.h:1493]   --->   Operation 855 'sext' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 856 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_3_20 = load i8* %bias25_m_weights_V_3_19, align 1" [S4_4/conv1d.h:1493]   --->   Operation 856 'load' 'bias25_m_weights_V_3_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 857 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_3_22 = load i8* %bias25_m_weights_V_3_21, align 1" [S4_4/conv1d.h:1493]   --->   Operation 857 'load' 'bias25_m_weights_V_3_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 858 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_4_4 = load i7* %bias25_m_weights_V_4_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 858 'load' 'bias25_m_weights_V_4_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 859 [1/1] (0.00ns)   --->   "%p_cast14 = sext i7 %bias25_m_weights_V_4_4 to i8" [S4_4/conv1d.h:1493]   --->   Operation 859 'sext' 'p_cast14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 860 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_4_6 = load i8* %bias25_m_weights_V_4_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 860 'load' 'bias25_m_weights_V_4_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 861 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_4_8 = load i8* %bias25_m_weights_V_4_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 861 'load' 'bias25_m_weights_V_4_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 862 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_4_10 = load i8* %bias25_m_weights_V_4_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 862 'load' 'bias25_m_weights_V_4_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 863 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_4_12 = load i8* %bias25_m_weights_V_4_11, align 1" [S4_4/conv1d.h:1493]   --->   Operation 863 'load' 'bias25_m_weights_V_4_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 864 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_4_14 = load i7* %bias25_m_weights_V_4_13, align 1" [S4_4/conv1d.h:1493]   --->   Operation 864 'load' 'bias25_m_weights_V_4_14' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 865 [1/1] (0.00ns)   --->   "%p_cast15 = sext i7 %bias25_m_weights_V_4_14 to i8" [S4_4/conv1d.h:1493]   --->   Operation 865 'sext' 'p_cast15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 866 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_4_16 = load i7* %bias25_m_weights_V_4_15, align 1" [S4_4/conv1d.h:1493]   --->   Operation 866 'load' 'bias25_m_weights_V_4_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 867 [1/1] (0.00ns)   --->   "%p_cast16 = sext i7 %bias25_m_weights_V_4_16 to i8" [S4_4/conv1d.h:1493]   --->   Operation 867 'sext' 'p_cast16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 868 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_4_18 = load i7* %bias25_m_weights_V_4_17, align 1" [S4_4/conv1d.h:1493]   --->   Operation 868 'load' 'bias25_m_weights_V_4_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 869 [1/1] (0.00ns)   --->   "%p_cast17 = sext i7 %bias25_m_weights_V_4_18 to i8" [S4_4/conv1d.h:1493]   --->   Operation 869 'sext' 'p_cast17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 870 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_4_20 = load i7* %bias25_m_weights_V_4_19, align 1" [S4_4/conv1d.h:1493]   --->   Operation 870 'load' 'bias25_m_weights_V_4_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 871 [1/1] (0.00ns)   --->   "%p_cast18 = sext i7 %bias25_m_weights_V_4_20 to i8" [S4_4/conv1d.h:1493]   --->   Operation 871 'sext' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 872 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_4_22 = load i8* %bias25_m_weights_V_4_21, align 1" [S4_4/conv1d.h:1493]   --->   Operation 872 'load' 'bias25_m_weights_V_4_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 873 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_5_4 = load i8* %bias25_m_weights_V_5_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 873 'load' 'bias25_m_weights_V_5_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 874 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_5_6 = load i7* %bias25_m_weights_V_5_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 874 'load' 'bias25_m_weights_V_5_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 875 [1/1] (0.00ns)   --->   "%p_cast19 = sext i7 %bias25_m_weights_V_5_6 to i8" [S4_4/conv1d.h:1493]   --->   Operation 875 'sext' 'p_cast19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 876 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_5_8 = load i8* %bias25_m_weights_V_5_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 876 'load' 'bias25_m_weights_V_5_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 877 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_5_10 = load i8* %bias25_m_weights_V_5_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 877 'load' 'bias25_m_weights_V_5_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 878 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_5_12 = load i8* %bias25_m_weights_V_5_11, align 1" [S4_4/conv1d.h:1493]   --->   Operation 878 'load' 'bias25_m_weights_V_5_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 879 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_5_14 = load i8* %bias25_m_weights_V_5_13, align 1" [S4_4/conv1d.h:1493]   --->   Operation 879 'load' 'bias25_m_weights_V_5_14' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 880 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_5_16 = load i7* %bias25_m_weights_V_5_15, align 1" [S4_4/conv1d.h:1493]   --->   Operation 880 'load' 'bias25_m_weights_V_5_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 881 [1/1] (0.00ns)   --->   "%p_cast20 = sext i7 %bias25_m_weights_V_5_16 to i8" [S4_4/conv1d.h:1493]   --->   Operation 881 'sext' 'p_cast20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 882 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_5_18 = load i7* %bias25_m_weights_V_5_17, align 1" [S4_4/conv1d.h:1493]   --->   Operation 882 'load' 'bias25_m_weights_V_5_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 883 [1/1] (0.00ns)   --->   "%p_cast21 = sext i7 %bias25_m_weights_V_5_18 to i8" [S4_4/conv1d.h:1493]   --->   Operation 883 'sext' 'p_cast21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 884 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_5_20 = load i7* %bias25_m_weights_V_5_19, align 1" [S4_4/conv1d.h:1493]   --->   Operation 884 'load' 'bias25_m_weights_V_5_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 885 [1/1] (0.00ns)   --->   "%p_cast22 = sext i7 %bias25_m_weights_V_5_20 to i8" [S4_4/conv1d.h:1493]   --->   Operation 885 'sext' 'p_cast22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 886 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_5_22 = load i7* %bias25_m_weights_V_5_21, align 1" [S4_4/conv1d.h:1493]   --->   Operation 886 'load' 'bias25_m_weights_V_5_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 887 [1/1] (0.00ns)   --->   "%p_cast23 = sext i7 %bias25_m_weights_V_5_22 to i8" [S4_4/conv1d.h:1493]   --->   Operation 887 'sext' 'p_cast23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 888 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_6_4 = load i8* %bias25_m_weights_V_6_3, align 1" [S4_4/conv1d.h:1493]   --->   Operation 888 'load' 'bias25_m_weights_V_6_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 889 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_6_6 = load i7* %bias25_m_weights_V_6_5, align 1" [S4_4/conv1d.h:1493]   --->   Operation 889 'load' 'bias25_m_weights_V_6_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 890 [1/1] (0.00ns)   --->   "%p_cast = sext i7 %bias25_m_weights_V_6_6 to i8" [S4_4/conv1d.h:1493]   --->   Operation 890 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 891 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_6_8 = load i8* %bias25_m_weights_V_6_7, align 1" [S4_4/conv1d.h:1493]   --->   Operation 891 'load' 'bias25_m_weights_V_6_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 892 [1/2] (2.77ns)   --->   "%bias25_m_weights_V_6_10 = load i8* %bias25_m_weights_V_6_9, align 1" [S4_4/conv1d.h:1493]   --->   Operation 892 'load' 'bias25_m_weights_V_6_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 893 [1/1] (2.53ns)   --->   "%temp_bias_V = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 %p_cast1, i8 %bias25_m_weights_V_1_2, i8 %bias25_m_weights_V_2_2, i8 %bias25_m_weights_V_3_2, i8 %bias25_m_weights_V_4_2, i8 %bias25_m_weights_V_5_2, i8 %bias25_m_weights_V_6_2, i8 %bias25_m_weights_V_7_2, i8 %bias25_m_weights_V_8_2, i8 %p_cast2, i8 %p_cast3, i8 %p_cast4, i8 %bias25_m_weights_V_1_8, i8 %bias25_m_weights_V_1_10, i8 %bias25_m_weights_V_1_12, i8 %p_cast5, i8 %bias25_m_weights_V_1_16, i8 %bias25_m_weights_V_1_18, i8 %p_cast6, i8 %p_cast7, i8 %bias25_m_weights_V_2_4, i8 %bias25_m_weights_V_2_6, i8 %p_cast8, i8 %p_cast9, i8 %bias25_m_weights_V_2_12, i8 %bias25_m_weights_V_2_14, i8 %p_cast10, i8 %bias25_m_weights_V_2_18, i8 %bias25_m_weights_V_2_20, i8 %bias25_m_weights_V_2_22, i8 %bias25_m_weights_V_3_4, i8 %bias25_m_weights_V_3_6, i8 %bias25_m_weights_V_3_8, i8 %p_cast11, i8 %bias25_m_weights_V_3_12, i8 %bias25_m_weights_V_3_14, i8 %p_cast12, i8 %p_cast13, i8 %bias25_m_weights_V_3_20, i8 %bias25_m_weights_V_3_22, i8 %p_cast14, i8 %bias25_m_weights_V_4_6, i8 %bias25_m_weights_V_4_8, i8 %bias25_m_weights_V_4_10, i8 %bias25_m_weights_V_4_12, i8 %p_cast15, i8 %p_cast16, i8 %p_cast17, i8 %p_cast18, i8 %bias25_m_weights_V_4_22, i8 %bias25_m_weights_V_5_4, i8 %p_cast19, i8 %bias25_m_weights_V_5_8, i8 %bias25_m_weights_V_5_10, i8 %bias25_m_weights_V_5_12, i8 %bias25_m_weights_V_5_14, i8 %p_cast20, i8 %p_cast21, i8 %p_cast22, i8 %p_cast23, i8 %bias25_m_weights_V_6_4, i8 %p_cast, i8 %bias25_m_weights_V_6_8, i8 %bias25_m_weights_V_6_10, i6 %tmp_7)" [S4_4/conv1d.h:1493]   --->   Operation 893 'mux' 'temp_bias_V' <Predicate = true> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_8 = getelementptr [8 x i8]* %macRegisters_0_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 894 'getelementptr' 'macRegisters_0_V_ad_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 895 [1/1] (0.00ns)   --->   "%macRegisters_1_V_ad_8 = getelementptr [8 x i8]* %macRegisters_1_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 895 'getelementptr' 'macRegisters_1_V_ad_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 896 [1/1] (0.00ns)   --->   "%macRegisters_2_V_ad_8 = getelementptr [8 x i8]* %macRegisters_2_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 896 'getelementptr' 'macRegisters_2_V_ad_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 897 [1/1] (0.00ns)   --->   "%macRegisters_3_V_ad_8 = getelementptr [8 x i8]* %macRegisters_3_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 897 'getelementptr' 'macRegisters_3_V_ad_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 898 [1/1] (0.00ns)   --->   "%macRegisters_4_V_ad_8 = getelementptr [8 x i8]* %macRegisters_4_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 898 'getelementptr' 'macRegisters_4_V_ad_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 899 [1/1] (0.00ns)   --->   "%macRegisters_5_V_ad_8 = getelementptr [8 x i8]* %macRegisters_5_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 899 'getelementptr' 'macRegisters_5_V_ad_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 900 [1/1] (0.00ns)   --->   "%macRegisters_6_V_ad_8 = getelementptr [8 x i8]* %macRegisters_6_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 900 'getelementptr' 'macRegisters_6_V_ad_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 901 [1/1] (0.00ns)   --->   "%macRegisters_7_V_ad_8 = getelementptr [8 x i8]* %macRegisters_7_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 901 'getelementptr' 'macRegisters_7_V_ad_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 902 [1/1] (0.00ns)   --->   "%macRegisters_8_V_ad_8 = getelementptr [8 x i8]* %macRegisters_8_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 902 'getelementptr' 'macRegisters_8_V_ad_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 903 [1/1] (0.00ns)   --->   "%macRegisters_9_V_ad_8 = getelementptr [8 x i8]* %macRegisters_9_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 903 'getelementptr' 'macRegisters_9_V_ad_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 904 [1/1] (0.00ns)   --->   "%macRegisters_10_V_a_8 = getelementptr [8 x i8]* %macRegisters_10_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 904 'getelementptr' 'macRegisters_10_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 905 [1/1] (0.00ns)   --->   "%macRegisters_11_V_a_8 = getelementptr [8 x i8]* %macRegisters_11_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 905 'getelementptr' 'macRegisters_11_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 906 [1/1] (0.00ns)   --->   "%macRegisters_12_V_a_8 = getelementptr [8 x i8]* %macRegisters_12_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 906 'getelementptr' 'macRegisters_12_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 907 [1/1] (0.00ns)   --->   "%macRegisters_13_V_a_8 = getelementptr [8 x i8]* %macRegisters_13_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 907 'getelementptr' 'macRegisters_13_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%macRegisters_14_V_a_8 = getelementptr [8 x i8]* %macRegisters_14_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 908 'getelementptr' 'macRegisters_14_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 909 [1/1] (0.00ns)   --->   "%macRegisters_15_V_a_8 = getelementptr [8 x i8]* %macRegisters_15_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 909 'getelementptr' 'macRegisters_15_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 910 [1/1] (0.00ns)   --->   "%macRegisters_16_V_a_8 = getelementptr [8 x i8]* %macRegisters_16_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 910 'getelementptr' 'macRegisters_16_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 911 [1/1] (0.00ns)   --->   "%macRegisters_17_V_a_8 = getelementptr [8 x i8]* %macRegisters_17_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 911 'getelementptr' 'macRegisters_17_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 912 [1/1] (0.00ns)   --->   "%macRegisters_18_V_a_8 = getelementptr [8 x i8]* %macRegisters_18_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 912 'getelementptr' 'macRegisters_18_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 913 [1/1] (0.00ns)   --->   "%macRegisters_19_V_a_8 = getelementptr [8 x i8]* %macRegisters_19_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 913 'getelementptr' 'macRegisters_19_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "%macRegisters_20_V_a_8 = getelementptr [8 x i8]* %macRegisters_20_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 914 'getelementptr' 'macRegisters_20_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%macRegisters_21_V_a_8 = getelementptr [8 x i8]* %macRegisters_21_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 915 'getelementptr' 'macRegisters_21_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 916 [1/1] (0.00ns)   --->   "%macRegisters_22_V_a_8 = getelementptr [8 x i8]* %macRegisters_22_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 916 'getelementptr' 'macRegisters_22_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 917 [1/1] (0.00ns)   --->   "%macRegisters_23_V_a_8 = getelementptr [8 x i8]* %macRegisters_23_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 917 'getelementptr' 'macRegisters_23_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 918 [1/1] (0.00ns)   --->   "%macRegisters_24_V_a_8 = getelementptr [8 x i8]* %macRegisters_24_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 918 'getelementptr' 'macRegisters_24_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 919 [1/1] (0.00ns)   --->   "%macRegisters_25_V_a_8 = getelementptr [8 x i8]* %macRegisters_25_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 919 'getelementptr' 'macRegisters_25_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%macRegisters_26_V_a_8 = getelementptr [8 x i8]* %macRegisters_26_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 920 'getelementptr' 'macRegisters_26_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 921 [1/1] (0.00ns)   --->   "%macRegisters_27_V_a_8 = getelementptr [8 x i8]* %macRegisters_27_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 921 'getelementptr' 'macRegisters_27_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 922 [1/1] (0.00ns)   --->   "%macRegisters_28_V_a_8 = getelementptr [8 x i8]* %macRegisters_28_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 922 'getelementptr' 'macRegisters_28_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 923 [1/1] (0.00ns)   --->   "%macRegisters_29_V_a_8 = getelementptr [8 x i8]* %macRegisters_29_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 923 'getelementptr' 'macRegisters_29_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 924 [1/1] (0.00ns)   --->   "%macRegisters_30_V_a_8 = getelementptr [8 x i8]* %macRegisters_30_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 924 'getelementptr' 'macRegisters_30_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 925 [1/1] (0.00ns)   --->   "%macRegisters_31_V_a_8 = getelementptr [8 x i8]* %macRegisters_31_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 925 'getelementptr' 'macRegisters_31_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 926 [1/1] (0.00ns)   --->   "%macRegisters_32_V_a_8 = getelementptr [8 x i8]* %macRegisters_32_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 926 'getelementptr' 'macRegisters_32_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 927 [1/1] (0.00ns)   --->   "%macRegisters_33_V_a_8 = getelementptr [8 x i8]* %macRegisters_33_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 927 'getelementptr' 'macRegisters_33_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%macRegisters_34_V_a_8 = getelementptr [8 x i8]* %macRegisters_34_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 928 'getelementptr' 'macRegisters_34_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.00ns)   --->   "%macRegisters_35_V_a_8 = getelementptr [8 x i8]* %macRegisters_35_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 929 'getelementptr' 'macRegisters_35_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%macRegisters_36_V_a_8 = getelementptr [8 x i8]* %macRegisters_36_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 930 'getelementptr' 'macRegisters_36_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (0.00ns)   --->   "%macRegisters_37_V_a_8 = getelementptr [8 x i8]* %macRegisters_37_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 931 'getelementptr' 'macRegisters_37_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 932 [1/1] (0.00ns)   --->   "%macRegisters_38_V_a_8 = getelementptr [8 x i8]* %macRegisters_38_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 932 'getelementptr' 'macRegisters_38_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 933 [1/1] (0.00ns)   --->   "%macRegisters_39_V_a_8 = getelementptr [8 x i8]* %macRegisters_39_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 933 'getelementptr' 'macRegisters_39_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "%macRegisters_40_V_a_8 = getelementptr [8 x i8]* %macRegisters_40_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 934 'getelementptr' 'macRegisters_40_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%macRegisters_41_V_a_8 = getelementptr [8 x i8]* %macRegisters_41_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 935 'getelementptr' 'macRegisters_41_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%macRegisters_42_V_a_8 = getelementptr [8 x i8]* %macRegisters_42_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 936 'getelementptr' 'macRegisters_42_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 937 [1/1] (0.00ns)   --->   "%macRegisters_43_V_a_8 = getelementptr [8 x i8]* %macRegisters_43_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 937 'getelementptr' 'macRegisters_43_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 938 [1/1] (0.00ns)   --->   "%macRegisters_44_V_a_8 = getelementptr [8 x i8]* %macRegisters_44_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 938 'getelementptr' 'macRegisters_44_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 939 [1/1] (0.00ns)   --->   "%macRegisters_45_V_a_8 = getelementptr [8 x i8]* %macRegisters_45_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 939 'getelementptr' 'macRegisters_45_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%macRegisters_46_V_a_8 = getelementptr [8 x i8]* %macRegisters_46_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 940 'getelementptr' 'macRegisters_46_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 941 [1/1] (0.00ns)   --->   "%macRegisters_47_V_a_8 = getelementptr [8 x i8]* %macRegisters_47_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 941 'getelementptr' 'macRegisters_47_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 942 [1/1] (0.00ns)   --->   "%macRegisters_48_V_a_8 = getelementptr [8 x i8]* %macRegisters_48_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 942 'getelementptr' 'macRegisters_48_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 943 [1/1] (0.00ns)   --->   "%macRegisters_49_V_a_8 = getelementptr [8 x i8]* %macRegisters_49_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 943 'getelementptr' 'macRegisters_49_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 944 [1/1] (0.00ns)   --->   "%macRegisters_50_V_a_8 = getelementptr [8 x i8]* %macRegisters_50_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 944 'getelementptr' 'macRegisters_50_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 945 [1/1] (0.00ns)   --->   "%macRegisters_51_V_a_8 = getelementptr [8 x i8]* %macRegisters_51_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 945 'getelementptr' 'macRegisters_51_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 946 [1/1] (0.00ns)   --->   "%macRegisters_52_V_a_8 = getelementptr [8 x i8]* %macRegisters_52_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 946 'getelementptr' 'macRegisters_52_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 947 [1/1] (0.00ns)   --->   "%macRegisters_53_V_a_8 = getelementptr [8 x i8]* %macRegisters_53_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 947 'getelementptr' 'macRegisters_53_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 948 [1/1] (0.00ns)   --->   "%macRegisters_54_V_a_8 = getelementptr [8 x i8]* %macRegisters_54_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 948 'getelementptr' 'macRegisters_54_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%macRegisters_55_V_a_8 = getelementptr [8 x i8]* %macRegisters_55_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 949 'getelementptr' 'macRegisters_55_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%macRegisters_56_V_a_8 = getelementptr [8 x i8]* %macRegisters_56_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 950 'getelementptr' 'macRegisters_56_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 951 [1/1] (0.00ns)   --->   "%macRegisters_57_V_a_8 = getelementptr [8 x i8]* %macRegisters_57_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 951 'getelementptr' 'macRegisters_57_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 952 [1/1] (0.00ns)   --->   "%macRegisters_58_V_a_8 = getelementptr [8 x i8]* %macRegisters_58_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 952 'getelementptr' 'macRegisters_58_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 953 [1/1] (0.00ns)   --->   "%macRegisters_59_V_a_8 = getelementptr [8 x i8]* %macRegisters_59_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 953 'getelementptr' 'macRegisters_59_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 954 [1/1] (0.00ns)   --->   "%macRegisters_60_V_a_8 = getelementptr [8 x i8]* %macRegisters_60_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 954 'getelementptr' 'macRegisters_60_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%macRegisters_61_V_a_8 = getelementptr [8 x i8]* %macRegisters_61_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 955 'getelementptr' 'macRegisters_61_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (0.00ns)   --->   "%macRegisters_62_V_a_8 = getelementptr [8 x i8]* %macRegisters_62_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 956 'getelementptr' 'macRegisters_62_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 957 [1/1] (0.00ns)   --->   "%macRegisters_63_V_a_8 = getelementptr [8 x i8]* %macRegisters_63_V, i64 0, i64 %tmp_3" [S4_4/conv1d.h:1496]   --->   Operation 957 'getelementptr' 'macRegisters_63_V_a_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 958 [1/1] (1.28ns)   --->   "switch i6 %tmp_7, label %branch63 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]" [S4_4/conv1d.h:1496]   --->   Operation 958 'switch' <Predicate = true> <Delay = 1.28>
ST_4 : Operation 959 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_62_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 959 'store' <Predicate = (tmp_7 == 62)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 960 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 960 'br' <Predicate = (tmp_7 == 62)> <Delay = 0.00>
ST_4 : Operation 961 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_61_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 961 'store' <Predicate = (tmp_7 == 61)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 962 'br' <Predicate = (tmp_7 == 61)> <Delay = 0.00>
ST_4 : Operation 963 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_60_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 963 'store' <Predicate = (tmp_7 == 60)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 964 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 964 'br' <Predicate = (tmp_7 == 60)> <Delay = 0.00>
ST_4 : Operation 965 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_59_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 965 'store' <Predicate = (tmp_7 == 59)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 966 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 966 'br' <Predicate = (tmp_7 == 59)> <Delay = 0.00>
ST_4 : Operation 967 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_58_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 967 'store' <Predicate = (tmp_7 == 58)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 968 'br' <Predicate = (tmp_7 == 58)> <Delay = 0.00>
ST_4 : Operation 969 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_57_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 969 'store' <Predicate = (tmp_7 == 57)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 970 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 970 'br' <Predicate = (tmp_7 == 57)> <Delay = 0.00>
ST_4 : Operation 971 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_56_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 971 'store' <Predicate = (tmp_7 == 56)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 972 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 972 'br' <Predicate = (tmp_7 == 56)> <Delay = 0.00>
ST_4 : Operation 973 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_55_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 973 'store' <Predicate = (tmp_7 == 55)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 974 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 974 'br' <Predicate = (tmp_7 == 55)> <Delay = 0.00>
ST_4 : Operation 975 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_54_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 975 'store' <Predicate = (tmp_7 == 54)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 976 'br' <Predicate = (tmp_7 == 54)> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_53_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 977 'store' <Predicate = (tmp_7 == 53)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 978 'br' <Predicate = (tmp_7 == 53)> <Delay = 0.00>
ST_4 : Operation 979 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_52_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 979 'store' <Predicate = (tmp_7 == 52)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 980 'br' <Predicate = (tmp_7 == 52)> <Delay = 0.00>
ST_4 : Operation 981 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_51_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 981 'store' <Predicate = (tmp_7 == 51)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 982 'br' <Predicate = (tmp_7 == 51)> <Delay = 0.00>
ST_4 : Operation 983 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_50_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 983 'store' <Predicate = (tmp_7 == 50)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 984 'br' <Predicate = (tmp_7 == 50)> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_49_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 985 'store' <Predicate = (tmp_7 == 49)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 986 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 986 'br' <Predicate = (tmp_7 == 49)> <Delay = 0.00>
ST_4 : Operation 987 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_48_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 987 'store' <Predicate = (tmp_7 == 48)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 988 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 988 'br' <Predicate = (tmp_7 == 48)> <Delay = 0.00>
ST_4 : Operation 989 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_47_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 989 'store' <Predicate = (tmp_7 == 47)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 990 'br' <Predicate = (tmp_7 == 47)> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_46_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 991 'store' <Predicate = (tmp_7 == 46)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 992 'br' <Predicate = (tmp_7 == 46)> <Delay = 0.00>
ST_4 : Operation 993 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_45_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 993 'store' <Predicate = (tmp_7 == 45)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 994 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 994 'br' <Predicate = (tmp_7 == 45)> <Delay = 0.00>
ST_4 : Operation 995 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_44_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 995 'store' <Predicate = (tmp_7 == 44)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 996 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 996 'br' <Predicate = (tmp_7 == 44)> <Delay = 0.00>
ST_4 : Operation 997 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_43_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 997 'store' <Predicate = (tmp_7 == 43)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 998 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 998 'br' <Predicate = (tmp_7 == 43)> <Delay = 0.00>
ST_4 : Operation 999 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_42_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 999 'store' <Predicate = (tmp_7 == 42)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1000 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1000 'br' <Predicate = (tmp_7 == 42)> <Delay = 0.00>
ST_4 : Operation 1001 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_41_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1001 'store' <Predicate = (tmp_7 == 41)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1002 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1002 'br' <Predicate = (tmp_7 == 41)> <Delay = 0.00>
ST_4 : Operation 1003 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_40_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1003 'store' <Predicate = (tmp_7 == 40)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1004 'br' <Predicate = (tmp_7 == 40)> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_39_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1005 'store' <Predicate = (tmp_7 == 39)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1006 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1006 'br' <Predicate = (tmp_7 == 39)> <Delay = 0.00>
ST_4 : Operation 1007 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_38_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1007 'store' <Predicate = (tmp_7 == 38)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1008 'br' <Predicate = (tmp_7 == 38)> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_37_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1009 'store' <Predicate = (tmp_7 == 37)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1010 'br' <Predicate = (tmp_7 == 37)> <Delay = 0.00>
ST_4 : Operation 1011 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_36_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1011 'store' <Predicate = (tmp_7 == 36)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1012 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1012 'br' <Predicate = (tmp_7 == 36)> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_35_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1013 'store' <Predicate = (tmp_7 == 35)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1014 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1014 'br' <Predicate = (tmp_7 == 35)> <Delay = 0.00>
ST_4 : Operation 1015 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_34_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1015 'store' <Predicate = (tmp_7 == 34)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1016 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1016 'br' <Predicate = (tmp_7 == 34)> <Delay = 0.00>
ST_4 : Operation 1017 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_33_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1017 'store' <Predicate = (tmp_7 == 33)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1018 'br' <Predicate = (tmp_7 == 33)> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_32_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1019 'store' <Predicate = (tmp_7 == 32)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1020 'br' <Predicate = (tmp_7 == 32)> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_31_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1021 'store' <Predicate = (tmp_7 == 31)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1022 'br' <Predicate = (tmp_7 == 31)> <Delay = 0.00>
ST_4 : Operation 1023 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_30_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1023 'store' <Predicate = (tmp_7 == 30)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1024 'br' <Predicate = (tmp_7 == 30)> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_29_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1025 'store' <Predicate = (tmp_7 == 29)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1026 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1026 'br' <Predicate = (tmp_7 == 29)> <Delay = 0.00>
ST_4 : Operation 1027 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_28_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1027 'store' <Predicate = (tmp_7 == 28)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1028 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1028 'br' <Predicate = (tmp_7 == 28)> <Delay = 0.00>
ST_4 : Operation 1029 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_27_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1029 'store' <Predicate = (tmp_7 == 27)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1030 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1030 'br' <Predicate = (tmp_7 == 27)> <Delay = 0.00>
ST_4 : Operation 1031 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_26_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1031 'store' <Predicate = (tmp_7 == 26)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1032 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1032 'br' <Predicate = (tmp_7 == 26)> <Delay = 0.00>
ST_4 : Operation 1033 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_25_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1033 'store' <Predicate = (tmp_7 == 25)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1034 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1034 'br' <Predicate = (tmp_7 == 25)> <Delay = 0.00>
ST_4 : Operation 1035 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_24_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1035 'store' <Predicate = (tmp_7 == 24)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1036 'br' <Predicate = (tmp_7 == 24)> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_23_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1037 'store' <Predicate = (tmp_7 == 23)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1038 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1038 'br' <Predicate = (tmp_7 == 23)> <Delay = 0.00>
ST_4 : Operation 1039 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_22_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1039 'store' <Predicate = (tmp_7 == 22)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1040 'br' <Predicate = (tmp_7 == 22)> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_21_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1041 'store' <Predicate = (tmp_7 == 21)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1042 'br' <Predicate = (tmp_7 == 21)> <Delay = 0.00>
ST_4 : Operation 1043 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_20_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1043 'store' <Predicate = (tmp_7 == 20)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1044 'br' <Predicate = (tmp_7 == 20)> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_19_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1045 'store' <Predicate = (tmp_7 == 19)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1046 'br' <Predicate = (tmp_7 == 19)> <Delay = 0.00>
ST_4 : Operation 1047 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_18_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1047 'store' <Predicate = (tmp_7 == 18)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1048 'br' <Predicate = (tmp_7 == 18)> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_17_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1049 'store' <Predicate = (tmp_7 == 17)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1050 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1050 'br' <Predicate = (tmp_7 == 17)> <Delay = 0.00>
ST_4 : Operation 1051 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_16_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1051 'store' <Predicate = (tmp_7 == 16)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1052 'br' <Predicate = (tmp_7 == 16)> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_15_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1053 'store' <Predicate = (tmp_7 == 15)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1054 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1054 'br' <Predicate = (tmp_7 == 15)> <Delay = 0.00>
ST_4 : Operation 1055 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_14_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1055 'store' <Predicate = (tmp_7 == 14)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1056 'br' <Predicate = (tmp_7 == 14)> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_13_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1057 'store' <Predicate = (tmp_7 == 13)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1058 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1058 'br' <Predicate = (tmp_7 == 13)> <Delay = 0.00>
ST_4 : Operation 1059 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_12_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1059 'store' <Predicate = (tmp_7 == 12)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1060 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1060 'br' <Predicate = (tmp_7 == 12)> <Delay = 0.00>
ST_4 : Operation 1061 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_11_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1061 'store' <Predicate = (tmp_7 == 11)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1062 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1062 'br' <Predicate = (tmp_7 == 11)> <Delay = 0.00>
ST_4 : Operation 1063 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_10_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1063 'store' <Predicate = (tmp_7 == 10)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1064 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1064 'br' <Predicate = (tmp_7 == 10)> <Delay = 0.00>
ST_4 : Operation 1065 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_9_V_ad_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1065 'store' <Predicate = (tmp_7 == 9)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1066 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1066 'br' <Predicate = (tmp_7 == 9)> <Delay = 0.00>
ST_4 : Operation 1067 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_8_V_ad_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1067 'store' <Predicate = (tmp_7 == 8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1068 'br' <Predicate = (tmp_7 == 8)> <Delay = 0.00>
ST_4 : Operation 1069 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_7_V_ad_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1069 'store' <Predicate = (tmp_7 == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1070 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1070 'br' <Predicate = (tmp_7 == 7)> <Delay = 0.00>
ST_4 : Operation 1071 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_6_V_ad_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1071 'store' <Predicate = (tmp_7 == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1072 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1072 'br' <Predicate = (tmp_7 == 6)> <Delay = 0.00>
ST_4 : Operation 1073 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_5_V_ad_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1073 'store' <Predicate = (tmp_7 == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1074 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1074 'br' <Predicate = (tmp_7 == 5)> <Delay = 0.00>
ST_4 : Operation 1075 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_4_V_ad_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1075 'store' <Predicate = (tmp_7 == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1076 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1076 'br' <Predicate = (tmp_7 == 4)> <Delay = 0.00>
ST_4 : Operation 1077 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_3_V_ad_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1077 'store' <Predicate = (tmp_7 == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1078 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1078 'br' <Predicate = (tmp_7 == 3)> <Delay = 0.00>
ST_4 : Operation 1079 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_2_V_ad_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1079 'store' <Predicate = (tmp_7 == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1080 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1080 'br' <Predicate = (tmp_7 == 2)> <Delay = 0.00>
ST_4 : Operation 1081 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_1_V_ad_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1081 'store' <Predicate = (tmp_7 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1082 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1082 'br' <Predicate = (tmp_7 == 1)> <Delay = 0.00>
ST_4 : Operation 1083 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_0_V_ad_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1083 'store' <Predicate = (tmp_7 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1084 'br' <Predicate = (tmp_7 == 0)> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (1.75ns)   --->   "store i8 %temp_bias_V, i8* %macRegisters_63_V_a_8, align 1" [S4_4/conv1d.h:1496]   --->   Operation 1085 'store' <Predicate = (tmp_7 == 63)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 1086 [1/1] (0.00ns)   --->   "br label %5" [S4_4/conv1d.h:1496]   --->   Operation 1086 'br' <Predicate = (tmp_7 == 63)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 1087 [1/1] (0.00ns)   --->   "br label %3" [S4_4/conv1d.h:1489]   --->   Operation 1087 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.56>
ST_6 : Operation 1088 [1/1] (0.00ns)   --->   "%sy = phi i6 [ %sy_1, %.critedge.0.0 ], [ 0, %.preheader148.preheader ]"   --->   Operation 1088 'phi' 'sy' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1089 [1/1] (1.18ns)   --->   "%tmp_1 = icmp eq i6 %sy, -32" [S4_4/conv1d.h:1502]   --->   Operation 1089 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1090 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1090 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1091 [1/1] (1.61ns)   --->   "%sy_1 = add i6 %sy, 1" [S4_4/conv1d.h:1502]   --->   Operation 1091 'add' 'sy_1' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1092 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader.preheader, label %.critedge.0.0" [S4_4/conv1d.h:1502]   --->   Operation 1092 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1093 [2/2] (1.75ns)   --->   "%macRegisters_0_V_lo = load i8* %macRegisters_0_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1093 'load' 'macRegisters_0_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1094 [2/2] (1.75ns)   --->   "%macRegisters_0_V_lo_1 = load i8* %macRegisters_0_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1094 'load' 'macRegisters_0_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1095 [1/1] (0.79ns)   --->   "%tmp_9_1 = xor i6 %sy, -32" [S4_4/conv1d.h:1529]   --->   Operation 1095 'xor' 'tmp_9_1' <Predicate = (!tmp_1)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1096 [2/2] (1.75ns)   --->   "%macRegisters_1_V_lo = load i8* %macRegisters_1_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1096 'load' 'macRegisters_1_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1097 [2/2] (1.75ns)   --->   "%macRegisters_1_V_lo_1 = load i8* %macRegisters_1_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1097 'load' 'macRegisters_1_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_9_s = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 1098 'bitconcatenate' 'tmp_9_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1099 [2/2] (1.75ns)   --->   "%macRegisters_2_V_lo = load i8* %macRegisters_2_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1099 'load' 'macRegisters_2_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1100 [2/2] (1.75ns)   --->   "%macRegisters_2_V_lo_1 = load i8* %macRegisters_2_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1100 'load' 'macRegisters_2_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1101 [2/2] (1.75ns)   --->   "%macRegisters_3_V_lo = load i8* %macRegisters_3_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1101 'load' 'macRegisters_3_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1102 [2/2] (1.75ns)   --->   "%macRegisters_3_V_lo_1 = load i8* %macRegisters_3_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1102 'load' 'macRegisters_3_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_9_2 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 -2, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 1103 'bitconcatenate' 'tmp_9_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1104 [2/2] (1.75ns)   --->   "%macRegisters_4_V_lo = load i8* %macRegisters_4_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1104 'load' 'macRegisters_4_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1105 [2/2] (1.75ns)   --->   "%macRegisters_4_V_lo_1 = load i8* %macRegisters_4_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1105 'load' 'macRegisters_4_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1106 [2/2] (1.75ns)   --->   "%macRegisters_5_V_lo = load i8* %macRegisters_5_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1106 'load' 'macRegisters_5_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1107 [2/2] (1.75ns)   --->   "%macRegisters_5_V_lo_1 = load i8* %macRegisters_5_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1107 'load' 'macRegisters_5_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1108 [2/2] (1.75ns)   --->   "%macRegisters_6_V_lo = load i8* %macRegisters_6_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1108 'load' 'macRegisters_6_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1109 [2/2] (1.75ns)   --->   "%macRegisters_6_V_lo_1 = load i8* %macRegisters_6_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1109 'load' 'macRegisters_6_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1110 [2/2] (1.75ns)   --->   "%macRegisters_7_V_lo = load i8* %macRegisters_7_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1110 'load' 'macRegisters_7_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1111 [2/2] (1.75ns)   --->   "%macRegisters_7_V_lo_1 = load i8* %macRegisters_7_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1111 'load' 'macRegisters_7_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1112 [2/2] (1.75ns)   --->   "%macRegisters_8_V_lo = load i8* %macRegisters_8_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1112 'load' 'macRegisters_8_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1113 [2/2] (1.75ns)   --->   "%macRegisters_8_V_lo_1 = load i8* %macRegisters_8_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1113 'load' 'macRegisters_8_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1114 [2/2] (1.75ns)   --->   "%macRegisters_9_V_lo = load i8* %macRegisters_9_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1114 'load' 'macRegisters_9_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1115 [2/2] (1.75ns)   --->   "%macRegisters_9_V_lo_1 = load i8* %macRegisters_9_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1115 'load' 'macRegisters_9_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1116 [2/2] (1.75ns)   --->   "%macRegisters_10_V_l = load i8* %macRegisters_10_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1116 'load' 'macRegisters_10_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1117 [2/2] (1.75ns)   --->   "%macRegisters_10_V_l_1 = load i8* %macRegisters_10_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1117 'load' 'macRegisters_10_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1118 [2/2] (1.75ns)   --->   "%macRegisters_11_V_l = load i8* %macRegisters_11_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1118 'load' 'macRegisters_11_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1119 [2/2] (1.75ns)   --->   "%macRegisters_11_V_l_1 = load i8* %macRegisters_11_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1119 'load' 'macRegisters_11_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1120 [2/2] (1.75ns)   --->   "%macRegisters_12_V_l = load i8* %macRegisters_12_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1120 'load' 'macRegisters_12_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1121 [2/2] (1.75ns)   --->   "%macRegisters_12_V_l_1 = load i8* %macRegisters_12_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1121 'load' 'macRegisters_12_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1122 [2/2] (1.75ns)   --->   "%macRegisters_13_V_l = load i8* %macRegisters_13_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1122 'load' 'macRegisters_13_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1123 [2/2] (1.75ns)   --->   "%macRegisters_13_V_l_1 = load i8* %macRegisters_13_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1123 'load' 'macRegisters_13_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1124 [2/2] (1.75ns)   --->   "%macRegisters_14_V_l = load i8* %macRegisters_14_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1124 'load' 'macRegisters_14_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1125 [2/2] (1.75ns)   --->   "%macRegisters_14_V_l_1 = load i8* %macRegisters_14_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1125 'load' 'macRegisters_14_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1126 [2/2] (1.75ns)   --->   "%macRegisters_15_V_l = load i8* %macRegisters_15_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1126 'load' 'macRegisters_15_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1127 [2/2] (1.75ns)   --->   "%macRegisters_15_V_l_1 = load i8* %macRegisters_15_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1127 'load' 'macRegisters_15_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1128 [2/2] (1.75ns)   --->   "%macRegisters_16_V_l = load i8* %macRegisters_16_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1128 'load' 'macRegisters_16_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1129 [2/2] (1.75ns)   --->   "%macRegisters_16_V_l_1 = load i8* %macRegisters_16_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1129 'load' 'macRegisters_16_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1130 [2/2] (1.75ns)   --->   "%macRegisters_17_V_l = load i8* %macRegisters_17_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1130 'load' 'macRegisters_17_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1131 [2/2] (1.75ns)   --->   "%macRegisters_17_V_l_1 = load i8* %macRegisters_17_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1131 'load' 'macRegisters_17_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1132 [2/2] (1.75ns)   --->   "%macRegisters_18_V_l = load i8* %macRegisters_18_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1132 'load' 'macRegisters_18_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1133 [2/2] (1.75ns)   --->   "%macRegisters_18_V_l_1 = load i8* %macRegisters_18_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1133 'load' 'macRegisters_18_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1134 [2/2] (1.75ns)   --->   "%macRegisters_19_V_l = load i8* %macRegisters_19_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1134 'load' 'macRegisters_19_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1135 [2/2] (1.75ns)   --->   "%macRegisters_19_V_l_1 = load i8* %macRegisters_19_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1135 'load' 'macRegisters_19_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1136 [2/2] (1.75ns)   --->   "%macRegisters_20_V_l = load i8* %macRegisters_20_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1136 'load' 'macRegisters_20_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1137 [2/2] (1.75ns)   --->   "%macRegisters_20_V_l_1 = load i8* %macRegisters_20_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1137 'load' 'macRegisters_20_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1138 [2/2] (1.75ns)   --->   "%macRegisters_21_V_l = load i8* %macRegisters_21_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1138 'load' 'macRegisters_21_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1139 [2/2] (1.75ns)   --->   "%macRegisters_21_V_l_1 = load i8* %macRegisters_21_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1139 'load' 'macRegisters_21_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1140 [2/2] (1.75ns)   --->   "%macRegisters_22_V_l = load i8* %macRegisters_22_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1140 'load' 'macRegisters_22_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1141 [2/2] (1.75ns)   --->   "%macRegisters_22_V_l_1 = load i8* %macRegisters_22_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1141 'load' 'macRegisters_22_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1142 [2/2] (1.75ns)   --->   "%macRegisters_23_V_l = load i8* %macRegisters_23_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1142 'load' 'macRegisters_23_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1143 [2/2] (1.75ns)   --->   "%macRegisters_23_V_l_1 = load i8* %macRegisters_23_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1143 'load' 'macRegisters_23_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1144 [2/2] (1.75ns)   --->   "%macRegisters_24_V_l = load i8* %macRegisters_24_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1144 'load' 'macRegisters_24_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1145 [2/2] (1.75ns)   --->   "%macRegisters_24_V_l_1 = load i8* %macRegisters_24_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1145 'load' 'macRegisters_24_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1146 [2/2] (1.75ns)   --->   "%macRegisters_25_V_l = load i8* %macRegisters_25_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1146 'load' 'macRegisters_25_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1147 [2/2] (1.75ns)   --->   "%macRegisters_25_V_l_1 = load i8* %macRegisters_25_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1147 'load' 'macRegisters_25_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1148 [2/2] (1.75ns)   --->   "%macRegisters_26_V_l = load i8* %macRegisters_26_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1148 'load' 'macRegisters_26_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1149 [2/2] (1.75ns)   --->   "%macRegisters_26_V_l_1 = load i8* %macRegisters_26_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1149 'load' 'macRegisters_26_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1150 [2/2] (1.75ns)   --->   "%macRegisters_27_V_l = load i8* %macRegisters_27_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1150 'load' 'macRegisters_27_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1151 [2/2] (1.75ns)   --->   "%macRegisters_27_V_l_1 = load i8* %macRegisters_27_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1151 'load' 'macRegisters_27_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1152 [2/2] (1.75ns)   --->   "%macRegisters_28_V_l = load i8* %macRegisters_28_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1152 'load' 'macRegisters_28_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1153 [2/2] (1.75ns)   --->   "%macRegisters_28_V_l_1 = load i8* %macRegisters_28_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1153 'load' 'macRegisters_28_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1154 [2/2] (1.75ns)   --->   "%macRegisters_29_V_l = load i8* %macRegisters_29_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1154 'load' 'macRegisters_29_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1155 [2/2] (1.75ns)   --->   "%macRegisters_29_V_l_1 = load i8* %macRegisters_29_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1155 'load' 'macRegisters_29_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1156 [2/2] (1.75ns)   --->   "%macRegisters_30_V_l = load i8* %macRegisters_30_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1156 'load' 'macRegisters_30_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1157 [2/2] (1.75ns)   --->   "%macRegisters_30_V_l_1 = load i8* %macRegisters_30_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1157 'load' 'macRegisters_30_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1158 [2/2] (1.75ns)   --->   "%macRegisters_31_V_l = load i8* %macRegisters_31_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1158 'load' 'macRegisters_31_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1159 [2/2] (1.75ns)   --->   "%macRegisters_31_V_l_1 = load i8* %macRegisters_31_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1159 'load' 'macRegisters_31_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1160 [2/2] (1.75ns)   --->   "%macRegisters_32_V_l = load i8* %macRegisters_32_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1160 'load' 'macRegisters_32_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1161 [2/2] (1.75ns)   --->   "%macRegisters_32_V_l_1 = load i8* %macRegisters_32_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1161 'load' 'macRegisters_32_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1162 [2/2] (1.75ns)   --->   "%macRegisters_33_V_l = load i8* %macRegisters_33_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1162 'load' 'macRegisters_33_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1163 [2/2] (1.75ns)   --->   "%macRegisters_33_V_l_1 = load i8* %macRegisters_33_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1163 'load' 'macRegisters_33_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1164 [2/2] (1.75ns)   --->   "%macRegisters_34_V_l = load i8* %macRegisters_34_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1164 'load' 'macRegisters_34_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1165 [2/2] (1.75ns)   --->   "%macRegisters_34_V_l_1 = load i8* %macRegisters_34_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1165 'load' 'macRegisters_34_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1166 [2/2] (1.75ns)   --->   "%macRegisters_35_V_l = load i8* %macRegisters_35_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1166 'load' 'macRegisters_35_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1167 [2/2] (1.75ns)   --->   "%macRegisters_35_V_l_1 = load i8* %macRegisters_35_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1167 'load' 'macRegisters_35_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1168 [2/2] (1.75ns)   --->   "%macRegisters_36_V_l = load i8* %macRegisters_36_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1168 'load' 'macRegisters_36_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1169 [2/2] (1.75ns)   --->   "%macRegisters_36_V_l_1 = load i8* %macRegisters_36_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1169 'load' 'macRegisters_36_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1170 [2/2] (1.75ns)   --->   "%macRegisters_37_V_l = load i8* %macRegisters_37_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1170 'load' 'macRegisters_37_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1171 [2/2] (1.75ns)   --->   "%macRegisters_37_V_l_1 = load i8* %macRegisters_37_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1171 'load' 'macRegisters_37_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1172 [2/2] (1.75ns)   --->   "%macRegisters_38_V_l = load i8* %macRegisters_38_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1172 'load' 'macRegisters_38_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1173 [2/2] (1.75ns)   --->   "%macRegisters_38_V_l_1 = load i8* %macRegisters_38_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1173 'load' 'macRegisters_38_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1174 [2/2] (1.75ns)   --->   "%macRegisters_39_V_l = load i8* %macRegisters_39_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1174 'load' 'macRegisters_39_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1175 [2/2] (1.75ns)   --->   "%macRegisters_39_V_l_1 = load i8* %macRegisters_39_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1175 'load' 'macRegisters_39_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1176 [2/2] (1.75ns)   --->   "%macRegisters_40_V_l = load i8* %macRegisters_40_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1176 'load' 'macRegisters_40_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1177 [2/2] (1.75ns)   --->   "%macRegisters_40_V_l_1 = load i8* %macRegisters_40_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1177 'load' 'macRegisters_40_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1178 [2/2] (1.75ns)   --->   "%macRegisters_41_V_l = load i8* %macRegisters_41_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1178 'load' 'macRegisters_41_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1179 [2/2] (1.75ns)   --->   "%macRegisters_41_V_l_1 = load i8* %macRegisters_41_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1179 'load' 'macRegisters_41_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1180 [2/2] (1.75ns)   --->   "%macRegisters_42_V_l = load i8* %macRegisters_42_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1180 'load' 'macRegisters_42_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1181 [2/2] (1.75ns)   --->   "%macRegisters_42_V_l_1 = load i8* %macRegisters_42_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1181 'load' 'macRegisters_42_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1182 [2/2] (1.75ns)   --->   "%macRegisters_43_V_l = load i8* %macRegisters_43_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1182 'load' 'macRegisters_43_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1183 [2/2] (1.75ns)   --->   "%macRegisters_43_V_l_1 = load i8* %macRegisters_43_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1183 'load' 'macRegisters_43_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1184 [2/2] (1.75ns)   --->   "%macRegisters_44_V_l = load i8* %macRegisters_44_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1184 'load' 'macRegisters_44_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1185 [2/2] (1.75ns)   --->   "%macRegisters_44_V_l_1 = load i8* %macRegisters_44_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1185 'load' 'macRegisters_44_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1186 [2/2] (1.75ns)   --->   "%macRegisters_45_V_l = load i8* %macRegisters_45_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1186 'load' 'macRegisters_45_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1187 [2/2] (1.75ns)   --->   "%macRegisters_45_V_l_1 = load i8* %macRegisters_45_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1187 'load' 'macRegisters_45_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1188 [2/2] (1.75ns)   --->   "%macRegisters_46_V_l = load i8* %macRegisters_46_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1188 'load' 'macRegisters_46_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1189 [2/2] (1.75ns)   --->   "%macRegisters_46_V_l_1 = load i8* %macRegisters_46_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1189 'load' 'macRegisters_46_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1190 [2/2] (1.75ns)   --->   "%macRegisters_47_V_l = load i8* %macRegisters_47_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1190 'load' 'macRegisters_47_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1191 [2/2] (1.75ns)   --->   "%macRegisters_47_V_l_1 = load i8* %macRegisters_47_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1191 'load' 'macRegisters_47_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1192 [2/2] (1.75ns)   --->   "%macRegisters_48_V_l = load i8* %macRegisters_48_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1192 'load' 'macRegisters_48_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1193 [2/2] (1.75ns)   --->   "%macRegisters_48_V_l_1 = load i8* %macRegisters_48_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1193 'load' 'macRegisters_48_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1194 [2/2] (1.75ns)   --->   "%macRegisters_49_V_l = load i8* %macRegisters_49_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1194 'load' 'macRegisters_49_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1195 [2/2] (1.75ns)   --->   "%macRegisters_49_V_l_1 = load i8* %macRegisters_49_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1195 'load' 'macRegisters_49_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1196 [2/2] (1.75ns)   --->   "%macRegisters_50_V_l = load i8* %macRegisters_50_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1196 'load' 'macRegisters_50_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1197 [2/2] (1.75ns)   --->   "%macRegisters_50_V_l_1 = load i8* %macRegisters_50_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1197 'load' 'macRegisters_50_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1198 [2/2] (1.75ns)   --->   "%macRegisters_51_V_l = load i8* %macRegisters_51_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1198 'load' 'macRegisters_51_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1199 [2/2] (1.75ns)   --->   "%macRegisters_51_V_l_1 = load i8* %macRegisters_51_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1199 'load' 'macRegisters_51_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1200 [2/2] (1.75ns)   --->   "%macRegisters_52_V_l = load i8* %macRegisters_52_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1200 'load' 'macRegisters_52_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1201 [2/2] (1.75ns)   --->   "%macRegisters_52_V_l_1 = load i8* %macRegisters_52_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1201 'load' 'macRegisters_52_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1202 [2/2] (1.75ns)   --->   "%macRegisters_53_V_l = load i8* %macRegisters_53_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1202 'load' 'macRegisters_53_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1203 [2/2] (1.75ns)   --->   "%macRegisters_53_V_l_1 = load i8* %macRegisters_53_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1203 'load' 'macRegisters_53_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1204 [2/2] (1.75ns)   --->   "%macRegisters_54_V_l = load i8* %macRegisters_54_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1204 'load' 'macRegisters_54_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1205 [2/2] (1.75ns)   --->   "%macRegisters_57_V_l = load i8* %macRegisters_57_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1205 'load' 'macRegisters_57_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1206 [2/2] (1.75ns)   --->   "%macRegisters_59_V_l_3 = load i8* %macRegisters_59_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1206 'load' 'macRegisters_59_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1207 [2/2] (1.75ns)   --->   "%macRegisters_59_V_l_4 = load i8* %macRegisters_59_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1207 'load' 'macRegisters_59_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_9_59_cast = sext i8 %tmp_9_2 to i11" [S4_4/conv1d.h:1529]   --->   Operation 1208 'sext' 'tmp_9_59_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_10_59 = zext i11 %tmp_9_59_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 1209 'zext' 'tmp_10_59' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1210 [2/2] (1.75ns)   --->   "%macRegisters_60_V_l_6 = load i8* %macRegisters_60_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1210 'load' 'macRegisters_60_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1211 [1/1] (0.00ns)   --->   "%weights25_m_weights_980 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_59" [S4_4/conv1d.h:1529]   --->   Operation 1211 'getelementptr' 'weights25_m_weights_980' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1212 [2/2] (2.77ns)   --->   "%weights25_m_weights_981 = load i7* %weights25_m_weights_980, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1212 'load' 'weights25_m_weights_981' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_6 : Operation 1213 [2/2] (1.75ns)   --->   "%macRegisters_60_V_l_7 = load i8* %macRegisters_60_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1213 'load' 'macRegisters_60_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1214 [2/2] (1.75ns)   --->   "%macRegisters_61_V_l = load i8* %macRegisters_61_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1214 'load' 'macRegisters_61_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1215 [2/2] (1.75ns)   --->   "%macRegisters_61_V_l_1 = load i8* %macRegisters_61_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1215 'load' 'macRegisters_61_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_9_61_cast = sext i7 %tmp_9_s to i11" [S4_4/conv1d.h:1529]   --->   Operation 1216 'sext' 'tmp_9_61_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_10_61 = zext i11 %tmp_9_61_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 1217 'zext' 'tmp_10_61' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1218 [2/2] (1.75ns)   --->   "%macRegisters_62_V_l = load i8* %macRegisters_62_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1218 'load' 'macRegisters_62_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1219 [1/1] (0.00ns)   --->   "%weights25_m_weights_1000 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_61" [S4_4/conv1d.h:1529]   --->   Operation 1219 'getelementptr' 'weights25_m_weights_1000' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1220 [2/2] (2.77ns)   --->   "%weights25_m_weights_1001 = load i7* %weights25_m_weights_1000, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1220 'load' 'weights25_m_weights_1001' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_6 : Operation 1221 [2/2] (1.75ns)   --->   "%macRegisters_62_V_l_1 = load i8* %macRegisters_62_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1221 'load' 'macRegisters_62_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1222 [1/1] (0.00ns)   --->   "%weights25_m_weights_1002 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_61" [S4_4/conv1d.h:1529]   --->   Operation 1222 'getelementptr' 'weights25_m_weights_1002' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1223 [2/2] (2.77ns)   --->   "%weights25_m_weights_1003 = load i7* %weights25_m_weights_1002, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1223 'load' 'weights25_m_weights_1003' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_6 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_9_62_cast = sext i6 %tmp_9_1 to i11" [S4_4/conv1d.h:1529]   --->   Operation 1224 'sext' 'tmp_9_62_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_10_62 = zext i11 %tmp_9_62_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 1225 'zext' 'tmp_10_62' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1226 [2/2] (1.75ns)   --->   "%macRegisters_63_V_l_2 = load i8* %macRegisters_63_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1226 'load' 'macRegisters_63_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1227 [1/1] (0.00ns)   --->   "%weights25_m_weights_1020 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_62" [S4_4/conv1d.h:1529]   --->   Operation 1227 'getelementptr' 'weights25_m_weights_1020' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1228 [2/2] (2.77ns)   --->   "%weights25_m_weights_1021 = load i7* %weights25_m_weights_1020, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1228 'load' 'weights25_m_weights_1021' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_6 : Operation 1229 [2/2] (1.75ns)   --->   "%macRegisters_63_V_l_3 = load i8* %macRegisters_63_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1229 'load' 'macRegisters_63_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 1230 [1/1] (0.00ns)   --->   "%weights25_m_weights_1022 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_62" [S4_4/conv1d.h:1529]   --->   Operation 1230 'getelementptr' 'weights25_m_weights_1022' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1231 [2/2] (2.77ns)   --->   "%weights25_m_weights_1023 = load i7* %weights25_m_weights_1022, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1231 'load' 'weights25_m_weights_1023' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_6 : Operation 1232 [1/1] (0.00ns)   --->   "%weights25_m_weights_1024 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_62" [S4_4/conv1d.h:1529]   --->   Operation 1232 'getelementptr' 'weights25_m_weights_1024' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1233 [2/2] (2.77ns)   --->   "%weights25_m_weights_1025 = load i7* %weights25_m_weights_1024, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1233 'load' 'weights25_m_weights_1025' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_6 : Operation 1234 [1/1] (0.00ns)   --->   "%weights25_m_weights_1026 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_62" [S4_4/conv1d.h:1529]   --->   Operation 1234 'getelementptr' 'weights25_m_weights_1026' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1235 [2/2] (2.77ns)   --->   "%weights25_m_weights_1027 = load i7* %weights25_m_weights_1026, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1235 'load' 'weights25_m_weights_1027' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_6 : Operation 1236 [1/1] (0.00ns)   --->   "%weights25_m_weights_1030 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_62" [S4_4/conv1d.h:1529]   --->   Operation 1236 'getelementptr' 'weights25_m_weights_1030' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 1237 [2/2] (2.77ns)   --->   "%weights25_m_weights_1031 = load i7* %weights25_m_weights_1030, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1237 'load' 'weights25_m_weights_1031' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 7 <SV = 3> <Delay = 4.47>
ST_7 : Operation 1238 [1/1] (0.00ns)   --->   "%sy_cast38607_cast2 = zext i6 %sy to i8" [S4_4/conv1d.h:1502]   --->   Operation 1238 'zext' 'sy_cast38607_cast2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1239 [1/1] (0.00ns)   --->   "%sy_cast38607_cast3 = zext i6 %sy to i9" [S4_4/conv1d.h:1502]   --->   Operation 1239 'zext' 'sy_cast38607_cast3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1240 [1/1] (3.40ns)   --->   "%tmp_V_8 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [S4_4/conv1d.h:1506]   --->   Operation 1240 'read' 'tmp_V_8' <Predicate = (!tmp_1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_7 : Operation 1241 [1/2] (1.75ns)   --->   "%macRegisters_0_V_lo = load i8* %macRegisters_0_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1241 'load' 'macRegisters_0_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1242 [1/2] (1.75ns)   --->   "%macRegisters_0_V_lo_1 = load i8* %macRegisters_0_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1242 'load' 'macRegisters_0_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1243 [2/2] (1.75ns)   --->   "%macRegisters_0_V_lo_2 = load i8* %macRegisters_0_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1243 'load' 'macRegisters_0_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1244 [2/2] (1.75ns)   --->   "%macRegisters_0_V_lo_3 = load i8* %macRegisters_0_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1244 'load' 'macRegisters_0_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1245 [1/2] (1.75ns)   --->   "%macRegisters_1_V_lo = load i8* %macRegisters_1_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1245 'load' 'macRegisters_1_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1246 [1/2] (1.75ns)   --->   "%macRegisters_1_V_lo_1 = load i8* %macRegisters_1_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1246 'load' 'macRegisters_1_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1247 [2/2] (1.75ns)   --->   "%macRegisters_1_V_lo_2 = load i8* %macRegisters_1_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1247 'load' 'macRegisters_1_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1248 [2/2] (1.75ns)   --->   "%macRegisters_1_V_lo_3 = load i8* %macRegisters_1_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1248 'load' 'macRegisters_1_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1249 [1/2] (1.75ns)   --->   "%macRegisters_2_V_lo = load i8* %macRegisters_2_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1249 'load' 'macRegisters_2_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1250 [1/2] (1.75ns)   --->   "%macRegisters_2_V_lo_1 = load i8* %macRegisters_2_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1250 'load' 'macRegisters_2_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1251 [2/2] (1.75ns)   --->   "%macRegisters_2_V_lo_2 = load i8* %macRegisters_2_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1251 'load' 'macRegisters_2_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1252 [2/2] (1.75ns)   --->   "%macRegisters_2_V_lo_3 = load i8* %macRegisters_2_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1252 'load' 'macRegisters_2_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1253 [1/2] (1.75ns)   --->   "%macRegisters_3_V_lo = load i8* %macRegisters_3_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1253 'load' 'macRegisters_3_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1254 [1/2] (1.75ns)   --->   "%macRegisters_3_V_lo_1 = load i8* %macRegisters_3_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1254 'load' 'macRegisters_3_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1255 [2/2] (1.75ns)   --->   "%macRegisters_3_V_lo_2 = load i8* %macRegisters_3_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1255 'load' 'macRegisters_3_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1256 [2/2] (1.75ns)   --->   "%macRegisters_3_V_lo_3 = load i8* %macRegisters_3_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1256 'load' 'macRegisters_3_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1257 [1/2] (1.75ns)   --->   "%macRegisters_4_V_lo = load i8* %macRegisters_4_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1257 'load' 'macRegisters_4_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1258 [1/2] (1.75ns)   --->   "%macRegisters_4_V_lo_1 = load i8* %macRegisters_4_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1258 'load' 'macRegisters_4_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1259 [2/2] (1.75ns)   --->   "%macRegisters_4_V_lo_2 = load i8* %macRegisters_4_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1259 'load' 'macRegisters_4_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1260 [2/2] (1.75ns)   --->   "%macRegisters_4_V_lo_3 = load i8* %macRegisters_4_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1260 'load' 'macRegisters_4_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1261 [1/1] (1.69ns)   --->   "%tmp_9_5 = add i8 -96, %sy_cast38607_cast2" [S4_4/conv1d.h:1529]   --->   Operation 1261 'add' 'tmp_9_5' <Predicate = (!tmp_1)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1262 [1/2] (1.75ns)   --->   "%macRegisters_5_V_lo = load i8* %macRegisters_5_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1262 'load' 'macRegisters_5_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1263 [1/2] (1.75ns)   --->   "%macRegisters_5_V_lo_1 = load i8* %macRegisters_5_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1263 'load' 'macRegisters_5_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1264 [2/2] (1.75ns)   --->   "%macRegisters_5_V_lo_2 = load i8* %macRegisters_5_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1264 'load' 'macRegisters_5_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1265 [2/2] (1.75ns)   --->   "%macRegisters_5_V_lo_3 = load i8* %macRegisters_5_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1265 'load' 'macRegisters_5_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1266 [1/2] (1.75ns)   --->   "%macRegisters_6_V_lo = load i8* %macRegisters_6_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1266 'load' 'macRegisters_6_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1267 [1/2] (1.75ns)   --->   "%macRegisters_6_V_lo_1 = load i8* %macRegisters_6_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1267 'load' 'macRegisters_6_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1268 [2/2] (1.75ns)   --->   "%macRegisters_6_V_lo_2 = load i8* %macRegisters_6_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1268 'load' 'macRegisters_6_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1269 [2/2] (1.75ns)   --->   "%macRegisters_6_V_lo_3 = load i8* %macRegisters_6_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1269 'load' 'macRegisters_6_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1270 [1/2] (1.75ns)   --->   "%macRegisters_7_V_lo = load i8* %macRegisters_7_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1270 'load' 'macRegisters_7_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1271 [1/2] (1.75ns)   --->   "%macRegisters_7_V_lo_1 = load i8* %macRegisters_7_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1271 'load' 'macRegisters_7_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1272 [2/2] (1.75ns)   --->   "%macRegisters_7_V_lo_2 = load i8* %macRegisters_7_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1272 'load' 'macRegisters_7_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1273 [2/2] (1.75ns)   --->   "%macRegisters_7_V_lo_3 = load i8* %macRegisters_7_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1273 'load' 'macRegisters_7_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1274 [1/2] (1.75ns)   --->   "%macRegisters_8_V_lo = load i8* %macRegisters_8_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1274 'load' 'macRegisters_8_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1275 [1/2] (1.75ns)   --->   "%macRegisters_8_V_lo_1 = load i8* %macRegisters_8_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1275 'load' 'macRegisters_8_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1276 [2/2] (1.75ns)   --->   "%macRegisters_8_V_lo_2 = load i8* %macRegisters_8_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1276 'load' 'macRegisters_8_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1277 [2/2] (1.75ns)   --->   "%macRegisters_8_V_lo_3 = load i8* %macRegisters_8_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1277 'load' 'macRegisters_8_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1278 [1/2] (1.75ns)   --->   "%macRegisters_9_V_lo = load i8* %macRegisters_9_V_ad, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1278 'load' 'macRegisters_9_V_lo' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1279 [1/2] (1.75ns)   --->   "%macRegisters_9_V_lo_1 = load i8* %macRegisters_9_V_ad_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1279 'load' 'macRegisters_9_V_lo_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1280 [2/2] (1.75ns)   --->   "%macRegisters_9_V_lo_2 = load i8* %macRegisters_9_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1280 'load' 'macRegisters_9_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1281 [2/2] (1.75ns)   --->   "%macRegisters_9_V_lo_3 = load i8* %macRegisters_9_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1281 'load' 'macRegisters_9_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1282 [1/2] (1.75ns)   --->   "%macRegisters_10_V_l = load i8* %macRegisters_10_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1282 'load' 'macRegisters_10_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1283 [1/2] (1.75ns)   --->   "%macRegisters_10_V_l_1 = load i8* %macRegisters_10_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1283 'load' 'macRegisters_10_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1284 [2/2] (1.75ns)   --->   "%macRegisters_10_V_l_2 = load i8* %macRegisters_10_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1284 'load' 'macRegisters_10_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1285 [2/2] (1.75ns)   --->   "%macRegisters_10_V_l_3 = load i8* %macRegisters_10_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1285 'load' 'macRegisters_10_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1286 [1/1] (1.70ns)   --->   "%tmp_9_6 = add i9 -160, %sy_cast38607_cast3" [S4_4/conv1d.h:1529]   --->   Operation 1286 'add' 'tmp_9_6' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1287 [1/2] (1.75ns)   --->   "%macRegisters_11_V_l = load i8* %macRegisters_11_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1287 'load' 'macRegisters_11_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1288 [1/2] (1.75ns)   --->   "%macRegisters_11_V_l_1 = load i8* %macRegisters_11_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1288 'load' 'macRegisters_11_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1289 [2/2] (1.75ns)   --->   "%macRegisters_11_V_l_2 = load i8* %macRegisters_11_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1289 'load' 'macRegisters_11_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1290 [2/2] (1.75ns)   --->   "%macRegisters_11_V_l_3 = load i8* %macRegisters_11_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1290 'load' 'macRegisters_11_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1291 [1/2] (1.75ns)   --->   "%macRegisters_12_V_l = load i8* %macRegisters_12_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1291 'load' 'macRegisters_12_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1292 [1/2] (1.75ns)   --->   "%macRegisters_12_V_l_1 = load i8* %macRegisters_12_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1292 'load' 'macRegisters_12_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1293 [2/2] (1.75ns)   --->   "%macRegisters_12_V_l_2 = load i8* %macRegisters_12_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1293 'load' 'macRegisters_12_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1294 [2/2] (1.75ns)   --->   "%macRegisters_12_V_l_3 = load i8* %macRegisters_12_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1294 'load' 'macRegisters_12_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1295 [1/2] (1.75ns)   --->   "%macRegisters_13_V_l = load i8* %macRegisters_13_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1295 'load' 'macRegisters_13_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1296 [1/2] (1.75ns)   --->   "%macRegisters_13_V_l_1 = load i8* %macRegisters_13_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1296 'load' 'macRegisters_13_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1297 [2/2] (1.75ns)   --->   "%macRegisters_13_V_l_2 = load i8* %macRegisters_13_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1297 'load' 'macRegisters_13_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1298 [2/2] (1.75ns)   --->   "%macRegisters_13_V_l_3 = load i8* %macRegisters_13_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1298 'load' 'macRegisters_13_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1299 [1/2] (1.75ns)   --->   "%macRegisters_14_V_l = load i8* %macRegisters_14_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1299 'load' 'macRegisters_14_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1300 [1/2] (1.75ns)   --->   "%macRegisters_14_V_l_1 = load i8* %macRegisters_14_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1300 'load' 'macRegisters_14_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1301 [2/2] (1.75ns)   --->   "%macRegisters_14_V_l_2 = load i8* %macRegisters_14_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1301 'load' 'macRegisters_14_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1302 [2/2] (1.75ns)   --->   "%macRegisters_14_V_l_3 = load i8* %macRegisters_14_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1302 'load' 'macRegisters_14_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1303 [1/2] (1.75ns)   --->   "%macRegisters_15_V_l = load i8* %macRegisters_15_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1303 'load' 'macRegisters_15_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1304 [1/2] (1.75ns)   --->   "%macRegisters_15_V_l_1 = load i8* %macRegisters_15_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1304 'load' 'macRegisters_15_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1305 [2/2] (1.75ns)   --->   "%macRegisters_15_V_l_2 = load i8* %macRegisters_15_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1305 'load' 'macRegisters_15_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1306 [2/2] (1.75ns)   --->   "%macRegisters_15_V_l_3 = load i8* %macRegisters_15_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1306 'load' 'macRegisters_15_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1307 [1/2] (1.75ns)   --->   "%macRegisters_16_V_l = load i8* %macRegisters_16_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1307 'load' 'macRegisters_16_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1308 [1/2] (1.75ns)   --->   "%macRegisters_16_V_l_1 = load i8* %macRegisters_16_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1308 'load' 'macRegisters_16_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1309 [2/2] (1.75ns)   --->   "%macRegisters_16_V_l_2 = load i8* %macRegisters_16_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1309 'load' 'macRegisters_16_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1310 [2/2] (1.75ns)   --->   "%macRegisters_16_V_l_3 = load i8* %macRegisters_16_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1310 'load' 'macRegisters_16_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1311 [1/2] (1.75ns)   --->   "%macRegisters_17_V_l = load i8* %macRegisters_17_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1311 'load' 'macRegisters_17_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1312 [1/2] (1.75ns)   --->   "%macRegisters_17_V_l_1 = load i8* %macRegisters_17_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1312 'load' 'macRegisters_17_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1313 [2/2] (1.75ns)   --->   "%macRegisters_17_V_l_2 = load i8* %macRegisters_17_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1313 'load' 'macRegisters_17_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1314 [2/2] (1.75ns)   --->   "%macRegisters_17_V_l_3 = load i8* %macRegisters_17_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1314 'load' 'macRegisters_17_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1315 [1/2] (1.75ns)   --->   "%macRegisters_18_V_l = load i8* %macRegisters_18_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1315 'load' 'macRegisters_18_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1316 [1/2] (1.75ns)   --->   "%macRegisters_18_V_l_1 = load i8* %macRegisters_18_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1316 'load' 'macRegisters_18_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1317 [2/2] (1.75ns)   --->   "%macRegisters_18_V_l_2 = load i8* %macRegisters_18_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1317 'load' 'macRegisters_18_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1318 [2/2] (1.75ns)   --->   "%macRegisters_18_V_l_3 = load i8* %macRegisters_18_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1318 'load' 'macRegisters_18_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1319 [1/2] (1.75ns)   --->   "%macRegisters_19_V_l = load i8* %macRegisters_19_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1319 'load' 'macRegisters_19_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1320 [1/2] (1.75ns)   --->   "%macRegisters_19_V_l_1 = load i8* %macRegisters_19_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1320 'load' 'macRegisters_19_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1321 [2/2] (1.75ns)   --->   "%macRegisters_19_V_l_2 = load i8* %macRegisters_19_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1321 'load' 'macRegisters_19_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1322 [2/2] (1.75ns)   --->   "%macRegisters_19_V_l_3 = load i8* %macRegisters_19_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1322 'load' 'macRegisters_19_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1323 [1/2] (1.75ns)   --->   "%macRegisters_20_V_l = load i8* %macRegisters_20_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1323 'load' 'macRegisters_20_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1324 [1/2] (1.75ns)   --->   "%macRegisters_20_V_l_1 = load i8* %macRegisters_20_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1324 'load' 'macRegisters_20_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1325 [2/2] (1.75ns)   --->   "%macRegisters_20_V_l_2 = load i8* %macRegisters_20_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1325 'load' 'macRegisters_20_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1326 [2/2] (1.75ns)   --->   "%macRegisters_20_V_l_3 = load i8* %macRegisters_20_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1326 'load' 'macRegisters_20_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1327 [1/2] (1.75ns)   --->   "%macRegisters_21_V_l = load i8* %macRegisters_21_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1327 'load' 'macRegisters_21_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1328 [1/2] (1.75ns)   --->   "%macRegisters_21_V_l_1 = load i8* %macRegisters_21_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1328 'load' 'macRegisters_21_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1329 [2/2] (1.75ns)   --->   "%macRegisters_21_V_l_2 = load i8* %macRegisters_21_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1329 'load' 'macRegisters_21_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1330 [2/2] (1.75ns)   --->   "%macRegisters_21_V_l_3 = load i8* %macRegisters_21_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1330 'load' 'macRegisters_21_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1331 [1/2] (1.75ns)   --->   "%macRegisters_22_V_l = load i8* %macRegisters_22_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1331 'load' 'macRegisters_22_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1332 [1/2] (1.75ns)   --->   "%macRegisters_22_V_l_1 = load i8* %macRegisters_22_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1332 'load' 'macRegisters_22_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1333 [2/2] (1.75ns)   --->   "%macRegisters_22_V_l_2 = load i8* %macRegisters_22_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1333 'load' 'macRegisters_22_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1334 [2/2] (1.75ns)   --->   "%macRegisters_22_V_l_3 = load i8* %macRegisters_22_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1334 'load' 'macRegisters_22_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1335 [1/2] (1.75ns)   --->   "%macRegisters_23_V_l = load i8* %macRegisters_23_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1335 'load' 'macRegisters_23_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1336 [1/2] (1.75ns)   --->   "%macRegisters_23_V_l_1 = load i8* %macRegisters_23_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1336 'load' 'macRegisters_23_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1337 [2/2] (1.75ns)   --->   "%macRegisters_23_V_l_2 = load i8* %macRegisters_23_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1337 'load' 'macRegisters_23_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1338 [2/2] (1.75ns)   --->   "%macRegisters_23_V_l_3 = load i8* %macRegisters_23_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1338 'load' 'macRegisters_23_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1339 [1/2] (1.75ns)   --->   "%macRegisters_24_V_l = load i8* %macRegisters_24_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1339 'load' 'macRegisters_24_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1340 [1/2] (1.75ns)   --->   "%macRegisters_24_V_l_1 = load i8* %macRegisters_24_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1340 'load' 'macRegisters_24_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1341 [2/2] (1.75ns)   --->   "%macRegisters_24_V_l_2 = load i8* %macRegisters_24_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1341 'load' 'macRegisters_24_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1342 [2/2] (1.75ns)   --->   "%macRegisters_24_V_l_3 = load i8* %macRegisters_24_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1342 'load' 'macRegisters_24_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1343 [1/2] (1.75ns)   --->   "%macRegisters_25_V_l = load i8* %macRegisters_25_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1343 'load' 'macRegisters_25_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1344 [1/2] (1.75ns)   --->   "%macRegisters_25_V_l_1 = load i8* %macRegisters_25_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1344 'load' 'macRegisters_25_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1345 [2/2] (1.75ns)   --->   "%macRegisters_25_V_l_2 = load i8* %macRegisters_25_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1345 'load' 'macRegisters_25_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1346 [2/2] (1.75ns)   --->   "%macRegisters_25_V_l_3 = load i8* %macRegisters_25_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1346 'load' 'macRegisters_25_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1347 [1/2] (1.75ns)   --->   "%macRegisters_26_V_l = load i8* %macRegisters_26_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1347 'load' 'macRegisters_26_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1348 [1/2] (1.75ns)   --->   "%macRegisters_26_V_l_1 = load i8* %macRegisters_26_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1348 'load' 'macRegisters_26_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1349 [2/2] (1.75ns)   --->   "%macRegisters_26_V_l_2 = load i8* %macRegisters_26_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1349 'load' 'macRegisters_26_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1350 [2/2] (1.75ns)   --->   "%macRegisters_26_V_l_3 = load i8* %macRegisters_26_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1350 'load' 'macRegisters_26_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1351 [1/2] (1.75ns)   --->   "%macRegisters_27_V_l = load i8* %macRegisters_27_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1351 'load' 'macRegisters_27_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1352 [1/2] (1.75ns)   --->   "%macRegisters_27_V_l_1 = load i8* %macRegisters_27_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1352 'load' 'macRegisters_27_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1353 [2/2] (1.75ns)   --->   "%macRegisters_27_V_l_2 = load i8* %macRegisters_27_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1353 'load' 'macRegisters_27_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1354 [2/2] (1.75ns)   --->   "%macRegisters_27_V_l_3 = load i8* %macRegisters_27_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1354 'load' 'macRegisters_27_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1355 [1/2] (1.75ns)   --->   "%macRegisters_28_V_l = load i8* %macRegisters_28_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1355 'load' 'macRegisters_28_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1356 [1/2] (1.75ns)   --->   "%macRegisters_28_V_l_1 = load i8* %macRegisters_28_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1356 'load' 'macRegisters_28_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1357 [2/2] (1.75ns)   --->   "%macRegisters_28_V_l_2 = load i8* %macRegisters_28_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1357 'load' 'macRegisters_28_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1358 [2/2] (1.75ns)   --->   "%macRegisters_28_V_l_3 = load i8* %macRegisters_28_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1358 'load' 'macRegisters_28_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1359 [1/2] (1.75ns)   --->   "%macRegisters_29_V_l = load i8* %macRegisters_29_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1359 'load' 'macRegisters_29_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1360 [1/2] (1.75ns)   --->   "%macRegisters_29_V_l_1 = load i8* %macRegisters_29_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1360 'load' 'macRegisters_29_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1361 [2/2] (1.75ns)   --->   "%macRegisters_29_V_l_2 = load i8* %macRegisters_29_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1361 'load' 'macRegisters_29_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1362 [2/2] (1.75ns)   --->   "%macRegisters_29_V_l_3 = load i8* %macRegisters_29_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1362 'load' 'macRegisters_29_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1363 [1/2] (1.75ns)   --->   "%macRegisters_30_V_l = load i8* %macRegisters_30_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1363 'load' 'macRegisters_30_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1364 [1/2] (1.75ns)   --->   "%macRegisters_30_V_l_1 = load i8* %macRegisters_30_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1364 'load' 'macRegisters_30_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1365 [2/2] (1.75ns)   --->   "%macRegisters_30_V_l_2 = load i8* %macRegisters_30_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1365 'load' 'macRegisters_30_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1366 [2/2] (1.75ns)   --->   "%macRegisters_30_V_l_3 = load i8* %macRegisters_30_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1366 'load' 'macRegisters_30_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1367 [1/2] (1.75ns)   --->   "%macRegisters_31_V_l = load i8* %macRegisters_31_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1367 'load' 'macRegisters_31_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1368 [1/2] (1.75ns)   --->   "%macRegisters_31_V_l_1 = load i8* %macRegisters_31_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1368 'load' 'macRegisters_31_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1369 [2/2] (1.75ns)   --->   "%macRegisters_31_V_l_2 = load i8* %macRegisters_31_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1369 'load' 'macRegisters_31_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1370 [2/2] (1.75ns)   --->   "%macRegisters_31_V_l_3 = load i8* %macRegisters_31_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1370 'load' 'macRegisters_31_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1371 [1/2] (1.75ns)   --->   "%macRegisters_32_V_l = load i8* %macRegisters_32_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1371 'load' 'macRegisters_32_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1372 [1/2] (1.75ns)   --->   "%macRegisters_32_V_l_1 = load i8* %macRegisters_32_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1372 'load' 'macRegisters_32_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1373 [2/2] (1.75ns)   --->   "%macRegisters_32_V_l_2 = load i8* %macRegisters_32_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1373 'load' 'macRegisters_32_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1374 [2/2] (1.75ns)   --->   "%macRegisters_32_V_l_3 = load i8* %macRegisters_32_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1374 'load' 'macRegisters_32_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1375 [1/2] (1.75ns)   --->   "%macRegisters_33_V_l = load i8* %macRegisters_33_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1375 'load' 'macRegisters_33_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1376 [1/2] (1.75ns)   --->   "%macRegisters_33_V_l_1 = load i8* %macRegisters_33_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1376 'load' 'macRegisters_33_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1377 [2/2] (1.75ns)   --->   "%macRegisters_33_V_l_2 = load i8* %macRegisters_33_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1377 'load' 'macRegisters_33_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1378 [2/2] (1.75ns)   --->   "%macRegisters_33_V_l_3 = load i8* %macRegisters_33_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1378 'load' 'macRegisters_33_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1379 [1/2] (1.75ns)   --->   "%macRegisters_34_V_l = load i8* %macRegisters_34_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1379 'load' 'macRegisters_34_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1380 [1/2] (1.75ns)   --->   "%macRegisters_34_V_l_1 = load i8* %macRegisters_34_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1380 'load' 'macRegisters_34_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1381 [2/2] (1.75ns)   --->   "%macRegisters_34_V_l_2 = load i8* %macRegisters_34_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1381 'load' 'macRegisters_34_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1382 [2/2] (1.75ns)   --->   "%macRegisters_34_V_l_3 = load i8* %macRegisters_34_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1382 'load' 'macRegisters_34_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1383 [1/2] (1.75ns)   --->   "%macRegisters_35_V_l = load i8* %macRegisters_35_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1383 'load' 'macRegisters_35_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1384 [1/2] (1.75ns)   --->   "%macRegisters_35_V_l_1 = load i8* %macRegisters_35_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1384 'load' 'macRegisters_35_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1385 [2/2] (1.75ns)   --->   "%macRegisters_35_V_l_2 = load i8* %macRegisters_35_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1385 'load' 'macRegisters_35_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1386 [2/2] (1.75ns)   --->   "%macRegisters_35_V_l_3 = load i8* %macRegisters_35_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1386 'load' 'macRegisters_35_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1387 [1/2] (1.75ns)   --->   "%macRegisters_36_V_l = load i8* %macRegisters_36_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1387 'load' 'macRegisters_36_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1388 [1/2] (1.75ns)   --->   "%macRegisters_36_V_l_1 = load i8* %macRegisters_36_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1388 'load' 'macRegisters_36_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1389 [2/2] (1.75ns)   --->   "%macRegisters_36_V_l_2 = load i8* %macRegisters_36_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1389 'load' 'macRegisters_36_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1390 [2/2] (1.75ns)   --->   "%macRegisters_36_V_l_3 = load i8* %macRegisters_36_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1390 'load' 'macRegisters_36_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1391 [1/2] (1.75ns)   --->   "%macRegisters_37_V_l = load i8* %macRegisters_37_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1391 'load' 'macRegisters_37_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1392 [1/2] (1.75ns)   --->   "%macRegisters_37_V_l_1 = load i8* %macRegisters_37_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1392 'load' 'macRegisters_37_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1393 [2/2] (1.75ns)   --->   "%macRegisters_37_V_l_2 = load i8* %macRegisters_37_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1393 'load' 'macRegisters_37_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1394 [2/2] (1.75ns)   --->   "%macRegisters_37_V_l_3 = load i8* %macRegisters_37_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1394 'load' 'macRegisters_37_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1395 [1/2] (1.75ns)   --->   "%macRegisters_38_V_l = load i8* %macRegisters_38_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1395 'load' 'macRegisters_38_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1396 [1/2] (1.75ns)   --->   "%macRegisters_38_V_l_1 = load i8* %macRegisters_38_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1396 'load' 'macRegisters_38_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1397 [2/2] (1.75ns)   --->   "%macRegisters_38_V_l_2 = load i8* %macRegisters_38_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1397 'load' 'macRegisters_38_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1398 [2/2] (1.75ns)   --->   "%macRegisters_38_V_l_3 = load i8* %macRegisters_38_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1398 'load' 'macRegisters_38_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1399 [1/2] (1.75ns)   --->   "%macRegisters_39_V_l = load i8* %macRegisters_39_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1399 'load' 'macRegisters_39_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1400 [1/2] (1.75ns)   --->   "%macRegisters_39_V_l_1 = load i8* %macRegisters_39_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1400 'load' 'macRegisters_39_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1401 [2/2] (1.75ns)   --->   "%macRegisters_39_V_l_2 = load i8* %macRegisters_39_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1401 'load' 'macRegisters_39_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1402 [2/2] (1.75ns)   --->   "%macRegisters_39_V_l_3 = load i8* %macRegisters_39_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1402 'load' 'macRegisters_39_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1403 [1/2] (1.75ns)   --->   "%macRegisters_40_V_l = load i8* %macRegisters_40_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1403 'load' 'macRegisters_40_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1404 [1/2] (1.75ns)   --->   "%macRegisters_40_V_l_1 = load i8* %macRegisters_40_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1404 'load' 'macRegisters_40_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1405 [2/2] (1.75ns)   --->   "%macRegisters_40_V_l_2 = load i8* %macRegisters_40_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1405 'load' 'macRegisters_40_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1406 [2/2] (1.75ns)   --->   "%macRegisters_40_V_l_3 = load i8* %macRegisters_40_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1406 'load' 'macRegisters_40_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1407 [1/2] (1.75ns)   --->   "%macRegisters_41_V_l = load i8* %macRegisters_41_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1407 'load' 'macRegisters_41_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1408 [1/2] (1.75ns)   --->   "%macRegisters_41_V_l_1 = load i8* %macRegisters_41_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1408 'load' 'macRegisters_41_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1409 [2/2] (1.75ns)   --->   "%macRegisters_41_V_l_2 = load i8* %macRegisters_41_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1409 'load' 'macRegisters_41_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1410 [2/2] (1.75ns)   --->   "%macRegisters_41_V_l_3 = load i8* %macRegisters_41_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1410 'load' 'macRegisters_41_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1411 [1/2] (1.75ns)   --->   "%macRegisters_42_V_l = load i8* %macRegisters_42_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1411 'load' 'macRegisters_42_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1412 [1/2] (1.75ns)   --->   "%macRegisters_42_V_l_1 = load i8* %macRegisters_42_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1412 'load' 'macRegisters_42_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1413 [2/2] (1.75ns)   --->   "%macRegisters_42_V_l_2 = load i8* %macRegisters_42_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1413 'load' 'macRegisters_42_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1414 [2/2] (1.75ns)   --->   "%macRegisters_42_V_l_3 = load i8* %macRegisters_42_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1414 'load' 'macRegisters_42_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1415 [1/2] (1.75ns)   --->   "%macRegisters_43_V_l = load i8* %macRegisters_43_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1415 'load' 'macRegisters_43_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1416 [1/2] (1.75ns)   --->   "%macRegisters_43_V_l_1 = load i8* %macRegisters_43_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1416 'load' 'macRegisters_43_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1417 [2/2] (1.75ns)   --->   "%macRegisters_43_V_l_2 = load i8* %macRegisters_43_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1417 'load' 'macRegisters_43_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1418 [2/2] (1.75ns)   --->   "%macRegisters_43_V_l_3 = load i8* %macRegisters_43_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1418 'load' 'macRegisters_43_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1419 [1/2] (1.75ns)   --->   "%macRegisters_44_V_l = load i8* %macRegisters_44_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1419 'load' 'macRegisters_44_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1420 [1/2] (1.75ns)   --->   "%macRegisters_44_V_l_1 = load i8* %macRegisters_44_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1420 'load' 'macRegisters_44_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1421 [2/2] (1.75ns)   --->   "%macRegisters_44_V_l_2 = load i8* %macRegisters_44_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1421 'load' 'macRegisters_44_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1422 [2/2] (1.75ns)   --->   "%macRegisters_44_V_l_3 = load i8* %macRegisters_44_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1422 'load' 'macRegisters_44_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1423 [1/2] (1.75ns)   --->   "%macRegisters_45_V_l = load i8* %macRegisters_45_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1423 'load' 'macRegisters_45_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1424 [1/2] (1.75ns)   --->   "%macRegisters_45_V_l_1 = load i8* %macRegisters_45_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1424 'load' 'macRegisters_45_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1425 [2/2] (1.75ns)   --->   "%macRegisters_45_V_l_2 = load i8* %macRegisters_45_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1425 'load' 'macRegisters_45_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1426 [2/2] (1.75ns)   --->   "%macRegisters_45_V_l_3 = load i8* %macRegisters_45_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1426 'load' 'macRegisters_45_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1427 [1/2] (1.75ns)   --->   "%macRegisters_46_V_l = load i8* %macRegisters_46_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1427 'load' 'macRegisters_46_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1428 [1/2] (1.75ns)   --->   "%macRegisters_46_V_l_1 = load i8* %macRegisters_46_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1428 'load' 'macRegisters_46_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1429 [2/2] (1.75ns)   --->   "%macRegisters_46_V_l_2 = load i8* %macRegisters_46_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1429 'load' 'macRegisters_46_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1430 [2/2] (1.75ns)   --->   "%macRegisters_46_V_l_3 = load i8* %macRegisters_46_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1430 'load' 'macRegisters_46_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1431 [1/2] (1.75ns)   --->   "%macRegisters_47_V_l = load i8* %macRegisters_47_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1431 'load' 'macRegisters_47_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1432 [1/2] (1.75ns)   --->   "%macRegisters_47_V_l_1 = load i8* %macRegisters_47_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1432 'load' 'macRegisters_47_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1433 [2/2] (1.75ns)   --->   "%macRegisters_47_V_l_2 = load i8* %macRegisters_47_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1433 'load' 'macRegisters_47_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1434 [2/2] (1.75ns)   --->   "%macRegisters_47_V_l_3 = load i8* %macRegisters_47_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1434 'load' 'macRegisters_47_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1435 [1/2] (1.75ns)   --->   "%macRegisters_48_V_l = load i8* %macRegisters_48_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1435 'load' 'macRegisters_48_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1436 [1/2] (1.75ns)   --->   "%macRegisters_48_V_l_1 = load i8* %macRegisters_48_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1436 'load' 'macRegisters_48_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1437 [2/2] (1.75ns)   --->   "%macRegisters_48_V_l_2 = load i8* %macRegisters_48_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1437 'load' 'macRegisters_48_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1438 [2/2] (1.75ns)   --->   "%macRegisters_48_V_l_3 = load i8* %macRegisters_48_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1438 'load' 'macRegisters_48_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1439 [1/2] (1.75ns)   --->   "%macRegisters_49_V_l = load i8* %macRegisters_49_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1439 'load' 'macRegisters_49_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1440 [1/2] (1.75ns)   --->   "%macRegisters_49_V_l_1 = load i8* %macRegisters_49_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1440 'load' 'macRegisters_49_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1441 [2/2] (1.75ns)   --->   "%macRegisters_49_V_l_2 = load i8* %macRegisters_49_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1441 'load' 'macRegisters_49_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1442 [2/2] (1.75ns)   --->   "%macRegisters_49_V_l_3 = load i8* %macRegisters_49_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1442 'load' 'macRegisters_49_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1443 [1/2] (1.75ns)   --->   "%macRegisters_50_V_l = load i8* %macRegisters_50_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1443 'load' 'macRegisters_50_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1444 [1/2] (1.75ns)   --->   "%macRegisters_50_V_l_1 = load i8* %macRegisters_50_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1444 'load' 'macRegisters_50_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1445 [2/2] (1.75ns)   --->   "%macRegisters_50_V_l_2 = load i8* %macRegisters_50_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1445 'load' 'macRegisters_50_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1446 [2/2] (1.75ns)   --->   "%macRegisters_50_V_l_3 = load i8* %macRegisters_50_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1446 'load' 'macRegisters_50_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1447 [1/2] (1.75ns)   --->   "%macRegisters_51_V_l = load i8* %macRegisters_51_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1447 'load' 'macRegisters_51_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1448 [1/2] (1.75ns)   --->   "%macRegisters_51_V_l_1 = load i8* %macRegisters_51_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1448 'load' 'macRegisters_51_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1449 [2/2] (1.75ns)   --->   "%macRegisters_51_V_l_2 = load i8* %macRegisters_51_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1449 'load' 'macRegisters_51_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1450 [2/2] (1.75ns)   --->   "%macRegisters_51_V_l_3 = load i8* %macRegisters_51_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1450 'load' 'macRegisters_51_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1451 [1/2] (1.75ns)   --->   "%macRegisters_52_V_l = load i8* %macRegisters_52_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1451 'load' 'macRegisters_52_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1452 [1/2] (1.75ns)   --->   "%macRegisters_52_V_l_1 = load i8* %macRegisters_52_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1452 'load' 'macRegisters_52_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1453 [2/2] (1.75ns)   --->   "%macRegisters_52_V_l_2 = load i8* %macRegisters_52_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1453 'load' 'macRegisters_52_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1454 [2/2] (1.75ns)   --->   "%macRegisters_52_V_l_3 = load i8* %macRegisters_52_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1454 'load' 'macRegisters_52_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1455 [1/2] (1.75ns)   --->   "%macRegisters_53_V_l = load i8* %macRegisters_53_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1455 'load' 'macRegisters_53_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1456 [1/2] (1.75ns)   --->   "%macRegisters_53_V_l_1 = load i8* %macRegisters_53_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1456 'load' 'macRegisters_53_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1457 [2/2] (1.75ns)   --->   "%macRegisters_53_V_l_2 = load i8* %macRegisters_53_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1457 'load' 'macRegisters_53_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1458 [2/2] (1.75ns)   --->   "%macRegisters_53_V_l_3 = load i8* %macRegisters_53_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1458 'load' 'macRegisters_53_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1459 [1/2] (1.75ns)   --->   "%macRegisters_54_V_l = load i8* %macRegisters_54_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1459 'load' 'macRegisters_54_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1460 [2/2] (1.75ns)   --->   "%macRegisters_54_V_l_1 = load i8* %macRegisters_54_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1460 'load' 'macRegisters_54_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1461 [2/2] (1.75ns)   --->   "%macRegisters_54_V_l_2 = load i8* %macRegisters_54_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1461 'load' 'macRegisters_54_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1462 [2/2] (1.75ns)   --->   "%macRegisters_55_V_l = load i8* %macRegisters_55_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1462 'load' 'macRegisters_55_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1463 [1/2] (1.75ns)   --->   "%macRegisters_57_V_l = load i8* %macRegisters_57_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1463 'load' 'macRegisters_57_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1464 [2/2] (1.75ns)   --->   "%macRegisters_58_V_l = load i8* %macRegisters_58_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1464 'load' 'macRegisters_58_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_9_58_cast = sext i9 %tmp_9_6 to i11" [S4_4/conv1d.h:1529]   --->   Operation 1465 'sext' 'tmp_9_58_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_10_58 = zext i11 %tmp_9_58_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 1466 'zext' 'tmp_10_58' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1467 [1/2] (1.75ns)   --->   "%macRegisters_59_V_l_3 = load i8* %macRegisters_59_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1467 'load' 'macRegisters_59_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1468 [1/2] (1.75ns)   --->   "%macRegisters_59_V_l_4 = load i8* %macRegisters_59_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1468 'load' 'macRegisters_59_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1469 [1/1] (0.00ns)   --->   "%weights25_m_weights_966 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_58" [S4_4/conv1d.h:1529]   --->   Operation 1469 'getelementptr' 'weights25_m_weights_966' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1470 [2/2] (2.77ns)   --->   "%weights25_m_weights_967 = load i7* %weights25_m_weights_966, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1470 'load' 'weights25_m_weights_967' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1471 [2/2] (1.75ns)   --->   "%macRegisters_60_V_l_5 = load i8* %macRegisters_60_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1471 'load' 'macRegisters_60_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1472 [1/1] (0.00ns)   --->   "%weights25_m_weights_978 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_59" [S4_4/conv1d.h:1529]   --->   Operation 1472 'getelementptr' 'weights25_m_weights_978' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1473 [2/2] (2.77ns)   --->   "%weights25_m_weights_979 = load i7* %weights25_m_weights_978, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1473 'load' 'weights25_m_weights_979' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1474 [1/2] (1.75ns)   --->   "%macRegisters_60_V_l_6 = load i8* %macRegisters_60_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1474 'load' 'macRegisters_60_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1475 [1/2] (2.77ns)   --->   "%weights25_m_weights_981 = load i7* %weights25_m_weights_980, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1475 'load' 'weights25_m_weights_981' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1476 [1/2] (1.75ns)   --->   "%macRegisters_60_V_l_7 = load i8* %macRegisters_60_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1476 'load' 'macRegisters_60_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1477 [1/1] (0.00ns)   --->   "%tmp_9_60_cast = sext i8 %tmp_9_5 to i11" [S4_4/conv1d.h:1529]   --->   Operation 1477 'sext' 'tmp_9_60_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1478 [1/1] (0.00ns)   --->   "%tmp_10_60 = zext i11 %tmp_9_60_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 1478 'zext' 'tmp_10_60' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1479 [1/2] (1.75ns)   --->   "%macRegisters_61_V_l = load i8* %macRegisters_61_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1479 'load' 'macRegisters_61_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1480 [1/1] (0.00ns)   --->   "%weights25_m_weights_984 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_60" [S4_4/conv1d.h:1529]   --->   Operation 1480 'getelementptr' 'weights25_m_weights_984' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1481 [2/2] (2.77ns)   --->   "%weights25_m_weights_985 = load i7* %weights25_m_weights_984, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1481 'load' 'weights25_m_weights_985' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1482 [1/2] (1.75ns)   --->   "%macRegisters_61_V_l_1 = load i8* %macRegisters_61_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1482 'load' 'macRegisters_61_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1483 [1/1] (0.00ns)   --->   "%weights25_m_weights_986 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_60" [S4_4/conv1d.h:1529]   --->   Operation 1483 'getelementptr' 'weights25_m_weights_986' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1484 [2/2] (2.77ns)   --->   "%weights25_m_weights_987 = load i7* %weights25_m_weights_986, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1484 'load' 'weights25_m_weights_987' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1485 [2/2] (1.75ns)   --->   "%macRegisters_61_V_l_2 = load i8* %macRegisters_61_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1485 'load' 'macRegisters_61_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1486 [2/2] (1.75ns)   --->   "%macRegisters_61_V_l_3 = load i8* %macRegisters_61_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1486 'load' 'macRegisters_61_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1487 [1/2] (1.75ns)   --->   "%macRegisters_62_V_l = load i8* %macRegisters_62_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1487 'load' 'macRegisters_62_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1488 [1/2] (2.77ns)   --->   "%weights25_m_weights_1001 = load i7* %weights25_m_weights_1000, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1488 'load' 'weights25_m_weights_1001' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1489 [1/2] (1.75ns)   --->   "%macRegisters_62_V_l_1 = load i8* %macRegisters_62_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1489 'load' 'macRegisters_62_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1490 [1/2] (2.77ns)   --->   "%weights25_m_weights_1003 = load i7* %weights25_m_weights_1002, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1490 'load' 'weights25_m_weights_1003' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1491 [2/2] (1.75ns)   --->   "%macRegisters_62_V_l_2 = load i8* %macRegisters_62_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1491 'load' 'macRegisters_62_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1492 [1/1] (0.00ns)   --->   "%weights25_m_weights_1004 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_61" [S4_4/conv1d.h:1529]   --->   Operation 1492 'getelementptr' 'weights25_m_weights_1004' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1493 [2/2] (2.77ns)   --->   "%weights25_m_weights_1005 = load i7* %weights25_m_weights_1004, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1493 'load' 'weights25_m_weights_1005' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1494 [2/2] (1.75ns)   --->   "%macRegisters_62_V_l_3 = load i8* %macRegisters_62_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1494 'load' 'macRegisters_62_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1495 [1/1] (0.00ns)   --->   "%weights25_m_weights_1006 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_61" [S4_4/conv1d.h:1529]   --->   Operation 1495 'getelementptr' 'weights25_m_weights_1006' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1496 [2/2] (2.77ns)   --->   "%weights25_m_weights_1007 = load i7* %weights25_m_weights_1006, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1496 'load' 'weights25_m_weights_1007' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1497 [1/1] (0.00ns)   --->   "%weights25_m_weights_1008 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_61" [S4_4/conv1d.h:1529]   --->   Operation 1497 'getelementptr' 'weights25_m_weights_1008' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1498 [2/2] (2.77ns)   --->   "%weights25_m_weights_1009 = load i7* %weights25_m_weights_1008, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1498 'load' 'weights25_m_weights_1009' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1499 [1/2] (1.75ns)   --->   "%macRegisters_63_V_l_2 = load i8* %macRegisters_63_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1499 'load' 'macRegisters_63_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1500 [1/2] (2.77ns)   --->   "%weights25_m_weights_1021 = load i7* %weights25_m_weights_1020, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1500 'load' 'weights25_m_weights_1021' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1501 [1/2] (1.75ns)   --->   "%macRegisters_63_V_l_3 = load i8* %macRegisters_63_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1501 'load' 'macRegisters_63_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1502 [1/2] (2.77ns)   --->   "%weights25_m_weights_1023 = load i7* %weights25_m_weights_1022, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1502 'load' 'weights25_m_weights_1023' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1503 [2/2] (1.75ns)   --->   "%macRegisters_63_V_l_4 = load i8* %macRegisters_63_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1503 'load' 'macRegisters_63_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1504 [1/2] (2.77ns)   --->   "%weights25_m_weights_1025 = load i7* %weights25_m_weights_1024, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1504 'load' 'weights25_m_weights_1025' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1505 [2/2] (1.75ns)   --->   "%macRegisters_63_V_l_5 = load i8* %macRegisters_63_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1505 'load' 'macRegisters_63_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 1506 [1/2] (2.77ns)   --->   "%weights25_m_weights_1027 = load i7* %weights25_m_weights_1026, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1506 'load' 'weights25_m_weights_1027' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1507 [1/1] (0.00ns)   --->   "%weights25_m_weights_1028 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_62" [S4_4/conv1d.h:1529]   --->   Operation 1507 'getelementptr' 'weights25_m_weights_1028' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 1508 [2/2] (2.77ns)   --->   "%weights25_m_weights_1029 = load i7* %weights25_m_weights_1028, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1508 'load' 'weights25_m_weights_1029' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_7 : Operation 1509 [1/2] (2.77ns)   --->   "%weights25_m_weights_1031 = load i7* %weights25_m_weights_1030, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1509 'load' 'weights25_m_weights_1031' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 8 <SV = 4> <Delay = 8.66>
ST_8 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_10 = zext i6 %sy to i64" [S4_4/conv1d.h:1529]   --->   Operation 1510 'zext' 'tmp_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1511 [1/1] (0.00ns)   --->   "%weights25_m_weights_8 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10" [S4_4/conv1d.h:1529]   --->   Operation 1511 'getelementptr' 'weights25_m_weights_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1512 [2/2] (2.77ns)   --->   "%weights25_m_weights_9 = load i7* %weights25_m_weights_8, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1512 'load' 'weights25_m_weights_9' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1513 [1/1] (0.00ns)   --->   "%OP1_V_0_cast = sext i64 %tmp_V_8 to i70" [S4_4/conv1d.h:1535]   --->   Operation 1513 'sext' 'OP1_V_0_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1514 [1/1] (0.00ns)   --->   "%weights25_m_weights_10 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10" [S4_4/conv1d.h:1529]   --->   Operation 1514 'getelementptr' 'weights25_m_weights_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1515 [2/2] (2.77ns)   --->   "%weights25_m_weights_11 = load i7* %weights25_m_weights_10, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1515 'load' 'weights25_m_weights_11' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1516 [1/2] (1.75ns)   --->   "%macRegisters_0_V_lo_2 = load i8* %macRegisters_0_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1516 'load' 'macRegisters_0_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1517 [1/2] (1.75ns)   --->   "%macRegisters_0_V_lo_3 = load i8* %macRegisters_0_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1517 'load' 'macRegisters_0_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1518 [2/2] (1.75ns)   --->   "%macRegisters_0_V_lo_4 = load i8* %macRegisters_0_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1518 'load' 'macRegisters_0_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1519 [2/2] (1.75ns)   --->   "%macRegisters_0_V_lo_5 = load i8* %macRegisters_0_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1519 'load' 'macRegisters_0_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1520 [1/2] (1.75ns)   --->   "%macRegisters_1_V_lo_2 = load i8* %macRegisters_1_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1520 'load' 'macRegisters_1_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1521 [1/2] (1.75ns)   --->   "%macRegisters_1_V_lo_3 = load i8* %macRegisters_1_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1521 'load' 'macRegisters_1_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1522 [2/2] (1.75ns)   --->   "%macRegisters_1_V_lo_4 = load i8* %macRegisters_1_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1522 'load' 'macRegisters_1_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1523 [2/2] (1.75ns)   --->   "%macRegisters_1_V_lo_5 = load i8* %macRegisters_1_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1523 'load' 'macRegisters_1_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1524 [1/2] (1.75ns)   --->   "%macRegisters_2_V_lo_2 = load i8* %macRegisters_2_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1524 'load' 'macRegisters_2_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1525 [1/2] (1.75ns)   --->   "%macRegisters_2_V_lo_3 = load i8* %macRegisters_2_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1525 'load' 'macRegisters_2_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1526 [2/2] (1.75ns)   --->   "%macRegisters_2_V_lo_4 = load i8* %macRegisters_2_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1526 'load' 'macRegisters_2_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1527 [2/2] (1.75ns)   --->   "%macRegisters_2_V_lo_5 = load i8* %macRegisters_2_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1527 'load' 'macRegisters_2_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1528 [1/2] (1.75ns)   --->   "%macRegisters_3_V_lo_2 = load i8* %macRegisters_3_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1528 'load' 'macRegisters_3_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1529 [1/2] (1.75ns)   --->   "%macRegisters_3_V_lo_3 = load i8* %macRegisters_3_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1529 'load' 'macRegisters_3_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1530 [2/2] (1.75ns)   --->   "%macRegisters_3_V_lo_4 = load i8* %macRegisters_3_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1530 'load' 'macRegisters_3_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1531 [2/2] (1.75ns)   --->   "%macRegisters_3_V_lo_5 = load i8* %macRegisters_3_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1531 'load' 'macRegisters_3_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1532 [1/2] (1.75ns)   --->   "%macRegisters_4_V_lo_2 = load i8* %macRegisters_4_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1532 'load' 'macRegisters_4_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1533 [1/2] (1.75ns)   --->   "%macRegisters_4_V_lo_3 = load i8* %macRegisters_4_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1533 'load' 'macRegisters_4_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1534 [2/2] (1.75ns)   --->   "%macRegisters_4_V_lo_4 = load i8* %macRegisters_4_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1534 'load' 'macRegisters_4_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1535 [2/2] (1.75ns)   --->   "%macRegisters_4_V_lo_5 = load i8* %macRegisters_4_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1535 'load' 'macRegisters_4_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1536 [1/2] (1.75ns)   --->   "%macRegisters_5_V_lo_2 = load i8* %macRegisters_5_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1536 'load' 'macRegisters_5_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1537 [1/2] (1.75ns)   --->   "%macRegisters_5_V_lo_3 = load i8* %macRegisters_5_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1537 'load' 'macRegisters_5_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1538 [2/2] (1.75ns)   --->   "%macRegisters_5_V_lo_4 = load i8* %macRegisters_5_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1538 'load' 'macRegisters_5_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1539 [2/2] (1.75ns)   --->   "%macRegisters_5_V_lo_5 = load i8* %macRegisters_5_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1539 'load' 'macRegisters_5_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1540 [1/2] (1.75ns)   --->   "%macRegisters_6_V_lo_2 = load i8* %macRegisters_6_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1540 'load' 'macRegisters_6_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1541 [1/2] (1.75ns)   --->   "%macRegisters_6_V_lo_3 = load i8* %macRegisters_6_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1541 'load' 'macRegisters_6_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1542 [2/2] (1.75ns)   --->   "%macRegisters_6_V_lo_4 = load i8* %macRegisters_6_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1542 'load' 'macRegisters_6_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1543 [2/2] (1.75ns)   --->   "%macRegisters_6_V_lo_5 = load i8* %macRegisters_6_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1543 'load' 'macRegisters_6_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1544 [1/2] (1.75ns)   --->   "%macRegisters_7_V_lo_2 = load i8* %macRegisters_7_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1544 'load' 'macRegisters_7_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1545 [1/2] (1.75ns)   --->   "%macRegisters_7_V_lo_3 = load i8* %macRegisters_7_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1545 'load' 'macRegisters_7_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1546 [2/2] (1.75ns)   --->   "%macRegisters_7_V_lo_4 = load i8* %macRegisters_7_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1546 'load' 'macRegisters_7_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1547 [2/2] (1.75ns)   --->   "%macRegisters_7_V_lo_5 = load i8* %macRegisters_7_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1547 'load' 'macRegisters_7_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1548 [1/2] (1.75ns)   --->   "%macRegisters_8_V_lo_2 = load i8* %macRegisters_8_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1548 'load' 'macRegisters_8_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1549 [1/2] (1.75ns)   --->   "%macRegisters_8_V_lo_3 = load i8* %macRegisters_8_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1549 'load' 'macRegisters_8_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1550 [2/2] (1.75ns)   --->   "%macRegisters_8_V_lo_4 = load i8* %macRegisters_8_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1550 'load' 'macRegisters_8_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1551 [2/2] (1.75ns)   --->   "%macRegisters_8_V_lo_5 = load i8* %macRegisters_8_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1551 'load' 'macRegisters_8_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1552 [1/2] (1.75ns)   --->   "%macRegisters_9_V_lo_2 = load i8* %macRegisters_9_V_ad_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1552 'load' 'macRegisters_9_V_lo_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1553 [1/2] (1.75ns)   --->   "%macRegisters_9_V_lo_3 = load i8* %macRegisters_9_V_ad_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1553 'load' 'macRegisters_9_V_lo_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1554 [2/2] (1.75ns)   --->   "%macRegisters_9_V_lo_4 = load i8* %macRegisters_9_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1554 'load' 'macRegisters_9_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1555 [2/2] (1.75ns)   --->   "%macRegisters_9_V_lo_5 = load i8* %macRegisters_9_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1555 'load' 'macRegisters_9_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1556 [1/2] (1.75ns)   --->   "%macRegisters_10_V_l_2 = load i8* %macRegisters_10_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1556 'load' 'macRegisters_10_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1557 [1/2] (1.75ns)   --->   "%macRegisters_10_V_l_3 = load i8* %macRegisters_10_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1557 'load' 'macRegisters_10_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1558 [2/2] (1.75ns)   --->   "%macRegisters_10_V_l_4 = load i8* %macRegisters_10_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1558 'load' 'macRegisters_10_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1559 [2/2] (1.75ns)   --->   "%macRegisters_10_V_l_5 = load i8* %macRegisters_10_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1559 'load' 'macRegisters_10_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1560 [1/2] (1.75ns)   --->   "%macRegisters_11_V_l_2 = load i8* %macRegisters_11_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1560 'load' 'macRegisters_11_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1561 [1/2] (1.75ns)   --->   "%macRegisters_11_V_l_3 = load i8* %macRegisters_11_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1561 'load' 'macRegisters_11_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1562 [2/2] (1.75ns)   --->   "%macRegisters_11_V_l_4 = load i8* %macRegisters_11_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1562 'load' 'macRegisters_11_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1563 [2/2] (1.75ns)   --->   "%macRegisters_11_V_l_5 = load i8* %macRegisters_11_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1563 'load' 'macRegisters_11_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1564 [1/2] (1.75ns)   --->   "%macRegisters_12_V_l_2 = load i8* %macRegisters_12_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1564 'load' 'macRegisters_12_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1565 [1/2] (1.75ns)   --->   "%macRegisters_12_V_l_3 = load i8* %macRegisters_12_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1565 'load' 'macRegisters_12_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1566 [2/2] (1.75ns)   --->   "%macRegisters_12_V_l_4 = load i8* %macRegisters_12_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1566 'load' 'macRegisters_12_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1567 [2/2] (1.75ns)   --->   "%macRegisters_12_V_l_5 = load i8* %macRegisters_12_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1567 'load' 'macRegisters_12_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1568 [1/2] (1.75ns)   --->   "%macRegisters_13_V_l_2 = load i8* %macRegisters_13_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1568 'load' 'macRegisters_13_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1569 [1/2] (1.75ns)   --->   "%macRegisters_13_V_l_3 = load i8* %macRegisters_13_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1569 'load' 'macRegisters_13_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1570 [2/2] (1.75ns)   --->   "%macRegisters_13_V_l_4 = load i8* %macRegisters_13_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1570 'load' 'macRegisters_13_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1571 [2/2] (1.75ns)   --->   "%macRegisters_13_V_l_5 = load i8* %macRegisters_13_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1571 'load' 'macRegisters_13_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1572 [1/2] (1.75ns)   --->   "%macRegisters_14_V_l_2 = load i8* %macRegisters_14_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1572 'load' 'macRegisters_14_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1573 [1/2] (1.75ns)   --->   "%macRegisters_14_V_l_3 = load i8* %macRegisters_14_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1573 'load' 'macRegisters_14_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1574 [2/2] (1.75ns)   --->   "%macRegisters_14_V_l_4 = load i8* %macRegisters_14_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1574 'load' 'macRegisters_14_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1575 [2/2] (1.75ns)   --->   "%macRegisters_14_V_l_5 = load i8* %macRegisters_14_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1575 'load' 'macRegisters_14_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1576 [1/2] (1.75ns)   --->   "%macRegisters_15_V_l_2 = load i8* %macRegisters_15_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1576 'load' 'macRegisters_15_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1577 [1/2] (1.75ns)   --->   "%macRegisters_15_V_l_3 = load i8* %macRegisters_15_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1577 'load' 'macRegisters_15_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1578 [2/2] (1.75ns)   --->   "%macRegisters_15_V_l_4 = load i8* %macRegisters_15_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1578 'load' 'macRegisters_15_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1579 [2/2] (1.75ns)   --->   "%macRegisters_15_V_l_5 = load i8* %macRegisters_15_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1579 'load' 'macRegisters_15_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1580 [1/2] (1.75ns)   --->   "%macRegisters_16_V_l_2 = load i8* %macRegisters_16_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1580 'load' 'macRegisters_16_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1581 [1/2] (1.75ns)   --->   "%macRegisters_16_V_l_3 = load i8* %macRegisters_16_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1581 'load' 'macRegisters_16_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1582 [2/2] (1.75ns)   --->   "%macRegisters_16_V_l_4 = load i8* %macRegisters_16_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1582 'load' 'macRegisters_16_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1583 [2/2] (1.75ns)   --->   "%macRegisters_16_V_l_5 = load i8* %macRegisters_16_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1583 'load' 'macRegisters_16_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1584 [1/2] (1.75ns)   --->   "%macRegisters_17_V_l_2 = load i8* %macRegisters_17_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1584 'load' 'macRegisters_17_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1585 [1/2] (1.75ns)   --->   "%macRegisters_17_V_l_3 = load i8* %macRegisters_17_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1585 'load' 'macRegisters_17_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1586 [2/2] (1.75ns)   --->   "%macRegisters_17_V_l_4 = load i8* %macRegisters_17_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1586 'load' 'macRegisters_17_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1587 [2/2] (1.75ns)   --->   "%macRegisters_17_V_l_5 = load i8* %macRegisters_17_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1587 'load' 'macRegisters_17_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1588 [1/2] (1.75ns)   --->   "%macRegisters_18_V_l_2 = load i8* %macRegisters_18_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1588 'load' 'macRegisters_18_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1589 [1/2] (1.75ns)   --->   "%macRegisters_18_V_l_3 = load i8* %macRegisters_18_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1589 'load' 'macRegisters_18_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1590 [2/2] (1.75ns)   --->   "%macRegisters_18_V_l_4 = load i8* %macRegisters_18_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1590 'load' 'macRegisters_18_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1591 [2/2] (1.75ns)   --->   "%macRegisters_18_V_l_5 = load i8* %macRegisters_18_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1591 'load' 'macRegisters_18_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1592 [1/2] (1.75ns)   --->   "%macRegisters_19_V_l_2 = load i8* %macRegisters_19_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1592 'load' 'macRegisters_19_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1593 [1/2] (1.75ns)   --->   "%macRegisters_19_V_l_3 = load i8* %macRegisters_19_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1593 'load' 'macRegisters_19_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1594 [2/2] (1.75ns)   --->   "%macRegisters_19_V_l_4 = load i8* %macRegisters_19_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1594 'load' 'macRegisters_19_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1595 [2/2] (1.75ns)   --->   "%macRegisters_19_V_l_5 = load i8* %macRegisters_19_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1595 'load' 'macRegisters_19_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1596 [1/2] (1.75ns)   --->   "%macRegisters_20_V_l_2 = load i8* %macRegisters_20_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1596 'load' 'macRegisters_20_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1597 [1/2] (1.75ns)   --->   "%macRegisters_20_V_l_3 = load i8* %macRegisters_20_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1597 'load' 'macRegisters_20_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1598 [2/2] (1.75ns)   --->   "%macRegisters_20_V_l_4 = load i8* %macRegisters_20_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1598 'load' 'macRegisters_20_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1599 [2/2] (1.75ns)   --->   "%macRegisters_20_V_l_5 = load i8* %macRegisters_20_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1599 'load' 'macRegisters_20_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1600 [1/2] (1.75ns)   --->   "%macRegisters_21_V_l_2 = load i8* %macRegisters_21_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1600 'load' 'macRegisters_21_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1601 [1/2] (1.75ns)   --->   "%macRegisters_21_V_l_3 = load i8* %macRegisters_21_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1601 'load' 'macRegisters_21_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1602 [2/2] (1.75ns)   --->   "%macRegisters_21_V_l_4 = load i8* %macRegisters_21_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1602 'load' 'macRegisters_21_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1603 [2/2] (1.75ns)   --->   "%macRegisters_21_V_l_5 = load i8* %macRegisters_21_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1603 'load' 'macRegisters_21_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1604 [1/2] (1.75ns)   --->   "%macRegisters_22_V_l_2 = load i8* %macRegisters_22_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1604 'load' 'macRegisters_22_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1605 [1/2] (1.75ns)   --->   "%macRegisters_22_V_l_3 = load i8* %macRegisters_22_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1605 'load' 'macRegisters_22_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1606 [2/2] (1.75ns)   --->   "%macRegisters_22_V_l_4 = load i8* %macRegisters_22_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1606 'load' 'macRegisters_22_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1607 [2/2] (1.75ns)   --->   "%macRegisters_22_V_l_5 = load i8* %macRegisters_22_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1607 'load' 'macRegisters_22_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1608 [1/2] (1.75ns)   --->   "%macRegisters_23_V_l_2 = load i8* %macRegisters_23_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1608 'load' 'macRegisters_23_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1609 [1/2] (1.75ns)   --->   "%macRegisters_23_V_l_3 = load i8* %macRegisters_23_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1609 'load' 'macRegisters_23_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1610 [2/2] (1.75ns)   --->   "%macRegisters_23_V_l_4 = load i8* %macRegisters_23_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1610 'load' 'macRegisters_23_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1611 [2/2] (1.75ns)   --->   "%macRegisters_23_V_l_5 = load i8* %macRegisters_23_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1611 'load' 'macRegisters_23_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1612 [1/2] (1.75ns)   --->   "%macRegisters_24_V_l_2 = load i8* %macRegisters_24_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1612 'load' 'macRegisters_24_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1613 [1/2] (1.75ns)   --->   "%macRegisters_24_V_l_3 = load i8* %macRegisters_24_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1613 'load' 'macRegisters_24_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1614 [2/2] (1.75ns)   --->   "%macRegisters_24_V_l_4 = load i8* %macRegisters_24_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1614 'load' 'macRegisters_24_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1615 [2/2] (1.75ns)   --->   "%macRegisters_24_V_l_5 = load i8* %macRegisters_24_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1615 'load' 'macRegisters_24_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1616 [1/2] (1.75ns)   --->   "%macRegisters_25_V_l_2 = load i8* %macRegisters_25_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1616 'load' 'macRegisters_25_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1617 [1/2] (1.75ns)   --->   "%macRegisters_25_V_l_3 = load i8* %macRegisters_25_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1617 'load' 'macRegisters_25_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1618 [2/2] (1.75ns)   --->   "%macRegisters_25_V_l_4 = load i8* %macRegisters_25_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1618 'load' 'macRegisters_25_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1619 [2/2] (1.75ns)   --->   "%macRegisters_25_V_l_5 = load i8* %macRegisters_25_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1619 'load' 'macRegisters_25_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1620 [1/2] (1.75ns)   --->   "%macRegisters_26_V_l_2 = load i8* %macRegisters_26_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1620 'load' 'macRegisters_26_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1621 [1/2] (1.75ns)   --->   "%macRegisters_26_V_l_3 = load i8* %macRegisters_26_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1621 'load' 'macRegisters_26_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1622 [2/2] (1.75ns)   --->   "%macRegisters_26_V_l_4 = load i8* %macRegisters_26_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1622 'load' 'macRegisters_26_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1623 [2/2] (1.75ns)   --->   "%macRegisters_26_V_l_5 = load i8* %macRegisters_26_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1623 'load' 'macRegisters_26_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1624 [1/2] (1.75ns)   --->   "%macRegisters_27_V_l_2 = load i8* %macRegisters_27_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1624 'load' 'macRegisters_27_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1625 [1/2] (1.75ns)   --->   "%macRegisters_27_V_l_3 = load i8* %macRegisters_27_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1625 'load' 'macRegisters_27_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1626 [2/2] (1.75ns)   --->   "%macRegisters_27_V_l_4 = load i8* %macRegisters_27_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1626 'load' 'macRegisters_27_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1627 [2/2] (1.75ns)   --->   "%macRegisters_27_V_l_5 = load i8* %macRegisters_27_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1627 'load' 'macRegisters_27_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1628 [1/2] (1.75ns)   --->   "%macRegisters_28_V_l_2 = load i8* %macRegisters_28_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1628 'load' 'macRegisters_28_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1629 [1/2] (1.75ns)   --->   "%macRegisters_28_V_l_3 = load i8* %macRegisters_28_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1629 'load' 'macRegisters_28_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1630 [2/2] (1.75ns)   --->   "%macRegisters_28_V_l_4 = load i8* %macRegisters_28_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1630 'load' 'macRegisters_28_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1631 [2/2] (1.75ns)   --->   "%macRegisters_28_V_l_5 = load i8* %macRegisters_28_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1631 'load' 'macRegisters_28_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1632 [1/2] (1.75ns)   --->   "%macRegisters_29_V_l_2 = load i8* %macRegisters_29_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1632 'load' 'macRegisters_29_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1633 [1/2] (1.75ns)   --->   "%macRegisters_29_V_l_3 = load i8* %macRegisters_29_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1633 'load' 'macRegisters_29_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1634 [2/2] (1.75ns)   --->   "%macRegisters_29_V_l_4 = load i8* %macRegisters_29_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1634 'load' 'macRegisters_29_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1635 [2/2] (1.75ns)   --->   "%macRegisters_29_V_l_5 = load i8* %macRegisters_29_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1635 'load' 'macRegisters_29_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1636 [1/2] (1.75ns)   --->   "%macRegisters_30_V_l_2 = load i8* %macRegisters_30_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1636 'load' 'macRegisters_30_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1637 [1/2] (1.75ns)   --->   "%macRegisters_30_V_l_3 = load i8* %macRegisters_30_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1637 'load' 'macRegisters_30_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1638 [2/2] (1.75ns)   --->   "%macRegisters_30_V_l_4 = load i8* %macRegisters_30_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1638 'load' 'macRegisters_30_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1639 [2/2] (1.75ns)   --->   "%macRegisters_30_V_l_5 = load i8* %macRegisters_30_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1639 'load' 'macRegisters_30_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1640 [1/2] (1.75ns)   --->   "%macRegisters_31_V_l_2 = load i8* %macRegisters_31_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1640 'load' 'macRegisters_31_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1641 [1/2] (1.75ns)   --->   "%macRegisters_31_V_l_3 = load i8* %macRegisters_31_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1641 'load' 'macRegisters_31_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1642 [2/2] (1.75ns)   --->   "%macRegisters_31_V_l_4 = load i8* %macRegisters_31_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1642 'load' 'macRegisters_31_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1643 [2/2] (1.75ns)   --->   "%macRegisters_31_V_l_5 = load i8* %macRegisters_31_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1643 'load' 'macRegisters_31_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1644 [1/2] (1.75ns)   --->   "%macRegisters_32_V_l_2 = load i8* %macRegisters_32_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1644 'load' 'macRegisters_32_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1645 [1/2] (1.75ns)   --->   "%macRegisters_32_V_l_3 = load i8* %macRegisters_32_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1645 'load' 'macRegisters_32_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1646 [2/2] (1.75ns)   --->   "%macRegisters_32_V_l_4 = load i8* %macRegisters_32_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1646 'load' 'macRegisters_32_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1647 [2/2] (1.75ns)   --->   "%macRegisters_32_V_l_5 = load i8* %macRegisters_32_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1647 'load' 'macRegisters_32_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1648 [1/2] (1.75ns)   --->   "%macRegisters_33_V_l_2 = load i8* %macRegisters_33_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1648 'load' 'macRegisters_33_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1649 [1/2] (1.75ns)   --->   "%macRegisters_33_V_l_3 = load i8* %macRegisters_33_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1649 'load' 'macRegisters_33_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1650 [2/2] (1.75ns)   --->   "%macRegisters_33_V_l_4 = load i8* %macRegisters_33_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1650 'load' 'macRegisters_33_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1651 [2/2] (1.75ns)   --->   "%macRegisters_33_V_l_5 = load i8* %macRegisters_33_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1651 'load' 'macRegisters_33_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1652 [1/2] (1.75ns)   --->   "%macRegisters_34_V_l_2 = load i8* %macRegisters_34_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1652 'load' 'macRegisters_34_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1653 [1/2] (1.75ns)   --->   "%macRegisters_34_V_l_3 = load i8* %macRegisters_34_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1653 'load' 'macRegisters_34_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1654 [2/2] (1.75ns)   --->   "%macRegisters_34_V_l_4 = load i8* %macRegisters_34_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1654 'load' 'macRegisters_34_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1655 [2/2] (1.75ns)   --->   "%macRegisters_34_V_l_5 = load i8* %macRegisters_34_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1655 'load' 'macRegisters_34_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1656 [1/2] (1.75ns)   --->   "%macRegisters_35_V_l_2 = load i8* %macRegisters_35_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1656 'load' 'macRegisters_35_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1657 [1/2] (1.75ns)   --->   "%macRegisters_35_V_l_3 = load i8* %macRegisters_35_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1657 'load' 'macRegisters_35_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1658 [2/2] (1.75ns)   --->   "%macRegisters_35_V_l_4 = load i8* %macRegisters_35_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1658 'load' 'macRegisters_35_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1659 [2/2] (1.75ns)   --->   "%macRegisters_35_V_l_5 = load i8* %macRegisters_35_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1659 'load' 'macRegisters_35_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1660 [1/2] (1.75ns)   --->   "%macRegisters_36_V_l_2 = load i8* %macRegisters_36_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1660 'load' 'macRegisters_36_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1661 [1/2] (1.75ns)   --->   "%macRegisters_36_V_l_3 = load i8* %macRegisters_36_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1661 'load' 'macRegisters_36_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1662 [2/2] (1.75ns)   --->   "%macRegisters_36_V_l_4 = load i8* %macRegisters_36_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1662 'load' 'macRegisters_36_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1663 [2/2] (1.75ns)   --->   "%macRegisters_36_V_l_5 = load i8* %macRegisters_36_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1663 'load' 'macRegisters_36_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1664 [1/2] (1.75ns)   --->   "%macRegisters_37_V_l_2 = load i8* %macRegisters_37_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1664 'load' 'macRegisters_37_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1665 [1/2] (1.75ns)   --->   "%macRegisters_37_V_l_3 = load i8* %macRegisters_37_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1665 'load' 'macRegisters_37_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1666 [2/2] (1.75ns)   --->   "%macRegisters_37_V_l_4 = load i8* %macRegisters_37_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1666 'load' 'macRegisters_37_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1667 [2/2] (1.75ns)   --->   "%macRegisters_37_V_l_5 = load i8* %macRegisters_37_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1667 'load' 'macRegisters_37_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1668 [1/2] (1.75ns)   --->   "%macRegisters_38_V_l_2 = load i8* %macRegisters_38_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1668 'load' 'macRegisters_38_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1669 [1/2] (1.75ns)   --->   "%macRegisters_38_V_l_3 = load i8* %macRegisters_38_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1669 'load' 'macRegisters_38_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1670 [2/2] (1.75ns)   --->   "%macRegisters_38_V_l_4 = load i8* %macRegisters_38_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1670 'load' 'macRegisters_38_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1671 [2/2] (1.75ns)   --->   "%macRegisters_38_V_l_5 = load i8* %macRegisters_38_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1671 'load' 'macRegisters_38_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1672 [1/2] (1.75ns)   --->   "%macRegisters_39_V_l_2 = load i8* %macRegisters_39_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1672 'load' 'macRegisters_39_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1673 [1/2] (1.75ns)   --->   "%macRegisters_39_V_l_3 = load i8* %macRegisters_39_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1673 'load' 'macRegisters_39_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1674 [2/2] (1.75ns)   --->   "%macRegisters_39_V_l_4 = load i8* %macRegisters_39_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1674 'load' 'macRegisters_39_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1675 [2/2] (1.75ns)   --->   "%macRegisters_39_V_l_5 = load i8* %macRegisters_39_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1675 'load' 'macRegisters_39_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1676 [1/2] (1.75ns)   --->   "%macRegisters_40_V_l_2 = load i8* %macRegisters_40_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1676 'load' 'macRegisters_40_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1677 [1/2] (1.75ns)   --->   "%macRegisters_40_V_l_3 = load i8* %macRegisters_40_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1677 'load' 'macRegisters_40_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1678 [2/2] (1.75ns)   --->   "%macRegisters_40_V_l_4 = load i8* %macRegisters_40_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1678 'load' 'macRegisters_40_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1679 [2/2] (1.75ns)   --->   "%macRegisters_40_V_l_5 = load i8* %macRegisters_40_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1679 'load' 'macRegisters_40_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1680 [1/2] (1.75ns)   --->   "%macRegisters_41_V_l_2 = load i8* %macRegisters_41_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1680 'load' 'macRegisters_41_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1681 [1/2] (1.75ns)   --->   "%macRegisters_41_V_l_3 = load i8* %macRegisters_41_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1681 'load' 'macRegisters_41_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1682 [2/2] (1.75ns)   --->   "%macRegisters_41_V_l_4 = load i8* %macRegisters_41_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1682 'load' 'macRegisters_41_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1683 [2/2] (1.75ns)   --->   "%macRegisters_41_V_l_5 = load i8* %macRegisters_41_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1683 'load' 'macRegisters_41_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1684 [1/2] (1.75ns)   --->   "%macRegisters_42_V_l_2 = load i8* %macRegisters_42_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1684 'load' 'macRegisters_42_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1685 [1/2] (1.75ns)   --->   "%macRegisters_42_V_l_3 = load i8* %macRegisters_42_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1685 'load' 'macRegisters_42_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1686 [2/2] (1.75ns)   --->   "%macRegisters_42_V_l_4 = load i8* %macRegisters_42_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1686 'load' 'macRegisters_42_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1687 [2/2] (1.75ns)   --->   "%macRegisters_42_V_l_5 = load i8* %macRegisters_42_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1687 'load' 'macRegisters_42_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1688 [1/2] (1.75ns)   --->   "%macRegisters_43_V_l_2 = load i8* %macRegisters_43_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1688 'load' 'macRegisters_43_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1689 [1/2] (1.75ns)   --->   "%macRegisters_43_V_l_3 = load i8* %macRegisters_43_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1689 'load' 'macRegisters_43_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1690 [2/2] (1.75ns)   --->   "%macRegisters_43_V_l_4 = load i8* %macRegisters_43_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1690 'load' 'macRegisters_43_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1691 [2/2] (1.75ns)   --->   "%macRegisters_43_V_l_5 = load i8* %macRegisters_43_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1691 'load' 'macRegisters_43_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1692 [1/2] (1.75ns)   --->   "%macRegisters_44_V_l_2 = load i8* %macRegisters_44_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1692 'load' 'macRegisters_44_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1693 [1/2] (1.75ns)   --->   "%macRegisters_44_V_l_3 = load i8* %macRegisters_44_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1693 'load' 'macRegisters_44_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1694 [2/2] (1.75ns)   --->   "%macRegisters_44_V_l_4 = load i8* %macRegisters_44_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1694 'load' 'macRegisters_44_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1695 [2/2] (1.75ns)   --->   "%macRegisters_44_V_l_5 = load i8* %macRegisters_44_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1695 'load' 'macRegisters_44_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1696 [1/2] (1.75ns)   --->   "%macRegisters_45_V_l_2 = load i8* %macRegisters_45_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1696 'load' 'macRegisters_45_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1697 [1/2] (1.75ns)   --->   "%macRegisters_45_V_l_3 = load i8* %macRegisters_45_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1697 'load' 'macRegisters_45_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1698 [2/2] (1.75ns)   --->   "%macRegisters_45_V_l_4 = load i8* %macRegisters_45_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1698 'load' 'macRegisters_45_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1699 [2/2] (1.75ns)   --->   "%macRegisters_45_V_l_5 = load i8* %macRegisters_45_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1699 'load' 'macRegisters_45_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1700 [1/2] (1.75ns)   --->   "%macRegisters_46_V_l_2 = load i8* %macRegisters_46_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1700 'load' 'macRegisters_46_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1701 [1/2] (1.75ns)   --->   "%macRegisters_46_V_l_3 = load i8* %macRegisters_46_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1701 'load' 'macRegisters_46_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1702 [2/2] (1.75ns)   --->   "%macRegisters_46_V_l_4 = load i8* %macRegisters_46_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1702 'load' 'macRegisters_46_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1703 [2/2] (1.75ns)   --->   "%macRegisters_46_V_l_5 = load i8* %macRegisters_46_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1703 'load' 'macRegisters_46_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1704 [1/2] (1.75ns)   --->   "%macRegisters_47_V_l_2 = load i8* %macRegisters_47_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1704 'load' 'macRegisters_47_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1705 [1/2] (1.75ns)   --->   "%macRegisters_47_V_l_3 = load i8* %macRegisters_47_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1705 'load' 'macRegisters_47_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1706 [2/2] (1.75ns)   --->   "%macRegisters_47_V_l_4 = load i8* %macRegisters_47_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1706 'load' 'macRegisters_47_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1707 [2/2] (1.75ns)   --->   "%macRegisters_47_V_l_5 = load i8* %macRegisters_47_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1707 'load' 'macRegisters_47_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1708 [1/2] (1.75ns)   --->   "%macRegisters_48_V_l_2 = load i8* %macRegisters_48_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1708 'load' 'macRegisters_48_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1709 [1/2] (1.75ns)   --->   "%macRegisters_48_V_l_3 = load i8* %macRegisters_48_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1709 'load' 'macRegisters_48_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1710 [2/2] (1.75ns)   --->   "%macRegisters_48_V_l_4 = load i8* %macRegisters_48_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1710 'load' 'macRegisters_48_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1711 [2/2] (1.75ns)   --->   "%macRegisters_48_V_l_5 = load i8* %macRegisters_48_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1711 'load' 'macRegisters_48_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1712 [1/2] (1.75ns)   --->   "%macRegisters_49_V_l_2 = load i8* %macRegisters_49_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1712 'load' 'macRegisters_49_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1713 [1/2] (1.75ns)   --->   "%macRegisters_49_V_l_3 = load i8* %macRegisters_49_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1713 'load' 'macRegisters_49_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1714 [2/2] (1.75ns)   --->   "%macRegisters_49_V_l_4 = load i8* %macRegisters_49_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1714 'load' 'macRegisters_49_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1715 [2/2] (1.75ns)   --->   "%macRegisters_49_V_l_5 = load i8* %macRegisters_49_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1715 'load' 'macRegisters_49_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1716 [1/2] (1.75ns)   --->   "%macRegisters_50_V_l_2 = load i8* %macRegisters_50_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1716 'load' 'macRegisters_50_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1717 [1/2] (1.75ns)   --->   "%macRegisters_50_V_l_3 = load i8* %macRegisters_50_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1717 'load' 'macRegisters_50_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1718 [2/2] (1.75ns)   --->   "%macRegisters_50_V_l_4 = load i8* %macRegisters_50_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1718 'load' 'macRegisters_50_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1719 [2/2] (1.75ns)   --->   "%macRegisters_50_V_l_5 = load i8* %macRegisters_50_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1719 'load' 'macRegisters_50_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1720 [1/2] (1.75ns)   --->   "%macRegisters_51_V_l_2 = load i8* %macRegisters_51_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1720 'load' 'macRegisters_51_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1721 [1/2] (1.75ns)   --->   "%macRegisters_51_V_l_3 = load i8* %macRegisters_51_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1721 'load' 'macRegisters_51_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1722 [2/2] (1.75ns)   --->   "%macRegisters_51_V_l_4 = load i8* %macRegisters_51_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1722 'load' 'macRegisters_51_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1723 [2/2] (1.75ns)   --->   "%macRegisters_51_V_l_5 = load i8* %macRegisters_51_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1723 'load' 'macRegisters_51_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1724 [1/2] (1.75ns)   --->   "%macRegisters_52_V_l_2 = load i8* %macRegisters_52_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1724 'load' 'macRegisters_52_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1725 [1/2] (1.75ns)   --->   "%macRegisters_52_V_l_3 = load i8* %macRegisters_52_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1725 'load' 'macRegisters_52_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1726 [2/2] (1.75ns)   --->   "%macRegisters_52_V_l_4 = load i8* %macRegisters_52_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1726 'load' 'macRegisters_52_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1727 [2/2] (1.75ns)   --->   "%macRegisters_52_V_l_5 = load i8* %macRegisters_52_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1727 'load' 'macRegisters_52_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1728 [1/2] (1.75ns)   --->   "%macRegisters_53_V_l_2 = load i8* %macRegisters_53_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1728 'load' 'macRegisters_53_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1729 [1/2] (1.75ns)   --->   "%macRegisters_53_V_l_3 = load i8* %macRegisters_53_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1729 'load' 'macRegisters_53_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1730 [2/2] (1.75ns)   --->   "%macRegisters_53_V_l_4 = load i8* %macRegisters_53_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1730 'load' 'macRegisters_53_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1731 [2/2] (1.75ns)   --->   "%macRegisters_53_V_l_5 = load i8* %macRegisters_53_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1731 'load' 'macRegisters_53_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1732 [1/2] (1.75ns)   --->   "%macRegisters_54_V_l_1 = load i8* %macRegisters_54_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1732 'load' 'macRegisters_54_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1733 [1/2] (1.75ns)   --->   "%macRegisters_54_V_l_2 = load i8* %macRegisters_54_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1733 'load' 'macRegisters_54_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1734 [2/2] (1.75ns)   --->   "%macRegisters_54_V_l_3 = load i8* %macRegisters_54_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1734 'load' 'macRegisters_54_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1735 [2/2] (1.75ns)   --->   "%macRegisters_54_V_l_4 = load i8* %macRegisters_54_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1735 'load' 'macRegisters_54_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1736 [1/2] (1.75ns)   --->   "%macRegisters_55_V_l = load i8* %macRegisters_55_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1736 'load' 'macRegisters_55_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1737 [2/2] (1.75ns)   --->   "%macRegisters_55_V_l_1 = load i8* %macRegisters_55_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1737 'load' 'macRegisters_55_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1738 [2/2] (1.75ns)   --->   "%macRegisters_55_V_l_2 = load i8* %macRegisters_55_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1738 'load' 'macRegisters_55_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1739 [2/2] (1.75ns)   --->   "%macRegisters_56_V_l = load i8* %macRegisters_56_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1739 'load' 'macRegisters_56_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1740 [2/2] (1.75ns)   --->   "%macRegisters_57_V_l_1 = load i8* %macRegisters_57_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1740 'load' 'macRegisters_57_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1741 [1/2] (1.75ns)   --->   "%macRegisters_58_V_l = load i8* %macRegisters_58_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1741 'load' 'macRegisters_58_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1742 [2/2] (1.75ns)   --->   "%macRegisters_59_V_l_5 = load i8* %macRegisters_59_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1742 'load' 'macRegisters_59_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1743 [2/2] (1.75ns)   --->   "%macRegisters_59_V_l_6 = load i8* %macRegisters_59_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1743 'load' 'macRegisters_59_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1744 [1/1] (0.00ns)   --->   "%weights25_m_weights_964 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_58" [S4_4/conv1d.h:1529]   --->   Operation 1744 'getelementptr' 'weights25_m_weights_964' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1745 [2/2] (2.77ns)   --->   "%weights25_m_weights_965 = load i7* %weights25_m_weights_964, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1745 'load' 'weights25_m_weights_965' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1746 [1/2] (2.77ns)   --->   "%weights25_m_weights_967 = load i7* %weights25_m_weights_966, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1746 'load' 'weights25_m_weights_967' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1747 [1/2] (1.75ns)   --->   "%macRegisters_60_V_l_5 = load i8* %macRegisters_60_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1747 'load' 'macRegisters_60_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1748 [1/2] (2.77ns)   --->   "%weights25_m_weights_979 = load i7* %weights25_m_weights_978, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1748 'load' 'weights25_m_weights_979' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1749 [1/1] (0.00ns)   --->   "%OP2_V_60_6_cast = sext i7 %weights25_m_weights_981 to i70" [S4_4/conv1d.h:1535]   --->   Operation 1749 'sext' 'OP2_V_60_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1750 [2/2] (8.66ns)   --->   "%p_Val2_3_60_6 = mul i70 %OP2_V_60_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 1750 'mul' 'p_Val2_3_60_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1751 [1/2] (2.77ns)   --->   "%weights25_m_weights_985 = load i7* %weights25_m_weights_984, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1751 'load' 'weights25_m_weights_985' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1752 [1/2] (2.77ns)   --->   "%weights25_m_weights_987 = load i7* %weights25_m_weights_986, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1752 'load' 'weights25_m_weights_987' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1753 [1/2] (1.75ns)   --->   "%macRegisters_61_V_l_2 = load i8* %macRegisters_61_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1753 'load' 'macRegisters_61_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1754 [1/1] (0.00ns)   --->   "%weights25_m_weights_988 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_60" [S4_4/conv1d.h:1529]   --->   Operation 1754 'getelementptr' 'weights25_m_weights_988' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1755 [2/2] (2.77ns)   --->   "%weights25_m_weights_989 = load i7* %weights25_m_weights_988, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1755 'load' 'weights25_m_weights_989' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1756 [1/2] (1.75ns)   --->   "%macRegisters_61_V_l_3 = load i8* %macRegisters_61_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1756 'load' 'macRegisters_61_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1757 [1/1] (0.00ns)   --->   "%weights25_m_weights_990 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_60" [S4_4/conv1d.h:1529]   --->   Operation 1757 'getelementptr' 'weights25_m_weights_990' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1758 [2/2] (2.77ns)   --->   "%weights25_m_weights_991 = load i7* %weights25_m_weights_990, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1758 'load' 'weights25_m_weights_991' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1759 [2/2] (1.75ns)   --->   "%macRegisters_61_V_l_4 = load i8* %macRegisters_61_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1759 'load' 'macRegisters_61_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1760 [1/1] (0.00ns)   --->   "%weights25_m_weights_992 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_60" [S4_4/conv1d.h:1529]   --->   Operation 1760 'getelementptr' 'weights25_m_weights_992' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1761 [2/2] (2.77ns)   --->   "%weights25_m_weights_993 = load i7* %weights25_m_weights_992, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1761 'load' 'weights25_m_weights_993' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1762 [2/2] (1.75ns)   --->   "%macRegisters_61_V_l_5 = load i8* %macRegisters_61_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1762 'load' 'macRegisters_61_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1763 [1/1] (0.00ns)   --->   "%OP2_V_62_cast = sext i7 %weights25_m_weights_1001 to i70" [S4_4/conv1d.h:1535]   --->   Operation 1763 'sext' 'OP2_V_62_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1764 [2/2] (8.66ns)   --->   "%p_Val2_3_61 = mul i70 %OP2_V_62_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 1764 'mul' 'p_Val2_3_61' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1765 [1/1] (0.00ns)   --->   "%OP2_V_62_1_cast = sext i7 %weights25_m_weights_1003 to i70" [S4_4/conv1d.h:1535]   --->   Operation 1765 'sext' 'OP2_V_62_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1766 [2/2] (8.66ns)   --->   "%p_Val2_3_62_1 = mul i70 %OP2_V_62_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 1766 'mul' 'p_Val2_3_62_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1767 [1/2] (1.75ns)   --->   "%macRegisters_62_V_l_2 = load i8* %macRegisters_62_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1767 'load' 'macRegisters_62_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1768 [1/2] (2.77ns)   --->   "%weights25_m_weights_1005 = load i7* %weights25_m_weights_1004, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1768 'load' 'weights25_m_weights_1005' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1769 [1/2] (1.75ns)   --->   "%macRegisters_62_V_l_3 = load i8* %macRegisters_62_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1769 'load' 'macRegisters_62_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1770 [1/2] (2.77ns)   --->   "%weights25_m_weights_1007 = load i7* %weights25_m_weights_1006, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1770 'load' 'weights25_m_weights_1007' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1771 [2/2] (1.75ns)   --->   "%macRegisters_62_V_l_4 = load i8* %macRegisters_62_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1771 'load' 'macRegisters_62_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1772 [1/2] (2.77ns)   --->   "%weights25_m_weights_1009 = load i7* %weights25_m_weights_1008, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1772 'load' 'weights25_m_weights_1009' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1773 [2/2] (1.75ns)   --->   "%macRegisters_62_V_l_5 = load i8* %macRegisters_62_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1773 'load' 'macRegisters_62_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1774 [1/1] (0.00ns)   --->   "%weights25_m_weights_1010 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_61" [S4_4/conv1d.h:1529]   --->   Operation 1774 'getelementptr' 'weights25_m_weights_1010' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1775 [2/2] (2.77ns)   --->   "%weights25_m_weights_1011 = load i7* %weights25_m_weights_1010, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1775 'load' 'weights25_m_weights_1011' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1776 [1/1] (0.00ns)   --->   "%weights25_m_weights_1014 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_61" [S4_4/conv1d.h:1529]   --->   Operation 1776 'getelementptr' 'weights25_m_weights_1014' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1777 [2/2] (2.77ns)   --->   "%weights25_m_weights_1015 = load i7* %weights25_m_weights_1014, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1777 'load' 'weights25_m_weights_1015' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1778 [1/1] (0.00ns)   --->   "%OP2_V_63_2_cast = sext i7 %weights25_m_weights_1021 to i70" [S4_4/conv1d.h:1535]   --->   Operation 1778 'sext' 'OP2_V_63_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1779 [2/2] (8.66ns)   --->   "%p_Val2_3_63_2 = mul i70 %OP2_V_63_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 1779 'mul' 'p_Val2_3_63_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1780 [1/1] (0.00ns)   --->   "%OP2_V_63_3_cast = sext i7 %weights25_m_weights_1023 to i70" [S4_4/conv1d.h:1535]   --->   Operation 1780 'sext' 'OP2_V_63_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1781 [2/2] (8.66ns)   --->   "%p_Val2_3_63_3 = mul i70 %OP2_V_63_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 1781 'mul' 'p_Val2_3_63_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1782 [1/2] (1.75ns)   --->   "%macRegisters_63_V_l_4 = load i8* %macRegisters_63_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1782 'load' 'macRegisters_63_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1783 [1/1] (0.00ns)   --->   "%OP2_V_63_4_cast = sext i7 %weights25_m_weights_1025 to i70" [S4_4/conv1d.h:1535]   --->   Operation 1783 'sext' 'OP2_V_63_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1784 [2/2] (8.66ns)   --->   "%p_Val2_3_63_4 = mul i70 %OP2_V_63_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 1784 'mul' 'p_Val2_3_63_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1785 [1/2] (1.75ns)   --->   "%macRegisters_63_V_l_5 = load i8* %macRegisters_63_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1785 'load' 'macRegisters_63_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1786 [1/1] (0.00ns)   --->   "%OP2_V_63_5_cast = sext i7 %weights25_m_weights_1027 to i70" [S4_4/conv1d.h:1535]   --->   Operation 1786 'sext' 'OP2_V_63_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1787 [2/2] (8.66ns)   --->   "%p_Val2_3_63_5 = mul i70 %OP2_V_63_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 1787 'mul' 'p_Val2_3_63_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1788 [2/2] (1.75ns)   --->   "%macRegisters_63_V_l_6 = load i8* %macRegisters_63_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1788 'load' 'macRegisters_63_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1789 [1/2] (2.77ns)   --->   "%weights25_m_weights_1029 = load i7* %weights25_m_weights_1028, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1789 'load' 'weights25_m_weights_1029' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_8 : Operation 1790 [2/2] (1.75ns)   --->   "%macRegisters_63_V_l_7 = load i8* %macRegisters_63_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1790 'load' 'macRegisters_63_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 1791 [1/1] (0.00ns)   --->   "%OP2_V_63_7_cast = sext i7 %weights25_m_weights_1031 to i70" [S4_4/conv1d.h:1535]   --->   Operation 1791 'sext' 'OP2_V_63_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 1792 [2/2] (8.66ns)   --->   "%p_Val2_3_63_7 = mul i70 %OP2_V_63_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 1792 'mul' 'p_Val2_3_63_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 8.66>
ST_9 : Operation 1793 [1/2] (2.77ns)   --->   "%weights25_m_weights_9 = load i7* %weights25_m_weights_8, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1793 'load' 'weights25_m_weights_9' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 1794 [1/2] (2.77ns)   --->   "%weights25_m_weights_11 = load i7* %weights25_m_weights_10, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1794 'load' 'weights25_m_weights_11' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 1795 [1/1] (0.00ns)   --->   "%weights25_m_weights_12 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10" [S4_4/conv1d.h:1529]   --->   Operation 1795 'getelementptr' 'weights25_m_weights_12' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 1796 [2/2] (2.77ns)   --->   "%weights25_m_weights_13 = load i7* %weights25_m_weights_12, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1796 'load' 'weights25_m_weights_13' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 1797 [1/1] (0.00ns)   --->   "%weights25_m_weights_14 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10" [S4_4/conv1d.h:1529]   --->   Operation 1797 'getelementptr' 'weights25_m_weights_14' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 1798 [2/2] (2.77ns)   --->   "%weights25_m_weights_15 = load i7* %weights25_m_weights_14, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1798 'load' 'weights25_m_weights_15' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 1799 [1/2] (1.75ns)   --->   "%macRegisters_0_V_lo_4 = load i8* %macRegisters_0_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1799 'load' 'macRegisters_0_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1800 [1/2] (1.75ns)   --->   "%macRegisters_0_V_lo_5 = load i8* %macRegisters_0_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1800 'load' 'macRegisters_0_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1801 [2/2] (1.75ns)   --->   "%macRegisters_0_V_lo_6 = load i8* %macRegisters_0_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1801 'load' 'macRegisters_0_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1802 [2/2] (1.75ns)   --->   "%macRegisters_0_V_lo_7 = load i8* %macRegisters_0_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1802 'load' 'macRegisters_0_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_10_1 = zext i6 %tmp_9_1 to i64" [S4_4/conv1d.h:1529]   --->   Operation 1803 'zext' 'tmp_10_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 1804 [1/1] (0.00ns)   --->   "%weights25_m_weights_24 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_1" [S4_4/conv1d.h:1529]   --->   Operation 1804 'getelementptr' 'weights25_m_weights_24' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 1805 [2/2] (2.77ns)   --->   "%weights25_m_weights_25 = load i7* %weights25_m_weights_24, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1805 'load' 'weights25_m_weights_25' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 1806 [1/1] (0.00ns)   --->   "%weights25_m_weights_26 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_1" [S4_4/conv1d.h:1529]   --->   Operation 1806 'getelementptr' 'weights25_m_weights_26' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 1807 [2/2] (2.77ns)   --->   "%weights25_m_weights_27 = load i7* %weights25_m_weights_26, align 1" [S4_4/conv1d.h:1529]   --->   Operation 1807 'load' 'weights25_m_weights_27' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 1808 [1/2] (1.75ns)   --->   "%macRegisters_1_V_lo_4 = load i8* %macRegisters_1_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1808 'load' 'macRegisters_1_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1809 [1/2] (1.75ns)   --->   "%macRegisters_1_V_lo_5 = load i8* %macRegisters_1_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1809 'load' 'macRegisters_1_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1810 [2/2] (1.75ns)   --->   "%macRegisters_1_V_lo_6 = load i8* %macRegisters_1_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1810 'load' 'macRegisters_1_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1811 [2/2] (1.75ns)   --->   "%macRegisters_1_V_lo_7 = load i8* %macRegisters_1_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1811 'load' 'macRegisters_1_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1812 [1/2] (1.75ns)   --->   "%macRegisters_2_V_lo_4 = load i8* %macRegisters_2_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1812 'load' 'macRegisters_2_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1813 [1/2] (1.75ns)   --->   "%macRegisters_2_V_lo_5 = load i8* %macRegisters_2_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1813 'load' 'macRegisters_2_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1814 [2/2] (1.75ns)   --->   "%macRegisters_2_V_lo_6 = load i8* %macRegisters_2_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1814 'load' 'macRegisters_2_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1815 [2/2] (1.75ns)   --->   "%macRegisters_2_V_lo_7 = load i8* %macRegisters_2_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1815 'load' 'macRegisters_2_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1816 [1/2] (1.75ns)   --->   "%macRegisters_3_V_lo_4 = load i8* %macRegisters_3_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1816 'load' 'macRegisters_3_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1817 [1/2] (1.75ns)   --->   "%macRegisters_3_V_lo_5 = load i8* %macRegisters_3_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1817 'load' 'macRegisters_3_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1818 [2/2] (1.75ns)   --->   "%macRegisters_3_V_lo_6 = load i8* %macRegisters_3_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1818 'load' 'macRegisters_3_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1819 [2/2] (1.75ns)   --->   "%macRegisters_3_V_lo_7 = load i8* %macRegisters_3_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1819 'load' 'macRegisters_3_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1820 [1/2] (1.75ns)   --->   "%macRegisters_4_V_lo_4 = load i8* %macRegisters_4_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1820 'load' 'macRegisters_4_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1821 [1/2] (1.75ns)   --->   "%macRegisters_4_V_lo_5 = load i8* %macRegisters_4_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1821 'load' 'macRegisters_4_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1822 [2/2] (1.75ns)   --->   "%macRegisters_4_V_lo_6 = load i8* %macRegisters_4_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1822 'load' 'macRegisters_4_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1823 [2/2] (1.75ns)   --->   "%macRegisters_4_V_lo_7 = load i8* %macRegisters_4_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1823 'load' 'macRegisters_4_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1824 [1/2] (1.75ns)   --->   "%macRegisters_5_V_lo_4 = load i8* %macRegisters_5_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1824 'load' 'macRegisters_5_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1825 [1/2] (1.75ns)   --->   "%macRegisters_5_V_lo_5 = load i8* %macRegisters_5_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1825 'load' 'macRegisters_5_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1826 [2/2] (1.75ns)   --->   "%macRegisters_5_V_lo_6 = load i8* %macRegisters_5_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1826 'load' 'macRegisters_5_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1827 [2/2] (1.75ns)   --->   "%macRegisters_5_V_lo_7 = load i8* %macRegisters_5_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1827 'load' 'macRegisters_5_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1828 [1/2] (1.75ns)   --->   "%macRegisters_6_V_lo_4 = load i8* %macRegisters_6_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1828 'load' 'macRegisters_6_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1829 [1/2] (1.75ns)   --->   "%macRegisters_6_V_lo_5 = load i8* %macRegisters_6_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1829 'load' 'macRegisters_6_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1830 [2/2] (1.75ns)   --->   "%macRegisters_6_V_lo_6 = load i8* %macRegisters_6_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1830 'load' 'macRegisters_6_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1831 [2/2] (1.75ns)   --->   "%macRegisters_6_V_lo_7 = load i8* %macRegisters_6_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1831 'load' 'macRegisters_6_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1832 [1/2] (1.75ns)   --->   "%macRegisters_7_V_lo_4 = load i8* %macRegisters_7_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1832 'load' 'macRegisters_7_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1833 [1/2] (1.75ns)   --->   "%macRegisters_7_V_lo_5 = load i8* %macRegisters_7_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1833 'load' 'macRegisters_7_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1834 [2/2] (1.75ns)   --->   "%macRegisters_7_V_lo_6 = load i8* %macRegisters_7_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1834 'load' 'macRegisters_7_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1835 [2/2] (1.75ns)   --->   "%macRegisters_7_V_lo_7 = load i8* %macRegisters_7_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1835 'load' 'macRegisters_7_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1836 [1/2] (1.75ns)   --->   "%macRegisters_8_V_lo_4 = load i8* %macRegisters_8_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1836 'load' 'macRegisters_8_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1837 [1/2] (1.75ns)   --->   "%macRegisters_8_V_lo_5 = load i8* %macRegisters_8_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1837 'load' 'macRegisters_8_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1838 [2/2] (1.75ns)   --->   "%macRegisters_8_V_lo_6 = load i8* %macRegisters_8_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1838 'load' 'macRegisters_8_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1839 [2/2] (1.75ns)   --->   "%macRegisters_8_V_lo_7 = load i8* %macRegisters_8_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1839 'load' 'macRegisters_8_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1840 [1/2] (1.75ns)   --->   "%macRegisters_9_V_lo_4 = load i8* %macRegisters_9_V_ad_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1840 'load' 'macRegisters_9_V_lo_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1841 [1/2] (1.75ns)   --->   "%macRegisters_9_V_lo_5 = load i8* %macRegisters_9_V_ad_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1841 'load' 'macRegisters_9_V_lo_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1842 [2/2] (1.75ns)   --->   "%macRegisters_9_V_lo_6 = load i8* %macRegisters_9_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1842 'load' 'macRegisters_9_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1843 [2/2] (1.75ns)   --->   "%macRegisters_9_V_lo_7 = load i8* %macRegisters_9_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1843 'load' 'macRegisters_9_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1844 [1/2] (1.75ns)   --->   "%macRegisters_10_V_l_4 = load i8* %macRegisters_10_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1844 'load' 'macRegisters_10_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1845 [1/2] (1.75ns)   --->   "%macRegisters_10_V_l_5 = load i8* %macRegisters_10_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1845 'load' 'macRegisters_10_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1846 [2/2] (1.75ns)   --->   "%macRegisters_10_V_l_6 = load i8* %macRegisters_10_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1846 'load' 'macRegisters_10_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1847 [2/2] (1.75ns)   --->   "%macRegisters_10_V_l_7 = load i8* %macRegisters_10_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1847 'load' 'macRegisters_10_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1848 [1/2] (1.75ns)   --->   "%macRegisters_11_V_l_4 = load i8* %macRegisters_11_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1848 'load' 'macRegisters_11_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1849 [1/2] (1.75ns)   --->   "%macRegisters_11_V_l_5 = load i8* %macRegisters_11_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1849 'load' 'macRegisters_11_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1850 [2/2] (1.75ns)   --->   "%macRegisters_11_V_l_6 = load i8* %macRegisters_11_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1850 'load' 'macRegisters_11_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1851 [2/2] (1.75ns)   --->   "%macRegisters_11_V_l_7 = load i8* %macRegisters_11_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1851 'load' 'macRegisters_11_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1852 [1/2] (1.75ns)   --->   "%macRegisters_12_V_l_4 = load i8* %macRegisters_12_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1852 'load' 'macRegisters_12_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1853 [1/2] (1.75ns)   --->   "%macRegisters_12_V_l_5 = load i8* %macRegisters_12_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1853 'load' 'macRegisters_12_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1854 [2/2] (1.75ns)   --->   "%macRegisters_12_V_l_6 = load i8* %macRegisters_12_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1854 'load' 'macRegisters_12_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1855 [2/2] (1.75ns)   --->   "%macRegisters_12_V_l_7 = load i8* %macRegisters_12_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1855 'load' 'macRegisters_12_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1856 [1/2] (1.75ns)   --->   "%macRegisters_13_V_l_4 = load i8* %macRegisters_13_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1856 'load' 'macRegisters_13_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1857 [1/2] (1.75ns)   --->   "%macRegisters_13_V_l_5 = load i8* %macRegisters_13_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1857 'load' 'macRegisters_13_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1858 [2/2] (1.75ns)   --->   "%macRegisters_13_V_l_6 = load i8* %macRegisters_13_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1858 'load' 'macRegisters_13_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1859 [2/2] (1.75ns)   --->   "%macRegisters_13_V_l_7 = load i8* %macRegisters_13_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1859 'load' 'macRegisters_13_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1860 [1/2] (1.75ns)   --->   "%macRegisters_14_V_l_4 = load i8* %macRegisters_14_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1860 'load' 'macRegisters_14_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1861 [1/2] (1.75ns)   --->   "%macRegisters_14_V_l_5 = load i8* %macRegisters_14_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1861 'load' 'macRegisters_14_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1862 [2/2] (1.75ns)   --->   "%macRegisters_14_V_l_6 = load i8* %macRegisters_14_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1862 'load' 'macRegisters_14_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1863 [2/2] (1.75ns)   --->   "%macRegisters_14_V_l_7 = load i8* %macRegisters_14_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1863 'load' 'macRegisters_14_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1864 [1/2] (1.75ns)   --->   "%macRegisters_15_V_l_4 = load i8* %macRegisters_15_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1864 'load' 'macRegisters_15_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1865 [1/2] (1.75ns)   --->   "%macRegisters_15_V_l_5 = load i8* %macRegisters_15_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1865 'load' 'macRegisters_15_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1866 [2/2] (1.75ns)   --->   "%macRegisters_15_V_l_6 = load i8* %macRegisters_15_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1866 'load' 'macRegisters_15_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1867 [2/2] (1.75ns)   --->   "%macRegisters_15_V_l_7 = load i8* %macRegisters_15_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1867 'load' 'macRegisters_15_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1868 [1/2] (1.75ns)   --->   "%macRegisters_16_V_l_4 = load i8* %macRegisters_16_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1868 'load' 'macRegisters_16_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1869 [1/2] (1.75ns)   --->   "%macRegisters_16_V_l_5 = load i8* %macRegisters_16_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1869 'load' 'macRegisters_16_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1870 [2/2] (1.75ns)   --->   "%macRegisters_16_V_l_6 = load i8* %macRegisters_16_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1870 'load' 'macRegisters_16_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1871 [2/2] (1.75ns)   --->   "%macRegisters_16_V_l_7 = load i8* %macRegisters_16_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1871 'load' 'macRegisters_16_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1872 [1/2] (1.75ns)   --->   "%macRegisters_17_V_l_4 = load i8* %macRegisters_17_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1872 'load' 'macRegisters_17_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1873 [1/2] (1.75ns)   --->   "%macRegisters_17_V_l_5 = load i8* %macRegisters_17_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1873 'load' 'macRegisters_17_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1874 [2/2] (1.75ns)   --->   "%macRegisters_17_V_l_6 = load i8* %macRegisters_17_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1874 'load' 'macRegisters_17_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1875 [2/2] (1.75ns)   --->   "%macRegisters_17_V_l_7 = load i8* %macRegisters_17_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1875 'load' 'macRegisters_17_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1876 [1/2] (1.75ns)   --->   "%macRegisters_18_V_l_4 = load i8* %macRegisters_18_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1876 'load' 'macRegisters_18_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1877 [1/2] (1.75ns)   --->   "%macRegisters_18_V_l_5 = load i8* %macRegisters_18_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1877 'load' 'macRegisters_18_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1878 [2/2] (1.75ns)   --->   "%macRegisters_18_V_l_6 = load i8* %macRegisters_18_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1878 'load' 'macRegisters_18_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1879 [2/2] (1.75ns)   --->   "%macRegisters_18_V_l_7 = load i8* %macRegisters_18_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1879 'load' 'macRegisters_18_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1880 [1/2] (1.75ns)   --->   "%macRegisters_19_V_l_4 = load i8* %macRegisters_19_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1880 'load' 'macRegisters_19_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1881 [1/2] (1.75ns)   --->   "%macRegisters_19_V_l_5 = load i8* %macRegisters_19_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1881 'load' 'macRegisters_19_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1882 [2/2] (1.75ns)   --->   "%macRegisters_19_V_l_6 = load i8* %macRegisters_19_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1882 'load' 'macRegisters_19_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1883 [2/2] (1.75ns)   --->   "%macRegisters_19_V_l_7 = load i8* %macRegisters_19_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1883 'load' 'macRegisters_19_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1884 [1/2] (1.75ns)   --->   "%macRegisters_20_V_l_4 = load i8* %macRegisters_20_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1884 'load' 'macRegisters_20_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1885 [1/2] (1.75ns)   --->   "%macRegisters_20_V_l_5 = load i8* %macRegisters_20_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1885 'load' 'macRegisters_20_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1886 [2/2] (1.75ns)   --->   "%macRegisters_20_V_l_6 = load i8* %macRegisters_20_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1886 'load' 'macRegisters_20_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1887 [2/2] (1.75ns)   --->   "%macRegisters_20_V_l_7 = load i8* %macRegisters_20_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1887 'load' 'macRegisters_20_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1888 [1/2] (1.75ns)   --->   "%macRegisters_21_V_l_4 = load i8* %macRegisters_21_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1888 'load' 'macRegisters_21_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1889 [1/2] (1.75ns)   --->   "%macRegisters_21_V_l_5 = load i8* %macRegisters_21_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1889 'load' 'macRegisters_21_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1890 [2/2] (1.75ns)   --->   "%macRegisters_21_V_l_6 = load i8* %macRegisters_21_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1890 'load' 'macRegisters_21_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1891 [2/2] (1.75ns)   --->   "%macRegisters_21_V_l_7 = load i8* %macRegisters_21_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1891 'load' 'macRegisters_21_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1892 [1/2] (1.75ns)   --->   "%macRegisters_22_V_l_4 = load i8* %macRegisters_22_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1892 'load' 'macRegisters_22_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1893 [1/2] (1.75ns)   --->   "%macRegisters_22_V_l_5 = load i8* %macRegisters_22_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1893 'load' 'macRegisters_22_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1894 [2/2] (1.75ns)   --->   "%macRegisters_22_V_l_6 = load i8* %macRegisters_22_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1894 'load' 'macRegisters_22_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1895 [2/2] (1.75ns)   --->   "%macRegisters_22_V_l_7 = load i8* %macRegisters_22_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1895 'load' 'macRegisters_22_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1896 [1/2] (1.75ns)   --->   "%macRegisters_23_V_l_4 = load i8* %macRegisters_23_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1896 'load' 'macRegisters_23_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1897 [1/2] (1.75ns)   --->   "%macRegisters_23_V_l_5 = load i8* %macRegisters_23_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1897 'load' 'macRegisters_23_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1898 [2/2] (1.75ns)   --->   "%macRegisters_23_V_l_6 = load i8* %macRegisters_23_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1898 'load' 'macRegisters_23_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1899 [2/2] (1.75ns)   --->   "%macRegisters_23_V_l_7 = load i8* %macRegisters_23_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1899 'load' 'macRegisters_23_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1900 [1/2] (1.75ns)   --->   "%macRegisters_24_V_l_4 = load i8* %macRegisters_24_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1900 'load' 'macRegisters_24_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1901 [1/2] (1.75ns)   --->   "%macRegisters_24_V_l_5 = load i8* %macRegisters_24_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1901 'load' 'macRegisters_24_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1902 [2/2] (1.75ns)   --->   "%macRegisters_24_V_l_6 = load i8* %macRegisters_24_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1902 'load' 'macRegisters_24_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1903 [2/2] (1.75ns)   --->   "%macRegisters_24_V_l_7 = load i8* %macRegisters_24_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1903 'load' 'macRegisters_24_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1904 [1/2] (1.75ns)   --->   "%macRegisters_25_V_l_4 = load i8* %macRegisters_25_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1904 'load' 'macRegisters_25_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1905 [1/2] (1.75ns)   --->   "%macRegisters_25_V_l_5 = load i8* %macRegisters_25_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1905 'load' 'macRegisters_25_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1906 [2/2] (1.75ns)   --->   "%macRegisters_25_V_l_6 = load i8* %macRegisters_25_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1906 'load' 'macRegisters_25_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1907 [2/2] (1.75ns)   --->   "%macRegisters_25_V_l_7 = load i8* %macRegisters_25_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1907 'load' 'macRegisters_25_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1908 [1/2] (1.75ns)   --->   "%macRegisters_26_V_l_4 = load i8* %macRegisters_26_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1908 'load' 'macRegisters_26_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1909 [1/2] (1.75ns)   --->   "%macRegisters_26_V_l_5 = load i8* %macRegisters_26_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1909 'load' 'macRegisters_26_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1910 [2/2] (1.75ns)   --->   "%macRegisters_26_V_l_6 = load i8* %macRegisters_26_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1910 'load' 'macRegisters_26_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1911 [2/2] (1.75ns)   --->   "%macRegisters_26_V_l_7 = load i8* %macRegisters_26_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1911 'load' 'macRegisters_26_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1912 [1/2] (1.75ns)   --->   "%macRegisters_27_V_l_4 = load i8* %macRegisters_27_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1912 'load' 'macRegisters_27_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1913 [1/2] (1.75ns)   --->   "%macRegisters_27_V_l_5 = load i8* %macRegisters_27_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1913 'load' 'macRegisters_27_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1914 [2/2] (1.75ns)   --->   "%macRegisters_27_V_l_6 = load i8* %macRegisters_27_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1914 'load' 'macRegisters_27_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1915 [2/2] (1.75ns)   --->   "%macRegisters_27_V_l_7 = load i8* %macRegisters_27_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1915 'load' 'macRegisters_27_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1916 [1/2] (1.75ns)   --->   "%macRegisters_28_V_l_4 = load i8* %macRegisters_28_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1916 'load' 'macRegisters_28_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1917 [1/2] (1.75ns)   --->   "%macRegisters_28_V_l_5 = load i8* %macRegisters_28_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1917 'load' 'macRegisters_28_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1918 [2/2] (1.75ns)   --->   "%macRegisters_28_V_l_6 = load i8* %macRegisters_28_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1918 'load' 'macRegisters_28_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1919 [2/2] (1.75ns)   --->   "%macRegisters_28_V_l_7 = load i8* %macRegisters_28_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1919 'load' 'macRegisters_28_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1920 [1/2] (1.75ns)   --->   "%macRegisters_29_V_l_4 = load i8* %macRegisters_29_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1920 'load' 'macRegisters_29_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1921 [1/2] (1.75ns)   --->   "%macRegisters_29_V_l_5 = load i8* %macRegisters_29_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1921 'load' 'macRegisters_29_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1922 [2/2] (1.75ns)   --->   "%macRegisters_29_V_l_6 = load i8* %macRegisters_29_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1922 'load' 'macRegisters_29_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1923 [2/2] (1.75ns)   --->   "%macRegisters_29_V_l_7 = load i8* %macRegisters_29_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1923 'load' 'macRegisters_29_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1924 [1/2] (1.75ns)   --->   "%macRegisters_30_V_l_4 = load i8* %macRegisters_30_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1924 'load' 'macRegisters_30_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1925 [1/2] (1.75ns)   --->   "%macRegisters_30_V_l_5 = load i8* %macRegisters_30_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1925 'load' 'macRegisters_30_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1926 [2/2] (1.75ns)   --->   "%macRegisters_30_V_l_6 = load i8* %macRegisters_30_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1926 'load' 'macRegisters_30_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1927 [2/2] (1.75ns)   --->   "%macRegisters_30_V_l_7 = load i8* %macRegisters_30_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1927 'load' 'macRegisters_30_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1928 [1/2] (1.75ns)   --->   "%macRegisters_31_V_l_4 = load i8* %macRegisters_31_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1928 'load' 'macRegisters_31_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1929 [1/2] (1.75ns)   --->   "%macRegisters_31_V_l_5 = load i8* %macRegisters_31_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1929 'load' 'macRegisters_31_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1930 [2/2] (1.75ns)   --->   "%macRegisters_31_V_l_6 = load i8* %macRegisters_31_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1930 'load' 'macRegisters_31_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1931 [2/2] (1.75ns)   --->   "%macRegisters_31_V_l_7 = load i8* %macRegisters_31_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1931 'load' 'macRegisters_31_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1932 [1/2] (1.75ns)   --->   "%macRegisters_32_V_l_4 = load i8* %macRegisters_32_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1932 'load' 'macRegisters_32_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1933 [1/2] (1.75ns)   --->   "%macRegisters_32_V_l_5 = load i8* %macRegisters_32_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1933 'load' 'macRegisters_32_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1934 [2/2] (1.75ns)   --->   "%macRegisters_32_V_l_6 = load i8* %macRegisters_32_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1934 'load' 'macRegisters_32_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1935 [2/2] (1.75ns)   --->   "%macRegisters_32_V_l_7 = load i8* %macRegisters_32_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1935 'load' 'macRegisters_32_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1936 [1/2] (1.75ns)   --->   "%macRegisters_33_V_l_4 = load i8* %macRegisters_33_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1936 'load' 'macRegisters_33_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1937 [1/2] (1.75ns)   --->   "%macRegisters_33_V_l_5 = load i8* %macRegisters_33_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1937 'load' 'macRegisters_33_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1938 [2/2] (1.75ns)   --->   "%macRegisters_33_V_l_6 = load i8* %macRegisters_33_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1938 'load' 'macRegisters_33_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1939 [2/2] (1.75ns)   --->   "%macRegisters_33_V_l_7 = load i8* %macRegisters_33_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1939 'load' 'macRegisters_33_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1940 [1/2] (1.75ns)   --->   "%macRegisters_34_V_l_4 = load i8* %macRegisters_34_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1940 'load' 'macRegisters_34_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1941 [1/2] (1.75ns)   --->   "%macRegisters_34_V_l_5 = load i8* %macRegisters_34_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1941 'load' 'macRegisters_34_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1942 [2/2] (1.75ns)   --->   "%macRegisters_34_V_l_6 = load i8* %macRegisters_34_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1942 'load' 'macRegisters_34_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1943 [2/2] (1.75ns)   --->   "%macRegisters_34_V_l_7 = load i8* %macRegisters_34_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1943 'load' 'macRegisters_34_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1944 [1/2] (1.75ns)   --->   "%macRegisters_35_V_l_4 = load i8* %macRegisters_35_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1944 'load' 'macRegisters_35_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1945 [1/2] (1.75ns)   --->   "%macRegisters_35_V_l_5 = load i8* %macRegisters_35_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1945 'load' 'macRegisters_35_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1946 [2/2] (1.75ns)   --->   "%macRegisters_35_V_l_6 = load i8* %macRegisters_35_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1946 'load' 'macRegisters_35_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1947 [2/2] (1.75ns)   --->   "%macRegisters_35_V_l_7 = load i8* %macRegisters_35_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1947 'load' 'macRegisters_35_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1948 [1/2] (1.75ns)   --->   "%macRegisters_36_V_l_4 = load i8* %macRegisters_36_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1948 'load' 'macRegisters_36_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1949 [1/2] (1.75ns)   --->   "%macRegisters_36_V_l_5 = load i8* %macRegisters_36_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1949 'load' 'macRegisters_36_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1950 [2/2] (1.75ns)   --->   "%macRegisters_36_V_l_6 = load i8* %macRegisters_36_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1950 'load' 'macRegisters_36_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1951 [2/2] (1.75ns)   --->   "%macRegisters_36_V_l_7 = load i8* %macRegisters_36_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1951 'load' 'macRegisters_36_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1952 [1/2] (1.75ns)   --->   "%macRegisters_37_V_l_4 = load i8* %macRegisters_37_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1952 'load' 'macRegisters_37_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1953 [1/2] (1.75ns)   --->   "%macRegisters_37_V_l_5 = load i8* %macRegisters_37_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1953 'load' 'macRegisters_37_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1954 [2/2] (1.75ns)   --->   "%macRegisters_37_V_l_6 = load i8* %macRegisters_37_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1954 'load' 'macRegisters_37_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1955 [2/2] (1.75ns)   --->   "%macRegisters_37_V_l_7 = load i8* %macRegisters_37_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1955 'load' 'macRegisters_37_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1956 [1/2] (1.75ns)   --->   "%macRegisters_38_V_l_4 = load i8* %macRegisters_38_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1956 'load' 'macRegisters_38_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1957 [1/2] (1.75ns)   --->   "%macRegisters_38_V_l_5 = load i8* %macRegisters_38_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1957 'load' 'macRegisters_38_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1958 [2/2] (1.75ns)   --->   "%macRegisters_38_V_l_6 = load i8* %macRegisters_38_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1958 'load' 'macRegisters_38_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1959 [2/2] (1.75ns)   --->   "%macRegisters_38_V_l_7 = load i8* %macRegisters_38_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1959 'load' 'macRegisters_38_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1960 [1/2] (1.75ns)   --->   "%macRegisters_39_V_l_4 = load i8* %macRegisters_39_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1960 'load' 'macRegisters_39_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1961 [1/2] (1.75ns)   --->   "%macRegisters_39_V_l_5 = load i8* %macRegisters_39_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1961 'load' 'macRegisters_39_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1962 [2/2] (1.75ns)   --->   "%macRegisters_39_V_l_6 = load i8* %macRegisters_39_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1962 'load' 'macRegisters_39_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1963 [2/2] (1.75ns)   --->   "%macRegisters_39_V_l_7 = load i8* %macRegisters_39_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1963 'load' 'macRegisters_39_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1964 [1/2] (1.75ns)   --->   "%macRegisters_40_V_l_4 = load i8* %macRegisters_40_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1964 'load' 'macRegisters_40_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1965 [1/2] (1.75ns)   --->   "%macRegisters_40_V_l_5 = load i8* %macRegisters_40_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1965 'load' 'macRegisters_40_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1966 [2/2] (1.75ns)   --->   "%macRegisters_40_V_l_6 = load i8* %macRegisters_40_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1966 'load' 'macRegisters_40_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1967 [2/2] (1.75ns)   --->   "%macRegisters_40_V_l_7 = load i8* %macRegisters_40_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1967 'load' 'macRegisters_40_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1968 [1/2] (1.75ns)   --->   "%macRegisters_41_V_l_4 = load i8* %macRegisters_41_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1968 'load' 'macRegisters_41_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1969 [1/2] (1.75ns)   --->   "%macRegisters_41_V_l_5 = load i8* %macRegisters_41_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1969 'load' 'macRegisters_41_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1970 [2/2] (1.75ns)   --->   "%macRegisters_41_V_l_6 = load i8* %macRegisters_41_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1970 'load' 'macRegisters_41_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1971 [2/2] (1.75ns)   --->   "%macRegisters_41_V_l_7 = load i8* %macRegisters_41_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1971 'load' 'macRegisters_41_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1972 [1/2] (1.75ns)   --->   "%macRegisters_42_V_l_4 = load i8* %macRegisters_42_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1972 'load' 'macRegisters_42_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1973 [1/2] (1.75ns)   --->   "%macRegisters_42_V_l_5 = load i8* %macRegisters_42_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1973 'load' 'macRegisters_42_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1974 [2/2] (1.75ns)   --->   "%macRegisters_42_V_l_6 = load i8* %macRegisters_42_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1974 'load' 'macRegisters_42_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1975 [2/2] (1.75ns)   --->   "%macRegisters_42_V_l_7 = load i8* %macRegisters_42_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1975 'load' 'macRegisters_42_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1976 [1/2] (1.75ns)   --->   "%macRegisters_43_V_l_4 = load i8* %macRegisters_43_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1976 'load' 'macRegisters_43_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1977 [1/2] (1.75ns)   --->   "%macRegisters_43_V_l_5 = load i8* %macRegisters_43_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1977 'load' 'macRegisters_43_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1978 [2/2] (1.75ns)   --->   "%macRegisters_43_V_l_6 = load i8* %macRegisters_43_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1978 'load' 'macRegisters_43_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1979 [2/2] (1.75ns)   --->   "%macRegisters_43_V_l_7 = load i8* %macRegisters_43_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1979 'load' 'macRegisters_43_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1980 [1/2] (1.75ns)   --->   "%macRegisters_44_V_l_4 = load i8* %macRegisters_44_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1980 'load' 'macRegisters_44_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1981 [1/2] (1.75ns)   --->   "%macRegisters_44_V_l_5 = load i8* %macRegisters_44_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1981 'load' 'macRegisters_44_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1982 [2/2] (1.75ns)   --->   "%macRegisters_44_V_l_6 = load i8* %macRegisters_44_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1982 'load' 'macRegisters_44_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1983 [2/2] (1.75ns)   --->   "%macRegisters_44_V_l_7 = load i8* %macRegisters_44_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1983 'load' 'macRegisters_44_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1984 [1/2] (1.75ns)   --->   "%macRegisters_45_V_l_4 = load i8* %macRegisters_45_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1984 'load' 'macRegisters_45_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1985 [1/2] (1.75ns)   --->   "%macRegisters_45_V_l_5 = load i8* %macRegisters_45_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1985 'load' 'macRegisters_45_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1986 [2/2] (1.75ns)   --->   "%macRegisters_45_V_l_6 = load i8* %macRegisters_45_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1986 'load' 'macRegisters_45_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1987 [2/2] (1.75ns)   --->   "%macRegisters_45_V_l_7 = load i8* %macRegisters_45_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1987 'load' 'macRegisters_45_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1988 [1/2] (1.75ns)   --->   "%macRegisters_46_V_l_4 = load i8* %macRegisters_46_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1988 'load' 'macRegisters_46_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1989 [1/2] (1.75ns)   --->   "%macRegisters_46_V_l_5 = load i8* %macRegisters_46_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1989 'load' 'macRegisters_46_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1990 [2/2] (1.75ns)   --->   "%macRegisters_46_V_l_6 = load i8* %macRegisters_46_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1990 'load' 'macRegisters_46_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1991 [2/2] (1.75ns)   --->   "%macRegisters_46_V_l_7 = load i8* %macRegisters_46_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1991 'load' 'macRegisters_46_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1992 [1/2] (1.75ns)   --->   "%macRegisters_47_V_l_4 = load i8* %macRegisters_47_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1992 'load' 'macRegisters_47_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1993 [1/2] (1.75ns)   --->   "%macRegisters_47_V_l_5 = load i8* %macRegisters_47_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1993 'load' 'macRegisters_47_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1994 [2/2] (1.75ns)   --->   "%macRegisters_47_V_l_6 = load i8* %macRegisters_47_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1994 'load' 'macRegisters_47_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1995 [2/2] (1.75ns)   --->   "%macRegisters_47_V_l_7 = load i8* %macRegisters_47_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1995 'load' 'macRegisters_47_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1996 [1/2] (1.75ns)   --->   "%macRegisters_48_V_l_4 = load i8* %macRegisters_48_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1996 'load' 'macRegisters_48_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1997 [1/2] (1.75ns)   --->   "%macRegisters_48_V_l_5 = load i8* %macRegisters_48_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1997 'load' 'macRegisters_48_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1998 [2/2] (1.75ns)   --->   "%macRegisters_48_V_l_6 = load i8* %macRegisters_48_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1998 'load' 'macRegisters_48_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 1999 [2/2] (1.75ns)   --->   "%macRegisters_48_V_l_7 = load i8* %macRegisters_48_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 1999 'load' 'macRegisters_48_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2000 [1/2] (1.75ns)   --->   "%macRegisters_49_V_l_4 = load i8* %macRegisters_49_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2000 'load' 'macRegisters_49_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2001 [1/2] (1.75ns)   --->   "%macRegisters_49_V_l_5 = load i8* %macRegisters_49_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2001 'load' 'macRegisters_49_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2002 [2/2] (1.75ns)   --->   "%macRegisters_49_V_l_6 = load i8* %macRegisters_49_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2002 'load' 'macRegisters_49_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2003 [2/2] (1.75ns)   --->   "%macRegisters_49_V_l_7 = load i8* %macRegisters_49_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2003 'load' 'macRegisters_49_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2004 [1/2] (1.75ns)   --->   "%macRegisters_50_V_l_4 = load i8* %macRegisters_50_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2004 'load' 'macRegisters_50_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2005 [1/2] (1.75ns)   --->   "%macRegisters_50_V_l_5 = load i8* %macRegisters_50_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2005 'load' 'macRegisters_50_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2006 [2/2] (1.75ns)   --->   "%macRegisters_50_V_l_6 = load i8* %macRegisters_50_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2006 'load' 'macRegisters_50_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2007 [2/2] (1.75ns)   --->   "%macRegisters_50_V_l_7 = load i8* %macRegisters_50_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2007 'load' 'macRegisters_50_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2008 [1/2] (1.75ns)   --->   "%macRegisters_51_V_l_4 = load i8* %macRegisters_51_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2008 'load' 'macRegisters_51_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2009 [1/2] (1.75ns)   --->   "%macRegisters_51_V_l_5 = load i8* %macRegisters_51_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2009 'load' 'macRegisters_51_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2010 [2/2] (1.75ns)   --->   "%macRegisters_51_V_l_6 = load i8* %macRegisters_51_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2010 'load' 'macRegisters_51_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2011 [2/2] (1.75ns)   --->   "%macRegisters_51_V_l_7 = load i8* %macRegisters_51_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2011 'load' 'macRegisters_51_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2012 [1/2] (1.75ns)   --->   "%macRegisters_52_V_l_4 = load i8* %macRegisters_52_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2012 'load' 'macRegisters_52_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2013 [1/2] (1.75ns)   --->   "%macRegisters_52_V_l_5 = load i8* %macRegisters_52_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2013 'load' 'macRegisters_52_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2014 [2/2] (1.75ns)   --->   "%macRegisters_52_V_l_6 = load i8* %macRegisters_52_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2014 'load' 'macRegisters_52_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2015 [2/2] (1.75ns)   --->   "%macRegisters_52_V_l_7 = load i8* %macRegisters_52_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2015 'load' 'macRegisters_52_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2016 [1/2] (1.75ns)   --->   "%macRegisters_53_V_l_4 = load i8* %macRegisters_53_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2016 'load' 'macRegisters_53_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2017 [1/2] (1.75ns)   --->   "%macRegisters_53_V_l_5 = load i8* %macRegisters_53_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2017 'load' 'macRegisters_53_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2018 [2/2] (1.75ns)   --->   "%macRegisters_53_V_l_6 = load i8* %macRegisters_53_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2018 'load' 'macRegisters_53_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2019 [2/2] (1.75ns)   --->   "%macRegisters_53_V_l_7 = load i8* %macRegisters_53_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2019 'load' 'macRegisters_53_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2020 [1/2] (1.75ns)   --->   "%macRegisters_54_V_l_3 = load i8* %macRegisters_54_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2020 'load' 'macRegisters_54_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2021 [1/2] (1.75ns)   --->   "%macRegisters_54_V_l_4 = load i8* %macRegisters_54_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2021 'load' 'macRegisters_54_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2022 [2/2] (1.75ns)   --->   "%macRegisters_54_V_l_5 = load i8* %macRegisters_54_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2022 'load' 'macRegisters_54_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2023 [2/2] (1.75ns)   --->   "%macRegisters_54_V_l_6 = load i8* %macRegisters_54_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2023 'load' 'macRegisters_54_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2024 [1/2] (1.75ns)   --->   "%macRegisters_55_V_l_1 = load i8* %macRegisters_55_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2024 'load' 'macRegisters_55_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2025 [1/2] (1.75ns)   --->   "%macRegisters_55_V_l_2 = load i8* %macRegisters_55_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2025 'load' 'macRegisters_55_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2026 [2/2] (1.75ns)   --->   "%macRegisters_55_V_l_3 = load i8* %macRegisters_55_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2026 'load' 'macRegisters_55_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2027 [2/2] (1.75ns)   --->   "%macRegisters_55_V_l_4 = load i8* %macRegisters_55_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2027 'load' 'macRegisters_55_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2028 [1/2] (1.75ns)   --->   "%macRegisters_56_V_l = load i8* %macRegisters_56_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2028 'load' 'macRegisters_56_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2029 [2/2] (1.75ns)   --->   "%macRegisters_56_V_l_1 = load i8* %macRegisters_56_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2029 'load' 'macRegisters_56_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2030 [2/2] (1.75ns)   --->   "%macRegisters_56_V_l_2 = load i8* %macRegisters_56_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2030 'load' 'macRegisters_56_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2031 [1/2] (1.75ns)   --->   "%macRegisters_57_V_l_1 = load i8* %macRegisters_57_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2031 'load' 'macRegisters_57_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2032 [1/1] (0.00ns)   --->   "%weights25_m_weights_960 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_58" [S4_4/conv1d.h:1529]   --->   Operation 2032 'getelementptr' 'weights25_m_weights_960' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2033 [2/2] (2.77ns)   --->   "%weights25_m_weights_961 = load i7* %weights25_m_weights_960, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2033 'load' 'weights25_m_weights_961' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 2034 [1/2] (1.75ns)   --->   "%macRegisters_59_V_l_5 = load i8* %macRegisters_59_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2034 'load' 'macRegisters_59_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2035 [1/2] (1.75ns)   --->   "%macRegisters_59_V_l_6 = load i8* %macRegisters_59_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2035 'load' 'macRegisters_59_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2036 [1/2] (2.77ns)   --->   "%weights25_m_weights_965 = load i7* %weights25_m_weights_964, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2036 'load' 'weights25_m_weights_965' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 2037 [2/2] (1.75ns)   --->   "%macRegisters_59_V_l_7 = load i8* %macRegisters_59_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2037 'load' 'macRegisters_59_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2038 [1/1] (0.00ns)   --->   "%OP2_V_59_7_cast = sext i7 %weights25_m_weights_967 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2038 'sext' 'OP2_V_59_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2039 [2/2] (8.66ns)   --->   "%p_Val2_3_59_7 = mul i70 %OP2_V_59_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2039 'mul' 'p_Val2_3_59_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2040 [1/1] (0.00ns)   --->   "%OP2_V_60_5_cast = sext i7 %weights25_m_weights_979 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2040 'sext' 'OP2_V_60_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2041 [2/2] (8.66ns)   --->   "%p_Val2_3_60_5 = mul i70 %OP2_V_60_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2041 'mul' 'p_Val2_3_60_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2042 [1/2] (8.66ns)   --->   "%p_Val2_3_60_6 = mul i70 %OP2_V_60_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2042 'mul' 'p_Val2_3_60_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_3032 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_60_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2043 'partselect' 'tmp_3032' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_4032 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2044 'bitselect' 'tmp_4032' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2045 [1/1] (0.00ns)   --->   "%OP2_V_61_cast = sext i7 %weights25_m_weights_985 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2045 'sext' 'OP2_V_61_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2046 [2/2] (8.66ns)   --->   "%p_Val2_3_60 = mul i70 %OP2_V_61_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2046 'mul' 'p_Val2_3_60' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2047 [1/1] (0.00ns)   --->   "%OP2_V_61_1_cast = sext i7 %weights25_m_weights_987 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2047 'sext' 'OP2_V_61_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2048 [2/2] (8.66ns)   --->   "%p_Val2_3_61_1 = mul i70 %OP2_V_61_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2048 'mul' 'p_Val2_3_61_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2049 [1/2] (2.77ns)   --->   "%weights25_m_weights_989 = load i7* %weights25_m_weights_988, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2049 'load' 'weights25_m_weights_989' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 2050 [1/2] (2.77ns)   --->   "%weights25_m_weights_991 = load i7* %weights25_m_weights_990, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2050 'load' 'weights25_m_weights_991' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 2051 [1/2] (1.75ns)   --->   "%macRegisters_61_V_l_4 = load i8* %macRegisters_61_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2051 'load' 'macRegisters_61_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2052 [1/2] (2.77ns)   --->   "%weights25_m_weights_993 = load i7* %weights25_m_weights_992, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2052 'load' 'weights25_m_weights_993' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 2053 [1/2] (1.75ns)   --->   "%macRegisters_61_V_l_5 = load i8* %macRegisters_61_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2053 'load' 'macRegisters_61_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2054 [1/1] (0.00ns)   --->   "%weights25_m_weights_994 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_60" [S4_4/conv1d.h:1529]   --->   Operation 2054 'getelementptr' 'weights25_m_weights_994' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2055 [2/2] (2.77ns)   --->   "%weights25_m_weights_995 = load i7* %weights25_m_weights_994, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2055 'load' 'weights25_m_weights_995' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 2056 [2/2] (1.75ns)   --->   "%macRegisters_61_V_l_6 = load i8* %macRegisters_61_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2056 'load' 'macRegisters_61_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2057 [2/2] (1.75ns)   --->   "%macRegisters_61_V_l_7 = load i8* %macRegisters_61_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2057 'load' 'macRegisters_61_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2058 [1/1] (0.00ns)   --->   "%weights25_m_weights_998 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_60" [S4_4/conv1d.h:1529]   --->   Operation 2058 'getelementptr' 'weights25_m_weights_998' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2059 [2/2] (2.77ns)   --->   "%weights25_m_weights_999 = load i7* %weights25_m_weights_998, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2059 'load' 'weights25_m_weights_999' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 2060 [1/2] (8.66ns)   --->   "%p_Val2_3_61 = mul i70 %OP2_V_62_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2060 'mul' 'p_Val2_3_61' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2061 [1/1] (0.00ns)   --->   "%tmp_3052 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_61, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2061 'partselect' 'tmp_3052' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2062 [1/1] (0.00ns)   --->   "%tmp_4062 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2062 'bitselect' 'tmp_4062' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2063 [1/2] (8.66ns)   --->   "%p_Val2_3_62_1 = mul i70 %OP2_V_62_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2063 'mul' 'p_Val2_3_62_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_3054 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_62_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2064 'partselect' 'tmp_3054' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2065 [1/1] (0.00ns)   --->   "%tmp_4065 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2065 'bitselect' 'tmp_4065' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2066 [1/1] (0.00ns)   --->   "%OP2_V_62_2_cast = sext i7 %weights25_m_weights_1005 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2066 'sext' 'OP2_V_62_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2067 [2/2] (8.66ns)   --->   "%p_Val2_3_62_2 = mul i70 %OP2_V_62_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2067 'mul' 'p_Val2_3_62_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2068 [1/1] (0.00ns)   --->   "%OP2_V_62_3_cast = sext i7 %weights25_m_weights_1007 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2068 'sext' 'OP2_V_62_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2069 [2/2] (8.66ns)   --->   "%p_Val2_3_62_3 = mul i70 %OP2_V_62_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2069 'mul' 'p_Val2_3_62_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2070 [1/2] (1.75ns)   --->   "%macRegisters_62_V_l_4 = load i8* %macRegisters_62_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2070 'load' 'macRegisters_62_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2071 [1/1] (0.00ns)   --->   "%OP2_V_62_4_cast = sext i7 %weights25_m_weights_1009 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2071 'sext' 'OP2_V_62_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2072 [2/2] (8.66ns)   --->   "%p_Val2_3_62_4 = mul i70 %OP2_V_62_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2072 'mul' 'p_Val2_3_62_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2073 [1/2] (1.75ns)   --->   "%macRegisters_62_V_l_5 = load i8* %macRegisters_62_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2073 'load' 'macRegisters_62_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2074 [1/2] (2.77ns)   --->   "%weights25_m_weights_1011 = load i7* %weights25_m_weights_1010, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2074 'load' 'weights25_m_weights_1011' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 2075 [2/2] (1.75ns)   --->   "%macRegisters_62_V_l_6 = load i8* %macRegisters_62_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2075 'load' 'macRegisters_62_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2076 [1/1] (0.00ns)   --->   "%weights25_m_weights_1012 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_61" [S4_4/conv1d.h:1529]   --->   Operation 2076 'getelementptr' 'weights25_m_weights_1012' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2077 [2/2] (2.77ns)   --->   "%weights25_m_weights_1013 = load i7* %weights25_m_weights_1012, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2077 'load' 'weights25_m_weights_1013' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 2078 [2/2] (1.75ns)   --->   "%macRegisters_62_V_l_7 = load i8* %macRegisters_62_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2078 'load' 'macRegisters_62_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2079 [1/2] (2.77ns)   --->   "%weights25_m_weights_1015 = load i7* %weights25_m_weights_1014, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2079 'load' 'weights25_m_weights_1015' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_9 : Operation 2080 [1/2] (8.66ns)   --->   "%p_Val2_3_63_2 = mul i70 %OP2_V_63_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2080 'mul' 'p_Val2_3_63_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2081 [1/1] (0.00ns)   --->   "%tmp_3072 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_63_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2081 'partselect' 'tmp_3072' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2082 [1/1] (0.00ns)   --->   "%tmp_4092 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2082 'bitselect' 'tmp_4092' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2083 [1/2] (8.66ns)   --->   "%p_Val2_3_63_3 = mul i70 %OP2_V_63_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2083 'mul' 'p_Val2_3_63_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_3074 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_63_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2084 'partselect' 'tmp_3074' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2085 [1/1] (0.00ns)   --->   "%tmp_4095 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2085 'bitselect' 'tmp_4095' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2086 [1/2] (8.66ns)   --->   "%p_Val2_3_63_4 = mul i70 %OP2_V_63_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2086 'mul' 'p_Val2_3_63_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2087 [1/1] (0.00ns)   --->   "%tmp_3076 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_63_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2087 'partselect' 'tmp_3076' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2088 [1/1] (0.00ns)   --->   "%tmp_4098 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2088 'bitselect' 'tmp_4098' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2089 [1/2] (8.66ns)   --->   "%p_Val2_3_63_5 = mul i70 %OP2_V_63_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2089 'mul' 'p_Val2_3_63_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_3078 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_63_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2090 'partselect' 'tmp_3078' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2091 [1/1] (0.00ns)   --->   "%tmp_4101 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2091 'bitselect' 'tmp_4101' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2092 [1/2] (1.75ns)   --->   "%macRegisters_63_V_l_6 = load i8* %macRegisters_63_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2092 'load' 'macRegisters_63_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2093 [1/1] (0.00ns)   --->   "%OP2_V_63_6_cast = sext i7 %weights25_m_weights_1029 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2093 'sext' 'OP2_V_63_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2094 [2/2] (8.66ns)   --->   "%p_Val2_3_63_6 = mul i70 %OP2_V_63_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2094 'mul' 'p_Val2_3_63_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2095 [1/2] (1.75ns)   --->   "%macRegisters_63_V_l_7 = load i8* %macRegisters_63_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2095 'load' 'macRegisters_63_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 2096 [1/2] (8.66ns)   --->   "%p_Val2_3_63_7 = mul i70 %OP2_V_63_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2096 'mul' 'p_Val2_3_63_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2097 [1/1] (0.00ns)   --->   "%tmp_3082 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_63_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2097 'partselect' 'tmp_3082' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 2098 [1/1] (0.00ns)   --->   "%tmp_4107 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2098 'bitselect' 'tmp_4107' <Predicate = (!tmp_1)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 8.66>
ST_10 : Operation 2099 [1/1] (0.00ns)   --->   "%OP2_V_0_cast = sext i7 %weights25_m_weights_9 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2099 'sext' 'OP2_V_0_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2100 [2/2] (8.66ns)   --->   "%p_Val2_3 = mul i70 %OP2_V_0_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2100 'mul' 'p_Val2_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2101 [1/1] (0.00ns)   --->   "%OP2_V_0_1_cast = sext i7 %weights25_m_weights_11 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2101 'sext' 'OP2_V_0_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2102 [2/2] (8.66ns)   --->   "%p_Val2_3_0_1 = mul i70 %OP2_V_0_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2102 'mul' 'p_Val2_3_0_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2103 [1/2] (2.77ns)   --->   "%weights25_m_weights_13 = load i7* %weights25_m_weights_12, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2103 'load' 'weights25_m_weights_13' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2104 [1/2] (2.77ns)   --->   "%weights25_m_weights_15 = load i7* %weights25_m_weights_14, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2104 'load' 'weights25_m_weights_15' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2105 [1/1] (0.00ns)   --->   "%weights25_m_weights_16 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10" [S4_4/conv1d.h:1529]   --->   Operation 2105 'getelementptr' 'weights25_m_weights_16' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2106 [2/2] (2.77ns)   --->   "%weights25_m_weights_17 = load i7* %weights25_m_weights_16, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2106 'load' 'weights25_m_weights_17' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2107 [1/2] (1.75ns)   --->   "%macRegisters_0_V_lo_6 = load i8* %macRegisters_0_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2107 'load' 'macRegisters_0_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2108 [1/2] (1.75ns)   --->   "%macRegisters_0_V_lo_7 = load i8* %macRegisters_0_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2108 'load' 'macRegisters_0_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2109 [1/1] (0.00ns)   --->   "%weights25_m_weights_22 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10" [S4_4/conv1d.h:1529]   --->   Operation 2109 'getelementptr' 'weights25_m_weights_22' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2110 [2/2] (2.77ns)   --->   "%weights25_m_weights_23 = load i7* %weights25_m_weights_22, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2110 'load' 'weights25_m_weights_23' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2111 [1/2] (2.77ns)   --->   "%weights25_m_weights_25 = load i7* %weights25_m_weights_24, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2111 'load' 'weights25_m_weights_25' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2112 [1/2] (2.77ns)   --->   "%weights25_m_weights_27 = load i7* %weights25_m_weights_26, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2112 'load' 'weights25_m_weights_27' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2113 [1/1] (0.00ns)   --->   "%weights25_m_weights_28 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_1" [S4_4/conv1d.h:1529]   --->   Operation 2113 'getelementptr' 'weights25_m_weights_28' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2114 [2/2] (2.77ns)   --->   "%weights25_m_weights_29 = load i7* %weights25_m_weights_28, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2114 'load' 'weights25_m_weights_29' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2115 [1/2] (1.75ns)   --->   "%macRegisters_1_V_lo_6 = load i8* %macRegisters_1_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2115 'load' 'macRegisters_1_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2116 [1/2] (1.75ns)   --->   "%macRegisters_1_V_lo_7 = load i8* %macRegisters_1_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2116 'load' 'macRegisters_1_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2117 [1/1] (0.00ns)   --->   "%tmp_10_2 = zext i7 %tmp_9_s to i64" [S4_4/conv1d.h:1529]   --->   Operation 2117 'zext' 'tmp_10_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2118 [1/1] (0.00ns)   --->   "%weights25_m_weights_40 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_2" [S4_4/conv1d.h:1529]   --->   Operation 2118 'getelementptr' 'weights25_m_weights_40' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2119 [2/2] (2.77ns)   --->   "%weights25_m_weights_41 = load i7* %weights25_m_weights_40, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2119 'load' 'weights25_m_weights_41' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2120 [1/1] (0.00ns)   --->   "%weights25_m_weights_42 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_2" [S4_4/conv1d.h:1529]   --->   Operation 2120 'getelementptr' 'weights25_m_weights_42' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2121 [2/2] (2.77ns)   --->   "%weights25_m_weights_43 = load i7* %weights25_m_weights_42, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2121 'load' 'weights25_m_weights_43' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2122 [1/2] (1.75ns)   --->   "%macRegisters_2_V_lo_6 = load i8* %macRegisters_2_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2122 'load' 'macRegisters_2_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2123 [1/2] (1.75ns)   --->   "%macRegisters_2_V_lo_7 = load i8* %macRegisters_2_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2123 'load' 'macRegisters_2_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2124 [1/2] (1.75ns)   --->   "%macRegisters_3_V_lo_6 = load i8* %macRegisters_3_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2124 'load' 'macRegisters_3_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2125 [1/2] (1.75ns)   --->   "%macRegisters_3_V_lo_7 = load i8* %macRegisters_3_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2125 'load' 'macRegisters_3_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2126 [1/2] (1.75ns)   --->   "%macRegisters_4_V_lo_6 = load i8* %macRegisters_4_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2126 'load' 'macRegisters_4_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2127 [1/2] (1.75ns)   --->   "%macRegisters_4_V_lo_7 = load i8* %macRegisters_4_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2127 'load' 'macRegisters_4_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2128 [1/2] (1.75ns)   --->   "%macRegisters_5_V_lo_6 = load i8* %macRegisters_5_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2128 'load' 'macRegisters_5_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2129 [1/2] (1.75ns)   --->   "%macRegisters_5_V_lo_7 = load i8* %macRegisters_5_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2129 'load' 'macRegisters_5_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2130 [1/2] (1.75ns)   --->   "%macRegisters_6_V_lo_6 = load i8* %macRegisters_6_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2130 'load' 'macRegisters_6_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2131 [1/2] (1.75ns)   --->   "%macRegisters_6_V_lo_7 = load i8* %macRegisters_6_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2131 'load' 'macRegisters_6_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2132 [1/2] (1.75ns)   --->   "%macRegisters_7_V_lo_6 = load i8* %macRegisters_7_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2132 'load' 'macRegisters_7_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2133 [1/2] (1.75ns)   --->   "%macRegisters_7_V_lo_7 = load i8* %macRegisters_7_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2133 'load' 'macRegisters_7_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2134 [1/2] (1.75ns)   --->   "%macRegisters_8_V_lo_6 = load i8* %macRegisters_8_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2134 'load' 'macRegisters_8_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2135 [1/2] (1.75ns)   --->   "%macRegisters_8_V_lo_7 = load i8* %macRegisters_8_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2135 'load' 'macRegisters_8_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2136 [1/2] (1.75ns)   --->   "%macRegisters_9_V_lo_6 = load i8* %macRegisters_9_V_ad_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2136 'load' 'macRegisters_9_V_lo_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2137 [1/2] (1.75ns)   --->   "%macRegisters_9_V_lo_7 = load i8* %macRegisters_9_V_ad_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2137 'load' 'macRegisters_9_V_lo_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2138 [1/2] (1.75ns)   --->   "%macRegisters_10_V_l_6 = load i8* %macRegisters_10_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2138 'load' 'macRegisters_10_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2139 [1/2] (1.75ns)   --->   "%macRegisters_10_V_l_7 = load i8* %macRegisters_10_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2139 'load' 'macRegisters_10_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2140 [1/2] (1.75ns)   --->   "%macRegisters_11_V_l_6 = load i8* %macRegisters_11_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2140 'load' 'macRegisters_11_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2141 [1/2] (1.75ns)   --->   "%macRegisters_11_V_l_7 = load i8* %macRegisters_11_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2141 'load' 'macRegisters_11_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2142 [1/2] (1.75ns)   --->   "%macRegisters_12_V_l_6 = load i8* %macRegisters_12_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2142 'load' 'macRegisters_12_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2143 [1/2] (1.75ns)   --->   "%macRegisters_12_V_l_7 = load i8* %macRegisters_12_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2143 'load' 'macRegisters_12_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2144 [1/2] (1.75ns)   --->   "%macRegisters_13_V_l_6 = load i8* %macRegisters_13_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2144 'load' 'macRegisters_13_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2145 [1/2] (1.75ns)   --->   "%macRegisters_13_V_l_7 = load i8* %macRegisters_13_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2145 'load' 'macRegisters_13_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2146 [1/2] (1.75ns)   --->   "%macRegisters_14_V_l_6 = load i8* %macRegisters_14_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2146 'load' 'macRegisters_14_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2147 [1/2] (1.75ns)   --->   "%macRegisters_14_V_l_7 = load i8* %macRegisters_14_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2147 'load' 'macRegisters_14_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2148 [1/2] (1.75ns)   --->   "%macRegisters_15_V_l_6 = load i8* %macRegisters_15_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2148 'load' 'macRegisters_15_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2149 [1/2] (1.75ns)   --->   "%macRegisters_15_V_l_7 = load i8* %macRegisters_15_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2149 'load' 'macRegisters_15_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2150 [1/2] (1.75ns)   --->   "%macRegisters_16_V_l_6 = load i8* %macRegisters_16_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2150 'load' 'macRegisters_16_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2151 [1/2] (1.75ns)   --->   "%macRegisters_16_V_l_7 = load i8* %macRegisters_16_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2151 'load' 'macRegisters_16_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2152 [1/2] (1.75ns)   --->   "%macRegisters_17_V_l_6 = load i8* %macRegisters_17_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2152 'load' 'macRegisters_17_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2153 [1/2] (1.75ns)   --->   "%macRegisters_17_V_l_7 = load i8* %macRegisters_17_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2153 'load' 'macRegisters_17_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2154 [1/2] (1.75ns)   --->   "%macRegisters_18_V_l_6 = load i8* %macRegisters_18_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2154 'load' 'macRegisters_18_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2155 [1/2] (1.75ns)   --->   "%macRegisters_18_V_l_7 = load i8* %macRegisters_18_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2155 'load' 'macRegisters_18_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2156 [1/2] (1.75ns)   --->   "%macRegisters_19_V_l_6 = load i8* %macRegisters_19_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2156 'load' 'macRegisters_19_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2157 [1/2] (1.75ns)   --->   "%macRegisters_19_V_l_7 = load i8* %macRegisters_19_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2157 'load' 'macRegisters_19_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2158 [1/2] (1.75ns)   --->   "%macRegisters_20_V_l_6 = load i8* %macRegisters_20_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2158 'load' 'macRegisters_20_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2159 [1/2] (1.75ns)   --->   "%macRegisters_20_V_l_7 = load i8* %macRegisters_20_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2159 'load' 'macRegisters_20_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2160 [1/2] (1.75ns)   --->   "%macRegisters_21_V_l_6 = load i8* %macRegisters_21_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2160 'load' 'macRegisters_21_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2161 [1/2] (1.75ns)   --->   "%macRegisters_21_V_l_7 = load i8* %macRegisters_21_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2161 'load' 'macRegisters_21_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2162 [1/2] (1.75ns)   --->   "%macRegisters_22_V_l_6 = load i8* %macRegisters_22_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2162 'load' 'macRegisters_22_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2163 [1/2] (1.75ns)   --->   "%macRegisters_22_V_l_7 = load i8* %macRegisters_22_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2163 'load' 'macRegisters_22_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2164 [1/2] (1.75ns)   --->   "%macRegisters_23_V_l_6 = load i8* %macRegisters_23_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2164 'load' 'macRegisters_23_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2165 [1/2] (1.75ns)   --->   "%macRegisters_23_V_l_7 = load i8* %macRegisters_23_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2165 'load' 'macRegisters_23_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2166 [1/2] (1.75ns)   --->   "%macRegisters_24_V_l_6 = load i8* %macRegisters_24_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2166 'load' 'macRegisters_24_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2167 [1/2] (1.75ns)   --->   "%macRegisters_24_V_l_7 = load i8* %macRegisters_24_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2167 'load' 'macRegisters_24_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2168 [1/2] (1.75ns)   --->   "%macRegisters_25_V_l_6 = load i8* %macRegisters_25_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2168 'load' 'macRegisters_25_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2169 [1/2] (1.75ns)   --->   "%macRegisters_25_V_l_7 = load i8* %macRegisters_25_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2169 'load' 'macRegisters_25_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2170 [1/2] (1.75ns)   --->   "%macRegisters_26_V_l_6 = load i8* %macRegisters_26_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2170 'load' 'macRegisters_26_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2171 [1/2] (1.75ns)   --->   "%macRegisters_26_V_l_7 = load i8* %macRegisters_26_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2171 'load' 'macRegisters_26_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2172 [1/2] (1.75ns)   --->   "%macRegisters_27_V_l_6 = load i8* %macRegisters_27_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2172 'load' 'macRegisters_27_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2173 [1/2] (1.75ns)   --->   "%macRegisters_27_V_l_7 = load i8* %macRegisters_27_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2173 'load' 'macRegisters_27_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2174 [1/2] (1.75ns)   --->   "%macRegisters_28_V_l_6 = load i8* %macRegisters_28_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2174 'load' 'macRegisters_28_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2175 [1/2] (1.75ns)   --->   "%macRegisters_28_V_l_7 = load i8* %macRegisters_28_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2175 'load' 'macRegisters_28_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2176 [1/2] (1.75ns)   --->   "%macRegisters_29_V_l_6 = load i8* %macRegisters_29_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2176 'load' 'macRegisters_29_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2177 [1/2] (1.75ns)   --->   "%macRegisters_29_V_l_7 = load i8* %macRegisters_29_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2177 'load' 'macRegisters_29_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2178 [1/2] (1.75ns)   --->   "%macRegisters_30_V_l_6 = load i8* %macRegisters_30_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2178 'load' 'macRegisters_30_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2179 [1/2] (1.75ns)   --->   "%macRegisters_30_V_l_7 = load i8* %macRegisters_30_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2179 'load' 'macRegisters_30_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2180 [1/2] (1.75ns)   --->   "%macRegisters_31_V_l_6 = load i8* %macRegisters_31_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2180 'load' 'macRegisters_31_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2181 [1/2] (1.75ns)   --->   "%macRegisters_31_V_l_7 = load i8* %macRegisters_31_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2181 'load' 'macRegisters_31_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2182 [1/2] (1.75ns)   --->   "%macRegisters_32_V_l_6 = load i8* %macRegisters_32_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2182 'load' 'macRegisters_32_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2183 [1/2] (1.75ns)   --->   "%macRegisters_32_V_l_7 = load i8* %macRegisters_32_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2183 'load' 'macRegisters_32_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2184 [1/2] (1.75ns)   --->   "%macRegisters_33_V_l_6 = load i8* %macRegisters_33_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2184 'load' 'macRegisters_33_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2185 [1/2] (1.75ns)   --->   "%macRegisters_33_V_l_7 = load i8* %macRegisters_33_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2185 'load' 'macRegisters_33_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2186 [1/2] (1.75ns)   --->   "%macRegisters_34_V_l_6 = load i8* %macRegisters_34_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2186 'load' 'macRegisters_34_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2187 [1/2] (1.75ns)   --->   "%macRegisters_34_V_l_7 = load i8* %macRegisters_34_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2187 'load' 'macRegisters_34_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2188 [1/2] (1.75ns)   --->   "%macRegisters_35_V_l_6 = load i8* %macRegisters_35_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2188 'load' 'macRegisters_35_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2189 [1/2] (1.75ns)   --->   "%macRegisters_35_V_l_7 = load i8* %macRegisters_35_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2189 'load' 'macRegisters_35_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2190 [1/2] (1.75ns)   --->   "%macRegisters_36_V_l_6 = load i8* %macRegisters_36_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2190 'load' 'macRegisters_36_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2191 [1/2] (1.75ns)   --->   "%macRegisters_36_V_l_7 = load i8* %macRegisters_36_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2191 'load' 'macRegisters_36_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2192 [1/2] (1.75ns)   --->   "%macRegisters_37_V_l_6 = load i8* %macRegisters_37_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2192 'load' 'macRegisters_37_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2193 [1/2] (1.75ns)   --->   "%macRegisters_37_V_l_7 = load i8* %macRegisters_37_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2193 'load' 'macRegisters_37_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2194 [1/2] (1.75ns)   --->   "%macRegisters_38_V_l_6 = load i8* %macRegisters_38_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2194 'load' 'macRegisters_38_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2195 [1/2] (1.75ns)   --->   "%macRegisters_38_V_l_7 = load i8* %macRegisters_38_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2195 'load' 'macRegisters_38_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2196 [1/2] (1.75ns)   --->   "%macRegisters_39_V_l_6 = load i8* %macRegisters_39_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2196 'load' 'macRegisters_39_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2197 [1/2] (1.75ns)   --->   "%macRegisters_39_V_l_7 = load i8* %macRegisters_39_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2197 'load' 'macRegisters_39_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2198 [1/2] (1.75ns)   --->   "%macRegisters_40_V_l_6 = load i8* %macRegisters_40_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2198 'load' 'macRegisters_40_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2199 [1/2] (1.75ns)   --->   "%macRegisters_40_V_l_7 = load i8* %macRegisters_40_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2199 'load' 'macRegisters_40_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2200 [1/2] (1.75ns)   --->   "%macRegisters_41_V_l_6 = load i8* %macRegisters_41_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2200 'load' 'macRegisters_41_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2201 [1/2] (1.75ns)   --->   "%macRegisters_41_V_l_7 = load i8* %macRegisters_41_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2201 'load' 'macRegisters_41_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2202 [1/2] (1.75ns)   --->   "%macRegisters_42_V_l_6 = load i8* %macRegisters_42_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2202 'load' 'macRegisters_42_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2203 [1/2] (1.75ns)   --->   "%macRegisters_42_V_l_7 = load i8* %macRegisters_42_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2203 'load' 'macRegisters_42_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2204 [1/2] (1.75ns)   --->   "%macRegisters_43_V_l_6 = load i8* %macRegisters_43_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2204 'load' 'macRegisters_43_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2205 [1/2] (1.75ns)   --->   "%macRegisters_43_V_l_7 = load i8* %macRegisters_43_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2205 'load' 'macRegisters_43_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2206 [1/2] (1.75ns)   --->   "%macRegisters_44_V_l_6 = load i8* %macRegisters_44_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2206 'load' 'macRegisters_44_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2207 [1/2] (1.75ns)   --->   "%macRegisters_44_V_l_7 = load i8* %macRegisters_44_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2207 'load' 'macRegisters_44_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2208 [1/2] (1.75ns)   --->   "%macRegisters_45_V_l_6 = load i8* %macRegisters_45_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2208 'load' 'macRegisters_45_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2209 [1/2] (1.75ns)   --->   "%macRegisters_45_V_l_7 = load i8* %macRegisters_45_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2209 'load' 'macRegisters_45_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2210 [1/2] (1.75ns)   --->   "%macRegisters_46_V_l_6 = load i8* %macRegisters_46_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2210 'load' 'macRegisters_46_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2211 [1/2] (1.75ns)   --->   "%macRegisters_46_V_l_7 = load i8* %macRegisters_46_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2211 'load' 'macRegisters_46_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2212 [1/2] (1.75ns)   --->   "%macRegisters_47_V_l_6 = load i8* %macRegisters_47_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2212 'load' 'macRegisters_47_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2213 [1/2] (1.75ns)   --->   "%macRegisters_47_V_l_7 = load i8* %macRegisters_47_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2213 'load' 'macRegisters_47_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2214 [1/2] (1.75ns)   --->   "%macRegisters_48_V_l_6 = load i8* %macRegisters_48_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2214 'load' 'macRegisters_48_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2215 [1/2] (1.75ns)   --->   "%macRegisters_48_V_l_7 = load i8* %macRegisters_48_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2215 'load' 'macRegisters_48_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2216 [1/2] (1.75ns)   --->   "%macRegisters_49_V_l_6 = load i8* %macRegisters_49_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2216 'load' 'macRegisters_49_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2217 [1/2] (1.75ns)   --->   "%macRegisters_49_V_l_7 = load i8* %macRegisters_49_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2217 'load' 'macRegisters_49_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2218 [1/2] (1.75ns)   --->   "%macRegisters_50_V_l_6 = load i8* %macRegisters_50_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2218 'load' 'macRegisters_50_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2219 [1/2] (1.75ns)   --->   "%macRegisters_50_V_l_7 = load i8* %macRegisters_50_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2219 'load' 'macRegisters_50_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2220 [1/2] (1.75ns)   --->   "%macRegisters_51_V_l_6 = load i8* %macRegisters_51_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2220 'load' 'macRegisters_51_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2221 [1/2] (1.75ns)   --->   "%macRegisters_51_V_l_7 = load i8* %macRegisters_51_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2221 'load' 'macRegisters_51_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2222 [1/2] (1.75ns)   --->   "%macRegisters_52_V_l_6 = load i8* %macRegisters_52_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2222 'load' 'macRegisters_52_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2223 [1/2] (1.75ns)   --->   "%macRegisters_52_V_l_7 = load i8* %macRegisters_52_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2223 'load' 'macRegisters_52_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2224 [1/2] (1.75ns)   --->   "%macRegisters_53_V_l_6 = load i8* %macRegisters_53_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2224 'load' 'macRegisters_53_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2225 [1/2] (1.75ns)   --->   "%macRegisters_53_V_l_7 = load i8* %macRegisters_53_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2225 'load' 'macRegisters_53_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2226 [1/2] (1.75ns)   --->   "%macRegisters_54_V_l_5 = load i8* %macRegisters_54_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2226 'load' 'macRegisters_54_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2227 [1/2] (1.75ns)   --->   "%macRegisters_54_V_l_6 = load i8* %macRegisters_54_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2227 'load' 'macRegisters_54_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2228 [2/2] (1.75ns)   --->   "%macRegisters_54_V_l_7 = load i8* %macRegisters_54_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2228 'load' 'macRegisters_54_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2229 [1/2] (1.75ns)   --->   "%macRegisters_55_V_l_3 = load i8* %macRegisters_55_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2229 'load' 'macRegisters_55_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2230 [1/2] (1.75ns)   --->   "%macRegisters_55_V_l_4 = load i8* %macRegisters_55_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2230 'load' 'macRegisters_55_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2231 [2/2] (1.75ns)   --->   "%macRegisters_55_V_l_5 = load i8* %macRegisters_55_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2231 'load' 'macRegisters_55_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2232 [2/2] (1.75ns)   --->   "%macRegisters_55_V_l_6 = load i8* %macRegisters_55_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2232 'load' 'macRegisters_55_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2233 [1/2] (1.75ns)   --->   "%macRegisters_56_V_l_1 = load i8* %macRegisters_56_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2233 'load' 'macRegisters_56_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2234 [1/2] (1.75ns)   --->   "%macRegisters_56_V_l_2 = load i8* %macRegisters_56_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2234 'load' 'macRegisters_56_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2235 [2/2] (1.75ns)   --->   "%macRegisters_56_V_l_3 = load i8* %macRegisters_56_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2235 'load' 'macRegisters_56_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2236 [2/2] (1.75ns)   --->   "%macRegisters_56_V_l_4 = load i8* %macRegisters_56_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2236 'load' 'macRegisters_56_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2237 [2/2] (1.75ns)   --->   "%macRegisters_57_V_l_2 = load i8* %macRegisters_57_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2237 'load' 'macRegisters_57_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2238 [2/2] (1.75ns)   --->   "%macRegisters_57_V_l_3 = load i8* %macRegisters_57_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2238 'load' 'macRegisters_57_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2239 [2/2] (1.75ns)   --->   "%macRegisters_58_V_l_1 = load i8* %macRegisters_58_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2239 'load' 'macRegisters_58_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2240 [2/2] (1.75ns)   --->   "%macRegisters_59_V_l = load i8* %macRegisters_59_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2240 'load' 'macRegisters_59_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2241 [2/2] (1.75ns)   --->   "%macRegisters_59_V_l_1 = load i8* %macRegisters_59_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2241 'load' 'macRegisters_59_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2242 [1/1] (0.00ns)   --->   "%weights25_m_weights_958 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_58" [S4_4/conv1d.h:1529]   --->   Operation 2242 'getelementptr' 'weights25_m_weights_958' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2243 [2/2] (2.77ns)   --->   "%weights25_m_weights_959 = load i7* %weights25_m_weights_958, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2243 'load' 'weights25_m_weights_959' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2244 [1/2] (2.77ns)   --->   "%weights25_m_weights_961 = load i7* %weights25_m_weights_960, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2244 'load' 'weights25_m_weights_961' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2245 [1/1] (0.00ns)   --->   "%weights25_m_weights_962 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_58" [S4_4/conv1d.h:1529]   --->   Operation 2245 'getelementptr' 'weights25_m_weights_962' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2246 [2/2] (2.77ns)   --->   "%weights25_m_weights_963 = load i7* %weights25_m_weights_962, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2246 'load' 'weights25_m_weights_963' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2247 [1/1] (0.00ns)   --->   "%OP2_V_59_6_cast = sext i7 %weights25_m_weights_965 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2247 'sext' 'OP2_V_59_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2248 [2/2] (8.66ns)   --->   "%p_Val2_3_59_6 = mul i70 %OP2_V_59_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2248 'mul' 'p_Val2_3_59_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2249 [1/2] (1.75ns)   --->   "%macRegisters_59_V_l_7 = load i8* %macRegisters_59_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2249 'load' 'macRegisters_59_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2250 [1/2] (8.66ns)   --->   "%p_Val2_3_59_7 = mul i70 %OP2_V_59_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2250 'mul' 'p_Val2_3_59_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_3018 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_59_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2251 'partselect' 'tmp_3018' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_4011 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2252 'bitselect' 'tmp_4011' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2253 [1/2] (8.66ns)   --->   "%p_Val2_3_60_5 = mul i70 %OP2_V_60_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2253 'mul' 'p_Val2_3_60_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_3030 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_60_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2254 'partselect' 'tmp_3030' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2255 [1/1] (0.00ns)   --->   "%tmp_4029 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2255 'bitselect' 'tmp_4029' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_6)   --->   "%tmp_4031 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2256 'bitselect' 'tmp_4031' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_3033 = sext i7 %tmp_3032 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2257 'sext' 'tmp_3033' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_6)   --->   "%tmp_4033 = trunc i70 %p_Val2_3_60_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2258 'trunc' 'tmp_4033' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_6)   --->   "%tmp_1954 = or i1 %tmp_4033, %tmp_4031" [S4_4/conv1d.h:1535]   --->   Operation 2259 'or' 'tmp_1954' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_6)   --->   "%tmp_1955 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_60_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2260 'partselect' 'tmp_1955' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_6)   --->   "%tmp_1956 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1955, i1 %tmp_1954)" [S4_4/conv1d.h:1535]   --->   Operation 2261 'bitconcatenate' 'tmp_1956' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2262 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_60_6 = icmp ne i62 %tmp_1956, 0" [S4_4/conv1d.h:1535]   --->   Operation 2262 'icmp' 'tmp_20_60_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2263 [1/1] (0.80ns)   --->   "%qb_assign_1_60_6 = and i1 %tmp_20_60_6, %tmp_4032" [S4_4/conv1d.h:1535]   --->   Operation 2263 'and' 'qb_assign_1_60_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2264 [1/1] (0.00ns)   --->   "%tmp_21_60_6 = zext i1 %qb_assign_1_60_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2264 'zext' 'tmp_21_60_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp487 = add i8 %tmp_21_60_6, %tmp_3033" [S4_4/conv1d.h:1541]   --->   Operation 2265 'add' 'tmp487' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2266 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_60_6 = add i8 %macRegisters_60_V_l_6, %tmp487" [S4_4/conv1d.h:1541]   --->   Operation 2266 'add' 'p_Val2_7_60_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2267 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_60_6, i8* %macRegisters_60_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2267 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2268 [1/2] (8.66ns)   --->   "%p_Val2_3_60 = mul i70 %OP2_V_61_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2268 'mul' 'p_Val2_3_60' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2269 [1/1] (0.00ns)   --->   "%tmp_3036 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_60, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2269 'partselect' 'tmp_3036' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_4038 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2270 'bitselect' 'tmp_4038' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2271 [1/2] (8.66ns)   --->   "%p_Val2_3_61_1 = mul i70 %OP2_V_61_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2271 'mul' 'p_Val2_3_61_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2272 [1/1] (0.00ns)   --->   "%tmp_3038 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_61_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2272 'partselect' 'tmp_3038' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2273 [1/1] (0.00ns)   --->   "%tmp_4041 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2273 'bitselect' 'tmp_4041' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2274 [1/1] (0.00ns)   --->   "%OP2_V_61_2_cast = sext i7 %weights25_m_weights_989 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2274 'sext' 'OP2_V_61_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2275 [2/2] (8.66ns)   --->   "%p_Val2_3_61_2 = mul i70 %OP2_V_61_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2275 'mul' 'p_Val2_3_61_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2276 [1/1] (0.00ns)   --->   "%OP2_V_61_3_cast = sext i7 %weights25_m_weights_991 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2276 'sext' 'OP2_V_61_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2277 [2/2] (8.66ns)   --->   "%p_Val2_3_61_3 = mul i70 %OP2_V_61_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2277 'mul' 'p_Val2_3_61_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2278 [1/1] (0.00ns)   --->   "%OP2_V_61_4_cast = sext i7 %weights25_m_weights_993 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2278 'sext' 'OP2_V_61_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2279 [2/2] (8.66ns)   --->   "%p_Val2_3_61_4 = mul i70 %OP2_V_61_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2279 'mul' 'p_Val2_3_61_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2280 [1/2] (2.77ns)   --->   "%weights25_m_weights_995 = load i7* %weights25_m_weights_994, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2280 'load' 'weights25_m_weights_995' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2281 [1/2] (1.75ns)   --->   "%macRegisters_61_V_l_6 = load i8* %macRegisters_61_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2281 'load' 'macRegisters_61_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2282 [1/1] (0.00ns)   --->   "%weights25_m_weights_996 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_60" [S4_4/conv1d.h:1529]   --->   Operation 2282 'getelementptr' 'weights25_m_weights_996' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2283 [2/2] (2.77ns)   --->   "%weights25_m_weights_997 = load i7* %weights25_m_weights_996, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2283 'load' 'weights25_m_weights_997' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2284 [1/2] (1.75ns)   --->   "%macRegisters_61_V_l_7 = load i8* %macRegisters_61_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2284 'load' 'macRegisters_61_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2285 [1/2] (2.77ns)   --->   "%weights25_m_weights_999 = load i7* %weights25_m_weights_998, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2285 'load' 'weights25_m_weights_999' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61)   --->   "%tmp_4061 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2286 'bitselect' 'tmp_4061' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2287 [1/1] (0.00ns)   --->   "%tmp_3053 = sext i7 %tmp_3052 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2287 'sext' 'tmp_3053' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61)   --->   "%tmp_4063 = trunc i70 %p_Val2_3_61 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2288 'trunc' 'tmp_4063' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61)   --->   "%tmp_1994 = or i1 %tmp_4063, %tmp_4061" [S4_4/conv1d.h:1535]   --->   Operation 2289 'or' 'tmp_1994' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61)   --->   "%tmp_1995 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_61, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2290 'partselect' 'tmp_1995' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61)   --->   "%tmp_1996 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1995, i1 %tmp_1994)" [S4_4/conv1d.h:1535]   --->   Operation 2291 'bitconcatenate' 'tmp_1996' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2292 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_61 = icmp ne i62 %tmp_1996, 0" [S4_4/conv1d.h:1535]   --->   Operation 2292 'icmp' 'tmp_20_61' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2293 [1/1] (0.80ns)   --->   "%qb_assign_1_61 = and i1 %tmp_20_61, %tmp_4062" [S4_4/conv1d.h:1535]   --->   Operation 2293 'and' 'qb_assign_1_61' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_21_61 = zext i1 %qb_assign_1_61 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2294 'zext' 'tmp_21_61' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp497 = add i8 %tmp_21_61, %tmp_3053" [S4_4/conv1d.h:1541]   --->   Operation 2295 'add' 'tmp497' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2296 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_61 = add i8 %macRegisters_62_V_l, %tmp497" [S4_4/conv1d.h:1541]   --->   Operation 2296 'add' 'p_Val2_7_61' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2297 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_61, i8* %macRegisters_62_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2297 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_1)   --->   "%tmp_4064 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2298 'bitselect' 'tmp_4064' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2299 [1/1] (0.00ns)   --->   "%tmp_3055 = sext i7 %tmp_3054 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2299 'sext' 'tmp_3055' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_1)   --->   "%tmp_4066 = trunc i70 %p_Val2_3_62_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2300 'trunc' 'tmp_4066' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_1)   --->   "%tmp_1998 = or i1 %tmp_4066, %tmp_4064" [S4_4/conv1d.h:1535]   --->   Operation 2301 'or' 'tmp_1998' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_1)   --->   "%tmp_1999 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_62_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2302 'partselect' 'tmp_1999' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_1)   --->   "%tmp_2000 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1999, i1 %tmp_1998)" [S4_4/conv1d.h:1535]   --->   Operation 2303 'bitconcatenate' 'tmp_2000' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2304 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_62_1 = icmp ne i62 %tmp_2000, 0" [S4_4/conv1d.h:1535]   --->   Operation 2304 'icmp' 'tmp_20_62_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2305 [1/1] (0.80ns)   --->   "%qb_assign_1_62_1 = and i1 %tmp_20_62_1, %tmp_4065" [S4_4/conv1d.h:1535]   --->   Operation 2305 'and' 'qb_assign_1_62_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2306 [1/1] (0.00ns)   --->   "%tmp_21_62_1 = zext i1 %qb_assign_1_62_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2306 'zext' 'tmp_21_62_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp498 = add i8 %tmp_21_62_1, %tmp_3055" [S4_4/conv1d.h:1541]   --->   Operation 2307 'add' 'tmp498' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2308 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_62_1 = add i8 %macRegisters_62_V_l_1, %tmp498" [S4_4/conv1d.h:1541]   --->   Operation 2308 'add' 'p_Val2_7_62_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2309 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_62_1, i8* %macRegisters_62_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2309 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2310 [1/2] (8.66ns)   --->   "%p_Val2_3_62_2 = mul i70 %OP2_V_62_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2310 'mul' 'p_Val2_3_62_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2311 [1/1] (0.00ns)   --->   "%tmp_3056 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_62_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2311 'partselect' 'tmp_3056' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_4068 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2312 'bitselect' 'tmp_4068' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2313 [1/2] (8.66ns)   --->   "%p_Val2_3_62_3 = mul i70 %OP2_V_62_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2313 'mul' 'p_Val2_3_62_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2314 [1/1] (0.00ns)   --->   "%tmp_3058 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_62_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2314 'partselect' 'tmp_3058' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp_4071 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2315 'bitselect' 'tmp_4071' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2316 [1/2] (8.66ns)   --->   "%p_Val2_3_62_4 = mul i70 %OP2_V_62_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2316 'mul' 'p_Val2_3_62_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp_3060 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_62_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2317 'partselect' 'tmp_3060' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2318 [1/1] (0.00ns)   --->   "%tmp_4074 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2318 'bitselect' 'tmp_4074' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2319 [1/1] (0.00ns)   --->   "%OP2_V_62_5_cast = sext i7 %weights25_m_weights_1011 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2319 'sext' 'OP2_V_62_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2320 [2/2] (8.66ns)   --->   "%p_Val2_3_62_5 = mul i70 %OP2_V_62_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2320 'mul' 'p_Val2_3_62_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2321 [1/2] (1.75ns)   --->   "%macRegisters_62_V_l_6 = load i8* %macRegisters_62_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2321 'load' 'macRegisters_62_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2322 [1/2] (2.77ns)   --->   "%weights25_m_weights_1013 = load i7* %weights25_m_weights_1012, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2322 'load' 'weights25_m_weights_1013' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_10 : Operation 2323 [1/2] (1.75ns)   --->   "%macRegisters_62_V_l_7 = load i8* %macRegisters_62_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2323 'load' 'macRegisters_62_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2324 [1/1] (0.00ns)   --->   "%OP2_V_62_7_cast = sext i7 %weights25_m_weights_1015 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2324 'sext' 'OP2_V_62_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2325 [2/2] (8.66ns)   --->   "%p_Val2_3_62_7 = mul i70 %OP2_V_62_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2325 'mul' 'p_Val2_3_62_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_2)   --->   "%tmp_4091 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2326 'bitselect' 'tmp_4091' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2327 [1/1] (0.00ns)   --->   "%tmp_3073 = sext i7 %tmp_3072 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2327 'sext' 'tmp_3073' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_2)   --->   "%tmp_4093 = trunc i70 %p_Val2_3_63_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2328 'trunc' 'tmp_4093' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_2)   --->   "%tmp_2034 = or i1 %tmp_4093, %tmp_4091" [S4_4/conv1d.h:1535]   --->   Operation 2329 'or' 'tmp_2034' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_2)   --->   "%tmp_2035 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_63_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2330 'partselect' 'tmp_2035' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_2)   --->   "%tmp_2036 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2035, i1 %tmp_2034)" [S4_4/conv1d.h:1535]   --->   Operation 2331 'bitconcatenate' 'tmp_2036' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2332 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_63_2 = icmp ne i62 %tmp_2036, 0" [S4_4/conv1d.h:1535]   --->   Operation 2332 'icmp' 'tmp_20_63_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2333 [1/1] (0.80ns)   --->   "%qb_assign_1_63_2 = and i1 %tmp_20_63_2, %tmp_4092" [S4_4/conv1d.h:1535]   --->   Operation 2333 'and' 'qb_assign_1_63_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp_21_63_2 = zext i1 %qb_assign_1_63_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2334 'zext' 'tmp_21_63_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp507 = add i8 %tmp_21_63_2, %tmp_3073" [S4_4/conv1d.h:1541]   --->   Operation 2335 'add' 'tmp507' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2336 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_63_2 = add i8 %macRegisters_63_V_l_2, %tmp507" [S4_4/conv1d.h:1541]   --->   Operation 2336 'add' 'p_Val2_7_63_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_3)   --->   "%tmp_4094 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2337 'bitselect' 'tmp_4094' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2338 [1/1] (0.00ns)   --->   "%tmp_3075 = sext i7 %tmp_3074 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2338 'sext' 'tmp_3075' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_3)   --->   "%tmp_4096 = trunc i70 %p_Val2_3_63_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2339 'trunc' 'tmp_4096' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_3)   --->   "%tmp_2038 = or i1 %tmp_4096, %tmp_4094" [S4_4/conv1d.h:1535]   --->   Operation 2340 'or' 'tmp_2038' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_3)   --->   "%tmp_2039 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_63_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2341 'partselect' 'tmp_2039' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_3)   --->   "%tmp_2040 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2039, i1 %tmp_2038)" [S4_4/conv1d.h:1535]   --->   Operation 2342 'bitconcatenate' 'tmp_2040' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2343 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_63_3 = icmp ne i62 %tmp_2040, 0" [S4_4/conv1d.h:1535]   --->   Operation 2343 'icmp' 'tmp_20_63_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2344 [1/1] (0.80ns)   --->   "%qb_assign_1_63_3 = and i1 %tmp_20_63_3, %tmp_4095" [S4_4/conv1d.h:1535]   --->   Operation 2344 'and' 'qb_assign_1_63_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2345 [1/1] (0.00ns)   --->   "%tmp_21_63_3 = zext i1 %qb_assign_1_63_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2345 'zext' 'tmp_21_63_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp508 = add i8 %tmp_21_63_3, %tmp_3075" [S4_4/conv1d.h:1541]   --->   Operation 2346 'add' 'tmp508' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2347 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_63_3 = add i8 %macRegisters_63_V_l_3, %tmp508" [S4_4/conv1d.h:1541]   --->   Operation 2347 'add' 'p_Val2_7_63_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_4)   --->   "%tmp_4097 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2348 'bitselect' 'tmp_4097' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_3077 = sext i7 %tmp_3076 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2349 'sext' 'tmp_3077' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_4)   --->   "%tmp_4099 = trunc i70 %p_Val2_3_63_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2350 'trunc' 'tmp_4099' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_4)   --->   "%tmp_2042 = or i1 %tmp_4099, %tmp_4097" [S4_4/conv1d.h:1535]   --->   Operation 2351 'or' 'tmp_2042' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_4)   --->   "%tmp_2043 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_63_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2352 'partselect' 'tmp_2043' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_4)   --->   "%tmp_2044 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2043, i1 %tmp_2042)" [S4_4/conv1d.h:1535]   --->   Operation 2353 'bitconcatenate' 'tmp_2044' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2354 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_63_4 = icmp ne i62 %tmp_2044, 0" [S4_4/conv1d.h:1535]   --->   Operation 2354 'icmp' 'tmp_20_63_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2355 [1/1] (0.80ns)   --->   "%qb_assign_1_63_4 = and i1 %tmp_20_63_4, %tmp_4098" [S4_4/conv1d.h:1535]   --->   Operation 2355 'and' 'qb_assign_1_63_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2356 [1/1] (0.00ns)   --->   "%tmp_21_63_4 = zext i1 %qb_assign_1_63_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2356 'zext' 'tmp_21_63_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp509 = add i8 %tmp_21_63_4, %tmp_3077" [S4_4/conv1d.h:1541]   --->   Operation 2357 'add' 'tmp509' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2358 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_63_4 = add i8 %macRegisters_63_V_l_4, %tmp509" [S4_4/conv1d.h:1541]   --->   Operation 2358 'add' 'p_Val2_7_63_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_5)   --->   "%tmp_4100 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2359 'bitselect' 'tmp_4100' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2360 [1/1] (0.00ns)   --->   "%tmp_3079 = sext i7 %tmp_3078 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2360 'sext' 'tmp_3079' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_5)   --->   "%tmp_4102 = trunc i70 %p_Val2_3_63_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2361 'trunc' 'tmp_4102' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_5)   --->   "%tmp_2046 = or i1 %tmp_4102, %tmp_4100" [S4_4/conv1d.h:1535]   --->   Operation 2362 'or' 'tmp_2046' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_5)   --->   "%tmp_2047 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_63_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2363 'partselect' 'tmp_2047' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_5)   --->   "%tmp_2048 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2047, i1 %tmp_2046)" [S4_4/conv1d.h:1535]   --->   Operation 2364 'bitconcatenate' 'tmp_2048' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2365 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_63_5 = icmp ne i62 %tmp_2048, 0" [S4_4/conv1d.h:1535]   --->   Operation 2365 'icmp' 'tmp_20_63_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2366 [1/1] (0.80ns)   --->   "%qb_assign_1_63_5 = and i1 %tmp_20_63_5, %tmp_4101" [S4_4/conv1d.h:1535]   --->   Operation 2366 'and' 'qb_assign_1_63_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2367 [1/1] (0.00ns)   --->   "%tmp_21_63_5 = zext i1 %qb_assign_1_63_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2367 'zext' 'tmp_21_63_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp510 = add i8 %tmp_21_63_5, %tmp_3079" [S4_4/conv1d.h:1541]   --->   Operation 2368 'add' 'tmp510' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2369 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_63_5 = add i8 %macRegisters_63_V_l_5, %tmp510" [S4_4/conv1d.h:1541]   --->   Operation 2369 'add' 'p_Val2_7_63_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2370 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_63_5, i8* %macRegisters_63_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2370 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 2371 [1/2] (8.66ns)   --->   "%p_Val2_3_63_6 = mul i70 %OP2_V_63_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2371 'mul' 'p_Val2_3_63_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2372 [1/1] (0.00ns)   --->   "%tmp_3080 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_63_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2372 'partselect' 'tmp_3080' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2373 [1/1] (0.00ns)   --->   "%tmp_4104 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2373 'bitselect' 'tmp_4104' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_7)   --->   "%tmp_4106 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2374 'bitselect' 'tmp_4106' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2375 [1/1] (0.00ns)   --->   "%tmp_3083 = sext i7 %tmp_3082 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2375 'sext' 'tmp_3083' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_7)   --->   "%tmp_4108 = trunc i70 %p_Val2_3_63_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2376 'trunc' 'tmp_4108' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_7)   --->   "%tmp_2054 = or i1 %tmp_4108, %tmp_4106" [S4_4/conv1d.h:1535]   --->   Operation 2377 'or' 'tmp_2054' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_7)   --->   "%tmp_2055 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_63_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2378 'partselect' 'tmp_2055' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_7)   --->   "%tmp_2056 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2055, i1 %tmp_2054)" [S4_4/conv1d.h:1535]   --->   Operation 2379 'bitconcatenate' 'tmp_2056' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2380 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_63_7 = icmp ne i62 %tmp_2056, 0" [S4_4/conv1d.h:1535]   --->   Operation 2380 'icmp' 'tmp_20_63_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2381 [1/1] (0.80ns)   --->   "%qb_assign_1_63_7 = and i1 %tmp_20_63_7, %tmp_4107" [S4_4/conv1d.h:1535]   --->   Operation 2381 'and' 'qb_assign_1_63_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2382 [1/1] (0.00ns)   --->   "%tmp_21_63_7 = zext i1 %qb_assign_1_63_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2382 'zext' 'tmp_21_63_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_10 : Operation 2383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp512 = add i8 %tmp_21_63_7, %tmp_3083" [S4_4/conv1d.h:1541]   --->   Operation 2383 'add' 'tmp512' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2384 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_63_7 = add i8 %macRegisters_63_V_l_7, %tmp512" [S4_4/conv1d.h:1541]   --->   Operation 2384 'add' 'p_Val2_7_63_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 2385 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_63_7, i8* %macRegisters_63_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2385 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 11 <SV = 7> <Delay = 8.66>
ST_11 : Operation 2386 [1/2] (8.66ns)   --->   "%p_Val2_3 = mul i70 %OP2_V_0_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2386 'mul' 'p_Val2_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_17 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2387 'partselect' 'tmp_17' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2388 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2388 'bitselect' 'tmp_25' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2389 [1/2] (8.66ns)   --->   "%p_Val2_3_0_1 = mul i70 %OP2_V_0_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2389 'mul' 'p_Val2_3_0_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2390 [1/1] (0.00ns)   --->   "%tmp_45 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_0_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2390 'partselect' 'tmp_45' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2391 'bitselect' 'tmp_53' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2392 [1/1] (0.00ns)   --->   "%OP2_V_0_2_cast = sext i7 %weights25_m_weights_13 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2392 'sext' 'OP2_V_0_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2393 [2/2] (8.66ns)   --->   "%p_Val2_3_0_2 = mul i70 %OP2_V_0_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2393 'mul' 'p_Val2_3_0_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2394 [1/1] (0.00ns)   --->   "%OP2_V_0_3_cast = sext i7 %weights25_m_weights_15 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2394 'sext' 'OP2_V_0_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2395 [2/2] (8.66ns)   --->   "%p_Val2_3_0_3 = mul i70 %OP2_V_0_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2395 'mul' 'p_Val2_3_0_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2396 [1/2] (2.77ns)   --->   "%weights25_m_weights_17 = load i7* %weights25_m_weights_16, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2396 'load' 'weights25_m_weights_17' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2397 [1/1] (0.00ns)   --->   "%weights25_m_weights_18 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10" [S4_4/conv1d.h:1529]   --->   Operation 2397 'getelementptr' 'weights25_m_weights_18' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2398 [2/2] (2.77ns)   --->   "%weights25_m_weights_19 = load i7* %weights25_m_weights_18, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2398 'load' 'weights25_m_weights_19' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2399 [1/1] (0.00ns)   --->   "%weights25_m_weights_20 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10" [S4_4/conv1d.h:1529]   --->   Operation 2399 'getelementptr' 'weights25_m_weights_20' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2400 [2/2] (2.77ns)   --->   "%weights25_m_weights_21 = load i7* %weights25_m_weights_20, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2400 'load' 'weights25_m_weights_21' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2401 [1/2] (2.77ns)   --->   "%weights25_m_weights_23 = load i7* %weights25_m_weights_22, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2401 'load' 'weights25_m_weights_23' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2402 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i7 %weights25_m_weights_25 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2402 'sext' 'OP2_V_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2403 [2/2] (8.66ns)   --->   "%p_Val2_3_1 = mul i70 %OP2_V_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2403 'mul' 'p_Val2_3_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2404 [1/1] (0.00ns)   --->   "%OP2_V_1_1_cast = sext i7 %weights25_m_weights_27 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2404 'sext' 'OP2_V_1_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2405 [2/2] (8.66ns)   --->   "%p_Val2_3_1_1 = mul i70 %OP2_V_1_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2405 'mul' 'p_Val2_3_1_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2406 [1/2] (2.77ns)   --->   "%weights25_m_weights_29 = load i7* %weights25_m_weights_28, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2406 'load' 'weights25_m_weights_29' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2407 [1/1] (0.00ns)   --->   "%weights25_m_weights_30 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_1" [S4_4/conv1d.h:1529]   --->   Operation 2407 'getelementptr' 'weights25_m_weights_30' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2408 [2/2] (2.77ns)   --->   "%weights25_m_weights_31 = load i7* %weights25_m_weights_30, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2408 'load' 'weights25_m_weights_31' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2409 [1/1] (0.00ns)   --->   "%weights25_m_weights_32 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_1" [S4_4/conv1d.h:1529]   --->   Operation 2409 'getelementptr' 'weights25_m_weights_32' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2410 [2/2] (2.77ns)   --->   "%weights25_m_weights_33 = load i7* %weights25_m_weights_32, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2410 'load' 'weights25_m_weights_33' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2411 [1/1] (0.00ns)   --->   "%weights25_m_weights_38 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_1" [S4_4/conv1d.h:1529]   --->   Operation 2411 'getelementptr' 'weights25_m_weights_38' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2412 [2/2] (2.77ns)   --->   "%weights25_m_weights_39 = load i7* %weights25_m_weights_38, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2412 'load' 'weights25_m_weights_39' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2413 [1/2] (2.77ns)   --->   "%weights25_m_weights_41 = load i7* %weights25_m_weights_40, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2413 'load' 'weights25_m_weights_41' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2414 [1/2] (2.77ns)   --->   "%weights25_m_weights_43 = load i7* %weights25_m_weights_42, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2414 'load' 'weights25_m_weights_43' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2415 [1/1] (0.00ns)   --->   "%weights25_m_weights_44 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_2" [S4_4/conv1d.h:1529]   --->   Operation 2415 'getelementptr' 'weights25_m_weights_44' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2416 [2/2] (2.77ns)   --->   "%weights25_m_weights_45 = load i7* %weights25_m_weights_44, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2416 'load' 'weights25_m_weights_45' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_9_3_cast = sext i6 %tmp_9_1 to i7" [S4_4/conv1d.h:1529]   --->   Operation 2417 'sext' 'tmp_9_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2418 [1/1] (0.00ns)   --->   "%tmp_10_3 = zext i7 %tmp_9_3_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 2418 'zext' 'tmp_10_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2419 [1/1] (0.00ns)   --->   "%weights25_m_weights_56 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_3" [S4_4/conv1d.h:1529]   --->   Operation 2419 'getelementptr' 'weights25_m_weights_56' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2420 [2/2] (2.77ns)   --->   "%weights25_m_weights_57 = load i7* %weights25_m_weights_56, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2420 'load' 'weights25_m_weights_57' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2421 [1/1] (0.00ns)   --->   "%weights25_m_weights_58 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_3" [S4_4/conv1d.h:1529]   --->   Operation 2421 'getelementptr' 'weights25_m_weights_58' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2422 [2/2] (2.77ns)   --->   "%weights25_m_weights_59 = load i7* %weights25_m_weights_58, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2422 'load' 'weights25_m_weights_59' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2423 [1/2] (1.75ns)   --->   "%macRegisters_54_V_l_7 = load i8* %macRegisters_54_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2423 'load' 'macRegisters_54_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2424 [1/2] (1.75ns)   --->   "%macRegisters_55_V_l_5 = load i8* %macRegisters_55_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2424 'load' 'macRegisters_55_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2425 [1/2] (1.75ns)   --->   "%macRegisters_55_V_l_6 = load i8* %macRegisters_55_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2425 'load' 'macRegisters_55_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2426 [2/2] (1.75ns)   --->   "%macRegisters_55_V_l_7 = load i8* %macRegisters_55_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2426 'load' 'macRegisters_55_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2427 [1/2] (1.75ns)   --->   "%macRegisters_56_V_l_3 = load i8* %macRegisters_56_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2427 'load' 'macRegisters_56_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2428 [1/2] (1.75ns)   --->   "%macRegisters_56_V_l_4 = load i8* %macRegisters_56_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2428 'load' 'macRegisters_56_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2429 [2/2] (1.75ns)   --->   "%macRegisters_56_V_l_5 = load i8* %macRegisters_56_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2429 'load' 'macRegisters_56_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2430 [2/2] (1.75ns)   --->   "%macRegisters_56_V_l_6 = load i8* %macRegisters_56_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2430 'load' 'macRegisters_56_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2431 [1/2] (1.75ns)   --->   "%macRegisters_57_V_l_2 = load i8* %macRegisters_57_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2431 'load' 'macRegisters_57_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2432 [1/2] (1.75ns)   --->   "%macRegisters_57_V_l_3 = load i8* %macRegisters_57_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2432 'load' 'macRegisters_57_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2433 [2/2] (1.75ns)   --->   "%macRegisters_57_V_l_4 = load i8* %macRegisters_57_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2433 'load' 'macRegisters_57_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2434 [2/2] (1.75ns)   --->   "%macRegisters_57_V_l_5 = load i8* %macRegisters_57_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2434 'load' 'macRegisters_57_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2435 [1/2] (1.75ns)   --->   "%macRegisters_58_V_l_1 = load i8* %macRegisters_58_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2435 'load' 'macRegisters_58_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2436 [2/2] (1.75ns)   --->   "%macRegisters_58_V_l_2 = load i8* %macRegisters_58_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2436 'load' 'macRegisters_58_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2437 [2/2] (1.75ns)   --->   "%macRegisters_58_V_l_3 = load i8* %macRegisters_58_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2437 'load' 'macRegisters_58_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2438 [1/2] (1.75ns)   --->   "%macRegisters_59_V_l = load i8* %macRegisters_59_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2438 'load' 'macRegisters_59_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2439 [1/2] (1.75ns)   --->   "%macRegisters_59_V_l_1 = load i8* %macRegisters_59_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2439 'load' 'macRegisters_59_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2440 [2/2] (1.75ns)   --->   "%macRegisters_59_V_l_2 = load i8* %macRegisters_59_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2440 'load' 'macRegisters_59_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2441 [1/2] (2.77ns)   --->   "%weights25_m_weights_959 = load i7* %weights25_m_weights_958, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2441 'load' 'weights25_m_weights_959' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2442 [1/1] (0.00ns)   --->   "%OP2_V_59_4_cast = sext i7 %weights25_m_weights_961 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2442 'sext' 'OP2_V_59_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2443 [2/2] (8.66ns)   --->   "%p_Val2_3_59_4 = mul i70 %OP2_V_59_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2443 'mul' 'p_Val2_3_59_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2444 [1/2] (2.77ns)   --->   "%weights25_m_weights_963 = load i7* %weights25_m_weights_962, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2444 'load' 'weights25_m_weights_963' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2445 [1/2] (8.66ns)   --->   "%p_Val2_3_59_6 = mul i70 %OP2_V_59_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2445 'mul' 'p_Val2_3_59_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2446 [1/1] (0.00ns)   --->   "%tmp_3016 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_59_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2446 'partselect' 'tmp_3016' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2447 [1/1] (0.00ns)   --->   "%tmp_4008 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2447 'bitselect' 'tmp_4008' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_7)   --->   "%tmp_4010 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2448 'bitselect' 'tmp_4010' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2449 [1/1] (0.00ns)   --->   "%tmp_3019 = sext i7 %tmp_3018 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2449 'sext' 'tmp_3019' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_7)   --->   "%tmp_4012 = trunc i70 %p_Val2_3_59_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2450 'trunc' 'tmp_4012' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_7)   --->   "%tmp_1926 = or i1 %tmp_4012, %tmp_4010" [S4_4/conv1d.h:1535]   --->   Operation 2451 'or' 'tmp_1926' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_7)   --->   "%tmp_1927 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_59_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2452 'partselect' 'tmp_1927' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_7)   --->   "%tmp_1928 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1927, i1 %tmp_1926)" [S4_4/conv1d.h:1535]   --->   Operation 2453 'bitconcatenate' 'tmp_1928' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2454 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_59_7 = icmp ne i62 %tmp_1928, 0" [S4_4/conv1d.h:1535]   --->   Operation 2454 'icmp' 'tmp_20_59_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2455 [1/1] (0.80ns)   --->   "%qb_assign_1_59_7 = and i1 %tmp_20_59_7, %tmp_4011" [S4_4/conv1d.h:1535]   --->   Operation 2455 'and' 'qb_assign_1_59_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2456 [1/1] (0.00ns)   --->   "%tmp_21_59_7 = zext i1 %qb_assign_1_59_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2456 'zext' 'tmp_21_59_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp480 = add i8 %tmp_21_59_7, %tmp_3019" [S4_4/conv1d.h:1541]   --->   Operation 2457 'add' 'tmp480' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2458 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_59_7 = add i8 %macRegisters_59_V_l_7, %tmp480" [S4_4/conv1d.h:1541]   --->   Operation 2458 'add' 'p_Val2_7_59_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2459 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_59_7, i8* %macRegisters_59_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2459 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2460 [2/2] (1.75ns)   --->   "%macRegisters_60_V_l = load i8* %macRegisters_60_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2460 'load' 'macRegisters_60_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_5)   --->   "%tmp_4028 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2461 'bitselect' 'tmp_4028' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2462 [1/1] (0.00ns)   --->   "%tmp_3031 = sext i7 %tmp_3030 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2462 'sext' 'tmp_3031' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_5)   --->   "%tmp_4030 = trunc i70 %p_Val2_3_60_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2463 'trunc' 'tmp_4030' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_5)   --->   "%tmp_1950 = or i1 %tmp_4030, %tmp_4028" [S4_4/conv1d.h:1535]   --->   Operation 2464 'or' 'tmp_1950' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_5)   --->   "%tmp_1951 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_60_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2465 'partselect' 'tmp_1951' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_5)   --->   "%tmp_1952 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1951, i1 %tmp_1950)" [S4_4/conv1d.h:1535]   --->   Operation 2466 'bitconcatenate' 'tmp_1952' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2467 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_60_5 = icmp ne i62 %tmp_1952, 0" [S4_4/conv1d.h:1535]   --->   Operation 2467 'icmp' 'tmp_20_60_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2468 [1/1] (0.80ns)   --->   "%qb_assign_1_60_5 = and i1 %tmp_20_60_5, %tmp_4029" [S4_4/conv1d.h:1535]   --->   Operation 2468 'and' 'qb_assign_1_60_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2469 [1/1] (0.00ns)   --->   "%tmp_21_60_5 = zext i1 %qb_assign_1_60_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2469 'zext' 'tmp_21_60_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp486 = add i8 %tmp_21_60_5, %tmp_3031" [S4_4/conv1d.h:1541]   --->   Operation 2470 'add' 'tmp486' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2471 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_60_5 = add i8 %macRegisters_60_V_l_5, %tmp486" [S4_4/conv1d.h:1541]   --->   Operation 2471 'add' 'p_Val2_7_60_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2472 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_60_5, i8* %macRegisters_60_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2472 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60)   --->   "%tmp_4037 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2473 'bitselect' 'tmp_4037' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2474 [1/1] (0.00ns)   --->   "%tmp_3037 = sext i7 %tmp_3036 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2474 'sext' 'tmp_3037' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60)   --->   "%tmp_4039 = trunc i70 %p_Val2_3_60 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2475 'trunc' 'tmp_4039' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60)   --->   "%tmp_1962 = or i1 %tmp_4039, %tmp_4037" [S4_4/conv1d.h:1535]   --->   Operation 2476 'or' 'tmp_1962' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60)   --->   "%tmp_1963 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_60, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2477 'partselect' 'tmp_1963' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60)   --->   "%tmp_1964 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1963, i1 %tmp_1962)" [S4_4/conv1d.h:1535]   --->   Operation 2478 'bitconcatenate' 'tmp_1964' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2479 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_60 = icmp ne i62 %tmp_1964, 0" [S4_4/conv1d.h:1535]   --->   Operation 2479 'icmp' 'tmp_20_60' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2480 [1/1] (0.80ns)   --->   "%qb_assign_1_60 = and i1 %tmp_20_60, %tmp_4038" [S4_4/conv1d.h:1535]   --->   Operation 2480 'and' 'qb_assign_1_60' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2481 [1/1] (0.00ns)   --->   "%tmp_21_60 = zext i1 %qb_assign_1_60 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2481 'zext' 'tmp_21_60' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp489 = add i8 %tmp_21_60, %tmp_3037" [S4_4/conv1d.h:1541]   --->   Operation 2482 'add' 'tmp489' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2483 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_60 = add i8 %macRegisters_61_V_l, %tmp489" [S4_4/conv1d.h:1541]   --->   Operation 2483 'add' 'p_Val2_7_60' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2484 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_60, i8* %macRegisters_61_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2484 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_1)   --->   "%tmp_4040 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2485 'bitselect' 'tmp_4040' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2486 [1/1] (0.00ns)   --->   "%tmp_3039 = sext i7 %tmp_3038 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2486 'sext' 'tmp_3039' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_1)   --->   "%tmp_4042 = trunc i70 %p_Val2_3_61_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2487 'trunc' 'tmp_4042' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_1)   --->   "%tmp_1966 = or i1 %tmp_4042, %tmp_4040" [S4_4/conv1d.h:1535]   --->   Operation 2488 'or' 'tmp_1966' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_1)   --->   "%tmp_1967 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_61_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2489 'partselect' 'tmp_1967' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_1)   --->   "%tmp_1968 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1967, i1 %tmp_1966)" [S4_4/conv1d.h:1535]   --->   Operation 2490 'bitconcatenate' 'tmp_1968' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2491 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_61_1 = icmp ne i62 %tmp_1968, 0" [S4_4/conv1d.h:1535]   --->   Operation 2491 'icmp' 'tmp_20_61_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2492 [1/1] (0.80ns)   --->   "%qb_assign_1_61_1 = and i1 %tmp_20_61_1, %tmp_4041" [S4_4/conv1d.h:1535]   --->   Operation 2492 'and' 'qb_assign_1_61_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2493 [1/1] (0.00ns)   --->   "%tmp_21_61_1 = zext i1 %qb_assign_1_61_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2493 'zext' 'tmp_21_61_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp490 = add i8 %tmp_21_61_1, %tmp_3039" [S4_4/conv1d.h:1541]   --->   Operation 2494 'add' 'tmp490' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2495 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_61_1 = add i8 %macRegisters_61_V_l_1, %tmp490" [S4_4/conv1d.h:1541]   --->   Operation 2495 'add' 'p_Val2_7_61_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2496 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_61_1, i8* %macRegisters_61_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2496 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2497 [1/2] (8.66ns)   --->   "%p_Val2_3_61_2 = mul i70 %OP2_V_61_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2497 'mul' 'p_Val2_3_61_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2498 [1/1] (0.00ns)   --->   "%tmp_3040 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_61_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2498 'partselect' 'tmp_3040' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_4044 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2499 'bitselect' 'tmp_4044' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2500 [1/2] (8.66ns)   --->   "%p_Val2_3_61_3 = mul i70 %OP2_V_61_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2500 'mul' 'p_Val2_3_61_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2501 [1/1] (0.00ns)   --->   "%tmp_3042 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_61_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2501 'partselect' 'tmp_3042' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_4047 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2502 'bitselect' 'tmp_4047' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2503 [1/2] (8.66ns)   --->   "%p_Val2_3_61_4 = mul i70 %OP2_V_61_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2503 'mul' 'p_Val2_3_61_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2504 [1/1] (0.00ns)   --->   "%tmp_3044 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_61_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2504 'partselect' 'tmp_3044' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2505 [1/1] (0.00ns)   --->   "%tmp_4050 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2505 'bitselect' 'tmp_4050' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2506 [1/1] (0.00ns)   --->   "%OP2_V_61_5_cast = sext i7 %weights25_m_weights_995 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2506 'sext' 'OP2_V_61_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2507 [2/2] (8.66ns)   --->   "%p_Val2_3_61_5 = mul i70 %OP2_V_61_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2507 'mul' 'p_Val2_3_61_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2508 [1/2] (2.77ns)   --->   "%weights25_m_weights_997 = load i7* %weights25_m_weights_996, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2508 'load' 'weights25_m_weights_997' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_11 : Operation 2509 [1/1] (0.00ns)   --->   "%OP2_V_61_7_cast = sext i7 %weights25_m_weights_999 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2509 'sext' 'OP2_V_61_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2510 [2/2] (8.66ns)   --->   "%p_Val2_3_61_7 = mul i70 %OP2_V_61_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2510 'mul' 'p_Val2_3_61_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_2)   --->   "%tmp_4067 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2511 'bitselect' 'tmp_4067' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_3057 = sext i7 %tmp_3056 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2512 'sext' 'tmp_3057' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_2)   --->   "%tmp_4069 = trunc i70 %p_Val2_3_62_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2513 'trunc' 'tmp_4069' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_2)   --->   "%tmp_2002 = or i1 %tmp_4069, %tmp_4067" [S4_4/conv1d.h:1535]   --->   Operation 2514 'or' 'tmp_2002' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_2)   --->   "%tmp_2003 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_62_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2515 'partselect' 'tmp_2003' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_2)   --->   "%tmp_2004 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2003, i1 %tmp_2002)" [S4_4/conv1d.h:1535]   --->   Operation 2516 'bitconcatenate' 'tmp_2004' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2517 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_62_2 = icmp ne i62 %tmp_2004, 0" [S4_4/conv1d.h:1535]   --->   Operation 2517 'icmp' 'tmp_20_62_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2518 [1/1] (0.80ns)   --->   "%qb_assign_1_62_2 = and i1 %tmp_20_62_2, %tmp_4068" [S4_4/conv1d.h:1535]   --->   Operation 2518 'and' 'qb_assign_1_62_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2519 [1/1] (0.00ns)   --->   "%tmp_21_62_2 = zext i1 %qb_assign_1_62_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2519 'zext' 'tmp_21_62_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp499 = add i8 %tmp_21_62_2, %tmp_3057" [S4_4/conv1d.h:1541]   --->   Operation 2520 'add' 'tmp499' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2521 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_62_2 = add i8 %macRegisters_62_V_l_2, %tmp499" [S4_4/conv1d.h:1541]   --->   Operation 2521 'add' 'p_Val2_7_62_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_3)   --->   "%tmp_4070 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2522 'bitselect' 'tmp_4070' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_3059 = sext i7 %tmp_3058 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2523 'sext' 'tmp_3059' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_3)   --->   "%tmp_4072 = trunc i70 %p_Val2_3_62_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2524 'trunc' 'tmp_4072' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_3)   --->   "%tmp_2006 = or i1 %tmp_4072, %tmp_4070" [S4_4/conv1d.h:1535]   --->   Operation 2525 'or' 'tmp_2006' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_3)   --->   "%tmp_2007 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_62_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2526 'partselect' 'tmp_2007' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_3)   --->   "%tmp_2008 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2007, i1 %tmp_2006)" [S4_4/conv1d.h:1535]   --->   Operation 2527 'bitconcatenate' 'tmp_2008' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2528 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_62_3 = icmp ne i62 %tmp_2008, 0" [S4_4/conv1d.h:1535]   --->   Operation 2528 'icmp' 'tmp_20_62_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2529 [1/1] (0.80ns)   --->   "%qb_assign_1_62_3 = and i1 %tmp_20_62_3, %tmp_4071" [S4_4/conv1d.h:1535]   --->   Operation 2529 'and' 'qb_assign_1_62_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_21_62_3 = zext i1 %qb_assign_1_62_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2530 'zext' 'tmp_21_62_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp500 = add i8 %tmp_21_62_3, %tmp_3059" [S4_4/conv1d.h:1541]   --->   Operation 2531 'add' 'tmp500' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2532 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_62_3 = add i8 %macRegisters_62_V_l_3, %tmp500" [S4_4/conv1d.h:1541]   --->   Operation 2532 'add' 'p_Val2_7_62_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2533 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_62_3, i8* %macRegisters_62_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2533 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_4)   --->   "%tmp_4073 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2534 'bitselect' 'tmp_4073' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2535 [1/1] (0.00ns)   --->   "%tmp_3061 = sext i7 %tmp_3060 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2535 'sext' 'tmp_3061' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_4)   --->   "%tmp_4075 = trunc i70 %p_Val2_3_62_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2536 'trunc' 'tmp_4075' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_4)   --->   "%tmp_2010 = or i1 %tmp_4075, %tmp_4073" [S4_4/conv1d.h:1535]   --->   Operation 2537 'or' 'tmp_2010' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_4)   --->   "%tmp_2011 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_62_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2538 'partselect' 'tmp_2011' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_4)   --->   "%tmp_2012 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2011, i1 %tmp_2010)" [S4_4/conv1d.h:1535]   --->   Operation 2539 'bitconcatenate' 'tmp_2012' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2540 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_62_4 = icmp ne i62 %tmp_2012, 0" [S4_4/conv1d.h:1535]   --->   Operation 2540 'icmp' 'tmp_20_62_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2541 [1/1] (0.80ns)   --->   "%qb_assign_1_62_4 = and i1 %tmp_20_62_4, %tmp_4074" [S4_4/conv1d.h:1535]   --->   Operation 2541 'and' 'qb_assign_1_62_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2542 [1/1] (0.00ns)   --->   "%tmp_21_62_4 = zext i1 %qb_assign_1_62_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2542 'zext' 'tmp_21_62_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp501 = add i8 %tmp_21_62_4, %tmp_3061" [S4_4/conv1d.h:1541]   --->   Operation 2543 'add' 'tmp501' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2544 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_62_4 = add i8 %macRegisters_62_V_l_4, %tmp501" [S4_4/conv1d.h:1541]   --->   Operation 2544 'add' 'p_Val2_7_62_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2545 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_62_4, i8* %macRegisters_62_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2545 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2546 [1/2] (8.66ns)   --->   "%p_Val2_3_62_5 = mul i70 %OP2_V_62_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2546 'mul' 'p_Val2_3_62_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2547 [1/1] (0.00ns)   --->   "%tmp_3062 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_62_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2547 'partselect' 'tmp_3062' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2548 [1/1] (0.00ns)   --->   "%tmp_4077 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2548 'bitselect' 'tmp_4077' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2549 [1/1] (0.00ns)   --->   "%OP2_V_62_6_cast = sext i7 %weights25_m_weights_1013 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2549 'sext' 'OP2_V_62_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2550 [2/2] (8.66ns)   --->   "%p_Val2_3_62_6 = mul i70 %OP2_V_62_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2550 'mul' 'p_Val2_3_62_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2551 [1/2] (8.66ns)   --->   "%p_Val2_3_62_7 = mul i70 %OP2_V_62_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2551 'mul' 'p_Val2_3_62_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2552 [1/1] (0.00ns)   --->   "%tmp_3066 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_62_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2552 'partselect' 'tmp_3066' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2553 [1/1] (0.00ns)   --->   "%tmp_4083 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2553 'bitselect' 'tmp_4083' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2554 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_63_4, i8* %macRegisters_63_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2554 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_6)   --->   "%tmp_4103 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2555 'bitselect' 'tmp_4103' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2556 [1/1] (0.00ns)   --->   "%tmp_3081 = sext i7 %tmp_3080 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2556 'sext' 'tmp_3081' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_6)   --->   "%tmp_4105 = trunc i70 %p_Val2_3_63_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2557 'trunc' 'tmp_4105' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_6)   --->   "%tmp_2050 = or i1 %tmp_4105, %tmp_4103" [S4_4/conv1d.h:1535]   --->   Operation 2558 'or' 'tmp_2050' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_6)   --->   "%tmp_2051 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_63_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2559 'partselect' 'tmp_2051' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_6)   --->   "%tmp_2052 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2051, i1 %tmp_2050)" [S4_4/conv1d.h:1535]   --->   Operation 2560 'bitconcatenate' 'tmp_2052' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2561 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_63_6 = icmp ne i62 %tmp_2052, 0" [S4_4/conv1d.h:1535]   --->   Operation 2561 'icmp' 'tmp_20_63_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2562 [1/1] (0.80ns)   --->   "%qb_assign_1_63_6 = and i1 %tmp_20_63_6, %tmp_4104" [S4_4/conv1d.h:1535]   --->   Operation 2562 'and' 'qb_assign_1_63_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2563 [1/1] (0.00ns)   --->   "%tmp_21_63_6 = zext i1 %qb_assign_1_63_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2563 'zext' 'tmp_21_63_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_11 : Operation 2564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp511 = add i8 %tmp_21_63_6, %tmp_3081" [S4_4/conv1d.h:1541]   --->   Operation 2564 'add' 'tmp511' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2565 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_63_6 = add i8 %macRegisters_63_V_l_6, %tmp511" [S4_4/conv1d.h:1541]   --->   Operation 2565 'add' 'p_Val2_7_63_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 2566 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_63_6, i8* %macRegisters_63_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2566 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 12 <SV = 8> <Delay = 8.66>
ST_12 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2567 'bitselect' 'tmp_13' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2568 [1/1] (0.00ns)   --->   "%tmp_21 = sext i7 %tmp_17 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2568 'sext' 'tmp_21' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_29 = trunc i70 %p_Val2_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2569 'trunc' 'tmp_29' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_8 = or i1 %tmp_29, %tmp_13" [S4_4/conv1d.h:1535]   --->   Operation 2570 'or' 'tmp_8' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_9 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2571 'partselect' 'tmp_9' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_12 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_9, i1 %tmp_8)" [S4_4/conv1d.h:1535]   --->   Operation 2572 'bitconcatenate' 'tmp_12' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2573 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_33 = icmp ne i62 %tmp_12, 0" [S4_4/conv1d.h:1535]   --->   Operation 2573 'icmp' 'tmp_33' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2574 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_33, %tmp_25" [S4_4/conv1d.h:1535]   --->   Operation 2574 'and' 'qb_assign_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2575 [1/1] (0.00ns)   --->   "%tmp_37 = zext i1 %qb_assign_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2575 'zext' 'tmp_37' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_37, %tmp_21" [S4_4/conv1d.h:1541]   --->   Operation 2576 'add' 'tmp1' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2577 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7 = add i8 %macRegisters_0_V_lo, %tmp1" [S4_4/conv1d.h:1541]   --->   Operation 2577 'add' 'p_Val2_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2578 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7, i8* %macRegisters_0_V_ad, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2578 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_1)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2579 'bitselect' 'tmp_41' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2580 [1/1] (0.00ns)   --->   "%tmp_49 = sext i7 %tmp_45 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2580 'sext' 'tmp_49' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_1)   --->   "%tmp_57 = trunc i70 %p_Val2_3_0_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2581 'trunc' 'tmp_57' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_1)   --->   "%tmp_14 = or i1 %tmp_57, %tmp_41" [S4_4/conv1d.h:1535]   --->   Operation 2582 'or' 'tmp_14' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_1)   --->   "%tmp_15 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_0_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2583 'partselect' 'tmp_15' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_1)   --->   "%tmp_16 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_15, i1 %tmp_14)" [S4_4/conv1d.h:1535]   --->   Operation 2584 'bitconcatenate' 'tmp_16' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2585 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_0_1 = icmp ne i62 %tmp_16, 0" [S4_4/conv1d.h:1535]   --->   Operation 2585 'icmp' 'tmp_20_0_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2586 [1/1] (0.80ns)   --->   "%qb_assign_1_0_1 = and i1 %tmp_20_0_1, %tmp_53" [S4_4/conv1d.h:1535]   --->   Operation 2586 'and' 'qb_assign_1_0_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2587 [1/1] (0.00ns)   --->   "%tmp_21_0_1 = zext i1 %qb_assign_1_0_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2587 'zext' 'tmp_21_0_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_21_0_1, %tmp_49" [S4_4/conv1d.h:1541]   --->   Operation 2588 'add' 'tmp2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2589 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_0_1 = add i8 %macRegisters_0_V_lo_1, %tmp2" [S4_4/conv1d.h:1541]   --->   Operation 2589 'add' 'p_Val2_7_0_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2590 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_0_1, i8* %macRegisters_0_V_ad_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2590 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2591 [1/2] (8.66ns)   --->   "%p_Val2_3_0_2 = mul i70 %OP2_V_0_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2591 'mul' 'p_Val2_3_0_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2592 [1/1] (0.00ns)   --->   "%tmp_65 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_0_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2592 'partselect' 'tmp_65' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2593 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2593 'bitselect' 'tmp_73' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2594 [1/2] (8.66ns)   --->   "%p_Val2_3_0_3 = mul i70 %OP2_V_0_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2594 'mul' 'p_Val2_3_0_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2595 [1/1] (0.00ns)   --->   "%tmp_85 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_0_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2595 'partselect' 'tmp_85' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2596 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2596 'bitselect' 'tmp_93' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2597 [1/1] (0.00ns)   --->   "%OP2_V_0_4_cast = sext i7 %weights25_m_weights_17 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2597 'sext' 'OP2_V_0_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2598 [2/2] (8.66ns)   --->   "%p_Val2_3_0_4 = mul i70 %OP2_V_0_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2598 'mul' 'p_Val2_3_0_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2599 [1/2] (2.77ns)   --->   "%weights25_m_weights_19 = load i7* %weights25_m_weights_18, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2599 'load' 'weights25_m_weights_19' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2600 [1/2] (2.77ns)   --->   "%weights25_m_weights_21 = load i7* %weights25_m_weights_20, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2600 'load' 'weights25_m_weights_21' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2601 [1/1] (0.00ns)   --->   "%OP2_V_0_7_cast = sext i7 %weights25_m_weights_23 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2601 'sext' 'OP2_V_0_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2602 [2/2] (8.66ns)   --->   "%p_Val2_3_0_7 = mul i70 %OP2_V_0_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2602 'mul' 'p_Val2_3_0_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2603 [1/2] (8.66ns)   --->   "%p_Val2_3_1 = mul i70 %OP2_V_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2603 'mul' 'p_Val2_3_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2604 [1/1] (0.00ns)   --->   "%tmp_185 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2604 'partselect' 'tmp_185' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2605 [1/1] (0.00ns)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2605 'bitselect' 'tmp_193' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2606 [1/2] (8.66ns)   --->   "%p_Val2_3_1_1 = mul i70 %OP2_V_1_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2606 'mul' 'p_Val2_3_1_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2607 [1/1] (0.00ns)   --->   "%tmp_205 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_1_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2607 'partselect' 'tmp_205' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2608 [1/1] (0.00ns)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2608 'bitselect' 'tmp_213' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2609 [1/1] (0.00ns)   --->   "%OP2_V_1_2_cast = sext i7 %weights25_m_weights_29 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2609 'sext' 'OP2_V_1_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2610 [2/2] (8.66ns)   --->   "%p_Val2_3_1_2 = mul i70 %OP2_V_1_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2610 'mul' 'p_Val2_3_1_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2611 [1/2] (2.77ns)   --->   "%weights25_m_weights_31 = load i7* %weights25_m_weights_30, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2611 'load' 'weights25_m_weights_31' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2612 [1/2] (2.77ns)   --->   "%weights25_m_weights_33 = load i7* %weights25_m_weights_32, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2612 'load' 'weights25_m_weights_33' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2613 [1/1] (0.00ns)   --->   "%weights25_m_weights_34 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_1" [S4_4/conv1d.h:1529]   --->   Operation 2613 'getelementptr' 'weights25_m_weights_34' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2614 [2/2] (2.77ns)   --->   "%weights25_m_weights_35 = load i7* %weights25_m_weights_34, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2614 'load' 'weights25_m_weights_35' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2615 [1/1] (0.00ns)   --->   "%weights25_m_weights_36 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_1" [S4_4/conv1d.h:1529]   --->   Operation 2615 'getelementptr' 'weights25_m_weights_36' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2616 [2/2] (2.77ns)   --->   "%weights25_m_weights_37 = load i7* %weights25_m_weights_36, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2616 'load' 'weights25_m_weights_37' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2617 [1/2] (2.77ns)   --->   "%weights25_m_weights_39 = load i7* %weights25_m_weights_38, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2617 'load' 'weights25_m_weights_39' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2618 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i7 %weights25_m_weights_41 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2618 'sext' 'OP2_V_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2619 [2/2] (8.66ns)   --->   "%p_Val2_3_2 = mul i70 %OP2_V_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2619 'mul' 'p_Val2_3_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2620 [1/1] (0.00ns)   --->   "%OP2_V_2_1_cast = sext i7 %weights25_m_weights_43 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2620 'sext' 'OP2_V_2_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2621 [2/2] (8.66ns)   --->   "%p_Val2_3_2_1 = mul i70 %OP2_V_2_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2621 'mul' 'p_Val2_3_2_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2622 [1/2] (2.77ns)   --->   "%weights25_m_weights_45 = load i7* %weights25_m_weights_44, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2622 'load' 'weights25_m_weights_45' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2623 [1/1] (0.00ns)   --->   "%weights25_m_weights_46 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_2" [S4_4/conv1d.h:1529]   --->   Operation 2623 'getelementptr' 'weights25_m_weights_46' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2624 [2/2] (2.77ns)   --->   "%weights25_m_weights_47 = load i7* %weights25_m_weights_46, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2624 'load' 'weights25_m_weights_47' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2625 [1/1] (0.00ns)   --->   "%weights25_m_weights_48 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_2" [S4_4/conv1d.h:1529]   --->   Operation 2625 'getelementptr' 'weights25_m_weights_48' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2626 [2/2] (2.77ns)   --->   "%weights25_m_weights_49 = load i7* %weights25_m_weights_48, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2626 'load' 'weights25_m_weights_49' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2627 [1/1] (0.00ns)   --->   "%weights25_m_weights_54 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_2" [S4_4/conv1d.h:1529]   --->   Operation 2627 'getelementptr' 'weights25_m_weights_54' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2628 [2/2] (2.77ns)   --->   "%weights25_m_weights_55 = load i7* %weights25_m_weights_54, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2628 'load' 'weights25_m_weights_55' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2629 [1/2] (2.77ns)   --->   "%weights25_m_weights_57 = load i7* %weights25_m_weights_56, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2629 'load' 'weights25_m_weights_57' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2630 [1/2] (2.77ns)   --->   "%weights25_m_weights_59 = load i7* %weights25_m_weights_58, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2630 'load' 'weights25_m_weights_59' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2631 [1/1] (0.00ns)   --->   "%weights25_m_weights_60 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_3" [S4_4/conv1d.h:1529]   --->   Operation 2631 'getelementptr' 'weights25_m_weights_60' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2632 [2/2] (2.77ns)   --->   "%weights25_m_weights_61 = load i7* %weights25_m_weights_60, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2632 'load' 'weights25_m_weights_61' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2633 [1/1] (0.00ns)   --->   "%tmp_10_4 = zext i8 %tmp_9_2 to i64" [S4_4/conv1d.h:1529]   --->   Operation 2633 'zext' 'tmp_10_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2634 [1/1] (0.00ns)   --->   "%weights25_m_weights_72 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_4" [S4_4/conv1d.h:1529]   --->   Operation 2634 'getelementptr' 'weights25_m_weights_72' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2635 [2/2] (2.77ns)   --->   "%weights25_m_weights_73 = load i7* %weights25_m_weights_72, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2635 'load' 'weights25_m_weights_73' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2636 [1/1] (0.00ns)   --->   "%weights25_m_weights_74 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_4" [S4_4/conv1d.h:1529]   --->   Operation 2636 'getelementptr' 'weights25_m_weights_74' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2637 [2/2] (2.77ns)   --->   "%weights25_m_weights_75 = load i7* %weights25_m_weights_74, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2637 'load' 'weights25_m_weights_75' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_12 : Operation 2638 [1/2] (1.75ns)   --->   "%macRegisters_55_V_l_7 = load i8* %macRegisters_55_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2638 'load' 'macRegisters_55_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2639 [1/2] (1.75ns)   --->   "%macRegisters_56_V_l_5 = load i8* %macRegisters_56_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2639 'load' 'macRegisters_56_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2640 [1/2] (1.75ns)   --->   "%macRegisters_56_V_l_6 = load i8* %macRegisters_56_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2640 'load' 'macRegisters_56_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2641 [2/2] (1.75ns)   --->   "%macRegisters_56_V_l_7 = load i8* %macRegisters_56_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2641 'load' 'macRegisters_56_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2642 [1/2] (1.75ns)   --->   "%macRegisters_57_V_l_4 = load i8* %macRegisters_57_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2642 'load' 'macRegisters_57_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2643 [1/2] (1.75ns)   --->   "%macRegisters_57_V_l_5 = load i8* %macRegisters_57_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2643 'load' 'macRegisters_57_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2644 [2/2] (1.75ns)   --->   "%macRegisters_57_V_l_6 = load i8* %macRegisters_57_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2644 'load' 'macRegisters_57_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2645 [2/2] (1.75ns)   --->   "%macRegisters_57_V_l_7 = load i8* %macRegisters_57_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2645 'load' 'macRegisters_57_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2646 [1/2] (1.75ns)   --->   "%macRegisters_58_V_l_2 = load i8* %macRegisters_58_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2646 'load' 'macRegisters_58_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2647 [1/2] (1.75ns)   --->   "%macRegisters_58_V_l_3 = load i8* %macRegisters_58_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2647 'load' 'macRegisters_58_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2648 [2/2] (1.75ns)   --->   "%macRegisters_58_V_l_4 = load i8* %macRegisters_58_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2648 'load' 'macRegisters_58_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2649 [2/2] (1.75ns)   --->   "%macRegisters_58_V_l_5 = load i8* %macRegisters_58_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2649 'load' 'macRegisters_58_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2650 [1/2] (1.75ns)   --->   "%macRegisters_59_V_l_2 = load i8* %macRegisters_59_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2650 'load' 'macRegisters_59_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2651 [1/1] (0.00ns)   --->   "%OP2_V_59_3_cast = sext i7 %weights25_m_weights_959 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2651 'sext' 'OP2_V_59_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2652 [2/2] (8.66ns)   --->   "%p_Val2_3_59_3 = mul i70 %OP2_V_59_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2652 'mul' 'p_Val2_3_59_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2653 [1/2] (8.66ns)   --->   "%p_Val2_3_59_4 = mul i70 %OP2_V_59_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2653 'mul' 'p_Val2_3_59_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2654 [1/1] (0.00ns)   --->   "%tmp_3012 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_59_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2654 'partselect' 'tmp_3012' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2655 [1/1] (0.00ns)   --->   "%tmp_4002 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2655 'bitselect' 'tmp_4002' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2656 [1/1] (0.00ns)   --->   "%OP2_V_59_5_cast = sext i7 %weights25_m_weights_963 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2656 'sext' 'OP2_V_59_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2657 [2/2] (8.66ns)   --->   "%p_Val2_3_59_5 = mul i70 %OP2_V_59_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2657 'mul' 'p_Val2_3_59_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_6)   --->   "%tmp_4007 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2658 'bitselect' 'tmp_4007' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2659 [1/1] (0.00ns)   --->   "%tmp_3017 = sext i7 %tmp_3016 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2659 'sext' 'tmp_3017' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_6)   --->   "%tmp_4009 = trunc i70 %p_Val2_3_59_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2660 'trunc' 'tmp_4009' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_6)   --->   "%tmp_1922 = or i1 %tmp_4009, %tmp_4007" [S4_4/conv1d.h:1535]   --->   Operation 2661 'or' 'tmp_1922' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_6)   --->   "%tmp_1923 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_59_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2662 'partselect' 'tmp_1923' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_6)   --->   "%tmp_1924 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1923, i1 %tmp_1922)" [S4_4/conv1d.h:1535]   --->   Operation 2663 'bitconcatenate' 'tmp_1924' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2664 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_59_6 = icmp ne i62 %tmp_1924, 0" [S4_4/conv1d.h:1535]   --->   Operation 2664 'icmp' 'tmp_20_59_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2665 [1/1] (0.80ns)   --->   "%qb_assign_1_59_6 = and i1 %tmp_20_59_6, %tmp_4008" [S4_4/conv1d.h:1535]   --->   Operation 2665 'and' 'qb_assign_1_59_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_21_59_6 = zext i1 %qb_assign_1_59_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2666 'zext' 'tmp_21_59_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp479 = add i8 %tmp_21_59_6, %tmp_3017" [S4_4/conv1d.h:1541]   --->   Operation 2667 'add' 'tmp479' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2668 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_59_6 = add i8 %macRegisters_59_V_l_6, %tmp479" [S4_4/conv1d.h:1541]   --->   Operation 2668 'add' 'p_Val2_7_59_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2669 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_59_6, i8* %macRegisters_59_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2669 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2670 [1/2] (1.75ns)   --->   "%macRegisters_60_V_l = load i8* %macRegisters_60_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2670 'load' 'macRegisters_60_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2671 [2/2] (1.75ns)   --->   "%macRegisters_60_V_l_1 = load i8* %macRegisters_60_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2671 'load' 'macRegisters_60_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2672 [2/2] (1.75ns)   --->   "%macRegisters_60_V_l_2 = load i8* %macRegisters_60_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2672 'load' 'macRegisters_60_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_2)   --->   "%tmp_4043 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2673 'bitselect' 'tmp_4043' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2674 [1/1] (0.00ns)   --->   "%tmp_3041 = sext i7 %tmp_3040 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2674 'sext' 'tmp_3041' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_2)   --->   "%tmp_4045 = trunc i70 %p_Val2_3_61_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2675 'trunc' 'tmp_4045' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_2)   --->   "%tmp_1970 = or i1 %tmp_4045, %tmp_4043" [S4_4/conv1d.h:1535]   --->   Operation 2676 'or' 'tmp_1970' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_2)   --->   "%tmp_1971 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_61_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2677 'partselect' 'tmp_1971' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_2)   --->   "%tmp_1972 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1971, i1 %tmp_1970)" [S4_4/conv1d.h:1535]   --->   Operation 2678 'bitconcatenate' 'tmp_1972' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2679 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_61_2 = icmp ne i62 %tmp_1972, 0" [S4_4/conv1d.h:1535]   --->   Operation 2679 'icmp' 'tmp_20_61_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2680 [1/1] (0.80ns)   --->   "%qb_assign_1_61_2 = and i1 %tmp_20_61_2, %tmp_4044" [S4_4/conv1d.h:1535]   --->   Operation 2680 'and' 'qb_assign_1_61_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2681 [1/1] (0.00ns)   --->   "%tmp_21_61_2 = zext i1 %qb_assign_1_61_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2681 'zext' 'tmp_21_61_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp491 = add i8 %tmp_21_61_2, %tmp_3041" [S4_4/conv1d.h:1541]   --->   Operation 2682 'add' 'tmp491' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2683 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_61_2 = add i8 %macRegisters_61_V_l_2, %tmp491" [S4_4/conv1d.h:1541]   --->   Operation 2683 'add' 'p_Val2_7_61_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_3)   --->   "%tmp_4046 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2684 'bitselect' 'tmp_4046' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2685 [1/1] (0.00ns)   --->   "%tmp_3043 = sext i7 %tmp_3042 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2685 'sext' 'tmp_3043' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_3)   --->   "%tmp_4048 = trunc i70 %p_Val2_3_61_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2686 'trunc' 'tmp_4048' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_3)   --->   "%tmp_1974 = or i1 %tmp_4048, %tmp_4046" [S4_4/conv1d.h:1535]   --->   Operation 2687 'or' 'tmp_1974' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_3)   --->   "%tmp_1975 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_61_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2688 'partselect' 'tmp_1975' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_3)   --->   "%tmp_1976 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1975, i1 %tmp_1974)" [S4_4/conv1d.h:1535]   --->   Operation 2689 'bitconcatenate' 'tmp_1976' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2690 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_61_3 = icmp ne i62 %tmp_1976, 0" [S4_4/conv1d.h:1535]   --->   Operation 2690 'icmp' 'tmp_20_61_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2691 [1/1] (0.80ns)   --->   "%qb_assign_1_61_3 = and i1 %tmp_20_61_3, %tmp_4047" [S4_4/conv1d.h:1535]   --->   Operation 2691 'and' 'qb_assign_1_61_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2692 [1/1] (0.00ns)   --->   "%tmp_21_61_3 = zext i1 %qb_assign_1_61_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2692 'zext' 'tmp_21_61_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp492 = add i8 %tmp_21_61_3, %tmp_3043" [S4_4/conv1d.h:1541]   --->   Operation 2693 'add' 'tmp492' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2694 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_61_3 = add i8 %macRegisters_61_V_l_3, %tmp492" [S4_4/conv1d.h:1541]   --->   Operation 2694 'add' 'p_Val2_7_61_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2695 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_61_3, i8* %macRegisters_61_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2695 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_4)   --->   "%tmp_4049 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2696 'bitselect' 'tmp_4049' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2697 [1/1] (0.00ns)   --->   "%tmp_3045 = sext i7 %tmp_3044 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2697 'sext' 'tmp_3045' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_4)   --->   "%tmp_4051 = trunc i70 %p_Val2_3_61_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2698 'trunc' 'tmp_4051' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_4)   --->   "%tmp_1978 = or i1 %tmp_4051, %tmp_4049" [S4_4/conv1d.h:1535]   --->   Operation 2699 'or' 'tmp_1978' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_4)   --->   "%tmp_1979 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_61_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2700 'partselect' 'tmp_1979' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_4)   --->   "%tmp_1980 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1979, i1 %tmp_1978)" [S4_4/conv1d.h:1535]   --->   Operation 2701 'bitconcatenate' 'tmp_1980' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2702 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_61_4 = icmp ne i62 %tmp_1980, 0" [S4_4/conv1d.h:1535]   --->   Operation 2702 'icmp' 'tmp_20_61_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2703 [1/1] (0.80ns)   --->   "%qb_assign_1_61_4 = and i1 %tmp_20_61_4, %tmp_4050" [S4_4/conv1d.h:1535]   --->   Operation 2703 'and' 'qb_assign_1_61_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2704 [1/1] (0.00ns)   --->   "%tmp_21_61_4 = zext i1 %qb_assign_1_61_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2704 'zext' 'tmp_21_61_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp493 = add i8 %tmp_21_61_4, %tmp_3045" [S4_4/conv1d.h:1541]   --->   Operation 2705 'add' 'tmp493' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2706 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_61_4 = add i8 %macRegisters_61_V_l_4, %tmp493" [S4_4/conv1d.h:1541]   --->   Operation 2706 'add' 'p_Val2_7_61_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2707 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_61_4, i8* %macRegisters_61_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2707 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2708 [1/2] (8.66ns)   --->   "%p_Val2_3_61_5 = mul i70 %OP2_V_61_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2708 'mul' 'p_Val2_3_61_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2709 [1/1] (0.00ns)   --->   "%tmp_3046 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_61_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2709 'partselect' 'tmp_3046' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2710 [1/1] (0.00ns)   --->   "%tmp_4053 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2710 'bitselect' 'tmp_4053' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2711 [1/1] (0.00ns)   --->   "%OP2_V_61_6_cast = sext i7 %weights25_m_weights_997 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2711 'sext' 'OP2_V_61_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2712 [2/2] (8.66ns)   --->   "%p_Val2_3_61_6 = mul i70 %OP2_V_61_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2712 'mul' 'p_Val2_3_61_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2713 [1/2] (8.66ns)   --->   "%p_Val2_3_61_7 = mul i70 %OP2_V_61_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2713 'mul' 'p_Val2_3_61_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2714 [1/1] (0.00ns)   --->   "%tmp_3050 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_61_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2714 'partselect' 'tmp_3050' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2715 [1/1] (0.00ns)   --->   "%tmp_4059 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2715 'bitselect' 'tmp_4059' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_5)   --->   "%tmp_4076 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2716 'bitselect' 'tmp_4076' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2717 [1/1] (0.00ns)   --->   "%tmp_3063 = sext i7 %tmp_3062 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2717 'sext' 'tmp_3063' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_5)   --->   "%tmp_4078 = trunc i70 %p_Val2_3_62_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2718 'trunc' 'tmp_4078' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_5)   --->   "%tmp_2014 = or i1 %tmp_4078, %tmp_4076" [S4_4/conv1d.h:1535]   --->   Operation 2719 'or' 'tmp_2014' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_5)   --->   "%tmp_2015 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_62_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2720 'partselect' 'tmp_2015' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_5)   --->   "%tmp_2016 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2015, i1 %tmp_2014)" [S4_4/conv1d.h:1535]   --->   Operation 2721 'bitconcatenate' 'tmp_2016' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2722 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_62_5 = icmp ne i62 %tmp_2016, 0" [S4_4/conv1d.h:1535]   --->   Operation 2722 'icmp' 'tmp_20_62_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2723 [1/1] (0.80ns)   --->   "%qb_assign_1_62_5 = and i1 %tmp_20_62_5, %tmp_4077" [S4_4/conv1d.h:1535]   --->   Operation 2723 'and' 'qb_assign_1_62_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2724 [1/1] (0.00ns)   --->   "%tmp_21_62_5 = zext i1 %qb_assign_1_62_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2724 'zext' 'tmp_21_62_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp502 = add i8 %tmp_21_62_5, %tmp_3063" [S4_4/conv1d.h:1541]   --->   Operation 2725 'add' 'tmp502' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2726 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_62_5 = add i8 %macRegisters_62_V_l_5, %tmp502" [S4_4/conv1d.h:1541]   --->   Operation 2726 'add' 'p_Val2_7_62_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2727 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_62_5, i8* %macRegisters_62_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2727 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2728 [1/2] (8.66ns)   --->   "%p_Val2_3_62_6 = mul i70 %OP2_V_62_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2728 'mul' 'p_Val2_3_62_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2729 [1/1] (0.00ns)   --->   "%tmp_3064 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_62_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2729 'partselect' 'tmp_3064' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2730 [1/1] (0.00ns)   --->   "%tmp_4080 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2730 'bitselect' 'tmp_4080' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_7)   --->   "%tmp_4082 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2731 'bitselect' 'tmp_4082' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2732 [1/1] (0.00ns)   --->   "%tmp_3067 = sext i7 %tmp_3066 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2732 'sext' 'tmp_3067' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_7)   --->   "%tmp_4084 = trunc i70 %p_Val2_3_62_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2733 'trunc' 'tmp_4084' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_7)   --->   "%tmp_2022 = or i1 %tmp_4084, %tmp_4082" [S4_4/conv1d.h:1535]   --->   Operation 2734 'or' 'tmp_2022' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_7)   --->   "%tmp_2023 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_62_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2735 'partselect' 'tmp_2023' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_7)   --->   "%tmp_2024 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2023, i1 %tmp_2022)" [S4_4/conv1d.h:1535]   --->   Operation 2736 'bitconcatenate' 'tmp_2024' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2737 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_62_7 = icmp ne i62 %tmp_2024, 0" [S4_4/conv1d.h:1535]   --->   Operation 2737 'icmp' 'tmp_20_62_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2738 [1/1] (0.80ns)   --->   "%qb_assign_1_62_7 = and i1 %tmp_20_62_7, %tmp_4083" [S4_4/conv1d.h:1535]   --->   Operation 2738 'and' 'qb_assign_1_62_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2739 [1/1] (0.00ns)   --->   "%tmp_21_62_7 = zext i1 %qb_assign_1_62_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2739 'zext' 'tmp_21_62_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 2740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp504 = add i8 %tmp_21_62_7, %tmp_3067" [S4_4/conv1d.h:1541]   --->   Operation 2740 'add' 'tmp504' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2741 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_62_7 = add i8 %macRegisters_62_V_l_7, %tmp504" [S4_4/conv1d.h:1541]   --->   Operation 2741 'add' 'p_Val2_7_62_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 2742 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_62_7, i8* %macRegisters_62_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2742 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2743 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_63_2, i8* %macRegisters_63_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2743 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 2744 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_63_3, i8* %macRegisters_63_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2744 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 13 <SV = 9> <Delay = 8.66>
ST_13 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_2)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2745 'bitselect' 'tmp_61' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2746 [1/1] (0.00ns)   --->   "%tmp_69 = sext i7 %tmp_65 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2746 'sext' 'tmp_69' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_2)   --->   "%tmp_77 = trunc i70 %p_Val2_3_0_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2747 'trunc' 'tmp_77' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_2)   --->   "%tmp_18 = or i1 %tmp_77, %tmp_61" [S4_4/conv1d.h:1535]   --->   Operation 2748 'or' 'tmp_18' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_2)   --->   "%tmp_19 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_0_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2749 'partselect' 'tmp_19' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_2)   --->   "%tmp_20 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_19, i1 %tmp_18)" [S4_4/conv1d.h:1535]   --->   Operation 2750 'bitconcatenate' 'tmp_20' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2751 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_0_2 = icmp ne i62 %tmp_20, 0" [S4_4/conv1d.h:1535]   --->   Operation 2751 'icmp' 'tmp_20_0_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2752 [1/1] (0.80ns)   --->   "%qb_assign_1_0_2 = and i1 %tmp_20_0_2, %tmp_73" [S4_4/conv1d.h:1535]   --->   Operation 2752 'and' 'qb_assign_1_0_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2753 [1/1] (0.00ns)   --->   "%tmp_21_0_2 = zext i1 %qb_assign_1_0_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2753 'zext' 'tmp_21_0_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_21_0_2, %tmp_69" [S4_4/conv1d.h:1541]   --->   Operation 2754 'add' 'tmp3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2755 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_0_2 = add i8 %macRegisters_0_V_lo_2, %tmp3" [S4_4/conv1d.h:1541]   --->   Operation 2755 'add' 'p_Val2_7_0_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2756 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_0_2, i8* %macRegisters_0_V_ad_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2756 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_3)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2757 'bitselect' 'tmp_81' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2758 [1/1] (0.00ns)   --->   "%tmp_89 = sext i7 %tmp_85 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2758 'sext' 'tmp_89' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_3)   --->   "%tmp_97 = trunc i70 %p_Val2_3_0_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2759 'trunc' 'tmp_97' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_3)   --->   "%tmp_22 = or i1 %tmp_97, %tmp_81" [S4_4/conv1d.h:1535]   --->   Operation 2760 'or' 'tmp_22' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_3)   --->   "%tmp_23 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_0_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2761 'partselect' 'tmp_23' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_3)   --->   "%tmp_24 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_23, i1 %tmp_22)" [S4_4/conv1d.h:1535]   --->   Operation 2762 'bitconcatenate' 'tmp_24' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2763 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_0_3 = icmp ne i62 %tmp_24, 0" [S4_4/conv1d.h:1535]   --->   Operation 2763 'icmp' 'tmp_20_0_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2764 [1/1] (0.80ns)   --->   "%qb_assign_1_0_3 = and i1 %tmp_20_0_3, %tmp_93" [S4_4/conv1d.h:1535]   --->   Operation 2764 'and' 'qb_assign_1_0_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2765 [1/1] (0.00ns)   --->   "%tmp_21_0_3 = zext i1 %qb_assign_1_0_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2765 'zext' 'tmp_21_0_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_21_0_3, %tmp_89" [S4_4/conv1d.h:1541]   --->   Operation 2766 'add' 'tmp4' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2767 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_0_3 = add i8 %macRegisters_0_V_lo_3, %tmp4" [S4_4/conv1d.h:1541]   --->   Operation 2767 'add' 'p_Val2_7_0_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2768 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_0_3, i8* %macRegisters_0_V_ad_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2768 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2769 [1/2] (8.66ns)   --->   "%p_Val2_3_0_4 = mul i70 %OP2_V_0_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2769 'mul' 'p_Val2_3_0_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_105 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_0_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2770 'partselect' 'tmp_105' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2771 [1/1] (0.00ns)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2771 'bitselect' 'tmp_113' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2772 [1/1] (0.00ns)   --->   "%OP2_V_0_5_cast = sext i7 %weights25_m_weights_19 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2772 'sext' 'OP2_V_0_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2773 [2/2] (8.66ns)   --->   "%p_Val2_3_0_5 = mul i70 %OP2_V_0_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2773 'mul' 'p_Val2_3_0_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2774 [1/1] (0.00ns)   --->   "%OP2_V_0_6_cast = sext i7 %weights25_m_weights_21 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2774 'sext' 'OP2_V_0_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2775 [2/2] (8.66ns)   --->   "%p_Val2_3_0_6 = mul i70 %OP2_V_0_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2775 'mul' 'p_Val2_3_0_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2776 [1/2] (8.66ns)   --->   "%p_Val2_3_0_7 = mul i70 %OP2_V_0_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2776 'mul' 'p_Val2_3_0_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2777 [1/1] (0.00ns)   --->   "%tmp_165 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_0_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2777 'partselect' 'tmp_165' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2778 [1/1] (0.00ns)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2778 'bitselect' 'tmp_173' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1)   --->   "%tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2779 'bitselect' 'tmp_181' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2780 [1/1] (0.00ns)   --->   "%tmp_189 = sext i7 %tmp_185 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2780 'sext' 'tmp_189' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1)   --->   "%tmp_197 = trunc i70 %p_Val2_3_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2781 'trunc' 'tmp_197' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1)   --->   "%tmp_42 = or i1 %tmp_197, %tmp_181" [S4_4/conv1d.h:1535]   --->   Operation 2782 'or' 'tmp_42' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1)   --->   "%tmp_43 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2783 'partselect' 'tmp_43' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1)   --->   "%tmp_44 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_43, i1 %tmp_42)" [S4_4/conv1d.h:1535]   --->   Operation 2784 'bitconcatenate' 'tmp_44' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2785 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_1 = icmp ne i62 %tmp_44, 0" [S4_4/conv1d.h:1535]   --->   Operation 2785 'icmp' 'tmp_20_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2786 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_20_1, %tmp_193" [S4_4/conv1d.h:1535]   --->   Operation 2786 'and' 'qb_assign_1_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2787 [1/1] (0.00ns)   --->   "%tmp_21_1 = zext i1 %qb_assign_1_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2787 'zext' 'tmp_21_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i8 %tmp_21_1, %tmp_189" [S4_4/conv1d.h:1541]   --->   Operation 2788 'add' 'tmp9' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2789 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_1 = add i8 %macRegisters_1_V_lo, %tmp9" [S4_4/conv1d.h:1541]   --->   Operation 2789 'add' 'p_Val2_7_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2790 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_1, i8* %macRegisters_1_V_ad, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2790 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_1)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2791 'bitselect' 'tmp_201' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2792 [1/1] (0.00ns)   --->   "%tmp_209 = sext i7 %tmp_205 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2792 'sext' 'tmp_209' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_1)   --->   "%tmp_217 = trunc i70 %p_Val2_3_1_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2793 'trunc' 'tmp_217' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_1)   --->   "%tmp_46 = or i1 %tmp_217, %tmp_201" [S4_4/conv1d.h:1535]   --->   Operation 2794 'or' 'tmp_46' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_1)   --->   "%tmp_47 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_1_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2795 'partselect' 'tmp_47' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_1)   --->   "%tmp_48 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_47, i1 %tmp_46)" [S4_4/conv1d.h:1535]   --->   Operation 2796 'bitconcatenate' 'tmp_48' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2797 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_1_1 = icmp ne i62 %tmp_48, 0" [S4_4/conv1d.h:1535]   --->   Operation 2797 'icmp' 'tmp_20_1_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2798 [1/1] (0.80ns)   --->   "%qb_assign_1_1_1 = and i1 %tmp_20_1_1, %tmp_213" [S4_4/conv1d.h:1535]   --->   Operation 2798 'and' 'qb_assign_1_1_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2799 [1/1] (0.00ns)   --->   "%tmp_21_1_1 = zext i1 %qb_assign_1_1_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2799 'zext' 'tmp_21_1_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i8 %tmp_21_1_1, %tmp_209" [S4_4/conv1d.h:1541]   --->   Operation 2800 'add' 'tmp10' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2801 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_1_1 = add i8 %macRegisters_1_V_lo_1, %tmp10" [S4_4/conv1d.h:1541]   --->   Operation 2801 'add' 'p_Val2_7_1_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2802 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_1_1, i8* %macRegisters_1_V_ad_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2802 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2803 [1/2] (8.66ns)   --->   "%p_Val2_3_1_2 = mul i70 %OP2_V_1_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2803 'mul' 'p_Val2_3_1_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2804 [1/1] (0.00ns)   --->   "%tmp_225 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_1_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2804 'partselect' 'tmp_225' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2805 [1/1] (0.00ns)   --->   "%tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2805 'bitselect' 'tmp_233' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2806 [1/1] (0.00ns)   --->   "%OP2_V_1_3_cast = sext i7 %weights25_m_weights_31 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2806 'sext' 'OP2_V_1_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2807 [2/2] (8.66ns)   --->   "%p_Val2_3_1_3 = mul i70 %OP2_V_1_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2807 'mul' 'p_Val2_3_1_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2808 [1/1] (0.00ns)   --->   "%OP2_V_1_4_cast = sext i7 %weights25_m_weights_33 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2808 'sext' 'OP2_V_1_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2809 [2/2] (8.66ns)   --->   "%p_Val2_3_1_4 = mul i70 %OP2_V_1_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2809 'mul' 'p_Val2_3_1_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2810 [1/2] (2.77ns)   --->   "%weights25_m_weights_35 = load i7* %weights25_m_weights_34, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2810 'load' 'weights25_m_weights_35' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2811 [1/2] (2.77ns)   --->   "%weights25_m_weights_37 = load i7* %weights25_m_weights_36, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2811 'load' 'weights25_m_weights_37' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2812 [1/1] (0.00ns)   --->   "%OP2_V_1_7_cast = sext i7 %weights25_m_weights_39 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2812 'sext' 'OP2_V_1_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2813 [2/2] (8.66ns)   --->   "%p_Val2_3_1_7 = mul i70 %OP2_V_1_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2813 'mul' 'p_Val2_3_1_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2814 [1/2] (8.66ns)   --->   "%p_Val2_3_2 = mul i70 %OP2_V_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2814 'mul' 'p_Val2_3_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2815 [1/1] (0.00ns)   --->   "%tmp_345 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2815 'partselect' 'tmp_345' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2816 [1/1] (0.00ns)   --->   "%tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2816 'bitselect' 'tmp_353' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2817 [1/2] (8.66ns)   --->   "%p_Val2_3_2_1 = mul i70 %OP2_V_2_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2817 'mul' 'p_Val2_3_2_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2818 [1/1] (0.00ns)   --->   "%tmp_365 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_2_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2818 'partselect' 'tmp_365' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2819 [1/1] (0.00ns)   --->   "%tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2819 'bitselect' 'tmp_373' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2820 [1/1] (0.00ns)   --->   "%OP2_V_2_2_cast = sext i7 %weights25_m_weights_45 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2820 'sext' 'OP2_V_2_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2821 [2/2] (8.66ns)   --->   "%p_Val2_3_2_2 = mul i70 %OP2_V_2_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2821 'mul' 'p_Val2_3_2_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2822 [1/2] (2.77ns)   --->   "%weights25_m_weights_47 = load i7* %weights25_m_weights_46, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2822 'load' 'weights25_m_weights_47' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2823 [1/2] (2.77ns)   --->   "%weights25_m_weights_49 = load i7* %weights25_m_weights_48, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2823 'load' 'weights25_m_weights_49' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2824 [1/1] (0.00ns)   --->   "%weights25_m_weights_50 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_2" [S4_4/conv1d.h:1529]   --->   Operation 2824 'getelementptr' 'weights25_m_weights_50' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2825 [2/2] (2.77ns)   --->   "%weights25_m_weights_51 = load i7* %weights25_m_weights_50, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2825 'load' 'weights25_m_weights_51' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2826 [1/1] (0.00ns)   --->   "%weights25_m_weights_52 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_2" [S4_4/conv1d.h:1529]   --->   Operation 2826 'getelementptr' 'weights25_m_weights_52' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2827 [2/2] (2.77ns)   --->   "%weights25_m_weights_53 = load i7* %weights25_m_weights_52, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2827 'load' 'weights25_m_weights_53' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2828 [1/2] (2.77ns)   --->   "%weights25_m_weights_55 = load i7* %weights25_m_weights_54, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2828 'load' 'weights25_m_weights_55' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2829 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = sext i7 %weights25_m_weights_57 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2829 'sext' 'OP2_V_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2830 [2/2] (8.66ns)   --->   "%p_Val2_3_3 = mul i70 %OP2_V_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2830 'mul' 'p_Val2_3_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2831 [1/1] (0.00ns)   --->   "%OP2_V_3_1_cast = sext i7 %weights25_m_weights_59 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2831 'sext' 'OP2_V_3_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2832 [2/2] (8.66ns)   --->   "%p_Val2_3_3_1 = mul i70 %OP2_V_3_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2832 'mul' 'p_Val2_3_3_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2833 [1/2] (2.77ns)   --->   "%weights25_m_weights_61 = load i7* %weights25_m_weights_60, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2833 'load' 'weights25_m_weights_61' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2834 [1/1] (0.00ns)   --->   "%weights25_m_weights_62 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_3" [S4_4/conv1d.h:1529]   --->   Operation 2834 'getelementptr' 'weights25_m_weights_62' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2835 [2/2] (2.77ns)   --->   "%weights25_m_weights_63 = load i7* %weights25_m_weights_62, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2835 'load' 'weights25_m_weights_63' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2836 [1/1] (0.00ns)   --->   "%weights25_m_weights_64 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_3" [S4_4/conv1d.h:1529]   --->   Operation 2836 'getelementptr' 'weights25_m_weights_64' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2837 [2/2] (2.77ns)   --->   "%weights25_m_weights_65 = load i7* %weights25_m_weights_64, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2837 'load' 'weights25_m_weights_65' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2838 [1/1] (0.00ns)   --->   "%weights25_m_weights_70 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_3" [S4_4/conv1d.h:1529]   --->   Operation 2838 'getelementptr' 'weights25_m_weights_70' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2839 [2/2] (2.77ns)   --->   "%weights25_m_weights_71 = load i7* %weights25_m_weights_70, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2839 'load' 'weights25_m_weights_71' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2840 [1/2] (2.77ns)   --->   "%weights25_m_weights_73 = load i7* %weights25_m_weights_72, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2840 'load' 'weights25_m_weights_73' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2841 [1/2] (2.77ns)   --->   "%weights25_m_weights_75 = load i7* %weights25_m_weights_74, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2841 'load' 'weights25_m_weights_75' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2842 [1/1] (0.00ns)   --->   "%weights25_m_weights_76 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_4" [S4_4/conv1d.h:1529]   --->   Operation 2842 'getelementptr' 'weights25_m_weights_76' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2843 [2/2] (2.77ns)   --->   "%weights25_m_weights_77 = load i7* %weights25_m_weights_76, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2843 'load' 'weights25_m_weights_77' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2844 [1/1] (0.00ns)   --->   "%tmp_10_5 = zext i8 %tmp_9_5 to i64" [S4_4/conv1d.h:1529]   --->   Operation 2844 'zext' 'tmp_10_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2845 [1/1] (0.00ns)   --->   "%weights25_m_weights_88 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_5" [S4_4/conv1d.h:1529]   --->   Operation 2845 'getelementptr' 'weights25_m_weights_88' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2846 [2/2] (2.77ns)   --->   "%weights25_m_weights_89 = load i7* %weights25_m_weights_88, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2846 'load' 'weights25_m_weights_89' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2847 [1/1] (0.00ns)   --->   "%weights25_m_weights_90 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_5" [S4_4/conv1d.h:1529]   --->   Operation 2847 'getelementptr' 'weights25_m_weights_90' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2848 [2/2] (2.77ns)   --->   "%weights25_m_weights_91 = load i7* %weights25_m_weights_90, align 1" [S4_4/conv1d.h:1529]   --->   Operation 2848 'load' 'weights25_m_weights_91' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_13 : Operation 2849 [1/2] (1.75ns)   --->   "%macRegisters_56_V_l_7 = load i8* %macRegisters_56_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2849 'load' 'macRegisters_56_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2850 [1/2] (1.75ns)   --->   "%macRegisters_57_V_l_6 = load i8* %macRegisters_57_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2850 'load' 'macRegisters_57_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2851 [1/2] (1.75ns)   --->   "%macRegisters_57_V_l_7 = load i8* %macRegisters_57_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2851 'load' 'macRegisters_57_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2852 [1/2] (1.75ns)   --->   "%macRegisters_58_V_l_4 = load i8* %macRegisters_58_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2852 'load' 'macRegisters_58_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2853 [1/2] (1.75ns)   --->   "%macRegisters_58_V_l_5 = load i8* %macRegisters_58_V_a_5, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2853 'load' 'macRegisters_58_V_l_5' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2854 [2/2] (1.75ns)   --->   "%macRegisters_58_V_l_6 = load i8* %macRegisters_58_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2854 'load' 'macRegisters_58_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2855 [2/2] (1.75ns)   --->   "%macRegisters_58_V_l_7 = load i8* %macRegisters_58_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2855 'load' 'macRegisters_58_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2856 [1/2] (8.66ns)   --->   "%p_Val2_3_59_3 = mul i70 %OP2_V_59_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2856 'mul' 'p_Val2_3_59_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2857 [1/1] (0.00ns)   --->   "%tmp_3010 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_59_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2857 'partselect' 'tmp_3010' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2858 [1/1] (0.00ns)   --->   "%tmp_3999 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2858 'bitselect' 'tmp_3999' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_4)   --->   "%tmp_4001 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2859 'bitselect' 'tmp_4001' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2860 [1/1] (0.00ns)   --->   "%tmp_3013 = sext i7 %tmp_3012 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2860 'sext' 'tmp_3013' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_4)   --->   "%tmp_4003 = trunc i70 %p_Val2_3_59_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2861 'trunc' 'tmp_4003' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_4)   --->   "%tmp_1914 = or i1 %tmp_4003, %tmp_4001" [S4_4/conv1d.h:1535]   --->   Operation 2862 'or' 'tmp_1914' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_4)   --->   "%tmp_1915 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_59_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2863 'partselect' 'tmp_1915' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_4)   --->   "%tmp_1916 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1915, i1 %tmp_1914)" [S4_4/conv1d.h:1535]   --->   Operation 2864 'bitconcatenate' 'tmp_1916' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2865 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_59_4 = icmp ne i62 %tmp_1916, 0" [S4_4/conv1d.h:1535]   --->   Operation 2865 'icmp' 'tmp_20_59_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2866 [1/1] (0.80ns)   --->   "%qb_assign_1_59_4 = and i1 %tmp_20_59_4, %tmp_4002" [S4_4/conv1d.h:1535]   --->   Operation 2866 'and' 'qb_assign_1_59_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2867 [1/1] (0.00ns)   --->   "%tmp_21_59_4 = zext i1 %qb_assign_1_59_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2867 'zext' 'tmp_21_59_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp477 = add i8 %tmp_21_59_4, %tmp_3013" [S4_4/conv1d.h:1541]   --->   Operation 2868 'add' 'tmp477' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2869 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_59_4 = add i8 %macRegisters_59_V_l_4, %tmp477" [S4_4/conv1d.h:1541]   --->   Operation 2869 'add' 'p_Val2_7_59_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2870 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_59_4, i8* %macRegisters_59_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2870 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2871 [1/2] (8.66ns)   --->   "%p_Val2_3_59_5 = mul i70 %OP2_V_59_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2871 'mul' 'p_Val2_3_59_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2872 [1/1] (0.00ns)   --->   "%tmp_3014 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_59_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2872 'partselect' 'tmp_3014' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2873 [1/1] (0.00ns)   --->   "%tmp_4005 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2873 'bitselect' 'tmp_4005' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2874 [1/2] (1.75ns)   --->   "%macRegisters_60_V_l_1 = load i8* %macRegisters_60_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2874 'load' 'macRegisters_60_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2875 [1/2] (1.75ns)   --->   "%macRegisters_60_V_l_2 = load i8* %macRegisters_60_V_a_2, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2875 'load' 'macRegisters_60_V_l_2' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2876 [2/2] (1.75ns)   --->   "%macRegisters_60_V_l_3 = load i8* %macRegisters_60_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2876 'load' 'macRegisters_60_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2877 [2/2] (1.75ns)   --->   "%macRegisters_60_V_l_4 = load i8* %macRegisters_60_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2877 'load' 'macRegisters_60_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_5)   --->   "%tmp_4052 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2878 'bitselect' 'tmp_4052' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2879 [1/1] (0.00ns)   --->   "%tmp_3047 = sext i7 %tmp_3046 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2879 'sext' 'tmp_3047' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_5)   --->   "%tmp_4054 = trunc i70 %p_Val2_3_61_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2880 'trunc' 'tmp_4054' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_5)   --->   "%tmp_1982 = or i1 %tmp_4054, %tmp_4052" [S4_4/conv1d.h:1535]   --->   Operation 2881 'or' 'tmp_1982' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_5)   --->   "%tmp_1983 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_61_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2882 'partselect' 'tmp_1983' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_5)   --->   "%tmp_1984 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1983, i1 %tmp_1982)" [S4_4/conv1d.h:1535]   --->   Operation 2883 'bitconcatenate' 'tmp_1984' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2884 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_61_5 = icmp ne i62 %tmp_1984, 0" [S4_4/conv1d.h:1535]   --->   Operation 2884 'icmp' 'tmp_20_61_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2885 [1/1] (0.80ns)   --->   "%qb_assign_1_61_5 = and i1 %tmp_20_61_5, %tmp_4053" [S4_4/conv1d.h:1535]   --->   Operation 2885 'and' 'qb_assign_1_61_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2886 [1/1] (0.00ns)   --->   "%tmp_21_61_5 = zext i1 %qb_assign_1_61_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2886 'zext' 'tmp_21_61_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp494 = add i8 %tmp_21_61_5, %tmp_3047" [S4_4/conv1d.h:1541]   --->   Operation 2887 'add' 'tmp494' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2888 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_61_5 = add i8 %macRegisters_61_V_l_5, %tmp494" [S4_4/conv1d.h:1541]   --->   Operation 2888 'add' 'p_Val2_7_61_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2889 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_61_5, i8* %macRegisters_61_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2889 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2890 [1/2] (8.66ns)   --->   "%p_Val2_3_61_6 = mul i70 %OP2_V_61_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2890 'mul' 'p_Val2_3_61_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2891 [1/1] (0.00ns)   --->   "%tmp_3048 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_61_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2891 'partselect' 'tmp_3048' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2892 [1/1] (0.00ns)   --->   "%tmp_4056 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2892 'bitselect' 'tmp_4056' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_7)   --->   "%tmp_4058 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2893 'bitselect' 'tmp_4058' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2894 [1/1] (0.00ns)   --->   "%tmp_3051 = sext i7 %tmp_3050 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2894 'sext' 'tmp_3051' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_7)   --->   "%tmp_4060 = trunc i70 %p_Val2_3_61_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2895 'trunc' 'tmp_4060' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_7)   --->   "%tmp_1990 = or i1 %tmp_4060, %tmp_4058" [S4_4/conv1d.h:1535]   --->   Operation 2896 'or' 'tmp_1990' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_7)   --->   "%tmp_1991 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_61_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2897 'partselect' 'tmp_1991' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_7)   --->   "%tmp_1992 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1991, i1 %tmp_1990)" [S4_4/conv1d.h:1535]   --->   Operation 2898 'bitconcatenate' 'tmp_1992' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2899 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_61_7 = icmp ne i62 %tmp_1992, 0" [S4_4/conv1d.h:1535]   --->   Operation 2899 'icmp' 'tmp_20_61_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2900 [1/1] (0.80ns)   --->   "%qb_assign_1_61_7 = and i1 %tmp_20_61_7, %tmp_4059" [S4_4/conv1d.h:1535]   --->   Operation 2900 'and' 'qb_assign_1_61_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2901 [1/1] (0.00ns)   --->   "%tmp_21_61_7 = zext i1 %qb_assign_1_61_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2901 'zext' 'tmp_21_61_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp496 = add i8 %tmp_21_61_7, %tmp_3051" [S4_4/conv1d.h:1541]   --->   Operation 2902 'add' 'tmp496' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2903 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_61_7 = add i8 %macRegisters_61_V_l_7, %tmp496" [S4_4/conv1d.h:1541]   --->   Operation 2903 'add' 'p_Val2_7_61_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2904 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_61_7, i8* %macRegisters_61_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2904 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2905 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_62_2, i8* %macRegisters_62_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2905 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_6)   --->   "%tmp_4079 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2906 'bitselect' 'tmp_4079' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2907 [1/1] (0.00ns)   --->   "%tmp_3065 = sext i7 %tmp_3064 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2907 'sext' 'tmp_3065' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_6)   --->   "%tmp_4081 = trunc i70 %p_Val2_3_62_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2908 'trunc' 'tmp_4081' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_6)   --->   "%tmp_2018 = or i1 %tmp_4081, %tmp_4079" [S4_4/conv1d.h:1535]   --->   Operation 2909 'or' 'tmp_2018' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_6)   --->   "%tmp_2019 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_62_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2910 'partselect' 'tmp_2019' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62_6)   --->   "%tmp_2020 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2019, i1 %tmp_2018)" [S4_4/conv1d.h:1535]   --->   Operation 2911 'bitconcatenate' 'tmp_2020' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2912 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_62_6 = icmp ne i62 %tmp_2020, 0" [S4_4/conv1d.h:1535]   --->   Operation 2912 'icmp' 'tmp_20_62_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2913 [1/1] (0.80ns)   --->   "%qb_assign_1_62_6 = and i1 %tmp_20_62_6, %tmp_4080" [S4_4/conv1d.h:1535]   --->   Operation 2913 'and' 'qb_assign_1_62_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2914 [1/1] (0.00ns)   --->   "%tmp_21_62_6 = zext i1 %qb_assign_1_62_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2914 'zext' 'tmp_21_62_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_13 : Operation 2915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp503 = add i8 %tmp_21_62_6, %tmp_3065" [S4_4/conv1d.h:1541]   --->   Operation 2915 'add' 'tmp503' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2916 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_62_6 = add i8 %macRegisters_62_V_l_6, %tmp503" [S4_4/conv1d.h:1541]   --->   Operation 2916 'add' 'p_Val2_7_62_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2917 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_62_6, i8* %macRegisters_62_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2917 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2918 [2/2] (1.75ns)   --->   "%macRegisters_63_V_l = load i8* %macRegisters_63_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2918 'load' 'macRegisters_63_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 2919 [2/2] (1.75ns)   --->   "%macRegisters_63_V_l_1 = load i8* %macRegisters_63_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 2919 'load' 'macRegisters_63_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 14 <SV = 10> <Delay = 8.66>
ST_14 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_4)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2920 'bitselect' 'tmp_101' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp_109 = sext i7 %tmp_105 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2921 'sext' 'tmp_109' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_4)   --->   "%tmp_117 = trunc i70 %p_Val2_3_0_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2922 'trunc' 'tmp_117' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_4)   --->   "%tmp_26 = or i1 %tmp_117, %tmp_101" [S4_4/conv1d.h:1535]   --->   Operation 2923 'or' 'tmp_26' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2924 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_4)   --->   "%tmp_27 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_0_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2924 'partselect' 'tmp_27' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_4)   --->   "%tmp_28 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_27, i1 %tmp_26)" [S4_4/conv1d.h:1535]   --->   Operation 2925 'bitconcatenate' 'tmp_28' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2926 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_0_4 = icmp ne i62 %tmp_28, 0" [S4_4/conv1d.h:1535]   --->   Operation 2926 'icmp' 'tmp_20_0_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2927 [1/1] (0.80ns)   --->   "%qb_assign_1_0_4 = and i1 %tmp_20_0_4, %tmp_113" [S4_4/conv1d.h:1535]   --->   Operation 2927 'and' 'qb_assign_1_0_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2928 [1/1] (0.00ns)   --->   "%tmp_21_0_4 = zext i1 %qb_assign_1_0_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2928 'zext' 'tmp_21_0_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i8 %tmp_21_0_4, %tmp_109" [S4_4/conv1d.h:1541]   --->   Operation 2929 'add' 'tmp5' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2930 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_0_4 = add i8 %macRegisters_0_V_lo_4, %tmp5" [S4_4/conv1d.h:1541]   --->   Operation 2930 'add' 'p_Val2_7_0_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2931 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_0_4, i8* %macRegisters_0_V_ad_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2931 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 2932 [1/2] (8.66ns)   --->   "%p_Val2_3_0_5 = mul i70 %OP2_V_0_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2932 'mul' 'p_Val2_3_0_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2933 [1/1] (0.00ns)   --->   "%tmp_125 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_0_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2933 'partselect' 'tmp_125' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2934 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2934 'bitselect' 'tmp_133' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2935 [1/2] (8.66ns)   --->   "%p_Val2_3_0_6 = mul i70 %OP2_V_0_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2935 'mul' 'p_Val2_3_0_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2936 [1/1] (0.00ns)   --->   "%tmp_145 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_0_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2936 'partselect' 'tmp_145' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2937 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2937 'bitselect' 'tmp_153' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_7)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2938 'bitselect' 'tmp_161' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2939 [1/1] (0.00ns)   --->   "%tmp_169 = sext i7 %tmp_165 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2939 'sext' 'tmp_169' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_7)   --->   "%tmp_177 = trunc i70 %p_Val2_3_0_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2940 'trunc' 'tmp_177' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_7)   --->   "%tmp_38 = or i1 %tmp_177, %tmp_161" [S4_4/conv1d.h:1535]   --->   Operation 2941 'or' 'tmp_38' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_7)   --->   "%tmp_39 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_0_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2942 'partselect' 'tmp_39' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_7)   --->   "%tmp_40 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_39, i1 %tmp_38)" [S4_4/conv1d.h:1535]   --->   Operation 2943 'bitconcatenate' 'tmp_40' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2944 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_0_7 = icmp ne i62 %tmp_40, 0" [S4_4/conv1d.h:1535]   --->   Operation 2944 'icmp' 'tmp_20_0_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2945 [1/1] (0.80ns)   --->   "%qb_assign_1_0_7 = and i1 %tmp_20_0_7, %tmp_173" [S4_4/conv1d.h:1535]   --->   Operation 2945 'and' 'qb_assign_1_0_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2946 [1/1] (0.00ns)   --->   "%tmp_21_0_7 = zext i1 %qb_assign_1_0_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2946 'zext' 'tmp_21_0_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i8 %tmp_21_0_7, %tmp_169" [S4_4/conv1d.h:1541]   --->   Operation 2947 'add' 'tmp8' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2948 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_0_7 = add i8 %macRegisters_0_V_lo_7, %tmp8" [S4_4/conv1d.h:1541]   --->   Operation 2948 'add' 'p_Val2_7_0_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2949 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_0_7, i8* %macRegisters_0_V_ad_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2949 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_2)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2950 'bitselect' 'tmp_221' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2951 [1/1] (0.00ns)   --->   "%tmp_229 = sext i7 %tmp_225 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2951 'sext' 'tmp_229' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_2)   --->   "%tmp_237 = trunc i70 %p_Val2_3_1_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2952 'trunc' 'tmp_237' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_2)   --->   "%tmp_50 = or i1 %tmp_237, %tmp_221" [S4_4/conv1d.h:1535]   --->   Operation 2953 'or' 'tmp_50' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_2)   --->   "%tmp_51 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_1_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2954 'partselect' 'tmp_51' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_2)   --->   "%tmp_52 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_51, i1 %tmp_50)" [S4_4/conv1d.h:1535]   --->   Operation 2955 'bitconcatenate' 'tmp_52' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2956 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_1_2 = icmp ne i62 %tmp_52, 0" [S4_4/conv1d.h:1535]   --->   Operation 2956 'icmp' 'tmp_20_1_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2957 [1/1] (0.80ns)   --->   "%qb_assign_1_1_2 = and i1 %tmp_20_1_2, %tmp_233" [S4_4/conv1d.h:1535]   --->   Operation 2957 'and' 'qb_assign_1_1_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2958 [1/1] (0.00ns)   --->   "%tmp_21_1_2 = zext i1 %qb_assign_1_1_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2958 'zext' 'tmp_21_1_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i8 %tmp_21_1_2, %tmp_229" [S4_4/conv1d.h:1541]   --->   Operation 2959 'add' 'tmp11' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2960 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_1_2 = add i8 %macRegisters_1_V_lo_2, %tmp11" [S4_4/conv1d.h:1541]   --->   Operation 2960 'add' 'p_Val2_7_1_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2961 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_1_2, i8* %macRegisters_1_V_ad_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2961 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 2962 [1/2] (8.66ns)   --->   "%p_Val2_3_1_3 = mul i70 %OP2_V_1_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2962 'mul' 'p_Val2_3_1_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2963 [1/1] (0.00ns)   --->   "%tmp_245 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_1_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2963 'partselect' 'tmp_245' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2964 [1/1] (0.00ns)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2964 'bitselect' 'tmp_253' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2965 [1/2] (8.66ns)   --->   "%p_Val2_3_1_4 = mul i70 %OP2_V_1_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2965 'mul' 'p_Val2_3_1_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2966 [1/1] (0.00ns)   --->   "%tmp_265 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_1_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2966 'partselect' 'tmp_265' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2967 [1/1] (0.00ns)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2967 'bitselect' 'tmp_273' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2968 [1/1] (0.00ns)   --->   "%OP2_V_1_5_cast = sext i7 %weights25_m_weights_35 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2968 'sext' 'OP2_V_1_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2969 [2/2] (8.66ns)   --->   "%p_Val2_3_1_5 = mul i70 %OP2_V_1_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2969 'mul' 'p_Val2_3_1_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2970 [1/1] (0.00ns)   --->   "%OP2_V_1_6_cast = sext i7 %weights25_m_weights_37 to i70" [S4_4/conv1d.h:1535]   --->   Operation 2970 'sext' 'OP2_V_1_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2971 [2/2] (8.66ns)   --->   "%p_Val2_3_1_6 = mul i70 %OP2_V_1_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2971 'mul' 'p_Val2_3_1_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2972 [1/2] (8.66ns)   --->   "%p_Val2_3_1_7 = mul i70 %OP2_V_1_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2972 'mul' 'p_Val2_3_1_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2973 [1/1] (0.00ns)   --->   "%tmp_325 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_1_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2973 'partselect' 'tmp_325' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2974 [1/1] (0.00ns)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 2974 'bitselect' 'tmp_333' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2)   --->   "%tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2975 'bitselect' 'tmp_341' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2976 [1/1] (0.00ns)   --->   "%tmp_349 = sext i7 %tmp_345 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2976 'sext' 'tmp_349' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2)   --->   "%tmp_357 = trunc i70 %p_Val2_3_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2977 'trunc' 'tmp_357' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2)   --->   "%tmp_74 = or i1 %tmp_357, %tmp_341" [S4_4/conv1d.h:1535]   --->   Operation 2978 'or' 'tmp_74' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2)   --->   "%tmp_75 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2979 'partselect' 'tmp_75' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2)   --->   "%tmp_76 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_75, i1 %tmp_74)" [S4_4/conv1d.h:1535]   --->   Operation 2980 'bitconcatenate' 'tmp_76' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2981 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_2 = icmp ne i62 %tmp_76, 0" [S4_4/conv1d.h:1535]   --->   Operation 2981 'icmp' 'tmp_20_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2982 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_20_2, %tmp_353" [S4_4/conv1d.h:1535]   --->   Operation 2982 'and' 'qb_assign_1_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2983 [1/1] (0.00ns)   --->   "%tmp_21_2 = zext i1 %qb_assign_1_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2983 'zext' 'tmp_21_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i8 %tmp_21_2, %tmp_349" [S4_4/conv1d.h:1541]   --->   Operation 2984 'add' 'tmp17' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2985 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_2 = add i8 %macRegisters_2_V_lo, %tmp17" [S4_4/conv1d.h:1541]   --->   Operation 2985 'add' 'p_Val2_7_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2986 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_2, i8* %macRegisters_2_V_ad, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2986 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_1)   --->   "%tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 2987 'bitselect' 'tmp_361' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2988 [1/1] (0.00ns)   --->   "%tmp_369 = sext i7 %tmp_365 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2988 'sext' 'tmp_369' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_1)   --->   "%tmp_377 = trunc i70 %p_Val2_3_2_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 2989 'trunc' 'tmp_377' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_1)   --->   "%tmp_78 = or i1 %tmp_377, %tmp_361" [S4_4/conv1d.h:1535]   --->   Operation 2990 'or' 'tmp_78' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_1)   --->   "%tmp_79 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_2_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 2991 'partselect' 'tmp_79' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_1)   --->   "%tmp_80 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_79, i1 %tmp_78)" [S4_4/conv1d.h:1535]   --->   Operation 2992 'bitconcatenate' 'tmp_80' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2993 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_2_1 = icmp ne i62 %tmp_80, 0" [S4_4/conv1d.h:1535]   --->   Operation 2993 'icmp' 'tmp_20_2_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2994 [1/1] (0.80ns)   --->   "%qb_assign_1_2_1 = and i1 %tmp_20_2_1, %tmp_373" [S4_4/conv1d.h:1535]   --->   Operation 2994 'and' 'qb_assign_1_2_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2995 [1/1] (0.00ns)   --->   "%tmp_21_2_1 = zext i1 %qb_assign_1_2_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 2995 'zext' 'tmp_21_2_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 2996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i8 %tmp_21_2_1, %tmp_369" [S4_4/conv1d.h:1541]   --->   Operation 2996 'add' 'tmp18' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2997 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_2_1 = add i8 %macRegisters_2_V_lo_1, %tmp18" [S4_4/conv1d.h:1541]   --->   Operation 2997 'add' 'p_Val2_7_2_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2998 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_2_1, i8* %macRegisters_2_V_ad_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 2998 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 2999 [1/2] (8.66ns)   --->   "%p_Val2_3_2_2 = mul i70 %OP2_V_2_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 2999 'mul' 'p_Val2_3_2_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3000 [1/1] (0.00ns)   --->   "%tmp_385 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_2_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3000 'partselect' 'tmp_385' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3001 [1/1] (0.00ns)   --->   "%tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3001 'bitselect' 'tmp_393' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3002 [1/1] (0.00ns)   --->   "%OP2_V_2_3_cast = sext i7 %weights25_m_weights_47 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3002 'sext' 'OP2_V_2_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3003 [2/2] (8.66ns)   --->   "%p_Val2_3_2_3 = mul i70 %OP2_V_2_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3003 'mul' 'p_Val2_3_2_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3004 [1/1] (0.00ns)   --->   "%OP2_V_2_4_cast = sext i7 %weights25_m_weights_49 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3004 'sext' 'OP2_V_2_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3005 [2/2] (8.66ns)   --->   "%p_Val2_3_2_4 = mul i70 %OP2_V_2_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3005 'mul' 'p_Val2_3_2_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3006 [1/2] (2.77ns)   --->   "%weights25_m_weights_51 = load i7* %weights25_m_weights_50, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3006 'load' 'weights25_m_weights_51' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3007 [1/2] (2.77ns)   --->   "%weights25_m_weights_53 = load i7* %weights25_m_weights_52, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3007 'load' 'weights25_m_weights_53' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3008 [1/1] (0.00ns)   --->   "%OP2_V_2_7_cast = sext i7 %weights25_m_weights_55 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3008 'sext' 'OP2_V_2_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3009 [2/2] (8.66ns)   --->   "%p_Val2_3_2_7 = mul i70 %OP2_V_2_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3009 'mul' 'p_Val2_3_2_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3010 [1/2] (8.66ns)   --->   "%p_Val2_3_3 = mul i70 %OP2_V_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3010 'mul' 'p_Val2_3_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3011 [1/1] (0.00ns)   --->   "%tmp_505 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3011 'partselect' 'tmp_505' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3012 [1/1] (0.00ns)   --->   "%tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3012 'bitselect' 'tmp_513' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3013 [1/2] (8.66ns)   --->   "%p_Val2_3_3_1 = mul i70 %OP2_V_3_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3013 'mul' 'p_Val2_3_3_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3014 [1/1] (0.00ns)   --->   "%tmp_525 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_3_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3014 'partselect' 'tmp_525' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3015 [1/1] (0.00ns)   --->   "%tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3015 'bitselect' 'tmp_533' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3016 [1/1] (0.00ns)   --->   "%OP2_V_3_2_cast = sext i7 %weights25_m_weights_61 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3016 'sext' 'OP2_V_3_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3017 [2/2] (8.66ns)   --->   "%p_Val2_3_3_2 = mul i70 %OP2_V_3_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3017 'mul' 'p_Val2_3_3_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3018 [1/2] (2.77ns)   --->   "%weights25_m_weights_63 = load i7* %weights25_m_weights_62, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3018 'load' 'weights25_m_weights_63' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3019 [1/2] (2.77ns)   --->   "%weights25_m_weights_65 = load i7* %weights25_m_weights_64, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3019 'load' 'weights25_m_weights_65' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3020 [1/1] (0.00ns)   --->   "%weights25_m_weights_66 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_3" [S4_4/conv1d.h:1529]   --->   Operation 3020 'getelementptr' 'weights25_m_weights_66' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3021 [2/2] (2.77ns)   --->   "%weights25_m_weights_67 = load i7* %weights25_m_weights_66, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3021 'load' 'weights25_m_weights_67' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3022 [1/1] (0.00ns)   --->   "%weights25_m_weights_68 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_3" [S4_4/conv1d.h:1529]   --->   Operation 3022 'getelementptr' 'weights25_m_weights_68' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3023 [2/2] (2.77ns)   --->   "%weights25_m_weights_69 = load i7* %weights25_m_weights_68, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3023 'load' 'weights25_m_weights_69' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3024 [1/2] (2.77ns)   --->   "%weights25_m_weights_71 = load i7* %weights25_m_weights_70, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3024 'load' 'weights25_m_weights_71' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3025 [1/1] (0.00ns)   --->   "%OP2_V_4_cast = sext i7 %weights25_m_weights_73 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3025 'sext' 'OP2_V_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3026 [2/2] (8.66ns)   --->   "%p_Val2_3_4 = mul i70 %OP2_V_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3026 'mul' 'p_Val2_3_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3027 [1/1] (0.00ns)   --->   "%OP2_V_4_1_cast = sext i7 %weights25_m_weights_75 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3027 'sext' 'OP2_V_4_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3028 [2/2] (8.66ns)   --->   "%p_Val2_3_4_1 = mul i70 %OP2_V_4_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3028 'mul' 'p_Val2_3_4_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3029 [1/2] (2.77ns)   --->   "%weights25_m_weights_77 = load i7* %weights25_m_weights_76, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3029 'load' 'weights25_m_weights_77' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3030 [1/1] (0.00ns)   --->   "%weights25_m_weights_78 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_4" [S4_4/conv1d.h:1529]   --->   Operation 3030 'getelementptr' 'weights25_m_weights_78' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3031 [2/2] (2.77ns)   --->   "%weights25_m_weights_79 = load i7* %weights25_m_weights_78, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3031 'load' 'weights25_m_weights_79' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3032 [1/1] (0.00ns)   --->   "%weights25_m_weights_80 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_4" [S4_4/conv1d.h:1529]   --->   Operation 3032 'getelementptr' 'weights25_m_weights_80' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3033 [2/2] (2.77ns)   --->   "%weights25_m_weights_81 = load i7* %weights25_m_weights_80, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3033 'load' 'weights25_m_weights_81' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3034 [1/1] (0.00ns)   --->   "%weights25_m_weights_86 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_4" [S4_4/conv1d.h:1529]   --->   Operation 3034 'getelementptr' 'weights25_m_weights_86' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3035 [2/2] (2.77ns)   --->   "%weights25_m_weights_87 = load i7* %weights25_m_weights_86, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3035 'load' 'weights25_m_weights_87' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3036 [1/2] (2.77ns)   --->   "%weights25_m_weights_89 = load i7* %weights25_m_weights_88, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3036 'load' 'weights25_m_weights_89' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3037 [1/2] (2.77ns)   --->   "%weights25_m_weights_91 = load i7* %weights25_m_weights_90, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3037 'load' 'weights25_m_weights_91' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3038 [1/1] (0.00ns)   --->   "%weights25_m_weights_92 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_5" [S4_4/conv1d.h:1529]   --->   Operation 3038 'getelementptr' 'weights25_m_weights_92' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3039 [2/2] (2.77ns)   --->   "%weights25_m_weights_93 = load i7* %weights25_m_weights_92, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3039 'load' 'weights25_m_weights_93' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3040 [1/1] (0.00ns)   --->   "%tmp_9_6_cast = sext i7 %tmp_9_s to i8" [S4_4/conv1d.h:1529]   --->   Operation 3040 'sext' 'tmp_9_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3041 [1/1] (0.00ns)   --->   "%tmp_10_6 = zext i8 %tmp_9_6_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 3041 'zext' 'tmp_10_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3042 [1/1] (0.00ns)   --->   "%weights25_m_weights_104 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_6" [S4_4/conv1d.h:1529]   --->   Operation 3042 'getelementptr' 'weights25_m_weights_104' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3043 [2/2] (2.77ns)   --->   "%weights25_m_weights_105 = load i7* %weights25_m_weights_104, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3043 'load' 'weights25_m_weights_105' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3044 [1/1] (0.00ns)   --->   "%weights25_m_weights_106 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_6" [S4_4/conv1d.h:1529]   --->   Operation 3044 'getelementptr' 'weights25_m_weights_106' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3045 [2/2] (2.77ns)   --->   "%weights25_m_weights_107 = load i7* %weights25_m_weights_106, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3045 'load' 'weights25_m_weights_107' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_14 : Operation 3046 [1/2] (1.75ns)   --->   "%macRegisters_58_V_l_6 = load i8* %macRegisters_58_V_a_6, align 1" [S4_4/conv1d.h:1513]   --->   Operation 3046 'load' 'macRegisters_58_V_l_6' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 3047 [1/2] (1.75ns)   --->   "%macRegisters_58_V_l_7 = load i8* %macRegisters_58_V_a_7, align 1" [S4_4/conv1d.h:1513]   --->   Operation 3047 'load' 'macRegisters_58_V_l_7' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_3)   --->   "%tmp_3998 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3048 'bitselect' 'tmp_3998' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3049 [1/1] (0.00ns)   --->   "%tmp_3011 = sext i7 %tmp_3010 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3049 'sext' 'tmp_3011' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_3)   --->   "%tmp_4000 = trunc i70 %p_Val2_3_59_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3050 'trunc' 'tmp_4000' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_3)   --->   "%tmp_1910 = or i1 %tmp_4000, %tmp_3998" [S4_4/conv1d.h:1535]   --->   Operation 3051 'or' 'tmp_1910' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_3)   --->   "%tmp_1911 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_59_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3052 'partselect' 'tmp_1911' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_3)   --->   "%tmp_1912 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1911, i1 %tmp_1910)" [S4_4/conv1d.h:1535]   --->   Operation 3053 'bitconcatenate' 'tmp_1912' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3054 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_59_3 = icmp ne i62 %tmp_1912, 0" [S4_4/conv1d.h:1535]   --->   Operation 3054 'icmp' 'tmp_20_59_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3055 [1/1] (0.80ns)   --->   "%qb_assign_1_59_3 = and i1 %tmp_20_59_3, %tmp_3999" [S4_4/conv1d.h:1535]   --->   Operation 3055 'and' 'qb_assign_1_59_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3056 [1/1] (0.00ns)   --->   "%tmp_21_59_3 = zext i1 %qb_assign_1_59_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3056 'zext' 'tmp_21_59_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp476 = add i8 %tmp_21_59_3, %tmp_3011" [S4_4/conv1d.h:1541]   --->   Operation 3057 'add' 'tmp476' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3058 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_59_3 = add i8 %macRegisters_59_V_l_3, %tmp476" [S4_4/conv1d.h:1541]   --->   Operation 3058 'add' 'p_Val2_7_59_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3059 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_59_3, i8* %macRegisters_59_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3059 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_5)   --->   "%tmp_4004 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3060 'bitselect' 'tmp_4004' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3061 [1/1] (0.00ns)   --->   "%tmp_3015 = sext i7 %tmp_3014 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3061 'sext' 'tmp_3015' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_5)   --->   "%tmp_4006 = trunc i70 %p_Val2_3_59_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3062 'trunc' 'tmp_4006' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_5)   --->   "%tmp_1918 = or i1 %tmp_4006, %tmp_4004" [S4_4/conv1d.h:1535]   --->   Operation 3063 'or' 'tmp_1918' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_5)   --->   "%tmp_1919 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_59_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3064 'partselect' 'tmp_1919' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3065 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_5)   --->   "%tmp_1920 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1919, i1 %tmp_1918)" [S4_4/conv1d.h:1535]   --->   Operation 3065 'bitconcatenate' 'tmp_1920' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3066 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_59_5 = icmp ne i62 %tmp_1920, 0" [S4_4/conv1d.h:1535]   --->   Operation 3066 'icmp' 'tmp_20_59_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3067 [1/1] (0.80ns)   --->   "%qb_assign_1_59_5 = and i1 %tmp_20_59_5, %tmp_4005" [S4_4/conv1d.h:1535]   --->   Operation 3067 'and' 'qb_assign_1_59_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3068 [1/1] (0.00ns)   --->   "%tmp_21_59_5 = zext i1 %qb_assign_1_59_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3068 'zext' 'tmp_21_59_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp478 = add i8 %tmp_21_59_5, %tmp_3015" [S4_4/conv1d.h:1541]   --->   Operation 3069 'add' 'tmp478' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3070 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_59_5 = add i8 %macRegisters_59_V_l_5, %tmp478" [S4_4/conv1d.h:1541]   --->   Operation 3070 'add' 'p_Val2_7_59_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3071 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_59_5, i8* %macRegisters_59_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3071 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 3072 [1/2] (1.75ns)   --->   "%macRegisters_60_V_l_3 = load i8* %macRegisters_60_V_a_3, align 1" [S4_4/conv1d.h:1513]   --->   Operation 3072 'load' 'macRegisters_60_V_l_3' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 3073 [1/2] (1.75ns)   --->   "%macRegisters_60_V_l_4 = load i8* %macRegisters_60_V_a_4, align 1" [S4_4/conv1d.h:1513]   --->   Operation 3073 'load' 'macRegisters_60_V_l_4' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 3074 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_61_2, i8* %macRegisters_61_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3074 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_6)   --->   "%tmp_4055 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_61_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3075 'bitselect' 'tmp_4055' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3076 [1/1] (0.00ns)   --->   "%tmp_3049 = sext i7 %tmp_3048 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3076 'sext' 'tmp_3049' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_6)   --->   "%tmp_4057 = trunc i70 %p_Val2_3_61_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3077 'trunc' 'tmp_4057' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_6)   --->   "%tmp_1986 = or i1 %tmp_4057, %tmp_4055" [S4_4/conv1d.h:1535]   --->   Operation 3078 'or' 'tmp_1986' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_6)   --->   "%tmp_1987 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_61_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3079 'partselect' 'tmp_1987' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_61_6)   --->   "%tmp_1988 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1987, i1 %tmp_1986)" [S4_4/conv1d.h:1535]   --->   Operation 3080 'bitconcatenate' 'tmp_1988' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3081 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_61_6 = icmp ne i62 %tmp_1988, 0" [S4_4/conv1d.h:1535]   --->   Operation 3081 'icmp' 'tmp_20_61_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3082 [1/1] (0.80ns)   --->   "%qb_assign_1_61_6 = and i1 %tmp_20_61_6, %tmp_4056" [S4_4/conv1d.h:1535]   --->   Operation 3082 'and' 'qb_assign_1_61_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3083 [1/1] (0.00ns)   --->   "%tmp_21_61_6 = zext i1 %qb_assign_1_61_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3083 'zext' 'tmp_21_61_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 3084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp495 = add i8 %tmp_21_61_6, %tmp_3049" [S4_4/conv1d.h:1541]   --->   Operation 3084 'add' 'tmp495' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3085 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_61_6 = add i8 %macRegisters_61_V_l_6, %tmp495" [S4_4/conv1d.h:1541]   --->   Operation 3085 'add' 'p_Val2_7_61_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 3086 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_61_6, i8* %macRegisters_61_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3086 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 3087 [1/2] (1.75ns)   --->   "%macRegisters_63_V_l = load i8* %macRegisters_63_V_a, align 1" [S4_4/conv1d.h:1513]   --->   Operation 3087 'load' 'macRegisters_63_V_l' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 3088 [1/2] (1.75ns)   --->   "%macRegisters_63_V_l_1 = load i8* %macRegisters_63_V_a_1, align 1" [S4_4/conv1d.h:1513]   --->   Operation 3088 'load' 'macRegisters_63_V_l_1' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 15 <SV = 11> <Delay = 8.66>
ST_15 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_5)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3089 'bitselect' 'tmp_121' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3090 [1/1] (0.00ns)   --->   "%tmp_129 = sext i7 %tmp_125 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3090 'sext' 'tmp_129' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_5)   --->   "%tmp_137 = trunc i70 %p_Val2_3_0_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3091 'trunc' 'tmp_137' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_5)   --->   "%tmp_30 = or i1 %tmp_137, %tmp_121" [S4_4/conv1d.h:1535]   --->   Operation 3092 'or' 'tmp_30' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_5)   --->   "%tmp_31 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_0_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3093 'partselect' 'tmp_31' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_5)   --->   "%tmp_32 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_31, i1 %tmp_30)" [S4_4/conv1d.h:1535]   --->   Operation 3094 'bitconcatenate' 'tmp_32' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3095 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_0_5 = icmp ne i62 %tmp_32, 0" [S4_4/conv1d.h:1535]   --->   Operation 3095 'icmp' 'tmp_20_0_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3096 [1/1] (0.80ns)   --->   "%qb_assign_1_0_5 = and i1 %tmp_20_0_5, %tmp_133" [S4_4/conv1d.h:1535]   --->   Operation 3096 'and' 'qb_assign_1_0_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3097 [1/1] (0.00ns)   --->   "%tmp_21_0_5 = zext i1 %qb_assign_1_0_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3097 'zext' 'tmp_21_0_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i8 %tmp_21_0_5, %tmp_129" [S4_4/conv1d.h:1541]   --->   Operation 3098 'add' 'tmp6' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3099 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_0_5 = add i8 %macRegisters_0_V_lo_5, %tmp6" [S4_4/conv1d.h:1541]   --->   Operation 3099 'add' 'p_Val2_7_0_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3100 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_0_5, i8* %macRegisters_0_V_ad_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3100 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_6)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_0_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3101 'bitselect' 'tmp_141' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3102 [1/1] (0.00ns)   --->   "%tmp_149 = sext i7 %tmp_145 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3102 'sext' 'tmp_149' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_6)   --->   "%tmp_157 = trunc i70 %p_Val2_3_0_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3103 'trunc' 'tmp_157' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_6)   --->   "%tmp_34 = or i1 %tmp_157, %tmp_141" [S4_4/conv1d.h:1535]   --->   Operation 3104 'or' 'tmp_34' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3105 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_6)   --->   "%tmp_35 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_0_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3105 'partselect' 'tmp_35' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_0_6)   --->   "%tmp_36 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_35, i1 %tmp_34)" [S4_4/conv1d.h:1535]   --->   Operation 3106 'bitconcatenate' 'tmp_36' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3107 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_0_6 = icmp ne i62 %tmp_36, 0" [S4_4/conv1d.h:1535]   --->   Operation 3107 'icmp' 'tmp_20_0_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3108 [1/1] (0.80ns)   --->   "%qb_assign_1_0_6 = and i1 %tmp_20_0_6, %tmp_153" [S4_4/conv1d.h:1535]   --->   Operation 3108 'and' 'qb_assign_1_0_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3109 [1/1] (0.00ns)   --->   "%tmp_21_0_6 = zext i1 %qb_assign_1_0_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3109 'zext' 'tmp_21_0_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i8 %tmp_21_0_6, %tmp_149" [S4_4/conv1d.h:1541]   --->   Operation 3110 'add' 'tmp7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3111 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_0_6 = add i8 %macRegisters_0_V_lo_6, %tmp7" [S4_4/conv1d.h:1541]   --->   Operation 3111 'add' 'p_Val2_7_0_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3112 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_0_6, i8* %macRegisters_0_V_ad_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3112 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_3)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3113 'bitselect' 'tmp_241' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3114 [1/1] (0.00ns)   --->   "%tmp_249 = sext i7 %tmp_245 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3114 'sext' 'tmp_249' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_3)   --->   "%tmp_257 = trunc i70 %p_Val2_3_1_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3115 'trunc' 'tmp_257' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_3)   --->   "%tmp_54 = or i1 %tmp_257, %tmp_241" [S4_4/conv1d.h:1535]   --->   Operation 3116 'or' 'tmp_54' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_3)   --->   "%tmp_55 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_1_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3117 'partselect' 'tmp_55' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_3)   --->   "%tmp_56 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_55, i1 %tmp_54)" [S4_4/conv1d.h:1535]   --->   Operation 3118 'bitconcatenate' 'tmp_56' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3119 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_1_3 = icmp ne i62 %tmp_56, 0" [S4_4/conv1d.h:1535]   --->   Operation 3119 'icmp' 'tmp_20_1_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3120 [1/1] (0.80ns)   --->   "%qb_assign_1_1_3 = and i1 %tmp_20_1_3, %tmp_253" [S4_4/conv1d.h:1535]   --->   Operation 3120 'and' 'qb_assign_1_1_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3121 [1/1] (0.00ns)   --->   "%tmp_21_1_3 = zext i1 %qb_assign_1_1_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3121 'zext' 'tmp_21_1_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i8 %tmp_21_1_3, %tmp_249" [S4_4/conv1d.h:1541]   --->   Operation 3122 'add' 'tmp12' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3123 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_1_3 = add i8 %macRegisters_1_V_lo_3, %tmp12" [S4_4/conv1d.h:1541]   --->   Operation 3123 'add' 'p_Val2_7_1_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_4)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3124 'bitselect' 'tmp_261' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3125 [1/1] (0.00ns)   --->   "%tmp_269 = sext i7 %tmp_265 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3125 'sext' 'tmp_269' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_4)   --->   "%tmp_277 = trunc i70 %p_Val2_3_1_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3126 'trunc' 'tmp_277' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_4)   --->   "%tmp_58 = or i1 %tmp_277, %tmp_261" [S4_4/conv1d.h:1535]   --->   Operation 3127 'or' 'tmp_58' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_4)   --->   "%tmp_59 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_1_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3128 'partselect' 'tmp_59' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3129 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_4)   --->   "%tmp_60 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_59, i1 %tmp_58)" [S4_4/conv1d.h:1535]   --->   Operation 3129 'bitconcatenate' 'tmp_60' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3130 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_1_4 = icmp ne i62 %tmp_60, 0" [S4_4/conv1d.h:1535]   --->   Operation 3130 'icmp' 'tmp_20_1_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3131 [1/1] (0.80ns)   --->   "%qb_assign_1_1_4 = and i1 %tmp_20_1_4, %tmp_273" [S4_4/conv1d.h:1535]   --->   Operation 3131 'and' 'qb_assign_1_1_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3132 [1/1] (0.00ns)   --->   "%tmp_21_1_4 = zext i1 %qb_assign_1_1_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3132 'zext' 'tmp_21_1_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i8 %tmp_21_1_4, %tmp_269" [S4_4/conv1d.h:1541]   --->   Operation 3133 'add' 'tmp13' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3134 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_1_4 = add i8 %macRegisters_1_V_lo_4, %tmp13" [S4_4/conv1d.h:1541]   --->   Operation 3134 'add' 'p_Val2_7_1_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3135 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_1_4, i8* %macRegisters_1_V_ad_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3135 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 3136 [1/2] (8.66ns)   --->   "%p_Val2_3_1_5 = mul i70 %OP2_V_1_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3136 'mul' 'p_Val2_3_1_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3137 [1/1] (0.00ns)   --->   "%tmp_285 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_1_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3137 'partselect' 'tmp_285' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3138 [1/1] (0.00ns)   --->   "%tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3138 'bitselect' 'tmp_293' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3139 [1/2] (8.66ns)   --->   "%p_Val2_3_1_6 = mul i70 %OP2_V_1_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3139 'mul' 'p_Val2_3_1_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3140 [1/1] (0.00ns)   --->   "%tmp_305 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_1_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3140 'partselect' 'tmp_305' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3141 [1/1] (0.00ns)   --->   "%tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3141 'bitselect' 'tmp_313' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_7)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3142 'bitselect' 'tmp_321' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3143 [1/1] (0.00ns)   --->   "%tmp_329 = sext i7 %tmp_325 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3143 'sext' 'tmp_329' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_7)   --->   "%tmp_337 = trunc i70 %p_Val2_3_1_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3144 'trunc' 'tmp_337' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_7)   --->   "%tmp_70 = or i1 %tmp_337, %tmp_321" [S4_4/conv1d.h:1535]   --->   Operation 3145 'or' 'tmp_70' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3146 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_7)   --->   "%tmp_71 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_1_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3146 'partselect' 'tmp_71' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_7)   --->   "%tmp_72 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_71, i1 %tmp_70)" [S4_4/conv1d.h:1535]   --->   Operation 3147 'bitconcatenate' 'tmp_72' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3148 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_1_7 = icmp ne i62 %tmp_72, 0" [S4_4/conv1d.h:1535]   --->   Operation 3148 'icmp' 'tmp_20_1_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3149 [1/1] (0.80ns)   --->   "%qb_assign_1_1_7 = and i1 %tmp_20_1_7, %tmp_333" [S4_4/conv1d.h:1535]   --->   Operation 3149 'and' 'qb_assign_1_1_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3150 [1/1] (0.00ns)   --->   "%tmp_21_1_7 = zext i1 %qb_assign_1_1_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3150 'zext' 'tmp_21_1_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i8 %tmp_21_1_7, %tmp_329" [S4_4/conv1d.h:1541]   --->   Operation 3151 'add' 'tmp16' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3152 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_1_7 = add i8 %macRegisters_1_V_lo_7, %tmp16" [S4_4/conv1d.h:1541]   --->   Operation 3152 'add' 'p_Val2_7_1_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3153 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_1_7, i8* %macRegisters_1_V_ad_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3153 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_2)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3154 'bitselect' 'tmp_381' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3155 [1/1] (0.00ns)   --->   "%tmp_389 = sext i7 %tmp_385 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3155 'sext' 'tmp_389' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_2)   --->   "%tmp_397 = trunc i70 %p_Val2_3_2_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3156 'trunc' 'tmp_397' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_2)   --->   "%tmp_82 = or i1 %tmp_397, %tmp_381" [S4_4/conv1d.h:1535]   --->   Operation 3157 'or' 'tmp_82' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_2)   --->   "%tmp_83 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_2_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3158 'partselect' 'tmp_83' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_2)   --->   "%tmp_84 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_83, i1 %tmp_82)" [S4_4/conv1d.h:1535]   --->   Operation 3159 'bitconcatenate' 'tmp_84' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3160 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_2_2 = icmp ne i62 %tmp_84, 0" [S4_4/conv1d.h:1535]   --->   Operation 3160 'icmp' 'tmp_20_2_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3161 [1/1] (0.80ns)   --->   "%qb_assign_1_2_2 = and i1 %tmp_20_2_2, %tmp_393" [S4_4/conv1d.h:1535]   --->   Operation 3161 'and' 'qb_assign_1_2_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3162 [1/1] (0.00ns)   --->   "%tmp_21_2_2 = zext i1 %qb_assign_1_2_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3162 'zext' 'tmp_21_2_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i8 %tmp_21_2_2, %tmp_389" [S4_4/conv1d.h:1541]   --->   Operation 3163 'add' 'tmp19' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3164 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_2_2 = add i8 %macRegisters_2_V_lo_2, %tmp19" [S4_4/conv1d.h:1541]   --->   Operation 3164 'add' 'p_Val2_7_2_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3165 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_2_2, i8* %macRegisters_2_V_ad_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3165 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 3166 [1/2] (8.66ns)   --->   "%p_Val2_3_2_3 = mul i70 %OP2_V_2_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3166 'mul' 'p_Val2_3_2_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3167 [1/1] (0.00ns)   --->   "%tmp_405 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_2_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3167 'partselect' 'tmp_405' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3168 [1/1] (0.00ns)   --->   "%tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3168 'bitselect' 'tmp_413' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3169 [1/2] (8.66ns)   --->   "%p_Val2_3_2_4 = mul i70 %OP2_V_2_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3169 'mul' 'p_Val2_3_2_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3170 [1/1] (0.00ns)   --->   "%tmp_425 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_2_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3170 'partselect' 'tmp_425' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3171 [1/1] (0.00ns)   --->   "%tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3171 'bitselect' 'tmp_433' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3172 [1/1] (0.00ns)   --->   "%OP2_V_2_5_cast = sext i7 %weights25_m_weights_51 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3172 'sext' 'OP2_V_2_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3173 [2/2] (8.66ns)   --->   "%p_Val2_3_2_5 = mul i70 %OP2_V_2_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3173 'mul' 'p_Val2_3_2_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3174 [1/1] (0.00ns)   --->   "%OP2_V_2_6_cast = sext i7 %weights25_m_weights_53 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3174 'sext' 'OP2_V_2_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3175 [2/2] (8.66ns)   --->   "%p_Val2_3_2_6 = mul i70 %OP2_V_2_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3175 'mul' 'p_Val2_3_2_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3176 [1/2] (8.66ns)   --->   "%p_Val2_3_2_7 = mul i70 %OP2_V_2_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3176 'mul' 'p_Val2_3_2_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3177 [1/1] (0.00ns)   --->   "%tmp_485 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_2_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3177 'partselect' 'tmp_485' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3178 [1/1] (0.00ns)   --->   "%tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3178 'bitselect' 'tmp_493' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3)   --->   "%tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3179 'bitselect' 'tmp_501' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3180 [1/1] (0.00ns)   --->   "%tmp_509 = sext i7 %tmp_505 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3180 'sext' 'tmp_509' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3)   --->   "%tmp_517 = trunc i70 %p_Val2_3_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3181 'trunc' 'tmp_517' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3)   --->   "%tmp_106 = or i1 %tmp_517, %tmp_501" [S4_4/conv1d.h:1535]   --->   Operation 3182 'or' 'tmp_106' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3)   --->   "%tmp_107 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3183 'partselect' 'tmp_107' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3)   --->   "%tmp_108 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_107, i1 %tmp_106)" [S4_4/conv1d.h:1535]   --->   Operation 3184 'bitconcatenate' 'tmp_108' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3185 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_3 = icmp ne i62 %tmp_108, 0" [S4_4/conv1d.h:1535]   --->   Operation 3185 'icmp' 'tmp_20_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3186 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_20_3, %tmp_513" [S4_4/conv1d.h:1535]   --->   Operation 3186 'and' 'qb_assign_1_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3187 [1/1] (0.00ns)   --->   "%tmp_21_3 = zext i1 %qb_assign_1_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3187 'zext' 'tmp_21_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i8 %tmp_21_3, %tmp_509" [S4_4/conv1d.h:1541]   --->   Operation 3188 'add' 'tmp25' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3189 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_3 = add i8 %macRegisters_3_V_lo, %tmp25" [S4_4/conv1d.h:1541]   --->   Operation 3189 'add' 'p_Val2_7_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3190 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_3, i8* %macRegisters_3_V_ad, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3190 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_1)   --->   "%tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3191 'bitselect' 'tmp_521' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3192 [1/1] (0.00ns)   --->   "%tmp_529 = sext i7 %tmp_525 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3192 'sext' 'tmp_529' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_1)   --->   "%tmp_537 = trunc i70 %p_Val2_3_3_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3193 'trunc' 'tmp_537' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_1)   --->   "%tmp_110 = or i1 %tmp_537, %tmp_521" [S4_4/conv1d.h:1535]   --->   Operation 3194 'or' 'tmp_110' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_1)   --->   "%tmp_111 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_3_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3195 'partselect' 'tmp_111' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_1)   --->   "%tmp_112 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_111, i1 %tmp_110)" [S4_4/conv1d.h:1535]   --->   Operation 3196 'bitconcatenate' 'tmp_112' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3197 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_3_1 = icmp ne i62 %tmp_112, 0" [S4_4/conv1d.h:1535]   --->   Operation 3197 'icmp' 'tmp_20_3_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3198 [1/1] (0.80ns)   --->   "%qb_assign_1_3_1 = and i1 %tmp_20_3_1, %tmp_533" [S4_4/conv1d.h:1535]   --->   Operation 3198 'and' 'qb_assign_1_3_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3199 [1/1] (0.00ns)   --->   "%tmp_21_3_1 = zext i1 %qb_assign_1_3_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3199 'zext' 'tmp_21_3_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp26 = add i8 %tmp_21_3_1, %tmp_529" [S4_4/conv1d.h:1541]   --->   Operation 3200 'add' 'tmp26' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3201 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_3_1 = add i8 %macRegisters_3_V_lo_1, %tmp26" [S4_4/conv1d.h:1541]   --->   Operation 3201 'add' 'p_Val2_7_3_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3202 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_3_1, i8* %macRegisters_3_V_ad_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3202 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 3203 [1/2] (8.66ns)   --->   "%p_Val2_3_3_2 = mul i70 %OP2_V_3_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3203 'mul' 'p_Val2_3_3_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3204 [1/1] (0.00ns)   --->   "%tmp_545 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_3_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3204 'partselect' 'tmp_545' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3205 [1/1] (0.00ns)   --->   "%tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3205 'bitselect' 'tmp_553' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3206 [1/1] (0.00ns)   --->   "%OP2_V_3_3_cast = sext i7 %weights25_m_weights_63 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3206 'sext' 'OP2_V_3_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3207 [2/2] (8.66ns)   --->   "%p_Val2_3_3_3 = mul i70 %OP2_V_3_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3207 'mul' 'p_Val2_3_3_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3208 [1/1] (0.00ns)   --->   "%OP2_V_3_4_cast = sext i7 %weights25_m_weights_65 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3208 'sext' 'OP2_V_3_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3209 [2/2] (8.66ns)   --->   "%p_Val2_3_3_4 = mul i70 %OP2_V_3_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3209 'mul' 'p_Val2_3_3_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3210 [1/2] (2.77ns)   --->   "%weights25_m_weights_67 = load i7* %weights25_m_weights_66, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3210 'load' 'weights25_m_weights_67' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3211 [1/2] (2.77ns)   --->   "%weights25_m_weights_69 = load i7* %weights25_m_weights_68, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3211 'load' 'weights25_m_weights_69' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3212 [1/1] (0.00ns)   --->   "%OP2_V_3_7_cast = sext i7 %weights25_m_weights_71 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3212 'sext' 'OP2_V_3_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3213 [2/2] (8.66ns)   --->   "%p_Val2_3_3_7 = mul i70 %OP2_V_3_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3213 'mul' 'p_Val2_3_3_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3214 [1/2] (8.66ns)   --->   "%p_Val2_3_4 = mul i70 %OP2_V_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3214 'mul' 'p_Val2_3_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3215 [1/1] (0.00ns)   --->   "%tmp_665 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3215 'partselect' 'tmp_665' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3216 [1/1] (0.00ns)   --->   "%tmp_673 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3216 'bitselect' 'tmp_673' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3217 [1/2] (8.66ns)   --->   "%p_Val2_3_4_1 = mul i70 %OP2_V_4_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3217 'mul' 'p_Val2_3_4_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3218 [1/1] (0.00ns)   --->   "%tmp_685 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_4_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3218 'partselect' 'tmp_685' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3219 [1/1] (0.00ns)   --->   "%tmp_693 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3219 'bitselect' 'tmp_693' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3220 [1/1] (0.00ns)   --->   "%OP2_V_4_2_cast = sext i7 %weights25_m_weights_77 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3220 'sext' 'OP2_V_4_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3221 [2/2] (8.66ns)   --->   "%p_Val2_3_4_2 = mul i70 %OP2_V_4_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3221 'mul' 'p_Val2_3_4_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3222 [1/2] (2.77ns)   --->   "%weights25_m_weights_79 = load i7* %weights25_m_weights_78, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3222 'load' 'weights25_m_weights_79' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3223 [1/2] (2.77ns)   --->   "%weights25_m_weights_81 = load i7* %weights25_m_weights_80, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3223 'load' 'weights25_m_weights_81' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3224 [1/1] (0.00ns)   --->   "%weights25_m_weights_82 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_4" [S4_4/conv1d.h:1529]   --->   Operation 3224 'getelementptr' 'weights25_m_weights_82' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3225 [2/2] (2.77ns)   --->   "%weights25_m_weights_83 = load i7* %weights25_m_weights_82, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3225 'load' 'weights25_m_weights_83' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3226 [1/1] (0.00ns)   --->   "%weights25_m_weights_84 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_4" [S4_4/conv1d.h:1529]   --->   Operation 3226 'getelementptr' 'weights25_m_weights_84' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3227 [2/2] (2.77ns)   --->   "%weights25_m_weights_85 = load i7* %weights25_m_weights_84, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3227 'load' 'weights25_m_weights_85' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3228 [1/2] (2.77ns)   --->   "%weights25_m_weights_87 = load i7* %weights25_m_weights_86, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3228 'load' 'weights25_m_weights_87' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3229 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = sext i7 %weights25_m_weights_89 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3229 'sext' 'OP2_V_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3230 [2/2] (8.66ns)   --->   "%p_Val2_3_5 = mul i70 %OP2_V_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3230 'mul' 'p_Val2_3_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3231 [1/1] (0.00ns)   --->   "%OP2_V_5_1_cast = sext i7 %weights25_m_weights_91 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3231 'sext' 'OP2_V_5_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3232 [2/2] (8.66ns)   --->   "%p_Val2_3_5_1 = mul i70 %OP2_V_5_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3232 'mul' 'p_Val2_3_5_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3233 [1/2] (2.77ns)   --->   "%weights25_m_weights_93 = load i7* %weights25_m_weights_92, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3233 'load' 'weights25_m_weights_93' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3234 [1/1] (0.00ns)   --->   "%weights25_m_weights_94 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_5" [S4_4/conv1d.h:1529]   --->   Operation 3234 'getelementptr' 'weights25_m_weights_94' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3235 [2/2] (2.77ns)   --->   "%weights25_m_weights_95 = load i7* %weights25_m_weights_94, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3235 'load' 'weights25_m_weights_95' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3236 [1/1] (0.00ns)   --->   "%weights25_m_weights_96 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_5" [S4_4/conv1d.h:1529]   --->   Operation 3236 'getelementptr' 'weights25_m_weights_96' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3237 [2/2] (2.77ns)   --->   "%weights25_m_weights_97 = load i7* %weights25_m_weights_96, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3237 'load' 'weights25_m_weights_97' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3238 [1/1] (0.00ns)   --->   "%weights25_m_weights_102 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_5" [S4_4/conv1d.h:1529]   --->   Operation 3238 'getelementptr' 'weights25_m_weights_102' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3239 [2/2] (2.77ns)   --->   "%weights25_m_weights_103 = load i7* %weights25_m_weights_102, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3239 'load' 'weights25_m_weights_103' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3240 [1/2] (2.77ns)   --->   "%weights25_m_weights_105 = load i7* %weights25_m_weights_104, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3240 'load' 'weights25_m_weights_105' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3241 [1/2] (2.77ns)   --->   "%weights25_m_weights_107 = load i7* %weights25_m_weights_106, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3241 'load' 'weights25_m_weights_107' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3242 [1/1] (0.00ns)   --->   "%weights25_m_weights_108 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_6" [S4_4/conv1d.h:1529]   --->   Operation 3242 'getelementptr' 'weights25_m_weights_108' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3243 [2/2] (2.77ns)   --->   "%weights25_m_weights_109 = load i7* %weights25_m_weights_108, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3243 'load' 'weights25_m_weights_109' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3244 [1/1] (0.00ns)   --->   "%tmp_9_7_cast = sext i6 %tmp_9_1 to i8" [S4_4/conv1d.h:1529]   --->   Operation 3244 'sext' 'tmp_9_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3245 [1/1] (0.00ns)   --->   "%tmp_10_7 = zext i8 %tmp_9_7_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 3245 'zext' 'tmp_10_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3246 [1/1] (0.00ns)   --->   "%weights25_m_weights_120 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_7" [S4_4/conv1d.h:1529]   --->   Operation 3246 'getelementptr' 'weights25_m_weights_120' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3247 [2/2] (2.77ns)   --->   "%weights25_m_weights_121 = load i7* %weights25_m_weights_120, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3247 'load' 'weights25_m_weights_121' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_15 : Operation 3248 [1/1] (0.00ns)   --->   "%weights25_m_weights_122 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_7" [S4_4/conv1d.h:1529]   --->   Operation 3248 'getelementptr' 'weights25_m_weights_122' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_15 : Operation 3249 [2/2] (2.77ns)   --->   "%weights25_m_weights_123 = load i7* %weights25_m_weights_122, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3249 'load' 'weights25_m_weights_123' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 16 <SV = 12> <Delay = 8.66>
ST_16 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_5)   --->   "%tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3250 'bitselect' 'tmp_281' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3251 [1/1] (0.00ns)   --->   "%tmp_289 = sext i7 %tmp_285 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3251 'sext' 'tmp_289' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_5)   --->   "%tmp_297 = trunc i70 %p_Val2_3_1_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3252 'trunc' 'tmp_297' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_5)   --->   "%tmp_62 = or i1 %tmp_297, %tmp_281" [S4_4/conv1d.h:1535]   --->   Operation 3253 'or' 'tmp_62' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_5)   --->   "%tmp_63 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_1_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3254 'partselect' 'tmp_63' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_5)   --->   "%tmp_64 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_63, i1 %tmp_62)" [S4_4/conv1d.h:1535]   --->   Operation 3255 'bitconcatenate' 'tmp_64' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3256 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_1_5 = icmp ne i62 %tmp_64, 0" [S4_4/conv1d.h:1535]   --->   Operation 3256 'icmp' 'tmp_20_1_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3257 [1/1] (0.80ns)   --->   "%qb_assign_1_1_5 = and i1 %tmp_20_1_5, %tmp_293" [S4_4/conv1d.h:1535]   --->   Operation 3257 'and' 'qb_assign_1_1_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3258 [1/1] (0.00ns)   --->   "%tmp_21_1_5 = zext i1 %qb_assign_1_1_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3258 'zext' 'tmp_21_1_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i8 %tmp_21_1_5, %tmp_289" [S4_4/conv1d.h:1541]   --->   Operation 3259 'add' 'tmp14' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3260 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_1_5 = add i8 %macRegisters_1_V_lo_5, %tmp14" [S4_4/conv1d.h:1541]   --->   Operation 3260 'add' 'p_Val2_7_1_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3261 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_1_5, i8* %macRegisters_1_V_ad_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3261 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_6)   --->   "%tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_1_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3262 'bitselect' 'tmp_301' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3263 [1/1] (0.00ns)   --->   "%tmp_309 = sext i7 %tmp_305 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3263 'sext' 'tmp_309' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_6)   --->   "%tmp_317 = trunc i70 %p_Val2_3_1_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3264 'trunc' 'tmp_317' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_6)   --->   "%tmp_66 = or i1 %tmp_317, %tmp_301" [S4_4/conv1d.h:1535]   --->   Operation 3265 'or' 'tmp_66' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_6)   --->   "%tmp_67 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_1_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3266 'partselect' 'tmp_67' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_1_6)   --->   "%tmp_68 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_67, i1 %tmp_66)" [S4_4/conv1d.h:1535]   --->   Operation 3267 'bitconcatenate' 'tmp_68' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3268 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_1_6 = icmp ne i62 %tmp_68, 0" [S4_4/conv1d.h:1535]   --->   Operation 3268 'icmp' 'tmp_20_1_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3269 [1/1] (0.80ns)   --->   "%qb_assign_1_1_6 = and i1 %tmp_20_1_6, %tmp_313" [S4_4/conv1d.h:1535]   --->   Operation 3269 'and' 'qb_assign_1_1_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3270 [1/1] (0.00ns)   --->   "%tmp_21_1_6 = zext i1 %qb_assign_1_1_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3270 'zext' 'tmp_21_1_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i8 %tmp_21_1_6, %tmp_309" [S4_4/conv1d.h:1541]   --->   Operation 3271 'add' 'tmp15' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3272 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_1_6 = add i8 %macRegisters_1_V_lo_6, %tmp15" [S4_4/conv1d.h:1541]   --->   Operation 3272 'add' 'p_Val2_7_1_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3273 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_1_6, i8* %macRegisters_1_V_ad_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3273 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_3)   --->   "%tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3274 'bitselect' 'tmp_401' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3275 [1/1] (0.00ns)   --->   "%tmp_409 = sext i7 %tmp_405 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3275 'sext' 'tmp_409' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_3)   --->   "%tmp_417 = trunc i70 %p_Val2_3_2_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3276 'trunc' 'tmp_417' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_3)   --->   "%tmp_86 = or i1 %tmp_417, %tmp_401" [S4_4/conv1d.h:1535]   --->   Operation 3277 'or' 'tmp_86' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_3)   --->   "%tmp_87 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_2_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3278 'partselect' 'tmp_87' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_3)   --->   "%tmp_88 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_87, i1 %tmp_86)" [S4_4/conv1d.h:1535]   --->   Operation 3279 'bitconcatenate' 'tmp_88' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3280 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_2_3 = icmp ne i62 %tmp_88, 0" [S4_4/conv1d.h:1535]   --->   Operation 3280 'icmp' 'tmp_20_2_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3281 [1/1] (0.80ns)   --->   "%qb_assign_1_2_3 = and i1 %tmp_20_2_3, %tmp_413" [S4_4/conv1d.h:1535]   --->   Operation 3281 'and' 'qb_assign_1_2_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3282 [1/1] (0.00ns)   --->   "%tmp_21_2_3 = zext i1 %qb_assign_1_2_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3282 'zext' 'tmp_21_2_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i8 %tmp_21_2_3, %tmp_409" [S4_4/conv1d.h:1541]   --->   Operation 3283 'add' 'tmp20' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3284 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_2_3 = add i8 %macRegisters_2_V_lo_3, %tmp20" [S4_4/conv1d.h:1541]   --->   Operation 3284 'add' 'p_Val2_7_2_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_4)   --->   "%tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3285 'bitselect' 'tmp_421' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3286 [1/1] (0.00ns)   --->   "%tmp_429 = sext i7 %tmp_425 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3286 'sext' 'tmp_429' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_4)   --->   "%tmp_437 = trunc i70 %p_Val2_3_2_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3287 'trunc' 'tmp_437' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_4)   --->   "%tmp_90 = or i1 %tmp_437, %tmp_421" [S4_4/conv1d.h:1535]   --->   Operation 3288 'or' 'tmp_90' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_4)   --->   "%tmp_91 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_2_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3289 'partselect' 'tmp_91' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_4)   --->   "%tmp_92 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_91, i1 %tmp_90)" [S4_4/conv1d.h:1535]   --->   Operation 3290 'bitconcatenate' 'tmp_92' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3291 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_2_4 = icmp ne i62 %tmp_92, 0" [S4_4/conv1d.h:1535]   --->   Operation 3291 'icmp' 'tmp_20_2_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3292 [1/1] (0.80ns)   --->   "%qb_assign_1_2_4 = and i1 %tmp_20_2_4, %tmp_433" [S4_4/conv1d.h:1535]   --->   Operation 3292 'and' 'qb_assign_1_2_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3293 [1/1] (0.00ns)   --->   "%tmp_21_2_4 = zext i1 %qb_assign_1_2_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3293 'zext' 'tmp_21_2_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i8 %tmp_21_2_4, %tmp_429" [S4_4/conv1d.h:1541]   --->   Operation 3294 'add' 'tmp21' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3295 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_2_4 = add i8 %macRegisters_2_V_lo_4, %tmp21" [S4_4/conv1d.h:1541]   --->   Operation 3295 'add' 'p_Val2_7_2_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3296 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_2_4, i8* %macRegisters_2_V_ad_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3296 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 3297 [1/2] (8.66ns)   --->   "%p_Val2_3_2_5 = mul i70 %OP2_V_2_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3297 'mul' 'p_Val2_3_2_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3298 [1/1] (0.00ns)   --->   "%tmp_445 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_2_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3298 'partselect' 'tmp_445' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3299 [1/1] (0.00ns)   --->   "%tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3299 'bitselect' 'tmp_453' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3300 [1/2] (8.66ns)   --->   "%p_Val2_3_2_6 = mul i70 %OP2_V_2_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3300 'mul' 'p_Val2_3_2_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3301 [1/1] (0.00ns)   --->   "%tmp_465 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_2_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3301 'partselect' 'tmp_465' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3302 [1/1] (0.00ns)   --->   "%tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3302 'bitselect' 'tmp_473' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_7)   --->   "%tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3303 'bitselect' 'tmp_481' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3304 [1/1] (0.00ns)   --->   "%tmp_489 = sext i7 %tmp_485 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3304 'sext' 'tmp_489' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_7)   --->   "%tmp_497 = trunc i70 %p_Val2_3_2_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3305 'trunc' 'tmp_497' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_7)   --->   "%tmp_102 = or i1 %tmp_497, %tmp_481" [S4_4/conv1d.h:1535]   --->   Operation 3306 'or' 'tmp_102' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_7)   --->   "%tmp_103 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_2_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3307 'partselect' 'tmp_103' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_7)   --->   "%tmp_104 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_103, i1 %tmp_102)" [S4_4/conv1d.h:1535]   --->   Operation 3308 'bitconcatenate' 'tmp_104' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3309 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_2_7 = icmp ne i62 %tmp_104, 0" [S4_4/conv1d.h:1535]   --->   Operation 3309 'icmp' 'tmp_20_2_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3310 [1/1] (0.80ns)   --->   "%qb_assign_1_2_7 = and i1 %tmp_20_2_7, %tmp_493" [S4_4/conv1d.h:1535]   --->   Operation 3310 'and' 'qb_assign_1_2_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3311 [1/1] (0.00ns)   --->   "%tmp_21_2_7 = zext i1 %qb_assign_1_2_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3311 'zext' 'tmp_21_2_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = add i8 %tmp_21_2_7, %tmp_489" [S4_4/conv1d.h:1541]   --->   Operation 3312 'add' 'tmp24' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3313 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_2_7 = add i8 %macRegisters_2_V_lo_7, %tmp24" [S4_4/conv1d.h:1541]   --->   Operation 3313 'add' 'p_Val2_7_2_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3314 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_2_7, i8* %macRegisters_2_V_ad_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3314 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_2)   --->   "%tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3315 'bitselect' 'tmp_541' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3316 [1/1] (0.00ns)   --->   "%tmp_549 = sext i7 %tmp_545 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3316 'sext' 'tmp_549' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_2)   --->   "%tmp_557 = trunc i70 %p_Val2_3_3_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3317 'trunc' 'tmp_557' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_2)   --->   "%tmp_114 = or i1 %tmp_557, %tmp_541" [S4_4/conv1d.h:1535]   --->   Operation 3318 'or' 'tmp_114' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_2)   --->   "%tmp_115 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_3_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3319 'partselect' 'tmp_115' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_2)   --->   "%tmp_116 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_115, i1 %tmp_114)" [S4_4/conv1d.h:1535]   --->   Operation 3320 'bitconcatenate' 'tmp_116' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3321 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_3_2 = icmp ne i62 %tmp_116, 0" [S4_4/conv1d.h:1535]   --->   Operation 3321 'icmp' 'tmp_20_3_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3322 [1/1] (0.80ns)   --->   "%qb_assign_1_3_2 = and i1 %tmp_20_3_2, %tmp_553" [S4_4/conv1d.h:1535]   --->   Operation 3322 'and' 'qb_assign_1_3_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3323 [1/1] (0.00ns)   --->   "%tmp_21_3_2 = zext i1 %qb_assign_1_3_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3323 'zext' 'tmp_21_3_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp27 = add i8 %tmp_21_3_2, %tmp_549" [S4_4/conv1d.h:1541]   --->   Operation 3324 'add' 'tmp27' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3325 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_3_2 = add i8 %macRegisters_3_V_lo_2, %tmp27" [S4_4/conv1d.h:1541]   --->   Operation 3325 'add' 'p_Val2_7_3_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3326 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_3_2, i8* %macRegisters_3_V_ad_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3326 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 3327 [1/2] (8.66ns)   --->   "%p_Val2_3_3_3 = mul i70 %OP2_V_3_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3327 'mul' 'p_Val2_3_3_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3328 [1/1] (0.00ns)   --->   "%tmp_565 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_3_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3328 'partselect' 'tmp_565' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3329 [1/1] (0.00ns)   --->   "%tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3329 'bitselect' 'tmp_573' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3330 [1/2] (8.66ns)   --->   "%p_Val2_3_3_4 = mul i70 %OP2_V_3_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3330 'mul' 'p_Val2_3_3_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3331 [1/1] (0.00ns)   --->   "%tmp_585 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_3_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3331 'partselect' 'tmp_585' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3332 [1/1] (0.00ns)   --->   "%tmp_593 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3332 'bitselect' 'tmp_593' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3333 [1/1] (0.00ns)   --->   "%OP2_V_3_5_cast = sext i7 %weights25_m_weights_67 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3333 'sext' 'OP2_V_3_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3334 [2/2] (8.66ns)   --->   "%p_Val2_3_3_5 = mul i70 %OP2_V_3_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3334 'mul' 'p_Val2_3_3_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3335 [1/1] (0.00ns)   --->   "%OP2_V_3_6_cast = sext i7 %weights25_m_weights_69 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3335 'sext' 'OP2_V_3_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3336 [2/2] (8.66ns)   --->   "%p_Val2_3_3_6 = mul i70 %OP2_V_3_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3336 'mul' 'p_Val2_3_3_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3337 [1/2] (8.66ns)   --->   "%p_Val2_3_3_7 = mul i70 %OP2_V_3_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3337 'mul' 'p_Val2_3_3_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3338 [1/1] (0.00ns)   --->   "%tmp_645 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_3_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3338 'partselect' 'tmp_645' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3339 [1/1] (0.00ns)   --->   "%tmp_653 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3339 'bitselect' 'tmp_653' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4)   --->   "%tmp_661 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3340 'bitselect' 'tmp_661' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3341 [1/1] (0.00ns)   --->   "%tmp_669 = sext i7 %tmp_665 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3341 'sext' 'tmp_669' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4)   --->   "%tmp_677 = trunc i70 %p_Val2_3_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3342 'trunc' 'tmp_677' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4)   --->   "%tmp_138 = or i1 %tmp_677, %tmp_661" [S4_4/conv1d.h:1535]   --->   Operation 3343 'or' 'tmp_138' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3344 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4)   --->   "%tmp_139 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3344 'partselect' 'tmp_139' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3345 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4)   --->   "%tmp_140 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_139, i1 %tmp_138)" [S4_4/conv1d.h:1535]   --->   Operation 3345 'bitconcatenate' 'tmp_140' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3346 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_4 = icmp ne i62 %tmp_140, 0" [S4_4/conv1d.h:1535]   --->   Operation 3346 'icmp' 'tmp_20_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3347 [1/1] (0.80ns)   --->   "%qb_assign_1_4 = and i1 %tmp_20_4, %tmp_673" [S4_4/conv1d.h:1535]   --->   Operation 3347 'and' 'qb_assign_1_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3348 [1/1] (0.00ns)   --->   "%tmp_21_4 = zext i1 %qb_assign_1_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3348 'zext' 'tmp_21_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp33 = add i8 %tmp_21_4, %tmp_669" [S4_4/conv1d.h:1541]   --->   Operation 3349 'add' 'tmp33' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3350 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_4 = add i8 %macRegisters_4_V_lo, %tmp33" [S4_4/conv1d.h:1541]   --->   Operation 3350 'add' 'p_Val2_7_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3351 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_4, i8* %macRegisters_4_V_ad, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3351 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_1)   --->   "%tmp_681 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3352 'bitselect' 'tmp_681' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3353 [1/1] (0.00ns)   --->   "%tmp_689 = sext i7 %tmp_685 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3353 'sext' 'tmp_689' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_1)   --->   "%tmp_697 = trunc i70 %p_Val2_3_4_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3354 'trunc' 'tmp_697' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_1)   --->   "%tmp_142 = or i1 %tmp_697, %tmp_681" [S4_4/conv1d.h:1535]   --->   Operation 3355 'or' 'tmp_142' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_1)   --->   "%tmp_143 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_4_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3356 'partselect' 'tmp_143' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_1)   --->   "%tmp_144 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_143, i1 %tmp_142)" [S4_4/conv1d.h:1535]   --->   Operation 3357 'bitconcatenate' 'tmp_144' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3358 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_4_1 = icmp ne i62 %tmp_144, 0" [S4_4/conv1d.h:1535]   --->   Operation 3358 'icmp' 'tmp_20_4_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3359 [1/1] (0.80ns)   --->   "%qb_assign_1_4_1 = and i1 %tmp_20_4_1, %tmp_693" [S4_4/conv1d.h:1535]   --->   Operation 3359 'and' 'qb_assign_1_4_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3360 [1/1] (0.00ns)   --->   "%tmp_21_4_1 = zext i1 %qb_assign_1_4_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3360 'zext' 'tmp_21_4_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp34 = add i8 %tmp_21_4_1, %tmp_689" [S4_4/conv1d.h:1541]   --->   Operation 3361 'add' 'tmp34' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3362 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_4_1 = add i8 %macRegisters_4_V_lo_1, %tmp34" [S4_4/conv1d.h:1541]   --->   Operation 3362 'add' 'p_Val2_7_4_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3363 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_4_1, i8* %macRegisters_4_V_ad_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3363 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 3364 [1/2] (8.66ns)   --->   "%p_Val2_3_4_2 = mul i70 %OP2_V_4_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3364 'mul' 'p_Val2_3_4_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3365 [1/1] (0.00ns)   --->   "%tmp_705 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_4_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3365 'partselect' 'tmp_705' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3366 [1/1] (0.00ns)   --->   "%tmp_713 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3366 'bitselect' 'tmp_713' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3367 [1/1] (0.00ns)   --->   "%OP2_V_4_3_cast = sext i7 %weights25_m_weights_79 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3367 'sext' 'OP2_V_4_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3368 [2/2] (8.66ns)   --->   "%p_Val2_3_4_3 = mul i70 %OP2_V_4_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3368 'mul' 'p_Val2_3_4_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3369 [1/1] (0.00ns)   --->   "%OP2_V_4_4_cast = sext i7 %weights25_m_weights_81 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3369 'sext' 'OP2_V_4_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3370 [2/2] (8.66ns)   --->   "%p_Val2_3_4_4 = mul i70 %OP2_V_4_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3370 'mul' 'p_Val2_3_4_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3371 [1/2] (2.77ns)   --->   "%weights25_m_weights_83 = load i7* %weights25_m_weights_82, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3371 'load' 'weights25_m_weights_83' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3372 [1/2] (2.77ns)   --->   "%weights25_m_weights_85 = load i7* %weights25_m_weights_84, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3372 'load' 'weights25_m_weights_85' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3373 [1/1] (0.00ns)   --->   "%OP2_V_4_7_cast = sext i7 %weights25_m_weights_87 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3373 'sext' 'OP2_V_4_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3374 [2/2] (8.66ns)   --->   "%p_Val2_3_4_7 = mul i70 %OP2_V_4_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3374 'mul' 'p_Val2_3_4_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3375 [1/2] (8.66ns)   --->   "%p_Val2_3_5 = mul i70 %OP2_V_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3375 'mul' 'p_Val2_3_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3376 [1/1] (0.00ns)   --->   "%tmp_825 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3376 'partselect' 'tmp_825' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3377 [1/1] (0.00ns)   --->   "%tmp_833 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3377 'bitselect' 'tmp_833' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3378 [1/2] (8.66ns)   --->   "%p_Val2_3_5_1 = mul i70 %OP2_V_5_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3378 'mul' 'p_Val2_3_5_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3379 [1/1] (0.00ns)   --->   "%tmp_845 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_5_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3379 'partselect' 'tmp_845' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3380 [1/1] (0.00ns)   --->   "%tmp_853 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3380 'bitselect' 'tmp_853' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3381 [1/1] (0.00ns)   --->   "%OP2_V_5_2_cast = sext i7 %weights25_m_weights_93 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3381 'sext' 'OP2_V_5_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3382 [2/2] (8.66ns)   --->   "%p_Val2_3_5_2 = mul i70 %OP2_V_5_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3382 'mul' 'p_Val2_3_5_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3383 [1/2] (2.77ns)   --->   "%weights25_m_weights_95 = load i7* %weights25_m_weights_94, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3383 'load' 'weights25_m_weights_95' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3384 [1/2] (2.77ns)   --->   "%weights25_m_weights_97 = load i7* %weights25_m_weights_96, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3384 'load' 'weights25_m_weights_97' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3385 [1/1] (0.00ns)   --->   "%weights25_m_weights_98 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_5" [S4_4/conv1d.h:1529]   --->   Operation 3385 'getelementptr' 'weights25_m_weights_98' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3386 [2/2] (2.77ns)   --->   "%weights25_m_weights_99 = load i7* %weights25_m_weights_98, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3386 'load' 'weights25_m_weights_99' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3387 [1/1] (0.00ns)   --->   "%weights25_m_weights_100 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_5" [S4_4/conv1d.h:1529]   --->   Operation 3387 'getelementptr' 'weights25_m_weights_100' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3388 [2/2] (2.77ns)   --->   "%weights25_m_weights_101 = load i7* %weights25_m_weights_100, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3388 'load' 'weights25_m_weights_101' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3389 [1/2] (2.77ns)   --->   "%weights25_m_weights_103 = load i7* %weights25_m_weights_102, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3389 'load' 'weights25_m_weights_103' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3390 [1/1] (0.00ns)   --->   "%OP2_V_6_cast = sext i7 %weights25_m_weights_105 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3390 'sext' 'OP2_V_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3391 [2/2] (8.66ns)   --->   "%p_Val2_3_6 = mul i70 %OP2_V_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3391 'mul' 'p_Val2_3_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3392 [1/1] (0.00ns)   --->   "%OP2_V_6_1_cast = sext i7 %weights25_m_weights_107 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3392 'sext' 'OP2_V_6_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3393 [2/2] (8.66ns)   --->   "%p_Val2_3_6_1 = mul i70 %OP2_V_6_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3393 'mul' 'p_Val2_3_6_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3394 [1/2] (2.77ns)   --->   "%weights25_m_weights_109 = load i7* %weights25_m_weights_108, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3394 'load' 'weights25_m_weights_109' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3395 [1/1] (0.00ns)   --->   "%weights25_m_weights_110 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_6" [S4_4/conv1d.h:1529]   --->   Operation 3395 'getelementptr' 'weights25_m_weights_110' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3396 [2/2] (2.77ns)   --->   "%weights25_m_weights_111 = load i7* %weights25_m_weights_110, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3396 'load' 'weights25_m_weights_111' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3397 [1/1] (0.00ns)   --->   "%weights25_m_weights_112 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_6" [S4_4/conv1d.h:1529]   --->   Operation 3397 'getelementptr' 'weights25_m_weights_112' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3398 [2/2] (2.77ns)   --->   "%weights25_m_weights_113 = load i7* %weights25_m_weights_112, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3398 'load' 'weights25_m_weights_113' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3399 [1/1] (0.00ns)   --->   "%weights25_m_weights_118 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_6" [S4_4/conv1d.h:1529]   --->   Operation 3399 'getelementptr' 'weights25_m_weights_118' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3400 [2/2] (2.77ns)   --->   "%weights25_m_weights_119 = load i7* %weights25_m_weights_118, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3400 'load' 'weights25_m_weights_119' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3401 [1/2] (2.77ns)   --->   "%weights25_m_weights_121 = load i7* %weights25_m_weights_120, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3401 'load' 'weights25_m_weights_121' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3402 [1/2] (2.77ns)   --->   "%weights25_m_weights_123 = load i7* %weights25_m_weights_122, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3402 'load' 'weights25_m_weights_123' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3403 [1/1] (0.00ns)   --->   "%weights25_m_weights_124 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_7" [S4_4/conv1d.h:1529]   --->   Operation 3403 'getelementptr' 'weights25_m_weights_124' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3404 [2/2] (2.77ns)   --->   "%weights25_m_weights_125 = load i7* %weights25_m_weights_124, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3404 'load' 'weights25_m_weights_125' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3405 [1/1] (0.00ns)   --->   "%tmp_9_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 -4, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 3405 'bitconcatenate' 'tmp_9_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3406 [1/1] (0.00ns)   --->   "%tmp_10_8 = zext i9 %tmp_9_3 to i64" [S4_4/conv1d.h:1529]   --->   Operation 3406 'zext' 'tmp_10_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3407 [1/1] (0.00ns)   --->   "%weights25_m_weights_136 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_8" [S4_4/conv1d.h:1529]   --->   Operation 3407 'getelementptr' 'weights25_m_weights_136' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3408 [2/2] (2.77ns)   --->   "%weights25_m_weights_137 = load i7* %weights25_m_weights_136, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3408 'load' 'weights25_m_weights_137' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_16 : Operation 3409 [1/1] (0.00ns)   --->   "%weights25_m_weights_138 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_8" [S4_4/conv1d.h:1529]   --->   Operation 3409 'getelementptr' 'weights25_m_weights_138' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_16 : Operation 3410 [2/2] (2.77ns)   --->   "%weights25_m_weights_139 = load i7* %weights25_m_weights_138, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3410 'load' 'weights25_m_weights_139' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 17 <SV = 13> <Delay = 8.66>
ST_17 : Operation 3411 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_1_3, i8* %macRegisters_1_V_ad_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3411 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_5)   --->   "%tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3412 'bitselect' 'tmp_441' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3413 [1/1] (0.00ns)   --->   "%tmp_449 = sext i7 %tmp_445 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3413 'sext' 'tmp_449' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_5)   --->   "%tmp_457 = trunc i70 %p_Val2_3_2_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3414 'trunc' 'tmp_457' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_5)   --->   "%tmp_94 = or i1 %tmp_457, %tmp_441" [S4_4/conv1d.h:1535]   --->   Operation 3415 'or' 'tmp_94' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_5)   --->   "%tmp_95 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_2_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3416 'partselect' 'tmp_95' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3417 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_5)   --->   "%tmp_96 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_95, i1 %tmp_94)" [S4_4/conv1d.h:1535]   --->   Operation 3417 'bitconcatenate' 'tmp_96' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3418 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_2_5 = icmp ne i62 %tmp_96, 0" [S4_4/conv1d.h:1535]   --->   Operation 3418 'icmp' 'tmp_20_2_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3419 [1/1] (0.80ns)   --->   "%qb_assign_1_2_5 = and i1 %tmp_20_2_5, %tmp_453" [S4_4/conv1d.h:1535]   --->   Operation 3419 'and' 'qb_assign_1_2_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3420 [1/1] (0.00ns)   --->   "%tmp_21_2_5 = zext i1 %qb_assign_1_2_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3420 'zext' 'tmp_21_2_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i8 %tmp_21_2_5, %tmp_449" [S4_4/conv1d.h:1541]   --->   Operation 3421 'add' 'tmp22' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3422 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_2_5 = add i8 %macRegisters_2_V_lo_5, %tmp22" [S4_4/conv1d.h:1541]   --->   Operation 3422 'add' 'p_Val2_7_2_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3423 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_2_5, i8* %macRegisters_2_V_ad_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3423 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_6)   --->   "%tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_2_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3424 'bitselect' 'tmp_461' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3425 [1/1] (0.00ns)   --->   "%tmp_469 = sext i7 %tmp_465 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3425 'sext' 'tmp_469' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_6)   --->   "%tmp_477 = trunc i70 %p_Val2_3_2_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3426 'trunc' 'tmp_477' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_6)   --->   "%tmp_98 = or i1 %tmp_477, %tmp_461" [S4_4/conv1d.h:1535]   --->   Operation 3427 'or' 'tmp_98' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_6)   --->   "%tmp_99 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_2_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3428 'partselect' 'tmp_99' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_2_6)   --->   "%tmp_100 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_99, i1 %tmp_98)" [S4_4/conv1d.h:1535]   --->   Operation 3429 'bitconcatenate' 'tmp_100' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3430 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_2_6 = icmp ne i62 %tmp_100, 0" [S4_4/conv1d.h:1535]   --->   Operation 3430 'icmp' 'tmp_20_2_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3431 [1/1] (0.80ns)   --->   "%qb_assign_1_2_6 = and i1 %tmp_20_2_6, %tmp_473" [S4_4/conv1d.h:1535]   --->   Operation 3431 'and' 'qb_assign_1_2_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3432 [1/1] (0.00ns)   --->   "%tmp_21_2_6 = zext i1 %qb_assign_1_2_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3432 'zext' 'tmp_21_2_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp23 = add i8 %tmp_21_2_6, %tmp_469" [S4_4/conv1d.h:1541]   --->   Operation 3433 'add' 'tmp23' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3434 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_2_6 = add i8 %macRegisters_2_V_lo_6, %tmp23" [S4_4/conv1d.h:1541]   --->   Operation 3434 'add' 'p_Val2_7_2_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3435 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_2_6, i8* %macRegisters_2_V_ad_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3435 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_3)   --->   "%tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3436 'bitselect' 'tmp_561' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3437 [1/1] (0.00ns)   --->   "%tmp_569 = sext i7 %tmp_565 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3437 'sext' 'tmp_569' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_3)   --->   "%tmp_577 = trunc i70 %p_Val2_3_3_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3438 'trunc' 'tmp_577' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_3)   --->   "%tmp_118 = or i1 %tmp_577, %tmp_561" [S4_4/conv1d.h:1535]   --->   Operation 3439 'or' 'tmp_118' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_3)   --->   "%tmp_119 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_3_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3440 'partselect' 'tmp_119' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_3)   --->   "%tmp_120 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_119, i1 %tmp_118)" [S4_4/conv1d.h:1535]   --->   Operation 3441 'bitconcatenate' 'tmp_120' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3442 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_3_3 = icmp ne i62 %tmp_120, 0" [S4_4/conv1d.h:1535]   --->   Operation 3442 'icmp' 'tmp_20_3_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3443 [1/1] (0.80ns)   --->   "%qb_assign_1_3_3 = and i1 %tmp_20_3_3, %tmp_573" [S4_4/conv1d.h:1535]   --->   Operation 3443 'and' 'qb_assign_1_3_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3444 [1/1] (0.00ns)   --->   "%tmp_21_3_3 = zext i1 %qb_assign_1_3_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3444 'zext' 'tmp_21_3_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i8 %tmp_21_3_3, %tmp_569" [S4_4/conv1d.h:1541]   --->   Operation 3445 'add' 'tmp28' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3446 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_3_3 = add i8 %macRegisters_3_V_lo_3, %tmp28" [S4_4/conv1d.h:1541]   --->   Operation 3446 'add' 'p_Val2_7_3_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_4)   --->   "%tmp_581 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3447 'bitselect' 'tmp_581' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3448 [1/1] (0.00ns)   --->   "%tmp_589 = sext i7 %tmp_585 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3448 'sext' 'tmp_589' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_4)   --->   "%tmp_597 = trunc i70 %p_Val2_3_3_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3449 'trunc' 'tmp_597' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_4)   --->   "%tmp_122 = or i1 %tmp_597, %tmp_581" [S4_4/conv1d.h:1535]   --->   Operation 3450 'or' 'tmp_122' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_4)   --->   "%tmp_123 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_3_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3451 'partselect' 'tmp_123' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_4)   --->   "%tmp_124 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_123, i1 %tmp_122)" [S4_4/conv1d.h:1535]   --->   Operation 3452 'bitconcatenate' 'tmp_124' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3453 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_3_4 = icmp ne i62 %tmp_124, 0" [S4_4/conv1d.h:1535]   --->   Operation 3453 'icmp' 'tmp_20_3_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3454 [1/1] (0.80ns)   --->   "%qb_assign_1_3_4 = and i1 %tmp_20_3_4, %tmp_593" [S4_4/conv1d.h:1535]   --->   Operation 3454 'and' 'qb_assign_1_3_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3455 [1/1] (0.00ns)   --->   "%tmp_21_3_4 = zext i1 %qb_assign_1_3_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3455 'zext' 'tmp_21_3_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp29 = add i8 %tmp_21_3_4, %tmp_589" [S4_4/conv1d.h:1541]   --->   Operation 3456 'add' 'tmp29' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3457 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_3_4 = add i8 %macRegisters_3_V_lo_4, %tmp29" [S4_4/conv1d.h:1541]   --->   Operation 3457 'add' 'p_Val2_7_3_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3458 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_3_4, i8* %macRegisters_3_V_ad_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3458 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 3459 [1/2] (8.66ns)   --->   "%p_Val2_3_3_5 = mul i70 %OP2_V_3_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3459 'mul' 'p_Val2_3_3_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3460 [1/1] (0.00ns)   --->   "%tmp_605 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_3_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3460 'partselect' 'tmp_605' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3461 [1/1] (0.00ns)   --->   "%tmp_613 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3461 'bitselect' 'tmp_613' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3462 [1/2] (8.66ns)   --->   "%p_Val2_3_3_6 = mul i70 %OP2_V_3_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3462 'mul' 'p_Val2_3_3_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3463 [1/1] (0.00ns)   --->   "%tmp_625 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_3_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3463 'partselect' 'tmp_625' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3464 [1/1] (0.00ns)   --->   "%tmp_633 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3464 'bitselect' 'tmp_633' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_7)   --->   "%tmp_641 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3465 'bitselect' 'tmp_641' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3466 [1/1] (0.00ns)   --->   "%tmp_649 = sext i7 %tmp_645 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3466 'sext' 'tmp_649' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_7)   --->   "%tmp_657 = trunc i70 %p_Val2_3_3_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3467 'trunc' 'tmp_657' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_7)   --->   "%tmp_134 = or i1 %tmp_657, %tmp_641" [S4_4/conv1d.h:1535]   --->   Operation 3468 'or' 'tmp_134' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_7)   --->   "%tmp_135 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_3_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3469 'partselect' 'tmp_135' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_7)   --->   "%tmp_136 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_135, i1 %tmp_134)" [S4_4/conv1d.h:1535]   --->   Operation 3470 'bitconcatenate' 'tmp_136' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3471 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_3_7 = icmp ne i62 %tmp_136, 0" [S4_4/conv1d.h:1535]   --->   Operation 3471 'icmp' 'tmp_20_3_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3472 [1/1] (0.80ns)   --->   "%qb_assign_1_3_7 = and i1 %tmp_20_3_7, %tmp_653" [S4_4/conv1d.h:1535]   --->   Operation 3472 'and' 'qb_assign_1_3_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3473 [1/1] (0.00ns)   --->   "%tmp_21_3_7 = zext i1 %qb_assign_1_3_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3473 'zext' 'tmp_21_3_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp32 = add i8 %tmp_21_3_7, %tmp_649" [S4_4/conv1d.h:1541]   --->   Operation 3474 'add' 'tmp32' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3475 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_3_7 = add i8 %macRegisters_3_V_lo_7, %tmp32" [S4_4/conv1d.h:1541]   --->   Operation 3475 'add' 'p_Val2_7_3_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3476 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_3_7, i8* %macRegisters_3_V_ad_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3476 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_2)   --->   "%tmp_701 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3477 'bitselect' 'tmp_701' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3478 [1/1] (0.00ns)   --->   "%tmp_709 = sext i7 %tmp_705 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3478 'sext' 'tmp_709' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_2)   --->   "%tmp_717 = trunc i70 %p_Val2_3_4_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3479 'trunc' 'tmp_717' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3480 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_2)   --->   "%tmp_146 = or i1 %tmp_717, %tmp_701" [S4_4/conv1d.h:1535]   --->   Operation 3480 'or' 'tmp_146' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_2)   --->   "%tmp_147 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_4_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3481 'partselect' 'tmp_147' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_2)   --->   "%tmp_148 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_147, i1 %tmp_146)" [S4_4/conv1d.h:1535]   --->   Operation 3482 'bitconcatenate' 'tmp_148' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3483 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_4_2 = icmp ne i62 %tmp_148, 0" [S4_4/conv1d.h:1535]   --->   Operation 3483 'icmp' 'tmp_20_4_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3484 [1/1] (0.80ns)   --->   "%qb_assign_1_4_2 = and i1 %tmp_20_4_2, %tmp_713" [S4_4/conv1d.h:1535]   --->   Operation 3484 'and' 'qb_assign_1_4_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3485 [1/1] (0.00ns)   --->   "%tmp_21_4_2 = zext i1 %qb_assign_1_4_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3485 'zext' 'tmp_21_4_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i8 %tmp_21_4_2, %tmp_709" [S4_4/conv1d.h:1541]   --->   Operation 3486 'add' 'tmp35' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3487 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_4_2 = add i8 %macRegisters_4_V_lo_2, %tmp35" [S4_4/conv1d.h:1541]   --->   Operation 3487 'add' 'p_Val2_7_4_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3488 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_4_2, i8* %macRegisters_4_V_ad_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3488 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 3489 [1/2] (8.66ns)   --->   "%p_Val2_3_4_3 = mul i70 %OP2_V_4_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3489 'mul' 'p_Val2_3_4_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3490 [1/1] (0.00ns)   --->   "%tmp_725 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_4_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3490 'partselect' 'tmp_725' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3491 [1/1] (0.00ns)   --->   "%tmp_733 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3491 'bitselect' 'tmp_733' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3492 [1/2] (8.66ns)   --->   "%p_Val2_3_4_4 = mul i70 %OP2_V_4_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3492 'mul' 'p_Val2_3_4_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3493 [1/1] (0.00ns)   --->   "%tmp_745 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_4_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3493 'partselect' 'tmp_745' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3494 [1/1] (0.00ns)   --->   "%tmp_753 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3494 'bitselect' 'tmp_753' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3495 [1/1] (0.00ns)   --->   "%OP2_V_4_5_cast = sext i7 %weights25_m_weights_83 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3495 'sext' 'OP2_V_4_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3496 [2/2] (8.66ns)   --->   "%p_Val2_3_4_5 = mul i70 %OP2_V_4_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3496 'mul' 'p_Val2_3_4_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3497 [1/1] (0.00ns)   --->   "%OP2_V_4_6_cast = sext i7 %weights25_m_weights_85 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3497 'sext' 'OP2_V_4_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3498 [2/2] (8.66ns)   --->   "%p_Val2_3_4_6 = mul i70 %OP2_V_4_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3498 'mul' 'p_Val2_3_4_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3499 [1/2] (8.66ns)   --->   "%p_Val2_3_4_7 = mul i70 %OP2_V_4_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3499 'mul' 'p_Val2_3_4_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3500 [1/1] (0.00ns)   --->   "%tmp_805 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_4_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3500 'partselect' 'tmp_805' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3501 [1/1] (0.00ns)   --->   "%tmp_813 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3501 'bitselect' 'tmp_813' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5)   --->   "%tmp_821 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3502 'bitselect' 'tmp_821' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3503 [1/1] (0.00ns)   --->   "%tmp_829 = sext i7 %tmp_825 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3503 'sext' 'tmp_829' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3504 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5)   --->   "%tmp_837 = trunc i70 %p_Val2_3_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3504 'trunc' 'tmp_837' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5)   --->   "%tmp_170 = or i1 %tmp_837, %tmp_821" [S4_4/conv1d.h:1535]   --->   Operation 3505 'or' 'tmp_170' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5)   --->   "%tmp_171 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3506 'partselect' 'tmp_171' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5)   --->   "%tmp_172 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_171, i1 %tmp_170)" [S4_4/conv1d.h:1535]   --->   Operation 3507 'bitconcatenate' 'tmp_172' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3508 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_5 = icmp ne i62 %tmp_172, 0" [S4_4/conv1d.h:1535]   --->   Operation 3508 'icmp' 'tmp_20_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3509 [1/1] (0.80ns)   --->   "%qb_assign_1_5 = and i1 %tmp_20_5, %tmp_833" [S4_4/conv1d.h:1535]   --->   Operation 3509 'and' 'qb_assign_1_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3510 [1/1] (0.00ns)   --->   "%tmp_21_5 = zext i1 %qb_assign_1_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3510 'zext' 'tmp_21_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp41 = add i8 %tmp_21_5, %tmp_829" [S4_4/conv1d.h:1541]   --->   Operation 3511 'add' 'tmp41' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3512 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_5 = add i8 %macRegisters_5_V_lo, %tmp41" [S4_4/conv1d.h:1541]   --->   Operation 3512 'add' 'p_Val2_7_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3513 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_5, i8* %macRegisters_5_V_ad, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3513 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_1)   --->   "%tmp_841 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3514 'bitselect' 'tmp_841' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3515 [1/1] (0.00ns)   --->   "%tmp_849 = sext i7 %tmp_845 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3515 'sext' 'tmp_849' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_1)   --->   "%tmp_857 = trunc i70 %p_Val2_3_5_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3516 'trunc' 'tmp_857' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_1)   --->   "%tmp_174 = or i1 %tmp_857, %tmp_841" [S4_4/conv1d.h:1535]   --->   Operation 3517 'or' 'tmp_174' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_1)   --->   "%tmp_175 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_5_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3518 'partselect' 'tmp_175' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_1)   --->   "%tmp_176 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_175, i1 %tmp_174)" [S4_4/conv1d.h:1535]   --->   Operation 3519 'bitconcatenate' 'tmp_176' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3520 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_5_1 = icmp ne i62 %tmp_176, 0" [S4_4/conv1d.h:1535]   --->   Operation 3520 'icmp' 'tmp_20_5_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3521 [1/1] (0.80ns)   --->   "%qb_assign_1_5_1 = and i1 %tmp_20_5_1, %tmp_853" [S4_4/conv1d.h:1535]   --->   Operation 3521 'and' 'qb_assign_1_5_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3522 [1/1] (0.00ns)   --->   "%tmp_21_5_1 = zext i1 %qb_assign_1_5_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3522 'zext' 'tmp_21_5_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp42 = add i8 %tmp_21_5_1, %tmp_849" [S4_4/conv1d.h:1541]   --->   Operation 3523 'add' 'tmp42' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3524 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_5_1 = add i8 %macRegisters_5_V_lo_1, %tmp42" [S4_4/conv1d.h:1541]   --->   Operation 3524 'add' 'p_Val2_7_5_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3525 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_5_1, i8* %macRegisters_5_V_ad_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3525 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 3526 [1/2] (8.66ns)   --->   "%p_Val2_3_5_2 = mul i70 %OP2_V_5_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3526 'mul' 'p_Val2_3_5_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3527 [1/1] (0.00ns)   --->   "%tmp_865 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_5_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3527 'partselect' 'tmp_865' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3528 [1/1] (0.00ns)   --->   "%tmp_873 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3528 'bitselect' 'tmp_873' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3529 [1/1] (0.00ns)   --->   "%OP2_V_5_3_cast = sext i7 %weights25_m_weights_95 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3529 'sext' 'OP2_V_5_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3530 [2/2] (8.66ns)   --->   "%p_Val2_3_5_3 = mul i70 %OP2_V_5_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3530 'mul' 'p_Val2_3_5_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3531 [1/1] (0.00ns)   --->   "%OP2_V_5_4_cast = sext i7 %weights25_m_weights_97 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3531 'sext' 'OP2_V_5_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3532 [2/2] (8.66ns)   --->   "%p_Val2_3_5_4 = mul i70 %OP2_V_5_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3532 'mul' 'p_Val2_3_5_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3533 [1/2] (2.77ns)   --->   "%weights25_m_weights_99 = load i7* %weights25_m_weights_98, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3533 'load' 'weights25_m_weights_99' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3534 [1/2] (2.77ns)   --->   "%weights25_m_weights_101 = load i7* %weights25_m_weights_100, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3534 'load' 'weights25_m_weights_101' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3535 [1/1] (0.00ns)   --->   "%OP2_V_5_7_cast = sext i7 %weights25_m_weights_103 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3535 'sext' 'OP2_V_5_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3536 [2/2] (8.66ns)   --->   "%p_Val2_3_5_7 = mul i70 %OP2_V_5_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3536 'mul' 'p_Val2_3_5_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3537 [1/2] (8.66ns)   --->   "%p_Val2_3_6 = mul i70 %OP2_V_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3537 'mul' 'p_Val2_3_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3538 [1/1] (0.00ns)   --->   "%tmp_985 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3538 'partselect' 'tmp_985' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3539 [1/1] (0.00ns)   --->   "%tmp_993 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3539 'bitselect' 'tmp_993' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3540 [1/2] (8.66ns)   --->   "%p_Val2_3_6_1 = mul i70 %OP2_V_6_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3540 'mul' 'p_Val2_3_6_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3541 [1/1] (0.00ns)   --->   "%tmp_1005 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_6_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3541 'partselect' 'tmp_1005' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3542 [1/1] (0.00ns)   --->   "%tmp_1013 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3542 'bitselect' 'tmp_1013' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3543 [1/1] (0.00ns)   --->   "%OP2_V_6_2_cast = sext i7 %weights25_m_weights_109 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3543 'sext' 'OP2_V_6_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3544 [2/2] (8.66ns)   --->   "%p_Val2_3_6_2 = mul i70 %OP2_V_6_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3544 'mul' 'p_Val2_3_6_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3545 [1/2] (2.77ns)   --->   "%weights25_m_weights_111 = load i7* %weights25_m_weights_110, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3545 'load' 'weights25_m_weights_111' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3546 [1/2] (2.77ns)   --->   "%weights25_m_weights_113 = load i7* %weights25_m_weights_112, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3546 'load' 'weights25_m_weights_113' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3547 [1/1] (0.00ns)   --->   "%weights25_m_weights_114 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_6" [S4_4/conv1d.h:1529]   --->   Operation 3547 'getelementptr' 'weights25_m_weights_114' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3548 [2/2] (2.77ns)   --->   "%weights25_m_weights_115 = load i7* %weights25_m_weights_114, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3548 'load' 'weights25_m_weights_115' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3549 [1/1] (0.00ns)   --->   "%weights25_m_weights_116 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_6" [S4_4/conv1d.h:1529]   --->   Operation 3549 'getelementptr' 'weights25_m_weights_116' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3550 [2/2] (2.77ns)   --->   "%weights25_m_weights_117 = load i7* %weights25_m_weights_116, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3550 'load' 'weights25_m_weights_117' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3551 [1/2] (2.77ns)   --->   "%weights25_m_weights_119 = load i7* %weights25_m_weights_118, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3551 'load' 'weights25_m_weights_119' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3552 [1/1] (0.00ns)   --->   "%OP2_V_7_cast = sext i7 %weights25_m_weights_121 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3552 'sext' 'OP2_V_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3553 [2/2] (8.66ns)   --->   "%p_Val2_3_7 = mul i70 %OP2_V_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3553 'mul' 'p_Val2_3_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3554 [1/1] (0.00ns)   --->   "%OP2_V_7_1_cast = sext i7 %weights25_m_weights_123 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3554 'sext' 'OP2_V_7_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3555 [2/2] (8.66ns)   --->   "%p_Val2_3_7_1 = mul i70 %OP2_V_7_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3555 'mul' 'p_Val2_3_7_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3556 [1/2] (2.77ns)   --->   "%weights25_m_weights_125 = load i7* %weights25_m_weights_124, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3556 'load' 'weights25_m_weights_125' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3557 [1/1] (0.00ns)   --->   "%weights25_m_weights_126 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_7" [S4_4/conv1d.h:1529]   --->   Operation 3557 'getelementptr' 'weights25_m_weights_126' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3558 [2/2] (2.77ns)   --->   "%weights25_m_weights_127 = load i7* %weights25_m_weights_126, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3558 'load' 'weights25_m_weights_127' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3559 [1/1] (0.00ns)   --->   "%weights25_m_weights_128 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_7" [S4_4/conv1d.h:1529]   --->   Operation 3559 'getelementptr' 'weights25_m_weights_128' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3560 [2/2] (2.77ns)   --->   "%weights25_m_weights_129 = load i7* %weights25_m_weights_128, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3560 'load' 'weights25_m_weights_129' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3561 [1/1] (0.00ns)   --->   "%weights25_m_weights_134 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_7" [S4_4/conv1d.h:1529]   --->   Operation 3561 'getelementptr' 'weights25_m_weights_134' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3562 [2/2] (2.77ns)   --->   "%weights25_m_weights_135 = load i7* %weights25_m_weights_134, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3562 'load' 'weights25_m_weights_135' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3563 [1/2] (2.77ns)   --->   "%weights25_m_weights_137 = load i7* %weights25_m_weights_136, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3563 'load' 'weights25_m_weights_137' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3564 [1/2] (2.77ns)   --->   "%weights25_m_weights_139 = load i7* %weights25_m_weights_138, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3564 'load' 'weights25_m_weights_139' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3565 [1/1] (0.00ns)   --->   "%weights25_m_weights_140 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_8" [S4_4/conv1d.h:1529]   --->   Operation 3565 'getelementptr' 'weights25_m_weights_140' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3566 [2/2] (2.77ns)   --->   "%weights25_m_weights_141 = load i7* %weights25_m_weights_140, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3566 'load' 'weights25_m_weights_141' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3567 [1/1] (1.70ns)   --->   "%tmp_9_9 = add i9 -224, %sy_cast38607_cast3" [S4_4/conv1d.h:1529]   --->   Operation 3567 'add' 'tmp_9_9' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3568 [1/1] (0.00ns)   --->   "%tmp_10_9 = zext i9 %tmp_9_9 to i64" [S4_4/conv1d.h:1529]   --->   Operation 3568 'zext' 'tmp_10_9' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3569 [1/1] (0.00ns)   --->   "%weights25_m_weights_152 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_9" [S4_4/conv1d.h:1529]   --->   Operation 3569 'getelementptr' 'weights25_m_weights_152' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3570 [2/2] (2.77ns)   --->   "%weights25_m_weights_153 = load i7* %weights25_m_weights_152, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3570 'load' 'weights25_m_weights_153' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_17 : Operation 3571 [1/1] (0.00ns)   --->   "%weights25_m_weights_154 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_9" [S4_4/conv1d.h:1529]   --->   Operation 3571 'getelementptr' 'weights25_m_weights_154' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_17 : Operation 3572 [2/2] (2.77ns)   --->   "%weights25_m_weights_155 = load i7* %weights25_m_weights_154, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3572 'load' 'weights25_m_weights_155' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 18 <SV = 14> <Delay = 8.66>
ST_18 : Operation 3573 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_2_3, i8* %macRegisters_2_V_ad_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3573 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_5)   --->   "%tmp_601 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3574 'bitselect' 'tmp_601' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3575 [1/1] (0.00ns)   --->   "%tmp_609 = sext i7 %tmp_605 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3575 'sext' 'tmp_609' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_5)   --->   "%tmp_617 = trunc i70 %p_Val2_3_3_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3576 'trunc' 'tmp_617' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3577 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_5)   --->   "%tmp_126 = or i1 %tmp_617, %tmp_601" [S4_4/conv1d.h:1535]   --->   Operation 3577 'or' 'tmp_126' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_5)   --->   "%tmp_127 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_3_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3578 'partselect' 'tmp_127' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_5)   --->   "%tmp_128 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_127, i1 %tmp_126)" [S4_4/conv1d.h:1535]   --->   Operation 3579 'bitconcatenate' 'tmp_128' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3580 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_3_5 = icmp ne i62 %tmp_128, 0" [S4_4/conv1d.h:1535]   --->   Operation 3580 'icmp' 'tmp_20_3_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3581 [1/1] (0.80ns)   --->   "%qb_assign_1_3_5 = and i1 %tmp_20_3_5, %tmp_613" [S4_4/conv1d.h:1535]   --->   Operation 3581 'and' 'qb_assign_1_3_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3582 [1/1] (0.00ns)   --->   "%tmp_21_3_5 = zext i1 %qb_assign_1_3_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3582 'zext' 'tmp_21_3_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp30 = add i8 %tmp_21_3_5, %tmp_609" [S4_4/conv1d.h:1541]   --->   Operation 3583 'add' 'tmp30' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3584 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_3_5 = add i8 %macRegisters_3_V_lo_5, %tmp30" [S4_4/conv1d.h:1541]   --->   Operation 3584 'add' 'p_Val2_7_3_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3585 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_3_5, i8* %macRegisters_3_V_ad_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3585 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_6)   --->   "%tmp_621 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_3_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3586 'bitselect' 'tmp_621' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3587 [1/1] (0.00ns)   --->   "%tmp_629 = sext i7 %tmp_625 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3587 'sext' 'tmp_629' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_6)   --->   "%tmp_637 = trunc i70 %p_Val2_3_3_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3588 'trunc' 'tmp_637' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_6)   --->   "%tmp_130 = or i1 %tmp_637, %tmp_621" [S4_4/conv1d.h:1535]   --->   Operation 3589 'or' 'tmp_130' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_6)   --->   "%tmp_131 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_3_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3590 'partselect' 'tmp_131' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_3_6)   --->   "%tmp_132 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_131, i1 %tmp_130)" [S4_4/conv1d.h:1535]   --->   Operation 3591 'bitconcatenate' 'tmp_132' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3592 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_3_6 = icmp ne i62 %tmp_132, 0" [S4_4/conv1d.h:1535]   --->   Operation 3592 'icmp' 'tmp_20_3_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3593 [1/1] (0.80ns)   --->   "%qb_assign_1_3_6 = and i1 %tmp_20_3_6, %tmp_633" [S4_4/conv1d.h:1535]   --->   Operation 3593 'and' 'qb_assign_1_3_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3594 [1/1] (0.00ns)   --->   "%tmp_21_3_6 = zext i1 %qb_assign_1_3_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3594 'zext' 'tmp_21_3_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp31 = add i8 %tmp_21_3_6, %tmp_629" [S4_4/conv1d.h:1541]   --->   Operation 3595 'add' 'tmp31' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3596 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_3_6 = add i8 %macRegisters_3_V_lo_6, %tmp31" [S4_4/conv1d.h:1541]   --->   Operation 3596 'add' 'p_Val2_7_3_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3597 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_3_6, i8* %macRegisters_3_V_ad_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3597 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_3)   --->   "%tmp_721 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3598 'bitselect' 'tmp_721' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3599 [1/1] (0.00ns)   --->   "%tmp_729 = sext i7 %tmp_725 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3599 'sext' 'tmp_729' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_3)   --->   "%tmp_737 = trunc i70 %p_Val2_3_4_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3600 'trunc' 'tmp_737' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3601 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_3)   --->   "%tmp_150 = or i1 %tmp_737, %tmp_721" [S4_4/conv1d.h:1535]   --->   Operation 3601 'or' 'tmp_150' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_3)   --->   "%tmp_151 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_4_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3602 'partselect' 'tmp_151' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_3)   --->   "%tmp_152 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_151, i1 %tmp_150)" [S4_4/conv1d.h:1535]   --->   Operation 3603 'bitconcatenate' 'tmp_152' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3604 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_4_3 = icmp ne i62 %tmp_152, 0" [S4_4/conv1d.h:1535]   --->   Operation 3604 'icmp' 'tmp_20_4_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3605 [1/1] (0.80ns)   --->   "%qb_assign_1_4_3 = and i1 %tmp_20_4_3, %tmp_733" [S4_4/conv1d.h:1535]   --->   Operation 3605 'and' 'qb_assign_1_4_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3606 [1/1] (0.00ns)   --->   "%tmp_21_4_3 = zext i1 %qb_assign_1_4_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3606 'zext' 'tmp_21_4_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp36 = add i8 %tmp_21_4_3, %tmp_729" [S4_4/conv1d.h:1541]   --->   Operation 3607 'add' 'tmp36' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3608 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_4_3 = add i8 %macRegisters_4_V_lo_3, %tmp36" [S4_4/conv1d.h:1541]   --->   Operation 3608 'add' 'p_Val2_7_4_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3609 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_4)   --->   "%tmp_741 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3609 'bitselect' 'tmp_741' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3610 [1/1] (0.00ns)   --->   "%tmp_749 = sext i7 %tmp_745 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3610 'sext' 'tmp_749' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_4)   --->   "%tmp_757 = trunc i70 %p_Val2_3_4_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3611 'trunc' 'tmp_757' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_4)   --->   "%tmp_154 = or i1 %tmp_757, %tmp_741" [S4_4/conv1d.h:1535]   --->   Operation 3612 'or' 'tmp_154' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_4)   --->   "%tmp_155 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_4_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3613 'partselect' 'tmp_155' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_4)   --->   "%tmp_156 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_155, i1 %tmp_154)" [S4_4/conv1d.h:1535]   --->   Operation 3614 'bitconcatenate' 'tmp_156' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3615 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_4_4 = icmp ne i62 %tmp_156, 0" [S4_4/conv1d.h:1535]   --->   Operation 3615 'icmp' 'tmp_20_4_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3616 [1/1] (0.80ns)   --->   "%qb_assign_1_4_4 = and i1 %tmp_20_4_4, %tmp_753" [S4_4/conv1d.h:1535]   --->   Operation 3616 'and' 'qb_assign_1_4_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3617 [1/1] (0.00ns)   --->   "%tmp_21_4_4 = zext i1 %qb_assign_1_4_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3617 'zext' 'tmp_21_4_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp37 = add i8 %tmp_21_4_4, %tmp_749" [S4_4/conv1d.h:1541]   --->   Operation 3618 'add' 'tmp37' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3619 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_4_4 = add i8 %macRegisters_4_V_lo_4, %tmp37" [S4_4/conv1d.h:1541]   --->   Operation 3619 'add' 'p_Val2_7_4_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3620 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_4_4, i8* %macRegisters_4_V_ad_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3620 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 3621 [1/2] (8.66ns)   --->   "%p_Val2_3_4_5 = mul i70 %OP2_V_4_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3621 'mul' 'p_Val2_3_4_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3622 [1/1] (0.00ns)   --->   "%tmp_765 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_4_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3622 'partselect' 'tmp_765' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3623 [1/1] (0.00ns)   --->   "%tmp_773 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3623 'bitselect' 'tmp_773' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3624 [1/2] (8.66ns)   --->   "%p_Val2_3_4_6 = mul i70 %OP2_V_4_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3624 'mul' 'p_Val2_3_4_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3625 [1/1] (0.00ns)   --->   "%tmp_785 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_4_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3625 'partselect' 'tmp_785' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3626 [1/1] (0.00ns)   --->   "%tmp_793 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3626 'bitselect' 'tmp_793' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_7)   --->   "%tmp_801 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3627 'bitselect' 'tmp_801' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3628 [1/1] (0.00ns)   --->   "%tmp_809 = sext i7 %tmp_805 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3628 'sext' 'tmp_809' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_7)   --->   "%tmp_817 = trunc i70 %p_Val2_3_4_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3629 'trunc' 'tmp_817' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_7)   --->   "%tmp_166 = or i1 %tmp_817, %tmp_801" [S4_4/conv1d.h:1535]   --->   Operation 3630 'or' 'tmp_166' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_7)   --->   "%tmp_167 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_4_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3631 'partselect' 'tmp_167' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_7)   --->   "%tmp_168 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_167, i1 %tmp_166)" [S4_4/conv1d.h:1535]   --->   Operation 3632 'bitconcatenate' 'tmp_168' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3633 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_4_7 = icmp ne i62 %tmp_168, 0" [S4_4/conv1d.h:1535]   --->   Operation 3633 'icmp' 'tmp_20_4_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3634 [1/1] (0.80ns)   --->   "%qb_assign_1_4_7 = and i1 %tmp_20_4_7, %tmp_813" [S4_4/conv1d.h:1535]   --->   Operation 3634 'and' 'qb_assign_1_4_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3635 [1/1] (0.00ns)   --->   "%tmp_21_4_7 = zext i1 %qb_assign_1_4_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3635 'zext' 'tmp_21_4_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp40 = add i8 %tmp_21_4_7, %tmp_809" [S4_4/conv1d.h:1541]   --->   Operation 3636 'add' 'tmp40' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3637 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_4_7 = add i8 %macRegisters_4_V_lo_7, %tmp40" [S4_4/conv1d.h:1541]   --->   Operation 3637 'add' 'p_Val2_7_4_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3638 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_4_7, i8* %macRegisters_4_V_ad_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3638 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_2)   --->   "%tmp_861 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3639 'bitselect' 'tmp_861' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3640 [1/1] (0.00ns)   --->   "%tmp_869 = sext i7 %tmp_865 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3640 'sext' 'tmp_869' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_2)   --->   "%tmp_877 = trunc i70 %p_Val2_3_5_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3641 'trunc' 'tmp_877' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_2)   --->   "%tmp_178 = or i1 %tmp_877, %tmp_861" [S4_4/conv1d.h:1535]   --->   Operation 3642 'or' 'tmp_178' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_2)   --->   "%tmp_179 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_5_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3643 'partselect' 'tmp_179' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_2)   --->   "%tmp_180 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_179, i1 %tmp_178)" [S4_4/conv1d.h:1535]   --->   Operation 3644 'bitconcatenate' 'tmp_180' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3645 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_5_2 = icmp ne i62 %tmp_180, 0" [S4_4/conv1d.h:1535]   --->   Operation 3645 'icmp' 'tmp_20_5_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3646 [1/1] (0.80ns)   --->   "%qb_assign_1_5_2 = and i1 %tmp_20_5_2, %tmp_873" [S4_4/conv1d.h:1535]   --->   Operation 3646 'and' 'qb_assign_1_5_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3647 [1/1] (0.00ns)   --->   "%tmp_21_5_2 = zext i1 %qb_assign_1_5_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3647 'zext' 'tmp_21_5_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp43 = add i8 %tmp_21_5_2, %tmp_869" [S4_4/conv1d.h:1541]   --->   Operation 3648 'add' 'tmp43' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3649 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_5_2 = add i8 %macRegisters_5_V_lo_2, %tmp43" [S4_4/conv1d.h:1541]   --->   Operation 3649 'add' 'p_Val2_7_5_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3650 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_5_2, i8* %macRegisters_5_V_ad_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3650 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 3651 [1/2] (8.66ns)   --->   "%p_Val2_3_5_3 = mul i70 %OP2_V_5_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3651 'mul' 'p_Val2_3_5_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3652 [1/1] (0.00ns)   --->   "%tmp_885 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_5_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3652 'partselect' 'tmp_885' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3653 [1/1] (0.00ns)   --->   "%tmp_893 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3653 'bitselect' 'tmp_893' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3654 [1/2] (8.66ns)   --->   "%p_Val2_3_5_4 = mul i70 %OP2_V_5_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3654 'mul' 'p_Val2_3_5_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3655 [1/1] (0.00ns)   --->   "%tmp_905 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_5_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3655 'partselect' 'tmp_905' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3656 [1/1] (0.00ns)   --->   "%tmp_913 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3656 'bitselect' 'tmp_913' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3657 [1/1] (0.00ns)   --->   "%OP2_V_5_5_cast = sext i7 %weights25_m_weights_99 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3657 'sext' 'OP2_V_5_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3658 [2/2] (8.66ns)   --->   "%p_Val2_3_5_5 = mul i70 %OP2_V_5_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3658 'mul' 'p_Val2_3_5_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3659 [1/1] (0.00ns)   --->   "%OP2_V_5_6_cast = sext i7 %weights25_m_weights_101 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3659 'sext' 'OP2_V_5_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3660 [2/2] (8.66ns)   --->   "%p_Val2_3_5_6 = mul i70 %OP2_V_5_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3660 'mul' 'p_Val2_3_5_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3661 [1/2] (8.66ns)   --->   "%p_Val2_3_5_7 = mul i70 %OP2_V_5_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3661 'mul' 'p_Val2_3_5_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3662 [1/1] (0.00ns)   --->   "%tmp_965 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_5_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3662 'partselect' 'tmp_965' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3663 [1/1] (0.00ns)   --->   "%tmp_973 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3663 'bitselect' 'tmp_973' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6)   --->   "%tmp_981 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3664 'bitselect' 'tmp_981' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3665 [1/1] (0.00ns)   --->   "%tmp_989 = sext i7 %tmp_985 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3665 'sext' 'tmp_989' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6)   --->   "%tmp_997 = trunc i70 %p_Val2_3_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3666 'trunc' 'tmp_997' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6)   --->   "%tmp_202 = or i1 %tmp_997, %tmp_981" [S4_4/conv1d.h:1535]   --->   Operation 3667 'or' 'tmp_202' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6)   --->   "%tmp_203 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3668 'partselect' 'tmp_203' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6)   --->   "%tmp_204 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_203, i1 %tmp_202)" [S4_4/conv1d.h:1535]   --->   Operation 3669 'bitconcatenate' 'tmp_204' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3670 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_6 = icmp ne i62 %tmp_204, 0" [S4_4/conv1d.h:1535]   --->   Operation 3670 'icmp' 'tmp_20_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3671 [1/1] (0.80ns)   --->   "%qb_assign_1_6 = and i1 %tmp_20_6, %tmp_993" [S4_4/conv1d.h:1535]   --->   Operation 3671 'and' 'qb_assign_1_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3672 [1/1] (0.00ns)   --->   "%tmp_21_6 = zext i1 %qb_assign_1_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3672 'zext' 'tmp_21_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp49 = add i8 %tmp_21_6, %tmp_989" [S4_4/conv1d.h:1541]   --->   Operation 3673 'add' 'tmp49' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3674 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_6 = add i8 %macRegisters_6_V_lo, %tmp49" [S4_4/conv1d.h:1541]   --->   Operation 3674 'add' 'p_Val2_7_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3675 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_6, i8* %macRegisters_6_V_ad, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3675 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_1)   --->   "%tmp_1001 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3676 'bitselect' 'tmp_1001' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3677 [1/1] (0.00ns)   --->   "%tmp_1009 = sext i7 %tmp_1005 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3677 'sext' 'tmp_1009' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_1)   --->   "%tmp_1017 = trunc i70 %p_Val2_3_6_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3678 'trunc' 'tmp_1017' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_1)   --->   "%tmp_206 = or i1 %tmp_1017, %tmp_1001" [S4_4/conv1d.h:1535]   --->   Operation 3679 'or' 'tmp_206' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_1)   --->   "%tmp_207 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_6_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3680 'partselect' 'tmp_207' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_1)   --->   "%tmp_208 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_207, i1 %tmp_206)" [S4_4/conv1d.h:1535]   --->   Operation 3681 'bitconcatenate' 'tmp_208' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3682 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_6_1 = icmp ne i62 %tmp_208, 0" [S4_4/conv1d.h:1535]   --->   Operation 3682 'icmp' 'tmp_20_6_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3683 [1/1] (0.80ns)   --->   "%qb_assign_1_6_1 = and i1 %tmp_20_6_1, %tmp_1013" [S4_4/conv1d.h:1535]   --->   Operation 3683 'and' 'qb_assign_1_6_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3684 [1/1] (0.00ns)   --->   "%tmp_21_6_1 = zext i1 %qb_assign_1_6_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3684 'zext' 'tmp_21_6_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp50 = add i8 %tmp_21_6_1, %tmp_1009" [S4_4/conv1d.h:1541]   --->   Operation 3685 'add' 'tmp50' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3686 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_6_1 = add i8 %macRegisters_6_V_lo_1, %tmp50" [S4_4/conv1d.h:1541]   --->   Operation 3686 'add' 'p_Val2_7_6_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3687 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_6_1, i8* %macRegisters_6_V_ad_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3687 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 3688 [1/2] (8.66ns)   --->   "%p_Val2_3_6_2 = mul i70 %OP2_V_6_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3688 'mul' 'p_Val2_3_6_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3689 [1/1] (0.00ns)   --->   "%tmp_1025 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_6_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3689 'partselect' 'tmp_1025' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3690 [1/1] (0.00ns)   --->   "%tmp_1033 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3690 'bitselect' 'tmp_1033' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3691 [1/1] (0.00ns)   --->   "%OP2_V_6_3_cast = sext i7 %weights25_m_weights_111 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3691 'sext' 'OP2_V_6_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3692 [2/2] (8.66ns)   --->   "%p_Val2_3_6_3 = mul i70 %OP2_V_6_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3692 'mul' 'p_Val2_3_6_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3693 [1/1] (0.00ns)   --->   "%OP2_V_6_4_cast = sext i7 %weights25_m_weights_113 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3693 'sext' 'OP2_V_6_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3694 [2/2] (8.66ns)   --->   "%p_Val2_3_6_4 = mul i70 %OP2_V_6_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3694 'mul' 'p_Val2_3_6_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3695 [1/2] (2.77ns)   --->   "%weights25_m_weights_115 = load i7* %weights25_m_weights_114, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3695 'load' 'weights25_m_weights_115' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3696 [1/2] (2.77ns)   --->   "%weights25_m_weights_117 = load i7* %weights25_m_weights_116, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3696 'load' 'weights25_m_weights_117' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3697 [1/1] (0.00ns)   --->   "%OP2_V_6_7_cast = sext i7 %weights25_m_weights_119 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3697 'sext' 'OP2_V_6_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3698 [2/2] (8.66ns)   --->   "%p_Val2_3_6_7 = mul i70 %OP2_V_6_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3698 'mul' 'p_Val2_3_6_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3699 [1/2] (8.66ns)   --->   "%p_Val2_3_7 = mul i70 %OP2_V_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3699 'mul' 'p_Val2_3_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3700 [1/1] (0.00ns)   --->   "%tmp_1145 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3700 'partselect' 'tmp_1145' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3701 [1/1] (0.00ns)   --->   "%tmp_1153 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3701 'bitselect' 'tmp_1153' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3702 [1/2] (8.66ns)   --->   "%p_Val2_3_7_1 = mul i70 %OP2_V_7_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3702 'mul' 'p_Val2_3_7_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3703 [1/1] (0.00ns)   --->   "%tmp_1165 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_7_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3703 'partselect' 'tmp_1165' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3704 [1/1] (0.00ns)   --->   "%tmp_1173 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3704 'bitselect' 'tmp_1173' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3705 [1/1] (0.00ns)   --->   "%OP2_V_7_2_cast = sext i7 %weights25_m_weights_125 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3705 'sext' 'OP2_V_7_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3706 [2/2] (8.66ns)   --->   "%p_Val2_3_7_2 = mul i70 %OP2_V_7_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3706 'mul' 'p_Val2_3_7_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3707 [1/2] (2.77ns)   --->   "%weights25_m_weights_127 = load i7* %weights25_m_weights_126, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3707 'load' 'weights25_m_weights_127' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3708 [1/2] (2.77ns)   --->   "%weights25_m_weights_129 = load i7* %weights25_m_weights_128, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3708 'load' 'weights25_m_weights_129' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3709 [1/1] (0.00ns)   --->   "%weights25_m_weights_130 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_7" [S4_4/conv1d.h:1529]   --->   Operation 3709 'getelementptr' 'weights25_m_weights_130' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3710 [2/2] (2.77ns)   --->   "%weights25_m_weights_131 = load i7* %weights25_m_weights_130, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3710 'load' 'weights25_m_weights_131' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3711 [1/1] (0.00ns)   --->   "%weights25_m_weights_132 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_7" [S4_4/conv1d.h:1529]   --->   Operation 3711 'getelementptr' 'weights25_m_weights_132' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3712 [2/2] (2.77ns)   --->   "%weights25_m_weights_133 = load i7* %weights25_m_weights_132, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3712 'load' 'weights25_m_weights_133' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3713 [1/2] (2.77ns)   --->   "%weights25_m_weights_135 = load i7* %weights25_m_weights_134, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3713 'load' 'weights25_m_weights_135' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3714 [1/1] (0.00ns)   --->   "%OP2_V_8_cast = sext i7 %weights25_m_weights_137 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3714 'sext' 'OP2_V_8_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3715 [2/2] (8.66ns)   --->   "%p_Val2_3_8 = mul i70 %OP2_V_8_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3715 'mul' 'p_Val2_3_8' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3716 [1/1] (0.00ns)   --->   "%OP2_V_8_1_cast = sext i7 %weights25_m_weights_139 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3716 'sext' 'OP2_V_8_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3717 [2/2] (8.66ns)   --->   "%p_Val2_3_8_1 = mul i70 %OP2_V_8_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3717 'mul' 'p_Val2_3_8_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3718 [1/2] (2.77ns)   --->   "%weights25_m_weights_141 = load i7* %weights25_m_weights_140, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3718 'load' 'weights25_m_weights_141' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3719 [1/1] (0.00ns)   --->   "%weights25_m_weights_142 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_8" [S4_4/conv1d.h:1529]   --->   Operation 3719 'getelementptr' 'weights25_m_weights_142' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3720 [2/2] (2.77ns)   --->   "%weights25_m_weights_143 = load i7* %weights25_m_weights_142, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3720 'load' 'weights25_m_weights_143' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3721 [1/1] (0.00ns)   --->   "%weights25_m_weights_144 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_8" [S4_4/conv1d.h:1529]   --->   Operation 3721 'getelementptr' 'weights25_m_weights_144' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3722 [2/2] (2.77ns)   --->   "%weights25_m_weights_145 = load i7* %weights25_m_weights_144, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3722 'load' 'weights25_m_weights_145' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3723 [1/1] (0.00ns)   --->   "%weights25_m_weights_150 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_8" [S4_4/conv1d.h:1529]   --->   Operation 3723 'getelementptr' 'weights25_m_weights_150' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3724 [2/2] (2.77ns)   --->   "%weights25_m_weights_151 = load i7* %weights25_m_weights_150, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3724 'load' 'weights25_m_weights_151' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3725 [1/2] (2.77ns)   --->   "%weights25_m_weights_153 = load i7* %weights25_m_weights_152, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3725 'load' 'weights25_m_weights_153' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3726 [1/2] (2.77ns)   --->   "%weights25_m_weights_155 = load i7* %weights25_m_weights_154, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3726 'load' 'weights25_m_weights_155' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3727 [1/1] (0.00ns)   --->   "%weights25_m_weights_156 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_9" [S4_4/conv1d.h:1529]   --->   Operation 3727 'getelementptr' 'weights25_m_weights_156' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3728 [2/2] (2.77ns)   --->   "%weights25_m_weights_157 = load i7* %weights25_m_weights_156, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3728 'load' 'weights25_m_weights_157' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3729 [1/1] (0.00ns)   --->   "%tmp_9_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 -3, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 3729 'bitconcatenate' 'tmp_9_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3730 [1/1] (0.00ns)   --->   "%tmp_10_s = zext i9 %tmp_9_4 to i64" [S4_4/conv1d.h:1529]   --->   Operation 3730 'zext' 'tmp_10_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3731 [1/1] (0.00ns)   --->   "%weights25_m_weights_168 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_s" [S4_4/conv1d.h:1529]   --->   Operation 3731 'getelementptr' 'weights25_m_weights_168' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3732 [2/2] (2.77ns)   --->   "%weights25_m_weights_169 = load i7* %weights25_m_weights_168, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3732 'load' 'weights25_m_weights_169' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_18 : Operation 3733 [1/1] (0.00ns)   --->   "%weights25_m_weights_170 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_s" [S4_4/conv1d.h:1529]   --->   Operation 3733 'getelementptr' 'weights25_m_weights_170' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_18 : Operation 3734 [2/2] (2.77ns)   --->   "%weights25_m_weights_171 = load i7* %weights25_m_weights_170, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3734 'load' 'weights25_m_weights_171' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 19 <SV = 15> <Delay = 8.66>
ST_19 : Operation 3735 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_3_3, i8* %macRegisters_3_V_ad_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3735 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_5)   --->   "%tmp_761 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3736 'bitselect' 'tmp_761' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3737 [1/1] (0.00ns)   --->   "%tmp_769 = sext i7 %tmp_765 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3737 'sext' 'tmp_769' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_5)   --->   "%tmp_777 = trunc i70 %p_Val2_3_4_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3738 'trunc' 'tmp_777' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3739 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_5)   --->   "%tmp_158 = or i1 %tmp_777, %tmp_761" [S4_4/conv1d.h:1535]   --->   Operation 3739 'or' 'tmp_158' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_5)   --->   "%tmp_159 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_4_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3740 'partselect' 'tmp_159' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_5)   --->   "%tmp_160 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_159, i1 %tmp_158)" [S4_4/conv1d.h:1535]   --->   Operation 3741 'bitconcatenate' 'tmp_160' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3742 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_4_5 = icmp ne i62 %tmp_160, 0" [S4_4/conv1d.h:1535]   --->   Operation 3742 'icmp' 'tmp_20_4_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3743 [1/1] (0.80ns)   --->   "%qb_assign_1_4_5 = and i1 %tmp_20_4_5, %tmp_773" [S4_4/conv1d.h:1535]   --->   Operation 3743 'and' 'qb_assign_1_4_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3744 [1/1] (0.00ns)   --->   "%tmp_21_4_5 = zext i1 %qb_assign_1_4_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3744 'zext' 'tmp_21_4_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp38 = add i8 %tmp_21_4_5, %tmp_769" [S4_4/conv1d.h:1541]   --->   Operation 3745 'add' 'tmp38' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3746 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_4_5 = add i8 %macRegisters_4_V_lo_5, %tmp38" [S4_4/conv1d.h:1541]   --->   Operation 3746 'add' 'p_Val2_7_4_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3747 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_4_5, i8* %macRegisters_4_V_ad_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3747 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_6)   --->   "%tmp_781 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_4_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3748 'bitselect' 'tmp_781' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3749 [1/1] (0.00ns)   --->   "%tmp_789 = sext i7 %tmp_785 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3749 'sext' 'tmp_789' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_6)   --->   "%tmp_797 = trunc i70 %p_Val2_3_4_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3750 'trunc' 'tmp_797' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_6)   --->   "%tmp_162 = or i1 %tmp_797, %tmp_781" [S4_4/conv1d.h:1535]   --->   Operation 3751 'or' 'tmp_162' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_6)   --->   "%tmp_163 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_4_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3752 'partselect' 'tmp_163' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_4_6)   --->   "%tmp_164 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_163, i1 %tmp_162)" [S4_4/conv1d.h:1535]   --->   Operation 3753 'bitconcatenate' 'tmp_164' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3754 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_4_6 = icmp ne i62 %tmp_164, 0" [S4_4/conv1d.h:1535]   --->   Operation 3754 'icmp' 'tmp_20_4_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3755 [1/1] (0.80ns)   --->   "%qb_assign_1_4_6 = and i1 %tmp_20_4_6, %tmp_793" [S4_4/conv1d.h:1535]   --->   Operation 3755 'and' 'qb_assign_1_4_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3756 [1/1] (0.00ns)   --->   "%tmp_21_4_6 = zext i1 %qb_assign_1_4_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3756 'zext' 'tmp_21_4_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp39 = add i8 %tmp_21_4_6, %tmp_789" [S4_4/conv1d.h:1541]   --->   Operation 3757 'add' 'tmp39' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3758 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_4_6 = add i8 %macRegisters_4_V_lo_6, %tmp39" [S4_4/conv1d.h:1541]   --->   Operation 3758 'add' 'p_Val2_7_4_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3759 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_4_6, i8* %macRegisters_4_V_ad_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3759 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_3)   --->   "%tmp_881 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3760 'bitselect' 'tmp_881' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3761 [1/1] (0.00ns)   --->   "%tmp_889 = sext i7 %tmp_885 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3761 'sext' 'tmp_889' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_3)   --->   "%tmp_897 = trunc i70 %p_Val2_3_5_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3762 'trunc' 'tmp_897' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_3)   --->   "%tmp_182 = or i1 %tmp_897, %tmp_881" [S4_4/conv1d.h:1535]   --->   Operation 3763 'or' 'tmp_182' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3764 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_3)   --->   "%tmp_183 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_5_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3764 'partselect' 'tmp_183' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_3)   --->   "%tmp_184 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_183, i1 %tmp_182)" [S4_4/conv1d.h:1535]   --->   Operation 3765 'bitconcatenate' 'tmp_184' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3766 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_5_3 = icmp ne i62 %tmp_184, 0" [S4_4/conv1d.h:1535]   --->   Operation 3766 'icmp' 'tmp_20_5_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3767 [1/1] (0.80ns)   --->   "%qb_assign_1_5_3 = and i1 %tmp_20_5_3, %tmp_893" [S4_4/conv1d.h:1535]   --->   Operation 3767 'and' 'qb_assign_1_5_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3768 [1/1] (0.00ns)   --->   "%tmp_21_5_3 = zext i1 %qb_assign_1_5_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3768 'zext' 'tmp_21_5_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp44 = add i8 %tmp_21_5_3, %tmp_889" [S4_4/conv1d.h:1541]   --->   Operation 3769 'add' 'tmp44' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3770 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_5_3 = add i8 %macRegisters_5_V_lo_3, %tmp44" [S4_4/conv1d.h:1541]   --->   Operation 3770 'add' 'p_Val2_7_5_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3771 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_4)   --->   "%tmp_901 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3771 'bitselect' 'tmp_901' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3772 [1/1] (0.00ns)   --->   "%tmp_909 = sext i7 %tmp_905 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3772 'sext' 'tmp_909' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_4)   --->   "%tmp_917 = trunc i70 %p_Val2_3_5_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3773 'trunc' 'tmp_917' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_4)   --->   "%tmp_186 = or i1 %tmp_917, %tmp_901" [S4_4/conv1d.h:1535]   --->   Operation 3774 'or' 'tmp_186' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_4)   --->   "%tmp_187 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_5_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3775 'partselect' 'tmp_187' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_4)   --->   "%tmp_188 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_187, i1 %tmp_186)" [S4_4/conv1d.h:1535]   --->   Operation 3776 'bitconcatenate' 'tmp_188' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3777 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_5_4 = icmp ne i62 %tmp_188, 0" [S4_4/conv1d.h:1535]   --->   Operation 3777 'icmp' 'tmp_20_5_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3778 [1/1] (0.80ns)   --->   "%qb_assign_1_5_4 = and i1 %tmp_20_5_4, %tmp_913" [S4_4/conv1d.h:1535]   --->   Operation 3778 'and' 'qb_assign_1_5_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3779 [1/1] (0.00ns)   --->   "%tmp_21_5_4 = zext i1 %qb_assign_1_5_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3779 'zext' 'tmp_21_5_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp45 = add i8 %tmp_21_5_4, %tmp_909" [S4_4/conv1d.h:1541]   --->   Operation 3780 'add' 'tmp45' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3781 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_5_4 = add i8 %macRegisters_5_V_lo_4, %tmp45" [S4_4/conv1d.h:1541]   --->   Operation 3781 'add' 'p_Val2_7_5_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3782 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_5_4, i8* %macRegisters_5_V_ad_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3782 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 3783 [1/2] (8.66ns)   --->   "%p_Val2_3_5_5 = mul i70 %OP2_V_5_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3783 'mul' 'p_Val2_3_5_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3784 [1/1] (0.00ns)   --->   "%tmp_925 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_5_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3784 'partselect' 'tmp_925' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3785 [1/1] (0.00ns)   --->   "%tmp_933 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3785 'bitselect' 'tmp_933' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3786 [1/2] (8.66ns)   --->   "%p_Val2_3_5_6 = mul i70 %OP2_V_5_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3786 'mul' 'p_Val2_3_5_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3787 [1/1] (0.00ns)   --->   "%tmp_945 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_5_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3787 'partselect' 'tmp_945' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3788 [1/1] (0.00ns)   --->   "%tmp_953 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3788 'bitselect' 'tmp_953' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_7)   --->   "%tmp_961 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3789 'bitselect' 'tmp_961' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3790 [1/1] (0.00ns)   --->   "%tmp_969 = sext i7 %tmp_965 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3790 'sext' 'tmp_969' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3791 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_7)   --->   "%tmp_977 = trunc i70 %p_Val2_3_5_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3791 'trunc' 'tmp_977' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_7)   --->   "%tmp_198 = or i1 %tmp_977, %tmp_961" [S4_4/conv1d.h:1535]   --->   Operation 3792 'or' 'tmp_198' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_7)   --->   "%tmp_199 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_5_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3793 'partselect' 'tmp_199' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_7)   --->   "%tmp_200 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_199, i1 %tmp_198)" [S4_4/conv1d.h:1535]   --->   Operation 3794 'bitconcatenate' 'tmp_200' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3795 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_5_7 = icmp ne i62 %tmp_200, 0" [S4_4/conv1d.h:1535]   --->   Operation 3795 'icmp' 'tmp_20_5_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3796 [1/1] (0.80ns)   --->   "%qb_assign_1_5_7 = and i1 %tmp_20_5_7, %tmp_973" [S4_4/conv1d.h:1535]   --->   Operation 3796 'and' 'qb_assign_1_5_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3797 [1/1] (0.00ns)   --->   "%tmp_21_5_7 = zext i1 %qb_assign_1_5_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3797 'zext' 'tmp_21_5_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp48 = add i8 %tmp_21_5_7, %tmp_969" [S4_4/conv1d.h:1541]   --->   Operation 3798 'add' 'tmp48' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3799 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_5_7 = add i8 %macRegisters_5_V_lo_7, %tmp48" [S4_4/conv1d.h:1541]   --->   Operation 3799 'add' 'p_Val2_7_5_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3800 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_5_7, i8* %macRegisters_5_V_ad_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3800 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_2)   --->   "%tmp_1021 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3801 'bitselect' 'tmp_1021' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3802 [1/1] (0.00ns)   --->   "%tmp_1029 = sext i7 %tmp_1025 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3802 'sext' 'tmp_1029' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_2)   --->   "%tmp_1037 = trunc i70 %p_Val2_3_6_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3803 'trunc' 'tmp_1037' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3804 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_2)   --->   "%tmp_210 = or i1 %tmp_1037, %tmp_1021" [S4_4/conv1d.h:1535]   --->   Operation 3804 'or' 'tmp_210' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_2)   --->   "%tmp_211 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_6_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3805 'partselect' 'tmp_211' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_2)   --->   "%tmp_212 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_211, i1 %tmp_210)" [S4_4/conv1d.h:1535]   --->   Operation 3806 'bitconcatenate' 'tmp_212' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3807 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_6_2 = icmp ne i62 %tmp_212, 0" [S4_4/conv1d.h:1535]   --->   Operation 3807 'icmp' 'tmp_20_6_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3808 [1/1] (0.80ns)   --->   "%qb_assign_1_6_2 = and i1 %tmp_20_6_2, %tmp_1033" [S4_4/conv1d.h:1535]   --->   Operation 3808 'and' 'qb_assign_1_6_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3809 [1/1] (0.00ns)   --->   "%tmp_21_6_2 = zext i1 %qb_assign_1_6_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3809 'zext' 'tmp_21_6_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp51 = add i8 %tmp_21_6_2, %tmp_1029" [S4_4/conv1d.h:1541]   --->   Operation 3810 'add' 'tmp51' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3811 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_6_2 = add i8 %macRegisters_6_V_lo_2, %tmp51" [S4_4/conv1d.h:1541]   --->   Operation 3811 'add' 'p_Val2_7_6_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3812 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_6_2, i8* %macRegisters_6_V_ad_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3812 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 3813 [1/2] (8.66ns)   --->   "%p_Val2_3_6_3 = mul i70 %OP2_V_6_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3813 'mul' 'p_Val2_3_6_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3814 [1/1] (0.00ns)   --->   "%tmp_1045 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_6_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3814 'partselect' 'tmp_1045' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3815 [1/1] (0.00ns)   --->   "%tmp_1053 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3815 'bitselect' 'tmp_1053' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3816 [1/2] (8.66ns)   --->   "%p_Val2_3_6_4 = mul i70 %OP2_V_6_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3816 'mul' 'p_Val2_3_6_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3817 [1/1] (0.00ns)   --->   "%tmp_1065 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_6_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3817 'partselect' 'tmp_1065' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3818 [1/1] (0.00ns)   --->   "%tmp_1073 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3818 'bitselect' 'tmp_1073' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3819 [1/1] (0.00ns)   --->   "%OP2_V_6_5_cast = sext i7 %weights25_m_weights_115 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3819 'sext' 'OP2_V_6_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3820 [2/2] (8.66ns)   --->   "%p_Val2_3_6_5 = mul i70 %OP2_V_6_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3820 'mul' 'p_Val2_3_6_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3821 [1/1] (0.00ns)   --->   "%OP2_V_6_6_cast = sext i7 %weights25_m_weights_117 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3821 'sext' 'OP2_V_6_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3822 [2/2] (8.66ns)   --->   "%p_Val2_3_6_6 = mul i70 %OP2_V_6_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3822 'mul' 'p_Val2_3_6_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3823 [1/2] (8.66ns)   --->   "%p_Val2_3_6_7 = mul i70 %OP2_V_6_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3823 'mul' 'p_Val2_3_6_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3824 [1/1] (0.00ns)   --->   "%tmp_1125 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_6_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3824 'partselect' 'tmp_1125' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3825 [1/1] (0.00ns)   --->   "%tmp_1133 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3825 'bitselect' 'tmp_1133' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7)   --->   "%tmp_1141 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3826 'bitselect' 'tmp_1141' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3827 [1/1] (0.00ns)   --->   "%tmp_1149 = sext i7 %tmp_1145 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3827 'sext' 'tmp_1149' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3828 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7)   --->   "%tmp_1157 = trunc i70 %p_Val2_3_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3828 'trunc' 'tmp_1157' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7)   --->   "%tmp_234 = or i1 %tmp_1157, %tmp_1141" [S4_4/conv1d.h:1535]   --->   Operation 3829 'or' 'tmp_234' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3830 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7)   --->   "%tmp_235 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3830 'partselect' 'tmp_235' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3831 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7)   --->   "%tmp_236 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_235, i1 %tmp_234)" [S4_4/conv1d.h:1535]   --->   Operation 3831 'bitconcatenate' 'tmp_236' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3832 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_7 = icmp ne i62 %tmp_236, 0" [S4_4/conv1d.h:1535]   --->   Operation 3832 'icmp' 'tmp_20_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3833 [1/1] (0.80ns)   --->   "%qb_assign_1_7 = and i1 %tmp_20_7, %tmp_1153" [S4_4/conv1d.h:1535]   --->   Operation 3833 'and' 'qb_assign_1_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3834 [1/1] (0.00ns)   --->   "%tmp_21_7 = zext i1 %qb_assign_1_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3834 'zext' 'tmp_21_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp57 = add i8 %tmp_21_7, %tmp_1149" [S4_4/conv1d.h:1541]   --->   Operation 3835 'add' 'tmp57' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3836 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_7 = add i8 %macRegisters_7_V_lo, %tmp57" [S4_4/conv1d.h:1541]   --->   Operation 3836 'add' 'p_Val2_7_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3837 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_7, i8* %macRegisters_7_V_ad, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3837 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 3838 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_1)   --->   "%tmp_1161 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3838 'bitselect' 'tmp_1161' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3839 [1/1] (0.00ns)   --->   "%tmp_1169 = sext i7 %tmp_1165 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3839 'sext' 'tmp_1169' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3840 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_1)   --->   "%tmp_1177 = trunc i70 %p_Val2_3_7_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3840 'trunc' 'tmp_1177' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3841 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_1)   --->   "%tmp_238 = or i1 %tmp_1177, %tmp_1161" [S4_4/conv1d.h:1535]   --->   Operation 3841 'or' 'tmp_238' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_1)   --->   "%tmp_239 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_7_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3842 'partselect' 'tmp_239' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3843 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_1)   --->   "%tmp_240 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_239, i1 %tmp_238)" [S4_4/conv1d.h:1535]   --->   Operation 3843 'bitconcatenate' 'tmp_240' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3844 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_7_1 = icmp ne i62 %tmp_240, 0" [S4_4/conv1d.h:1535]   --->   Operation 3844 'icmp' 'tmp_20_7_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3845 [1/1] (0.80ns)   --->   "%qb_assign_1_7_1 = and i1 %tmp_20_7_1, %tmp_1173" [S4_4/conv1d.h:1535]   --->   Operation 3845 'and' 'qb_assign_1_7_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3846 [1/1] (0.00ns)   --->   "%tmp_21_7_1 = zext i1 %qb_assign_1_7_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3846 'zext' 'tmp_21_7_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp58 = add i8 %tmp_21_7_1, %tmp_1169" [S4_4/conv1d.h:1541]   --->   Operation 3847 'add' 'tmp58' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3848 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_7_1 = add i8 %macRegisters_7_V_lo_1, %tmp58" [S4_4/conv1d.h:1541]   --->   Operation 3848 'add' 'p_Val2_7_7_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3849 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_7_1, i8* %macRegisters_7_V_ad_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3849 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 3850 [1/2] (8.66ns)   --->   "%p_Val2_3_7_2 = mul i70 %OP2_V_7_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3850 'mul' 'p_Val2_3_7_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3851 [1/1] (0.00ns)   --->   "%tmp_1185 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_7_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3851 'partselect' 'tmp_1185' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3852 [1/1] (0.00ns)   --->   "%tmp_1193 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3852 'bitselect' 'tmp_1193' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3853 [1/1] (0.00ns)   --->   "%OP2_V_7_3_cast = sext i7 %weights25_m_weights_127 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3853 'sext' 'OP2_V_7_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3854 [2/2] (8.66ns)   --->   "%p_Val2_3_7_3 = mul i70 %OP2_V_7_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3854 'mul' 'p_Val2_3_7_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3855 [1/1] (0.00ns)   --->   "%OP2_V_7_4_cast = sext i7 %weights25_m_weights_129 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3855 'sext' 'OP2_V_7_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3856 [2/2] (8.66ns)   --->   "%p_Val2_3_7_4 = mul i70 %OP2_V_7_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3856 'mul' 'p_Val2_3_7_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3857 [1/2] (2.77ns)   --->   "%weights25_m_weights_131 = load i7* %weights25_m_weights_130, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3857 'load' 'weights25_m_weights_131' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3858 [1/2] (2.77ns)   --->   "%weights25_m_weights_133 = load i7* %weights25_m_weights_132, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3858 'load' 'weights25_m_weights_133' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3859 [1/1] (0.00ns)   --->   "%OP2_V_7_7_cast = sext i7 %weights25_m_weights_135 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3859 'sext' 'OP2_V_7_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3860 [2/2] (8.66ns)   --->   "%p_Val2_3_7_7 = mul i70 %OP2_V_7_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3860 'mul' 'p_Val2_3_7_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3861 [1/2] (8.66ns)   --->   "%p_Val2_3_8 = mul i70 %OP2_V_8_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3861 'mul' 'p_Val2_3_8' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3862 [1/1] (0.00ns)   --->   "%tmp_1305 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_8, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3862 'partselect' 'tmp_1305' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3863 [1/1] (0.00ns)   --->   "%tmp_1313 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3863 'bitselect' 'tmp_1313' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3864 [1/2] (8.66ns)   --->   "%p_Val2_3_8_1 = mul i70 %OP2_V_8_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3864 'mul' 'p_Val2_3_8_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3865 [1/1] (0.00ns)   --->   "%tmp_1325 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_8_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3865 'partselect' 'tmp_1325' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3866 [1/1] (0.00ns)   --->   "%tmp_1333 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3866 'bitselect' 'tmp_1333' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3867 [1/1] (0.00ns)   --->   "%OP2_V_8_2_cast = sext i7 %weights25_m_weights_141 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3867 'sext' 'OP2_V_8_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3868 [2/2] (8.66ns)   --->   "%p_Val2_3_8_2 = mul i70 %OP2_V_8_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3868 'mul' 'p_Val2_3_8_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3869 [1/2] (2.77ns)   --->   "%weights25_m_weights_143 = load i7* %weights25_m_weights_142, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3869 'load' 'weights25_m_weights_143' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3870 [1/2] (2.77ns)   --->   "%weights25_m_weights_145 = load i7* %weights25_m_weights_144, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3870 'load' 'weights25_m_weights_145' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3871 [1/1] (0.00ns)   --->   "%weights25_m_weights_146 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_8" [S4_4/conv1d.h:1529]   --->   Operation 3871 'getelementptr' 'weights25_m_weights_146' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3872 [2/2] (2.77ns)   --->   "%weights25_m_weights_147 = load i7* %weights25_m_weights_146, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3872 'load' 'weights25_m_weights_147' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3873 [1/1] (0.00ns)   --->   "%weights25_m_weights_148 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_8" [S4_4/conv1d.h:1529]   --->   Operation 3873 'getelementptr' 'weights25_m_weights_148' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3874 [2/2] (2.77ns)   --->   "%weights25_m_weights_149 = load i7* %weights25_m_weights_148, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3874 'load' 'weights25_m_weights_149' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3875 [1/2] (2.77ns)   --->   "%weights25_m_weights_151 = load i7* %weights25_m_weights_150, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3875 'load' 'weights25_m_weights_151' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3876 [1/1] (0.00ns)   --->   "%OP2_V_9_cast = sext i7 %weights25_m_weights_153 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3876 'sext' 'OP2_V_9_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3877 [2/2] (8.66ns)   --->   "%p_Val2_3_9 = mul i70 %OP2_V_9_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3877 'mul' 'p_Val2_3_9' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3878 [1/1] (0.00ns)   --->   "%OP2_V_9_1_cast = sext i7 %weights25_m_weights_155 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3878 'sext' 'OP2_V_9_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3879 [2/2] (8.66ns)   --->   "%p_Val2_3_9_1 = mul i70 %OP2_V_9_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3879 'mul' 'p_Val2_3_9_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3880 [1/2] (2.77ns)   --->   "%weights25_m_weights_157 = load i7* %weights25_m_weights_156, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3880 'load' 'weights25_m_weights_157' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3881 [1/1] (0.00ns)   --->   "%weights25_m_weights_158 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_9" [S4_4/conv1d.h:1529]   --->   Operation 3881 'getelementptr' 'weights25_m_weights_158' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3882 [2/2] (2.77ns)   --->   "%weights25_m_weights_159 = load i7* %weights25_m_weights_158, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3882 'load' 'weights25_m_weights_159' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3883 [1/1] (0.00ns)   --->   "%weights25_m_weights_160 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_9" [S4_4/conv1d.h:1529]   --->   Operation 3883 'getelementptr' 'weights25_m_weights_160' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3884 [2/2] (2.77ns)   --->   "%weights25_m_weights_161 = load i7* %weights25_m_weights_160, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3884 'load' 'weights25_m_weights_161' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3885 [1/1] (0.00ns)   --->   "%weights25_m_weights_166 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_9" [S4_4/conv1d.h:1529]   --->   Operation 3885 'getelementptr' 'weights25_m_weights_166' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3886 [2/2] (2.77ns)   --->   "%weights25_m_weights_167 = load i7* %weights25_m_weights_166, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3886 'load' 'weights25_m_weights_167' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3887 [1/2] (2.77ns)   --->   "%weights25_m_weights_169 = load i7* %weights25_m_weights_168, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3887 'load' 'weights25_m_weights_169' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3888 [1/2] (2.77ns)   --->   "%weights25_m_weights_171 = load i7* %weights25_m_weights_170, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3888 'load' 'weights25_m_weights_171' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3889 [1/1] (0.00ns)   --->   "%weights25_m_weights_172 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_s" [S4_4/conv1d.h:1529]   --->   Operation 3889 'getelementptr' 'weights25_m_weights_172' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3890 [2/2] (2.77ns)   --->   "%weights25_m_weights_173 = load i7* %weights25_m_weights_172, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3890 'load' 'weights25_m_weights_173' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3891 [1/1] (0.00ns)   --->   "%tmp_10_10 = zext i9 %tmp_9_6 to i64" [S4_4/conv1d.h:1529]   --->   Operation 3891 'zext' 'tmp_10_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3892 [1/1] (0.00ns)   --->   "%weights25_m_weights_184 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_10" [S4_4/conv1d.h:1529]   --->   Operation 3892 'getelementptr' 'weights25_m_weights_184' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3893 [2/2] (2.77ns)   --->   "%weights25_m_weights_185 = load i7* %weights25_m_weights_184, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3893 'load' 'weights25_m_weights_185' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_19 : Operation 3894 [1/1] (0.00ns)   --->   "%weights25_m_weights_186 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_10" [S4_4/conv1d.h:1529]   --->   Operation 3894 'getelementptr' 'weights25_m_weights_186' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_19 : Operation 3895 [2/2] (2.77ns)   --->   "%weights25_m_weights_187 = load i7* %weights25_m_weights_186, align 1" [S4_4/conv1d.h:1529]   --->   Operation 3895 'load' 'weights25_m_weights_187' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 20 <SV = 16> <Delay = 8.66>
ST_20 : Operation 3896 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_4_3, i8* %macRegisters_4_V_ad_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3896 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 3897 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_5)   --->   "%tmp_921 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3897 'bitselect' 'tmp_921' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3898 [1/1] (0.00ns)   --->   "%tmp_929 = sext i7 %tmp_925 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3898 'sext' 'tmp_929' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_5)   --->   "%tmp_937 = trunc i70 %p_Val2_3_5_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3899 'trunc' 'tmp_937' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_5)   --->   "%tmp_190 = or i1 %tmp_937, %tmp_921" [S4_4/conv1d.h:1535]   --->   Operation 3900 'or' 'tmp_190' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3901 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_5)   --->   "%tmp_191 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_5_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3901 'partselect' 'tmp_191' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3902 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_5)   --->   "%tmp_192 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_191, i1 %tmp_190)" [S4_4/conv1d.h:1535]   --->   Operation 3902 'bitconcatenate' 'tmp_192' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3903 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_5_5 = icmp ne i62 %tmp_192, 0" [S4_4/conv1d.h:1535]   --->   Operation 3903 'icmp' 'tmp_20_5_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3904 [1/1] (0.80ns)   --->   "%qb_assign_1_5_5 = and i1 %tmp_20_5_5, %tmp_933" [S4_4/conv1d.h:1535]   --->   Operation 3904 'and' 'qb_assign_1_5_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3905 [1/1] (0.00ns)   --->   "%tmp_21_5_5 = zext i1 %qb_assign_1_5_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3905 'zext' 'tmp_21_5_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i8 %tmp_21_5_5, %tmp_929" [S4_4/conv1d.h:1541]   --->   Operation 3906 'add' 'tmp46' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3907 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_5_5 = add i8 %macRegisters_5_V_lo_5, %tmp46" [S4_4/conv1d.h:1541]   --->   Operation 3907 'add' 'p_Val2_7_5_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3908 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_5_5, i8* %macRegisters_5_V_ad_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3908 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 3909 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_6)   --->   "%tmp_941 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_5_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3909 'bitselect' 'tmp_941' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3910 [1/1] (0.00ns)   --->   "%tmp_949 = sext i7 %tmp_945 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3910 'sext' 'tmp_949' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3911 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_6)   --->   "%tmp_957 = trunc i70 %p_Val2_3_5_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3911 'trunc' 'tmp_957' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3912 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_6)   --->   "%tmp_194 = or i1 %tmp_957, %tmp_941" [S4_4/conv1d.h:1535]   --->   Operation 3912 'or' 'tmp_194' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_6)   --->   "%tmp_195 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_5_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3913 'partselect' 'tmp_195' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_5_6)   --->   "%tmp_196 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_195, i1 %tmp_194)" [S4_4/conv1d.h:1535]   --->   Operation 3914 'bitconcatenate' 'tmp_196' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3915 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_5_6 = icmp ne i62 %tmp_196, 0" [S4_4/conv1d.h:1535]   --->   Operation 3915 'icmp' 'tmp_20_5_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3916 [1/1] (0.80ns)   --->   "%qb_assign_1_5_6 = and i1 %tmp_20_5_6, %tmp_953" [S4_4/conv1d.h:1535]   --->   Operation 3916 'and' 'qb_assign_1_5_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3917 [1/1] (0.00ns)   --->   "%tmp_21_5_6 = zext i1 %qb_assign_1_5_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3917 'zext' 'tmp_21_5_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp47 = add i8 %tmp_21_5_6, %tmp_949" [S4_4/conv1d.h:1541]   --->   Operation 3918 'add' 'tmp47' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3919 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_5_6 = add i8 %macRegisters_5_V_lo_6, %tmp47" [S4_4/conv1d.h:1541]   --->   Operation 3919 'add' 'p_Val2_7_5_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3920 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_5_6, i8* %macRegisters_5_V_ad_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3920 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_3)   --->   "%tmp_1041 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3921 'bitselect' 'tmp_1041' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3922 [1/1] (0.00ns)   --->   "%tmp_1049 = sext i7 %tmp_1045 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3922 'sext' 'tmp_1049' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_3)   --->   "%tmp_1057 = trunc i70 %p_Val2_3_6_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3923 'trunc' 'tmp_1057' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3924 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_3)   --->   "%tmp_214 = or i1 %tmp_1057, %tmp_1041" [S4_4/conv1d.h:1535]   --->   Operation 3924 'or' 'tmp_214' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_3)   --->   "%tmp_215 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_6_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3925 'partselect' 'tmp_215' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_3)   --->   "%tmp_216 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_215, i1 %tmp_214)" [S4_4/conv1d.h:1535]   --->   Operation 3926 'bitconcatenate' 'tmp_216' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3927 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_6_3 = icmp ne i62 %tmp_216, 0" [S4_4/conv1d.h:1535]   --->   Operation 3927 'icmp' 'tmp_20_6_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3928 [1/1] (0.80ns)   --->   "%qb_assign_1_6_3 = and i1 %tmp_20_6_3, %tmp_1053" [S4_4/conv1d.h:1535]   --->   Operation 3928 'and' 'qb_assign_1_6_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3929 [1/1] (0.00ns)   --->   "%tmp_21_6_3 = zext i1 %qb_assign_1_6_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3929 'zext' 'tmp_21_6_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp52 = add i8 %tmp_21_6_3, %tmp_1049" [S4_4/conv1d.h:1541]   --->   Operation 3930 'add' 'tmp52' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3931 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_6_3 = add i8 %macRegisters_6_V_lo_3, %tmp52" [S4_4/conv1d.h:1541]   --->   Operation 3931 'add' 'p_Val2_7_6_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_4)   --->   "%tmp_1061 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3932 'bitselect' 'tmp_1061' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3933 [1/1] (0.00ns)   --->   "%tmp_1069 = sext i7 %tmp_1065 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3933 'sext' 'tmp_1069' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_4)   --->   "%tmp_1077 = trunc i70 %p_Val2_3_6_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3934 'trunc' 'tmp_1077' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_4)   --->   "%tmp_218 = or i1 %tmp_1077, %tmp_1061" [S4_4/conv1d.h:1535]   --->   Operation 3935 'or' 'tmp_218' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_4)   --->   "%tmp_219 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_6_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3936 'partselect' 'tmp_219' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_4)   --->   "%tmp_220 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_219, i1 %tmp_218)" [S4_4/conv1d.h:1535]   --->   Operation 3937 'bitconcatenate' 'tmp_220' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3938 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_6_4 = icmp ne i62 %tmp_220, 0" [S4_4/conv1d.h:1535]   --->   Operation 3938 'icmp' 'tmp_20_6_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3939 [1/1] (0.80ns)   --->   "%qb_assign_1_6_4 = and i1 %tmp_20_6_4, %tmp_1073" [S4_4/conv1d.h:1535]   --->   Operation 3939 'and' 'qb_assign_1_6_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3940 [1/1] (0.00ns)   --->   "%tmp_21_6_4 = zext i1 %qb_assign_1_6_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3940 'zext' 'tmp_21_6_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp53 = add i8 %tmp_21_6_4, %tmp_1069" [S4_4/conv1d.h:1541]   --->   Operation 3941 'add' 'tmp53' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3942 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_6_4 = add i8 %macRegisters_6_V_lo_4, %tmp53" [S4_4/conv1d.h:1541]   --->   Operation 3942 'add' 'p_Val2_7_6_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3943 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_6_4, i8* %macRegisters_6_V_ad_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3943 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 3944 [1/2] (8.66ns)   --->   "%p_Val2_3_6_5 = mul i70 %OP2_V_6_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3944 'mul' 'p_Val2_3_6_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3945 [1/1] (0.00ns)   --->   "%tmp_1085 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_6_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3945 'partselect' 'tmp_1085' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3946 [1/1] (0.00ns)   --->   "%tmp_1093 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3946 'bitselect' 'tmp_1093' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3947 [1/2] (8.66ns)   --->   "%p_Val2_3_6_6 = mul i70 %OP2_V_6_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3947 'mul' 'p_Val2_3_6_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3948 [1/1] (0.00ns)   --->   "%tmp_1105 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_6_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3948 'partselect' 'tmp_1105' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3949 [1/1] (0.00ns)   --->   "%tmp_1113 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3949 'bitselect' 'tmp_1113' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_7)   --->   "%tmp_1121 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3950 'bitselect' 'tmp_1121' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3951 [1/1] (0.00ns)   --->   "%tmp_1129 = sext i7 %tmp_1125 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3951 'sext' 'tmp_1129' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_7)   --->   "%tmp_1137 = trunc i70 %p_Val2_3_6_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3952 'trunc' 'tmp_1137' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_7)   --->   "%tmp_230 = or i1 %tmp_1137, %tmp_1121" [S4_4/conv1d.h:1535]   --->   Operation 3953 'or' 'tmp_230' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_7)   --->   "%tmp_231 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_6_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3954 'partselect' 'tmp_231' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_7)   --->   "%tmp_232 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_231, i1 %tmp_230)" [S4_4/conv1d.h:1535]   --->   Operation 3955 'bitconcatenate' 'tmp_232' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3956 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_6_7 = icmp ne i62 %tmp_232, 0" [S4_4/conv1d.h:1535]   --->   Operation 3956 'icmp' 'tmp_20_6_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3957 [1/1] (0.80ns)   --->   "%qb_assign_1_6_7 = and i1 %tmp_20_6_7, %tmp_1133" [S4_4/conv1d.h:1535]   --->   Operation 3957 'and' 'qb_assign_1_6_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3958 [1/1] (0.00ns)   --->   "%tmp_21_6_7 = zext i1 %qb_assign_1_6_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3958 'zext' 'tmp_21_6_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp56 = add i8 %tmp_21_6_7, %tmp_1129" [S4_4/conv1d.h:1541]   --->   Operation 3959 'add' 'tmp56' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3960 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_6_7 = add i8 %macRegisters_6_V_lo_7, %tmp56" [S4_4/conv1d.h:1541]   --->   Operation 3960 'add' 'p_Val2_7_6_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3961 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_6_7, i8* %macRegisters_6_V_ad_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3961 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_2)   --->   "%tmp_1181 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3962 'bitselect' 'tmp_1181' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3963 [1/1] (0.00ns)   --->   "%tmp_1189 = sext i7 %tmp_1185 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3963 'sext' 'tmp_1189' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3964 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_2)   --->   "%tmp_1197 = trunc i70 %p_Val2_3_7_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3964 'trunc' 'tmp_1197' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3965 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_2)   --->   "%tmp_242 = or i1 %tmp_1197, %tmp_1181" [S4_4/conv1d.h:1535]   --->   Operation 3965 'or' 'tmp_242' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3966 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_2)   --->   "%tmp_243 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_7_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3966 'partselect' 'tmp_243' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_2)   --->   "%tmp_244 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_243, i1 %tmp_242)" [S4_4/conv1d.h:1535]   --->   Operation 3967 'bitconcatenate' 'tmp_244' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3968 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_7_2 = icmp ne i62 %tmp_244, 0" [S4_4/conv1d.h:1535]   --->   Operation 3968 'icmp' 'tmp_20_7_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3969 [1/1] (0.80ns)   --->   "%qb_assign_1_7_2 = and i1 %tmp_20_7_2, %tmp_1193" [S4_4/conv1d.h:1535]   --->   Operation 3969 'and' 'qb_assign_1_7_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3970 [1/1] (0.00ns)   --->   "%tmp_21_7_2 = zext i1 %qb_assign_1_7_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3970 'zext' 'tmp_21_7_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp59 = add i8 %tmp_21_7_2, %tmp_1189" [S4_4/conv1d.h:1541]   --->   Operation 3971 'add' 'tmp59' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3972 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_7_2 = add i8 %macRegisters_7_V_lo_2, %tmp59" [S4_4/conv1d.h:1541]   --->   Operation 3972 'add' 'p_Val2_7_7_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3973 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_7_2, i8* %macRegisters_7_V_ad_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3973 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 3974 [1/2] (8.66ns)   --->   "%p_Val2_3_7_3 = mul i70 %OP2_V_7_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3974 'mul' 'p_Val2_3_7_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3975 [1/1] (0.00ns)   --->   "%tmp_1205 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_7_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3975 'partselect' 'tmp_1205' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3976 [1/1] (0.00ns)   --->   "%tmp_1213 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3976 'bitselect' 'tmp_1213' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3977 [1/2] (8.66ns)   --->   "%p_Val2_3_7_4 = mul i70 %OP2_V_7_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3977 'mul' 'p_Val2_3_7_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3978 [1/1] (0.00ns)   --->   "%tmp_1225 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_7_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3978 'partselect' 'tmp_1225' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3979 [1/1] (0.00ns)   --->   "%tmp_1233 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3979 'bitselect' 'tmp_1233' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3980 [1/1] (0.00ns)   --->   "%OP2_V_7_5_cast = sext i7 %weights25_m_weights_131 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3980 'sext' 'OP2_V_7_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3981 [2/2] (8.66ns)   --->   "%p_Val2_3_7_5 = mul i70 %OP2_V_7_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3981 'mul' 'p_Val2_3_7_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3982 [1/1] (0.00ns)   --->   "%OP2_V_7_6_cast = sext i7 %weights25_m_weights_133 to i70" [S4_4/conv1d.h:1535]   --->   Operation 3982 'sext' 'OP2_V_7_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3983 [2/2] (8.66ns)   --->   "%p_Val2_3_7_6 = mul i70 %OP2_V_7_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3983 'mul' 'p_Val2_3_7_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3984 [1/2] (8.66ns)   --->   "%p_Val2_3_7_7 = mul i70 %OP2_V_7_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 3984 'mul' 'p_Val2_3_7_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3985 [1/1] (0.00ns)   --->   "%tmp_1285 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_7_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3985 'partselect' 'tmp_1285' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3986 [1/1] (0.00ns)   --->   "%tmp_1293 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 3986 'bitselect' 'tmp_1293' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8)   --->   "%tmp_1301 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3987 'bitselect' 'tmp_1301' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3988 [1/1] (0.00ns)   --->   "%tmp_1309 = sext i7 %tmp_1305 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3988 'sext' 'tmp_1309' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8)   --->   "%tmp_1317 = trunc i70 %p_Val2_3_8 to i1" [S4_4/conv1d.h:1535]   --->   Operation 3989 'trunc' 'tmp_1317' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8)   --->   "%tmp_266 = or i1 %tmp_1317, %tmp_1301" [S4_4/conv1d.h:1535]   --->   Operation 3990 'or' 'tmp_266' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3991 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8)   --->   "%tmp_267 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_8, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 3991 'partselect' 'tmp_267' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8)   --->   "%tmp_268 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_267, i1 %tmp_266)" [S4_4/conv1d.h:1535]   --->   Operation 3992 'bitconcatenate' 'tmp_268' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3993 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_8 = icmp ne i62 %tmp_268, 0" [S4_4/conv1d.h:1535]   --->   Operation 3993 'icmp' 'tmp_20_8' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3994 [1/1] (0.80ns)   --->   "%qb_assign_1_8 = and i1 %tmp_20_8, %tmp_1313" [S4_4/conv1d.h:1535]   --->   Operation 3994 'and' 'qb_assign_1_8' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3995 [1/1] (0.00ns)   --->   "%tmp_21_8 = zext i1 %qb_assign_1_8 to i8" [S4_4/conv1d.h:1535]   --->   Operation 3995 'zext' 'tmp_21_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 3996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp65 = add i8 %tmp_21_8, %tmp_1309" [S4_4/conv1d.h:1541]   --->   Operation 3996 'add' 'tmp65' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3997 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_8 = add i8 %macRegisters_8_V_lo, %tmp65" [S4_4/conv1d.h:1541]   --->   Operation 3997 'add' 'p_Val2_7_8' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3998 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_8, i8* %macRegisters_8_V_ad, align 1" [S4_4/conv1d.h:1548]   --->   Operation 3998 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 3999 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_1)   --->   "%tmp_1321 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 3999 'bitselect' 'tmp_1321' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4000 [1/1] (0.00ns)   --->   "%tmp_1329 = sext i7 %tmp_1325 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4000 'sext' 'tmp_1329' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4001 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_1)   --->   "%tmp_1337 = trunc i70 %p_Val2_3_8_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4001 'trunc' 'tmp_1337' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4002 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_1)   --->   "%tmp_270 = or i1 %tmp_1337, %tmp_1321" [S4_4/conv1d.h:1535]   --->   Operation 4002 'or' 'tmp_270' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4003 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_1)   --->   "%tmp_271 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_8_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4003 'partselect' 'tmp_271' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_1)   --->   "%tmp_272 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_271, i1 %tmp_270)" [S4_4/conv1d.h:1535]   --->   Operation 4004 'bitconcatenate' 'tmp_272' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4005 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_8_1 = icmp ne i62 %tmp_272, 0" [S4_4/conv1d.h:1535]   --->   Operation 4005 'icmp' 'tmp_20_8_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4006 [1/1] (0.80ns)   --->   "%qb_assign_1_8_1 = and i1 %tmp_20_8_1, %tmp_1333" [S4_4/conv1d.h:1535]   --->   Operation 4006 'and' 'qb_assign_1_8_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4007 [1/1] (0.00ns)   --->   "%tmp_21_8_1 = zext i1 %qb_assign_1_8_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4007 'zext' 'tmp_21_8_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp66 = add i8 %tmp_21_8_1, %tmp_1329" [S4_4/conv1d.h:1541]   --->   Operation 4008 'add' 'tmp66' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 4009 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_8_1 = add i8 %macRegisters_8_V_lo_1, %tmp66" [S4_4/conv1d.h:1541]   --->   Operation 4009 'add' 'p_Val2_7_8_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 4010 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_8_1, i8* %macRegisters_8_V_ad_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4010 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 4011 [1/2] (8.66ns)   --->   "%p_Val2_3_8_2 = mul i70 %OP2_V_8_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4011 'mul' 'p_Val2_3_8_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4012 [1/1] (0.00ns)   --->   "%tmp_1345 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_8_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4012 'partselect' 'tmp_1345' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4013 [1/1] (0.00ns)   --->   "%tmp_1353 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4013 'bitselect' 'tmp_1353' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4014 [1/1] (0.00ns)   --->   "%OP2_V_8_3_cast = sext i7 %weights25_m_weights_143 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4014 'sext' 'OP2_V_8_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4015 [2/2] (8.66ns)   --->   "%p_Val2_3_8_3 = mul i70 %OP2_V_8_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4015 'mul' 'p_Val2_3_8_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4016 [1/1] (0.00ns)   --->   "%OP2_V_8_4_cast = sext i7 %weights25_m_weights_145 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4016 'sext' 'OP2_V_8_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4017 [2/2] (8.66ns)   --->   "%p_Val2_3_8_4 = mul i70 %OP2_V_8_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4017 'mul' 'p_Val2_3_8_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4018 [1/2] (2.77ns)   --->   "%weights25_m_weights_147 = load i7* %weights25_m_weights_146, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4018 'load' 'weights25_m_weights_147' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4019 [1/2] (2.77ns)   --->   "%weights25_m_weights_149 = load i7* %weights25_m_weights_148, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4019 'load' 'weights25_m_weights_149' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4020 [1/1] (0.00ns)   --->   "%OP2_V_8_7_cast = sext i7 %weights25_m_weights_151 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4020 'sext' 'OP2_V_8_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4021 [2/2] (8.66ns)   --->   "%p_Val2_3_8_7 = mul i70 %OP2_V_8_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4021 'mul' 'p_Val2_3_8_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4022 [1/2] (8.66ns)   --->   "%p_Val2_3_9 = mul i70 %OP2_V_9_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4022 'mul' 'p_Val2_3_9' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4023 [1/1] (0.00ns)   --->   "%tmp_1465 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_9, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4023 'partselect' 'tmp_1465' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4024 [1/1] (0.00ns)   --->   "%tmp_1473 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4024 'bitselect' 'tmp_1473' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4025 [1/2] (8.66ns)   --->   "%p_Val2_3_9_1 = mul i70 %OP2_V_9_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4025 'mul' 'p_Val2_3_9_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4026 [1/1] (0.00ns)   --->   "%tmp_1485 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_9_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4026 'partselect' 'tmp_1485' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4027 [1/1] (0.00ns)   --->   "%tmp_1493 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4027 'bitselect' 'tmp_1493' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4028 [1/1] (0.00ns)   --->   "%OP2_V_9_2_cast = sext i7 %weights25_m_weights_157 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4028 'sext' 'OP2_V_9_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4029 [2/2] (8.66ns)   --->   "%p_Val2_3_9_2 = mul i70 %OP2_V_9_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4029 'mul' 'p_Val2_3_9_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4030 [1/2] (2.77ns)   --->   "%weights25_m_weights_159 = load i7* %weights25_m_weights_158, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4030 'load' 'weights25_m_weights_159' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4031 [1/2] (2.77ns)   --->   "%weights25_m_weights_161 = load i7* %weights25_m_weights_160, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4031 'load' 'weights25_m_weights_161' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4032 [1/1] (0.00ns)   --->   "%weights25_m_weights_162 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_9" [S4_4/conv1d.h:1529]   --->   Operation 4032 'getelementptr' 'weights25_m_weights_162' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4033 [2/2] (2.77ns)   --->   "%weights25_m_weights_163 = load i7* %weights25_m_weights_162, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4033 'load' 'weights25_m_weights_163' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4034 [1/1] (0.00ns)   --->   "%weights25_m_weights_164 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_9" [S4_4/conv1d.h:1529]   --->   Operation 4034 'getelementptr' 'weights25_m_weights_164' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4035 [2/2] (2.77ns)   --->   "%weights25_m_weights_165 = load i7* %weights25_m_weights_164, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4035 'load' 'weights25_m_weights_165' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4036 [1/2] (2.77ns)   --->   "%weights25_m_weights_167 = load i7* %weights25_m_weights_166, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4036 'load' 'weights25_m_weights_167' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4037 [1/1] (0.00ns)   --->   "%OP2_V_10_cast = sext i7 %weights25_m_weights_169 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4037 'sext' 'OP2_V_10_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4038 [2/2] (8.66ns)   --->   "%p_Val2_3_s = mul i70 %OP2_V_10_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4038 'mul' 'p_Val2_3_s' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4039 [1/1] (0.00ns)   --->   "%OP2_V_10_1_cast = sext i7 %weights25_m_weights_171 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4039 'sext' 'OP2_V_10_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4040 [2/2] (8.66ns)   --->   "%p_Val2_3_10_1 = mul i70 %OP2_V_10_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4040 'mul' 'p_Val2_3_10_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4041 [1/2] (2.77ns)   --->   "%weights25_m_weights_173 = load i7* %weights25_m_weights_172, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4041 'load' 'weights25_m_weights_173' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4042 [1/1] (0.00ns)   --->   "%weights25_m_weights_174 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_s" [S4_4/conv1d.h:1529]   --->   Operation 4042 'getelementptr' 'weights25_m_weights_174' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4043 [2/2] (2.77ns)   --->   "%weights25_m_weights_175 = load i7* %weights25_m_weights_174, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4043 'load' 'weights25_m_weights_175' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4044 [1/1] (0.00ns)   --->   "%weights25_m_weights_176 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_s" [S4_4/conv1d.h:1529]   --->   Operation 4044 'getelementptr' 'weights25_m_weights_176' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4045 [2/2] (2.77ns)   --->   "%weights25_m_weights_177 = load i7* %weights25_m_weights_176, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4045 'load' 'weights25_m_weights_177' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4046 [1/1] (0.00ns)   --->   "%weights25_m_weights_182 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_s" [S4_4/conv1d.h:1529]   --->   Operation 4046 'getelementptr' 'weights25_m_weights_182' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4047 [2/2] (2.77ns)   --->   "%weights25_m_weights_183 = load i7* %weights25_m_weights_182, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4047 'load' 'weights25_m_weights_183' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4048 [1/2] (2.77ns)   --->   "%weights25_m_weights_185 = load i7* %weights25_m_weights_184, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4048 'load' 'weights25_m_weights_185' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4049 [1/2] (2.77ns)   --->   "%weights25_m_weights_187 = load i7* %weights25_m_weights_186, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4049 'load' 'weights25_m_weights_187' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4050 [1/1] (0.00ns)   --->   "%weights25_m_weights_188 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_10" [S4_4/conv1d.h:1529]   --->   Operation 4050 'getelementptr' 'weights25_m_weights_188' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4051 [2/2] (2.77ns)   --->   "%weights25_m_weights_189 = load i7* %weights25_m_weights_188, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4051 'load' 'weights25_m_weights_189' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4052 [1/1] (0.00ns)   --->   "%tmp_9_11_cast = sext i8 %tmp_9_2 to i9" [S4_4/conv1d.h:1529]   --->   Operation 4052 'sext' 'tmp_9_11_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4053 [1/1] (0.00ns)   --->   "%tmp_10_11 = zext i9 %tmp_9_11_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 4053 'zext' 'tmp_10_11' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4054 [1/1] (0.00ns)   --->   "%weights25_m_weights_200 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_11" [S4_4/conv1d.h:1529]   --->   Operation 4054 'getelementptr' 'weights25_m_weights_200' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4055 [2/2] (2.77ns)   --->   "%weights25_m_weights_201 = load i7* %weights25_m_weights_200, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4055 'load' 'weights25_m_weights_201' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_20 : Operation 4056 [1/1] (0.00ns)   --->   "%weights25_m_weights_202 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_11" [S4_4/conv1d.h:1529]   --->   Operation 4056 'getelementptr' 'weights25_m_weights_202' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 4057 [2/2] (2.77ns)   --->   "%weights25_m_weights_203 = load i7* %weights25_m_weights_202, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4057 'load' 'weights25_m_weights_203' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 21 <SV = 17> <Delay = 8.66>
ST_21 : Operation 4058 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_5_3, i8* %macRegisters_5_V_ad_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4058 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 4059 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_5)   --->   "%tmp_1081 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4059 'bitselect' 'tmp_1081' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4060 [1/1] (0.00ns)   --->   "%tmp_1089 = sext i7 %tmp_1085 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4060 'sext' 'tmp_1089' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_5)   --->   "%tmp_1097 = trunc i70 %p_Val2_3_6_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4061 'trunc' 'tmp_1097' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4062 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_5)   --->   "%tmp_222 = or i1 %tmp_1097, %tmp_1081" [S4_4/conv1d.h:1535]   --->   Operation 4062 'or' 'tmp_222' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_5)   --->   "%tmp_223 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_6_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4063 'partselect' 'tmp_223' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4064 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_5)   --->   "%tmp_224 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_223, i1 %tmp_222)" [S4_4/conv1d.h:1535]   --->   Operation 4064 'bitconcatenate' 'tmp_224' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4065 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_6_5 = icmp ne i62 %tmp_224, 0" [S4_4/conv1d.h:1535]   --->   Operation 4065 'icmp' 'tmp_20_6_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4066 [1/1] (0.80ns)   --->   "%qb_assign_1_6_5 = and i1 %tmp_20_6_5, %tmp_1093" [S4_4/conv1d.h:1535]   --->   Operation 4066 'and' 'qb_assign_1_6_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4067 [1/1] (0.00ns)   --->   "%tmp_21_6_5 = zext i1 %qb_assign_1_6_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4067 'zext' 'tmp_21_6_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4068 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp54 = add i8 %tmp_21_6_5, %tmp_1089" [S4_4/conv1d.h:1541]   --->   Operation 4068 'add' 'tmp54' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4069 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_6_5 = add i8 %macRegisters_6_V_lo_5, %tmp54" [S4_4/conv1d.h:1541]   --->   Operation 4069 'add' 'p_Val2_7_6_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4070 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_6_5, i8* %macRegisters_6_V_ad_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4070 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 4071 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_6)   --->   "%tmp_1101 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_6_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4071 'bitselect' 'tmp_1101' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4072 [1/1] (0.00ns)   --->   "%tmp_1109 = sext i7 %tmp_1105 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4072 'sext' 'tmp_1109' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_6)   --->   "%tmp_1117 = trunc i70 %p_Val2_3_6_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4073 'trunc' 'tmp_1117' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_6)   --->   "%tmp_226 = or i1 %tmp_1117, %tmp_1101" [S4_4/conv1d.h:1535]   --->   Operation 4074 'or' 'tmp_226' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_6)   --->   "%tmp_227 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_6_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4075 'partselect' 'tmp_227' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_6_6)   --->   "%tmp_228 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_227, i1 %tmp_226)" [S4_4/conv1d.h:1535]   --->   Operation 4076 'bitconcatenate' 'tmp_228' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4077 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_6_6 = icmp ne i62 %tmp_228, 0" [S4_4/conv1d.h:1535]   --->   Operation 4077 'icmp' 'tmp_20_6_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4078 [1/1] (0.80ns)   --->   "%qb_assign_1_6_6 = and i1 %tmp_20_6_6, %tmp_1113" [S4_4/conv1d.h:1535]   --->   Operation 4078 'and' 'qb_assign_1_6_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4079 [1/1] (0.00ns)   --->   "%tmp_21_6_6 = zext i1 %qb_assign_1_6_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4079 'zext' 'tmp_21_6_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp55 = add i8 %tmp_21_6_6, %tmp_1109" [S4_4/conv1d.h:1541]   --->   Operation 4080 'add' 'tmp55' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4081 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_6_6 = add i8 %macRegisters_6_V_lo_6, %tmp55" [S4_4/conv1d.h:1541]   --->   Operation 4081 'add' 'p_Val2_7_6_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4082 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_6_6, i8* %macRegisters_6_V_ad_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4082 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_3)   --->   "%tmp_1201 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4083 'bitselect' 'tmp_1201' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4084 [1/1] (0.00ns)   --->   "%tmp_1209 = sext i7 %tmp_1205 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4084 'sext' 'tmp_1209' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_3)   --->   "%tmp_1217 = trunc i70 %p_Val2_3_7_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4085 'trunc' 'tmp_1217' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_3)   --->   "%tmp_246 = or i1 %tmp_1217, %tmp_1201" [S4_4/conv1d.h:1535]   --->   Operation 4086 'or' 'tmp_246' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_3)   --->   "%tmp_247 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_7_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4087 'partselect' 'tmp_247' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_3)   --->   "%tmp_248 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_247, i1 %tmp_246)" [S4_4/conv1d.h:1535]   --->   Operation 4088 'bitconcatenate' 'tmp_248' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4089 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_7_3 = icmp ne i62 %tmp_248, 0" [S4_4/conv1d.h:1535]   --->   Operation 4089 'icmp' 'tmp_20_7_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4090 [1/1] (0.80ns)   --->   "%qb_assign_1_7_3 = and i1 %tmp_20_7_3, %tmp_1213" [S4_4/conv1d.h:1535]   --->   Operation 4090 'and' 'qb_assign_1_7_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4091 [1/1] (0.00ns)   --->   "%tmp_21_7_3 = zext i1 %qb_assign_1_7_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4091 'zext' 'tmp_21_7_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp60 = add i8 %tmp_21_7_3, %tmp_1209" [S4_4/conv1d.h:1541]   --->   Operation 4092 'add' 'tmp60' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4093 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_7_3 = add i8 %macRegisters_7_V_lo_3, %tmp60" [S4_4/conv1d.h:1541]   --->   Operation 4093 'add' 'p_Val2_7_7_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_4)   --->   "%tmp_1221 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4094 'bitselect' 'tmp_1221' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4095 [1/1] (0.00ns)   --->   "%tmp_1229 = sext i7 %tmp_1225 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4095 'sext' 'tmp_1229' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_4)   --->   "%tmp_1237 = trunc i70 %p_Val2_3_7_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4096 'trunc' 'tmp_1237' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4097 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_4)   --->   "%tmp_250 = or i1 %tmp_1237, %tmp_1221" [S4_4/conv1d.h:1535]   --->   Operation 4097 'or' 'tmp_250' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_4)   --->   "%tmp_251 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_7_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4098 'partselect' 'tmp_251' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_4)   --->   "%tmp_252 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_251, i1 %tmp_250)" [S4_4/conv1d.h:1535]   --->   Operation 4099 'bitconcatenate' 'tmp_252' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4100 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_7_4 = icmp ne i62 %tmp_252, 0" [S4_4/conv1d.h:1535]   --->   Operation 4100 'icmp' 'tmp_20_7_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4101 [1/1] (0.80ns)   --->   "%qb_assign_1_7_4 = and i1 %tmp_20_7_4, %tmp_1233" [S4_4/conv1d.h:1535]   --->   Operation 4101 'and' 'qb_assign_1_7_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4102 [1/1] (0.00ns)   --->   "%tmp_21_7_4 = zext i1 %qb_assign_1_7_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4102 'zext' 'tmp_21_7_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp61 = add i8 %tmp_21_7_4, %tmp_1229" [S4_4/conv1d.h:1541]   --->   Operation 4103 'add' 'tmp61' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4104 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_7_4 = add i8 %macRegisters_7_V_lo_4, %tmp61" [S4_4/conv1d.h:1541]   --->   Operation 4104 'add' 'p_Val2_7_7_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4105 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_7_4, i8* %macRegisters_7_V_ad_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4105 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 4106 [1/2] (8.66ns)   --->   "%p_Val2_3_7_5 = mul i70 %OP2_V_7_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4106 'mul' 'p_Val2_3_7_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4107 [1/1] (0.00ns)   --->   "%tmp_1245 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_7_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4107 'partselect' 'tmp_1245' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4108 [1/1] (0.00ns)   --->   "%tmp_1253 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4108 'bitselect' 'tmp_1253' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4109 [1/2] (8.66ns)   --->   "%p_Val2_3_7_6 = mul i70 %OP2_V_7_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4109 'mul' 'p_Val2_3_7_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4110 [1/1] (0.00ns)   --->   "%tmp_1265 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_7_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4110 'partselect' 'tmp_1265' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4111 [1/1] (0.00ns)   --->   "%tmp_1273 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4111 'bitselect' 'tmp_1273' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_7)   --->   "%tmp_1281 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4112 'bitselect' 'tmp_1281' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4113 [1/1] (0.00ns)   --->   "%tmp_1289 = sext i7 %tmp_1285 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4113 'sext' 'tmp_1289' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_7)   --->   "%tmp_1297 = trunc i70 %p_Val2_3_7_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4114 'trunc' 'tmp_1297' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_7)   --->   "%tmp_262 = or i1 %tmp_1297, %tmp_1281" [S4_4/conv1d.h:1535]   --->   Operation 4115 'or' 'tmp_262' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4116 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_7)   --->   "%tmp_263 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_7_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4116 'partselect' 'tmp_263' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4117 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_7)   --->   "%tmp_264 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_263, i1 %tmp_262)" [S4_4/conv1d.h:1535]   --->   Operation 4117 'bitconcatenate' 'tmp_264' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4118 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_7_7 = icmp ne i62 %tmp_264, 0" [S4_4/conv1d.h:1535]   --->   Operation 4118 'icmp' 'tmp_20_7_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4119 [1/1] (0.80ns)   --->   "%qb_assign_1_7_7 = and i1 %tmp_20_7_7, %tmp_1293" [S4_4/conv1d.h:1535]   --->   Operation 4119 'and' 'qb_assign_1_7_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4120 [1/1] (0.00ns)   --->   "%tmp_21_7_7 = zext i1 %qb_assign_1_7_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4120 'zext' 'tmp_21_7_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp64 = add i8 %tmp_21_7_7, %tmp_1289" [S4_4/conv1d.h:1541]   --->   Operation 4121 'add' 'tmp64' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4122 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_7_7 = add i8 %macRegisters_7_V_lo_7, %tmp64" [S4_4/conv1d.h:1541]   --->   Operation 4122 'add' 'p_Val2_7_7_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4123 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_7_7, i8* %macRegisters_7_V_ad_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4123 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_2)   --->   "%tmp_1341 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4124 'bitselect' 'tmp_1341' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4125 [1/1] (0.00ns)   --->   "%tmp_1349 = sext i7 %tmp_1345 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4125 'sext' 'tmp_1349' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_2)   --->   "%tmp_1357 = trunc i70 %p_Val2_3_8_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4126 'trunc' 'tmp_1357' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_2)   --->   "%tmp_274 = or i1 %tmp_1357, %tmp_1341" [S4_4/conv1d.h:1535]   --->   Operation 4127 'or' 'tmp_274' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_2)   --->   "%tmp_275 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_8_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4128 'partselect' 'tmp_275' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_2)   --->   "%tmp_276 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_275, i1 %tmp_274)" [S4_4/conv1d.h:1535]   --->   Operation 4129 'bitconcatenate' 'tmp_276' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4130 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_8_2 = icmp ne i62 %tmp_276, 0" [S4_4/conv1d.h:1535]   --->   Operation 4130 'icmp' 'tmp_20_8_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4131 [1/1] (0.80ns)   --->   "%qb_assign_1_8_2 = and i1 %tmp_20_8_2, %tmp_1353" [S4_4/conv1d.h:1535]   --->   Operation 4131 'and' 'qb_assign_1_8_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4132 [1/1] (0.00ns)   --->   "%tmp_21_8_2 = zext i1 %qb_assign_1_8_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4132 'zext' 'tmp_21_8_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp67 = add i8 %tmp_21_8_2, %tmp_1349" [S4_4/conv1d.h:1541]   --->   Operation 4133 'add' 'tmp67' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4134 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_8_2 = add i8 %macRegisters_8_V_lo_2, %tmp67" [S4_4/conv1d.h:1541]   --->   Operation 4134 'add' 'p_Val2_7_8_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4135 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_8_2, i8* %macRegisters_8_V_ad_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4135 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 4136 [1/2] (8.66ns)   --->   "%p_Val2_3_8_3 = mul i70 %OP2_V_8_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4136 'mul' 'p_Val2_3_8_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4137 [1/1] (0.00ns)   --->   "%tmp_1365 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_8_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4137 'partselect' 'tmp_1365' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4138 [1/1] (0.00ns)   --->   "%tmp_1373 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4138 'bitselect' 'tmp_1373' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4139 [1/2] (8.66ns)   --->   "%p_Val2_3_8_4 = mul i70 %OP2_V_8_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4139 'mul' 'p_Val2_3_8_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4140 [1/1] (0.00ns)   --->   "%tmp_1385 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_8_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4140 'partselect' 'tmp_1385' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4141 [1/1] (0.00ns)   --->   "%tmp_1393 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4141 'bitselect' 'tmp_1393' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4142 [1/1] (0.00ns)   --->   "%OP2_V_8_5_cast = sext i7 %weights25_m_weights_147 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4142 'sext' 'OP2_V_8_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4143 [2/2] (8.66ns)   --->   "%p_Val2_3_8_5 = mul i70 %OP2_V_8_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4143 'mul' 'p_Val2_3_8_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4144 [1/1] (0.00ns)   --->   "%OP2_V_8_6_cast = sext i7 %weights25_m_weights_149 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4144 'sext' 'OP2_V_8_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4145 [2/2] (8.66ns)   --->   "%p_Val2_3_8_6 = mul i70 %OP2_V_8_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4145 'mul' 'p_Val2_3_8_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4146 [1/2] (8.66ns)   --->   "%p_Val2_3_8_7 = mul i70 %OP2_V_8_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4146 'mul' 'p_Val2_3_8_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4147 [1/1] (0.00ns)   --->   "%tmp_1445 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_8_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4147 'partselect' 'tmp_1445' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4148 [1/1] (0.00ns)   --->   "%tmp_1453 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4148 'bitselect' 'tmp_1453' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4149 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9)   --->   "%tmp_1461 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4149 'bitselect' 'tmp_1461' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4150 [1/1] (0.00ns)   --->   "%tmp_1469 = sext i7 %tmp_1465 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4150 'sext' 'tmp_1469' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9)   --->   "%tmp_1477 = trunc i70 %p_Val2_3_9 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4151 'trunc' 'tmp_1477' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9)   --->   "%tmp_298 = or i1 %tmp_1477, %tmp_1461" [S4_4/conv1d.h:1535]   --->   Operation 4152 'or' 'tmp_298' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9)   --->   "%tmp_299 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_9, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4153 'partselect' 'tmp_299' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9)   --->   "%tmp_300 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_299, i1 %tmp_298)" [S4_4/conv1d.h:1535]   --->   Operation 4154 'bitconcatenate' 'tmp_300' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4155 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_9 = icmp ne i62 %tmp_300, 0" [S4_4/conv1d.h:1535]   --->   Operation 4155 'icmp' 'tmp_20_9' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4156 [1/1] (0.80ns)   --->   "%qb_assign_1_9 = and i1 %tmp_20_9, %tmp_1473" [S4_4/conv1d.h:1535]   --->   Operation 4156 'and' 'qb_assign_1_9' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4157 [1/1] (0.00ns)   --->   "%tmp_21_9 = zext i1 %qb_assign_1_9 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4157 'zext' 'tmp_21_9' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp73 = add i8 %tmp_21_9, %tmp_1469" [S4_4/conv1d.h:1541]   --->   Operation 4158 'add' 'tmp73' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4159 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_9 = add i8 %macRegisters_9_V_lo, %tmp73" [S4_4/conv1d.h:1541]   --->   Operation 4159 'add' 'p_Val2_7_9' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4160 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_9, i8* %macRegisters_9_V_ad, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4160 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_1)   --->   "%tmp_1481 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4161 'bitselect' 'tmp_1481' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4162 [1/1] (0.00ns)   --->   "%tmp_1489 = sext i7 %tmp_1485 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4162 'sext' 'tmp_1489' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4163 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_1)   --->   "%tmp_1497 = trunc i70 %p_Val2_3_9_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4163 'trunc' 'tmp_1497' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4164 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_1)   --->   "%tmp_302 = or i1 %tmp_1497, %tmp_1481" [S4_4/conv1d.h:1535]   --->   Operation 4164 'or' 'tmp_302' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_1)   --->   "%tmp_303 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_9_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4165 'partselect' 'tmp_303' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_1)   --->   "%tmp_304 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_303, i1 %tmp_302)" [S4_4/conv1d.h:1535]   --->   Operation 4166 'bitconcatenate' 'tmp_304' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4167 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_9_1 = icmp ne i62 %tmp_304, 0" [S4_4/conv1d.h:1535]   --->   Operation 4167 'icmp' 'tmp_20_9_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4168 [1/1] (0.80ns)   --->   "%qb_assign_1_9_1 = and i1 %tmp_20_9_1, %tmp_1493" [S4_4/conv1d.h:1535]   --->   Operation 4168 'and' 'qb_assign_1_9_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4169 [1/1] (0.00ns)   --->   "%tmp_21_9_1 = zext i1 %qb_assign_1_9_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4169 'zext' 'tmp_21_9_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp74 = add i8 %tmp_21_9_1, %tmp_1489" [S4_4/conv1d.h:1541]   --->   Operation 4170 'add' 'tmp74' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4171 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_9_1 = add i8 %macRegisters_9_V_lo_1, %tmp74" [S4_4/conv1d.h:1541]   --->   Operation 4171 'add' 'p_Val2_7_9_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4172 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_9_1, i8* %macRegisters_9_V_ad_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4172 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 4173 [1/2] (8.66ns)   --->   "%p_Val2_3_9_2 = mul i70 %OP2_V_9_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4173 'mul' 'p_Val2_3_9_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4174 [1/1] (0.00ns)   --->   "%tmp_1505 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_9_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4174 'partselect' 'tmp_1505' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4175 [1/1] (0.00ns)   --->   "%tmp_1513 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4175 'bitselect' 'tmp_1513' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4176 [1/1] (0.00ns)   --->   "%OP2_V_9_3_cast = sext i7 %weights25_m_weights_159 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4176 'sext' 'OP2_V_9_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4177 [2/2] (8.66ns)   --->   "%p_Val2_3_9_3 = mul i70 %OP2_V_9_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4177 'mul' 'p_Val2_3_9_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4178 [1/1] (0.00ns)   --->   "%OP2_V_9_4_cast = sext i7 %weights25_m_weights_161 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4178 'sext' 'OP2_V_9_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4179 [2/2] (8.66ns)   --->   "%p_Val2_3_9_4 = mul i70 %OP2_V_9_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4179 'mul' 'p_Val2_3_9_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4180 [1/2] (2.77ns)   --->   "%weights25_m_weights_163 = load i7* %weights25_m_weights_162, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4180 'load' 'weights25_m_weights_163' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4181 [1/2] (2.77ns)   --->   "%weights25_m_weights_165 = load i7* %weights25_m_weights_164, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4181 'load' 'weights25_m_weights_165' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4182 [1/1] (0.00ns)   --->   "%OP2_V_9_7_cast = sext i7 %weights25_m_weights_167 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4182 'sext' 'OP2_V_9_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4183 [2/2] (8.66ns)   --->   "%p_Val2_3_9_7 = mul i70 %OP2_V_9_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4183 'mul' 'p_Val2_3_9_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4184 [1/2] (8.66ns)   --->   "%p_Val2_3_s = mul i70 %OP2_V_10_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4184 'mul' 'p_Val2_3_s' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4185 [1/1] (0.00ns)   --->   "%tmp_1625 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_s, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4185 'partselect' 'tmp_1625' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4186 [1/1] (0.00ns)   --->   "%tmp_1633 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_s, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4186 'bitselect' 'tmp_1633' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4187 [1/2] (8.66ns)   --->   "%p_Val2_3_10_1 = mul i70 %OP2_V_10_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4187 'mul' 'p_Val2_3_10_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4188 [1/1] (0.00ns)   --->   "%tmp_1645 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_10_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4188 'partselect' 'tmp_1645' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4189 [1/1] (0.00ns)   --->   "%tmp_1653 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4189 'bitselect' 'tmp_1653' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4190 [1/1] (0.00ns)   --->   "%OP2_V_10_2_cast = sext i7 %weights25_m_weights_173 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4190 'sext' 'OP2_V_10_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4191 [2/2] (8.66ns)   --->   "%p_Val2_3_10_2 = mul i70 %OP2_V_10_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4191 'mul' 'p_Val2_3_10_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4192 [1/2] (2.77ns)   --->   "%weights25_m_weights_175 = load i7* %weights25_m_weights_174, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4192 'load' 'weights25_m_weights_175' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4193 [1/2] (2.77ns)   --->   "%weights25_m_weights_177 = load i7* %weights25_m_weights_176, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4193 'load' 'weights25_m_weights_177' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4194 [1/1] (0.00ns)   --->   "%weights25_m_weights_178 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_s" [S4_4/conv1d.h:1529]   --->   Operation 4194 'getelementptr' 'weights25_m_weights_178' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4195 [2/2] (2.77ns)   --->   "%weights25_m_weights_179 = load i7* %weights25_m_weights_178, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4195 'load' 'weights25_m_weights_179' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4196 [1/1] (0.00ns)   --->   "%weights25_m_weights_180 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_s" [S4_4/conv1d.h:1529]   --->   Operation 4196 'getelementptr' 'weights25_m_weights_180' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4197 [2/2] (2.77ns)   --->   "%weights25_m_weights_181 = load i7* %weights25_m_weights_180, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4197 'load' 'weights25_m_weights_181' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4198 [1/2] (2.77ns)   --->   "%weights25_m_weights_183 = load i7* %weights25_m_weights_182, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4198 'load' 'weights25_m_weights_183' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4199 [1/1] (0.00ns)   --->   "%OP2_V_11_cast = sext i7 %weights25_m_weights_185 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4199 'sext' 'OP2_V_11_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4200 [2/2] (8.66ns)   --->   "%p_Val2_3_10 = mul i70 %OP2_V_11_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4200 'mul' 'p_Val2_3_10' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4201 [1/1] (0.00ns)   --->   "%OP2_V_11_1_cast = sext i7 %weights25_m_weights_187 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4201 'sext' 'OP2_V_11_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4202 [2/2] (8.66ns)   --->   "%p_Val2_3_11_1 = mul i70 %OP2_V_11_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4202 'mul' 'p_Val2_3_11_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4203 [1/2] (2.77ns)   --->   "%weights25_m_weights_189 = load i7* %weights25_m_weights_188, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4203 'load' 'weights25_m_weights_189' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4204 [1/1] (0.00ns)   --->   "%weights25_m_weights_190 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_10" [S4_4/conv1d.h:1529]   --->   Operation 4204 'getelementptr' 'weights25_m_weights_190' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4205 [2/2] (2.77ns)   --->   "%weights25_m_weights_191 = load i7* %weights25_m_weights_190, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4205 'load' 'weights25_m_weights_191' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4206 [1/1] (0.00ns)   --->   "%weights25_m_weights_192 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_10" [S4_4/conv1d.h:1529]   --->   Operation 4206 'getelementptr' 'weights25_m_weights_192' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4207 [2/2] (2.77ns)   --->   "%weights25_m_weights_193 = load i7* %weights25_m_weights_192, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4207 'load' 'weights25_m_weights_193' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4208 [1/1] (0.00ns)   --->   "%weights25_m_weights_198 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_10" [S4_4/conv1d.h:1529]   --->   Operation 4208 'getelementptr' 'weights25_m_weights_198' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4209 [2/2] (2.77ns)   --->   "%weights25_m_weights_199 = load i7* %weights25_m_weights_198, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4209 'load' 'weights25_m_weights_199' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4210 [1/2] (2.77ns)   --->   "%weights25_m_weights_201 = load i7* %weights25_m_weights_200, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4210 'load' 'weights25_m_weights_201' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4211 [1/2] (2.77ns)   --->   "%weights25_m_weights_203 = load i7* %weights25_m_weights_202, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4211 'load' 'weights25_m_weights_203' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4212 [1/1] (0.00ns)   --->   "%weights25_m_weights_204 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_11" [S4_4/conv1d.h:1529]   --->   Operation 4212 'getelementptr' 'weights25_m_weights_204' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4213 [2/2] (2.77ns)   --->   "%weights25_m_weights_205 = load i7* %weights25_m_weights_204, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4213 'load' 'weights25_m_weights_205' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4214 [1/1] (0.00ns)   --->   "%tmp_9_12_cast = sext i8 %tmp_9_5 to i9" [S4_4/conv1d.h:1529]   --->   Operation 4214 'sext' 'tmp_9_12_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4215 [1/1] (0.00ns)   --->   "%tmp_10_12 = zext i9 %tmp_9_12_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 4215 'zext' 'tmp_10_12' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4216 [1/1] (0.00ns)   --->   "%weights25_m_weights_216 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_12" [S4_4/conv1d.h:1529]   --->   Operation 4216 'getelementptr' 'weights25_m_weights_216' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4217 [2/2] (2.77ns)   --->   "%weights25_m_weights_217 = load i7* %weights25_m_weights_216, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4217 'load' 'weights25_m_weights_217' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_21 : Operation 4218 [1/1] (0.00ns)   --->   "%weights25_m_weights_218 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_12" [S4_4/conv1d.h:1529]   --->   Operation 4218 'getelementptr' 'weights25_m_weights_218' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_21 : Operation 4219 [2/2] (2.77ns)   --->   "%weights25_m_weights_219 = load i7* %weights25_m_weights_218, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4219 'load' 'weights25_m_weights_219' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 22 <SV = 18> <Delay = 8.66>
ST_22 : Operation 4220 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_6_3, i8* %macRegisters_6_V_ad_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4220 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_5)   --->   "%tmp_1241 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4221 'bitselect' 'tmp_1241' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4222 [1/1] (0.00ns)   --->   "%tmp_1249 = sext i7 %tmp_1245 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4222 'sext' 'tmp_1249' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_5)   --->   "%tmp_1257 = trunc i70 %p_Val2_3_7_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4223 'trunc' 'tmp_1257' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_5)   --->   "%tmp_254 = or i1 %tmp_1257, %tmp_1241" [S4_4/conv1d.h:1535]   --->   Operation 4224 'or' 'tmp_254' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_5)   --->   "%tmp_255 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_7_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4225 'partselect' 'tmp_255' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_5)   --->   "%tmp_256 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_255, i1 %tmp_254)" [S4_4/conv1d.h:1535]   --->   Operation 4226 'bitconcatenate' 'tmp_256' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4227 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_7_5 = icmp ne i62 %tmp_256, 0" [S4_4/conv1d.h:1535]   --->   Operation 4227 'icmp' 'tmp_20_7_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4228 [1/1] (0.80ns)   --->   "%qb_assign_1_7_5 = and i1 %tmp_20_7_5, %tmp_1253" [S4_4/conv1d.h:1535]   --->   Operation 4228 'and' 'qb_assign_1_7_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4229 [1/1] (0.00ns)   --->   "%tmp_21_7_5 = zext i1 %qb_assign_1_7_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4229 'zext' 'tmp_21_7_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i8 %tmp_21_7_5, %tmp_1249" [S4_4/conv1d.h:1541]   --->   Operation 4230 'add' 'tmp62' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4231 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_7_5 = add i8 %macRegisters_7_V_lo_5, %tmp62" [S4_4/conv1d.h:1541]   --->   Operation 4231 'add' 'p_Val2_7_7_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4232 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_7_5, i8* %macRegisters_7_V_ad_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4232 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_6)   --->   "%tmp_1261 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_7_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4233 'bitselect' 'tmp_1261' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4234 [1/1] (0.00ns)   --->   "%tmp_1269 = sext i7 %tmp_1265 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4234 'sext' 'tmp_1269' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_6)   --->   "%tmp_1277 = trunc i70 %p_Val2_3_7_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4235 'trunc' 'tmp_1277' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_6)   --->   "%tmp_258 = or i1 %tmp_1277, %tmp_1261" [S4_4/conv1d.h:1535]   --->   Operation 4236 'or' 'tmp_258' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_6)   --->   "%tmp_259 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_7_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4237 'partselect' 'tmp_259' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_7_6)   --->   "%tmp_260 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_259, i1 %tmp_258)" [S4_4/conv1d.h:1535]   --->   Operation 4238 'bitconcatenate' 'tmp_260' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4239 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_7_6 = icmp ne i62 %tmp_260, 0" [S4_4/conv1d.h:1535]   --->   Operation 4239 'icmp' 'tmp_20_7_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4240 [1/1] (0.80ns)   --->   "%qb_assign_1_7_6 = and i1 %tmp_20_7_6, %tmp_1273" [S4_4/conv1d.h:1535]   --->   Operation 4240 'and' 'qb_assign_1_7_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4241 [1/1] (0.00ns)   --->   "%tmp_21_7_6 = zext i1 %qb_assign_1_7_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4241 'zext' 'tmp_21_7_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp63 = add i8 %tmp_21_7_6, %tmp_1269" [S4_4/conv1d.h:1541]   --->   Operation 4242 'add' 'tmp63' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4243 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_7_6 = add i8 %macRegisters_7_V_lo_6, %tmp63" [S4_4/conv1d.h:1541]   --->   Operation 4243 'add' 'p_Val2_7_7_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4244 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_7_6, i8* %macRegisters_7_V_ad_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4244 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 4245 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_3)   --->   "%tmp_1361 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4245 'bitselect' 'tmp_1361' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4246 [1/1] (0.00ns)   --->   "%tmp_1369 = sext i7 %tmp_1365 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4246 'sext' 'tmp_1369' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_3)   --->   "%tmp_1377 = trunc i70 %p_Val2_3_8_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4247 'trunc' 'tmp_1377' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_3)   --->   "%tmp_278 = or i1 %tmp_1377, %tmp_1361" [S4_4/conv1d.h:1535]   --->   Operation 4248 'or' 'tmp_278' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_3)   --->   "%tmp_279 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_8_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4249 'partselect' 'tmp_279' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_3)   --->   "%tmp_280 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_279, i1 %tmp_278)" [S4_4/conv1d.h:1535]   --->   Operation 4250 'bitconcatenate' 'tmp_280' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4251 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_8_3 = icmp ne i62 %tmp_280, 0" [S4_4/conv1d.h:1535]   --->   Operation 4251 'icmp' 'tmp_20_8_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4252 [1/1] (0.80ns)   --->   "%qb_assign_1_8_3 = and i1 %tmp_20_8_3, %tmp_1373" [S4_4/conv1d.h:1535]   --->   Operation 4252 'and' 'qb_assign_1_8_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4253 [1/1] (0.00ns)   --->   "%tmp_21_8_3 = zext i1 %qb_assign_1_8_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4253 'zext' 'tmp_21_8_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp68 = add i8 %tmp_21_8_3, %tmp_1369" [S4_4/conv1d.h:1541]   --->   Operation 4254 'add' 'tmp68' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4255 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_8_3 = add i8 %macRegisters_8_V_lo_3, %tmp68" [S4_4/conv1d.h:1541]   --->   Operation 4255 'add' 'p_Val2_7_8_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_4)   --->   "%tmp_1381 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4256 'bitselect' 'tmp_1381' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4257 [1/1] (0.00ns)   --->   "%tmp_1389 = sext i7 %tmp_1385 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4257 'sext' 'tmp_1389' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_4)   --->   "%tmp_1397 = trunc i70 %p_Val2_3_8_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4258 'trunc' 'tmp_1397' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_4)   --->   "%tmp_282 = or i1 %tmp_1397, %tmp_1381" [S4_4/conv1d.h:1535]   --->   Operation 4259 'or' 'tmp_282' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4260 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_4)   --->   "%tmp_283 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_8_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4260 'partselect' 'tmp_283' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_4)   --->   "%tmp_284 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_283, i1 %tmp_282)" [S4_4/conv1d.h:1535]   --->   Operation 4261 'bitconcatenate' 'tmp_284' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4262 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_8_4 = icmp ne i62 %tmp_284, 0" [S4_4/conv1d.h:1535]   --->   Operation 4262 'icmp' 'tmp_20_8_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4263 [1/1] (0.80ns)   --->   "%qb_assign_1_8_4 = and i1 %tmp_20_8_4, %tmp_1393" [S4_4/conv1d.h:1535]   --->   Operation 4263 'and' 'qb_assign_1_8_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4264 [1/1] (0.00ns)   --->   "%tmp_21_8_4 = zext i1 %qb_assign_1_8_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4264 'zext' 'tmp_21_8_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp69 = add i8 %tmp_21_8_4, %tmp_1389" [S4_4/conv1d.h:1541]   --->   Operation 4265 'add' 'tmp69' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4266 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_8_4 = add i8 %macRegisters_8_V_lo_4, %tmp69" [S4_4/conv1d.h:1541]   --->   Operation 4266 'add' 'p_Val2_7_8_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4267 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_8_4, i8* %macRegisters_8_V_ad_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4267 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 4268 [1/2] (8.66ns)   --->   "%p_Val2_3_8_5 = mul i70 %OP2_V_8_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4268 'mul' 'p_Val2_3_8_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4269 [1/1] (0.00ns)   --->   "%tmp_1405 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_8_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4269 'partselect' 'tmp_1405' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4270 [1/1] (0.00ns)   --->   "%tmp_1413 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4270 'bitselect' 'tmp_1413' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4271 [1/2] (8.66ns)   --->   "%p_Val2_3_8_6 = mul i70 %OP2_V_8_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4271 'mul' 'p_Val2_3_8_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4272 [1/1] (0.00ns)   --->   "%tmp_1425 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_8_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4272 'partselect' 'tmp_1425' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4273 [1/1] (0.00ns)   --->   "%tmp_1433 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4273 'bitselect' 'tmp_1433' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_7)   --->   "%tmp_1441 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4274 'bitselect' 'tmp_1441' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4275 [1/1] (0.00ns)   --->   "%tmp_1449 = sext i7 %tmp_1445 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4275 'sext' 'tmp_1449' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_7)   --->   "%tmp_1457 = trunc i70 %p_Val2_3_8_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4276 'trunc' 'tmp_1457' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_7)   --->   "%tmp_294 = or i1 %tmp_1457, %tmp_1441" [S4_4/conv1d.h:1535]   --->   Operation 4277 'or' 'tmp_294' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4278 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_7)   --->   "%tmp_295 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_8_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4278 'partselect' 'tmp_295' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4279 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_7)   --->   "%tmp_296 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_295, i1 %tmp_294)" [S4_4/conv1d.h:1535]   --->   Operation 4279 'bitconcatenate' 'tmp_296' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4280 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_8_7 = icmp ne i62 %tmp_296, 0" [S4_4/conv1d.h:1535]   --->   Operation 4280 'icmp' 'tmp_20_8_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4281 [1/1] (0.80ns)   --->   "%qb_assign_1_8_7 = and i1 %tmp_20_8_7, %tmp_1453" [S4_4/conv1d.h:1535]   --->   Operation 4281 'and' 'qb_assign_1_8_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4282 [1/1] (0.00ns)   --->   "%tmp_21_8_7 = zext i1 %qb_assign_1_8_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4282 'zext' 'tmp_21_8_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp72 = add i8 %tmp_21_8_7, %tmp_1449" [S4_4/conv1d.h:1541]   --->   Operation 4283 'add' 'tmp72' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4284 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_8_7 = add i8 %macRegisters_8_V_lo_7, %tmp72" [S4_4/conv1d.h:1541]   --->   Operation 4284 'add' 'p_Val2_7_8_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4285 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_8_7, i8* %macRegisters_8_V_ad_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4285 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_2)   --->   "%tmp_1501 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4286 'bitselect' 'tmp_1501' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4287 [1/1] (0.00ns)   --->   "%tmp_1509 = sext i7 %tmp_1505 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4287 'sext' 'tmp_1509' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_2)   --->   "%tmp_1517 = trunc i70 %p_Val2_3_9_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4288 'trunc' 'tmp_1517' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4289 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_2)   --->   "%tmp_306 = or i1 %tmp_1517, %tmp_1501" [S4_4/conv1d.h:1535]   --->   Operation 4289 'or' 'tmp_306' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4290 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_2)   --->   "%tmp_307 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_9_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4290 'partselect' 'tmp_307' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_2)   --->   "%tmp_308 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_307, i1 %tmp_306)" [S4_4/conv1d.h:1535]   --->   Operation 4291 'bitconcatenate' 'tmp_308' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4292 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_9_2 = icmp ne i62 %tmp_308, 0" [S4_4/conv1d.h:1535]   --->   Operation 4292 'icmp' 'tmp_20_9_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4293 [1/1] (0.80ns)   --->   "%qb_assign_1_9_2 = and i1 %tmp_20_9_2, %tmp_1513" [S4_4/conv1d.h:1535]   --->   Operation 4293 'and' 'qb_assign_1_9_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4294 [1/1] (0.00ns)   --->   "%tmp_21_9_2 = zext i1 %qb_assign_1_9_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4294 'zext' 'tmp_21_9_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp75 = add i8 %tmp_21_9_2, %tmp_1509" [S4_4/conv1d.h:1541]   --->   Operation 4295 'add' 'tmp75' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4296 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_9_2 = add i8 %macRegisters_9_V_lo_2, %tmp75" [S4_4/conv1d.h:1541]   --->   Operation 4296 'add' 'p_Val2_7_9_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4297 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_9_2, i8* %macRegisters_9_V_ad_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4297 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 4298 [1/2] (8.66ns)   --->   "%p_Val2_3_9_3 = mul i70 %OP2_V_9_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4298 'mul' 'p_Val2_3_9_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4299 [1/1] (0.00ns)   --->   "%tmp_1525 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_9_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4299 'partselect' 'tmp_1525' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4300 [1/1] (0.00ns)   --->   "%tmp_1533 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4300 'bitselect' 'tmp_1533' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4301 [1/2] (8.66ns)   --->   "%p_Val2_3_9_4 = mul i70 %OP2_V_9_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4301 'mul' 'p_Val2_3_9_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4302 [1/1] (0.00ns)   --->   "%tmp_1545 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_9_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4302 'partselect' 'tmp_1545' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4303 [1/1] (0.00ns)   --->   "%tmp_1553 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4303 'bitselect' 'tmp_1553' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4304 [1/1] (0.00ns)   --->   "%OP2_V_9_5_cast = sext i7 %weights25_m_weights_163 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4304 'sext' 'OP2_V_9_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4305 [2/2] (8.66ns)   --->   "%p_Val2_3_9_5 = mul i70 %OP2_V_9_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4305 'mul' 'p_Val2_3_9_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4306 [1/1] (0.00ns)   --->   "%OP2_V_9_6_cast = sext i7 %weights25_m_weights_165 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4306 'sext' 'OP2_V_9_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4307 [2/2] (8.66ns)   --->   "%p_Val2_3_9_6 = mul i70 %OP2_V_9_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4307 'mul' 'p_Val2_3_9_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4308 [1/2] (8.66ns)   --->   "%p_Val2_3_9_7 = mul i70 %OP2_V_9_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4308 'mul' 'p_Val2_3_9_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4309 [1/1] (0.00ns)   --->   "%tmp_1605 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_9_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4309 'partselect' 'tmp_1605' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4310 [1/1] (0.00ns)   --->   "%tmp_1613 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4310 'bitselect' 'tmp_1613' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_s)   --->   "%tmp_1621 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_s, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4311 'bitselect' 'tmp_1621' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4312 [1/1] (0.00ns)   --->   "%tmp_1629 = sext i7 %tmp_1625 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4312 'sext' 'tmp_1629' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_s)   --->   "%tmp_1637 = trunc i70 %p_Val2_3_s to i1" [S4_4/conv1d.h:1535]   --->   Operation 4313 'trunc' 'tmp_1637' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_s)   --->   "%tmp_330 = or i1 %tmp_1637, %tmp_1621" [S4_4/conv1d.h:1535]   --->   Operation 4314 'or' 'tmp_330' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_s)   --->   "%tmp_331 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_s, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4315 'partselect' 'tmp_331' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_s)   --->   "%tmp_332 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_331, i1 %tmp_330)" [S4_4/conv1d.h:1535]   --->   Operation 4316 'bitconcatenate' 'tmp_332' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4317 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_s = icmp ne i62 %tmp_332, 0" [S4_4/conv1d.h:1535]   --->   Operation 4317 'icmp' 'tmp_20_s' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4318 [1/1] (0.80ns)   --->   "%qb_assign_1_s = and i1 %tmp_20_s, %tmp_1633" [S4_4/conv1d.h:1535]   --->   Operation 4318 'and' 'qb_assign_1_s' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4319 [1/1] (0.00ns)   --->   "%tmp_21_s = zext i1 %qb_assign_1_s to i8" [S4_4/conv1d.h:1535]   --->   Operation 4319 'zext' 'tmp_21_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp81 = add i8 %tmp_21_s, %tmp_1629" [S4_4/conv1d.h:1541]   --->   Operation 4320 'add' 'tmp81' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4321 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_s = add i8 %macRegisters_10_V_l, %tmp81" [S4_4/conv1d.h:1541]   --->   Operation 4321 'add' 'p_Val2_7_s' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4322 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_s, i8* %macRegisters_10_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4322 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 4323 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_1)   --->   "%tmp_1641 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4323 'bitselect' 'tmp_1641' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4324 [1/1] (0.00ns)   --->   "%tmp_1649 = sext i7 %tmp_1645 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4324 'sext' 'tmp_1649' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4325 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_1)   --->   "%tmp_1657 = trunc i70 %p_Val2_3_10_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4325 'trunc' 'tmp_1657' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_1)   --->   "%tmp_334 = or i1 %tmp_1657, %tmp_1641" [S4_4/conv1d.h:1535]   --->   Operation 4326 'or' 'tmp_334' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4327 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_1)   --->   "%tmp_335 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_10_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4327 'partselect' 'tmp_335' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_1)   --->   "%tmp_336 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_335, i1 %tmp_334)" [S4_4/conv1d.h:1535]   --->   Operation 4328 'bitconcatenate' 'tmp_336' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4329 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_10_1 = icmp ne i62 %tmp_336, 0" [S4_4/conv1d.h:1535]   --->   Operation 4329 'icmp' 'tmp_20_10_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4330 [1/1] (0.80ns)   --->   "%qb_assign_1_10_1 = and i1 %tmp_20_10_1, %tmp_1653" [S4_4/conv1d.h:1535]   --->   Operation 4330 'and' 'qb_assign_1_10_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4331 [1/1] (0.00ns)   --->   "%tmp_21_10_1 = zext i1 %qb_assign_1_10_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4331 'zext' 'tmp_21_10_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp82 = add i8 %tmp_21_10_1, %tmp_1649" [S4_4/conv1d.h:1541]   --->   Operation 4332 'add' 'tmp82' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4333 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_10_1 = add i8 %macRegisters_10_V_l_1, %tmp82" [S4_4/conv1d.h:1541]   --->   Operation 4333 'add' 'p_Val2_7_10_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4334 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_10_1, i8* %macRegisters_10_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4334 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 4335 [1/2] (8.66ns)   --->   "%p_Val2_3_10_2 = mul i70 %OP2_V_10_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4335 'mul' 'p_Val2_3_10_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4336 [1/1] (0.00ns)   --->   "%tmp_1665 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_10_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4336 'partselect' 'tmp_1665' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4337 [1/1] (0.00ns)   --->   "%tmp_1673 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4337 'bitselect' 'tmp_1673' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4338 [1/1] (0.00ns)   --->   "%OP2_V_10_3_cast = sext i7 %weights25_m_weights_175 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4338 'sext' 'OP2_V_10_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4339 [2/2] (8.66ns)   --->   "%p_Val2_3_10_3 = mul i70 %OP2_V_10_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4339 'mul' 'p_Val2_3_10_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4340 [1/1] (0.00ns)   --->   "%OP2_V_10_4_cast = sext i7 %weights25_m_weights_177 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4340 'sext' 'OP2_V_10_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4341 [2/2] (8.66ns)   --->   "%p_Val2_3_10_4 = mul i70 %OP2_V_10_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4341 'mul' 'p_Val2_3_10_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4342 [1/2] (2.77ns)   --->   "%weights25_m_weights_179 = load i7* %weights25_m_weights_178, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4342 'load' 'weights25_m_weights_179' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4343 [1/2] (2.77ns)   --->   "%weights25_m_weights_181 = load i7* %weights25_m_weights_180, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4343 'load' 'weights25_m_weights_181' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4344 [1/1] (0.00ns)   --->   "%OP2_V_10_7_cast = sext i7 %weights25_m_weights_183 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4344 'sext' 'OP2_V_10_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4345 [2/2] (8.66ns)   --->   "%p_Val2_3_10_7 = mul i70 %OP2_V_10_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4345 'mul' 'p_Val2_3_10_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4346 [1/2] (8.66ns)   --->   "%p_Val2_3_10 = mul i70 %OP2_V_11_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4346 'mul' 'p_Val2_3_10' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4347 [1/1] (0.00ns)   --->   "%tmp_1785 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_10, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4347 'partselect' 'tmp_1785' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4348 [1/1] (0.00ns)   --->   "%tmp_1793 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4348 'bitselect' 'tmp_1793' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4349 [1/2] (8.66ns)   --->   "%p_Val2_3_11_1 = mul i70 %OP2_V_11_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4349 'mul' 'p_Val2_3_11_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4350 [1/1] (0.00ns)   --->   "%tmp_1805 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_11_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4350 'partselect' 'tmp_1805' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4351 [1/1] (0.00ns)   --->   "%tmp_1813 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4351 'bitselect' 'tmp_1813' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4352 [1/1] (0.00ns)   --->   "%OP2_V_11_2_cast = sext i7 %weights25_m_weights_189 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4352 'sext' 'OP2_V_11_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4353 [2/2] (8.66ns)   --->   "%p_Val2_3_11_2 = mul i70 %OP2_V_11_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4353 'mul' 'p_Val2_3_11_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4354 [1/2] (2.77ns)   --->   "%weights25_m_weights_191 = load i7* %weights25_m_weights_190, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4354 'load' 'weights25_m_weights_191' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4355 [1/2] (2.77ns)   --->   "%weights25_m_weights_193 = load i7* %weights25_m_weights_192, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4355 'load' 'weights25_m_weights_193' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4356 [1/1] (0.00ns)   --->   "%weights25_m_weights_194 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_10" [S4_4/conv1d.h:1529]   --->   Operation 4356 'getelementptr' 'weights25_m_weights_194' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4357 [2/2] (2.77ns)   --->   "%weights25_m_weights_195 = load i7* %weights25_m_weights_194, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4357 'load' 'weights25_m_weights_195' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4358 [1/1] (0.00ns)   --->   "%weights25_m_weights_196 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_10" [S4_4/conv1d.h:1529]   --->   Operation 4358 'getelementptr' 'weights25_m_weights_196' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4359 [2/2] (2.77ns)   --->   "%weights25_m_weights_197 = load i7* %weights25_m_weights_196, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4359 'load' 'weights25_m_weights_197' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4360 [1/2] (2.77ns)   --->   "%weights25_m_weights_199 = load i7* %weights25_m_weights_198, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4360 'load' 'weights25_m_weights_199' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4361 [1/1] (0.00ns)   --->   "%OP2_V_12_cast = sext i7 %weights25_m_weights_201 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4361 'sext' 'OP2_V_12_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4362 [2/2] (8.66ns)   --->   "%p_Val2_3_11 = mul i70 %OP2_V_12_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4362 'mul' 'p_Val2_3_11' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4363 [1/1] (0.00ns)   --->   "%OP2_V_12_1_cast = sext i7 %weights25_m_weights_203 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4363 'sext' 'OP2_V_12_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4364 [2/2] (8.66ns)   --->   "%p_Val2_3_12_1 = mul i70 %OP2_V_12_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4364 'mul' 'p_Val2_3_12_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4365 [1/2] (2.77ns)   --->   "%weights25_m_weights_205 = load i7* %weights25_m_weights_204, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4365 'load' 'weights25_m_weights_205' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4366 [1/1] (0.00ns)   --->   "%weights25_m_weights_206 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_11" [S4_4/conv1d.h:1529]   --->   Operation 4366 'getelementptr' 'weights25_m_weights_206' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4367 [2/2] (2.77ns)   --->   "%weights25_m_weights_207 = load i7* %weights25_m_weights_206, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4367 'load' 'weights25_m_weights_207' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4368 [1/1] (0.00ns)   --->   "%weights25_m_weights_208 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_11" [S4_4/conv1d.h:1529]   --->   Operation 4368 'getelementptr' 'weights25_m_weights_208' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4369 [2/2] (2.77ns)   --->   "%weights25_m_weights_209 = load i7* %weights25_m_weights_208, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4369 'load' 'weights25_m_weights_209' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4370 [1/1] (0.00ns)   --->   "%weights25_m_weights_214 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_11" [S4_4/conv1d.h:1529]   --->   Operation 4370 'getelementptr' 'weights25_m_weights_214' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4371 [2/2] (2.77ns)   --->   "%weights25_m_weights_215 = load i7* %weights25_m_weights_214, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4371 'load' 'weights25_m_weights_215' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4372 [1/2] (2.77ns)   --->   "%weights25_m_weights_217 = load i7* %weights25_m_weights_216, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4372 'load' 'weights25_m_weights_217' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4373 [1/2] (2.77ns)   --->   "%weights25_m_weights_219 = load i7* %weights25_m_weights_218, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4373 'load' 'weights25_m_weights_219' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4374 [1/1] (0.00ns)   --->   "%weights25_m_weights_220 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_12" [S4_4/conv1d.h:1529]   --->   Operation 4374 'getelementptr' 'weights25_m_weights_220' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4375 [2/2] (2.77ns)   --->   "%weights25_m_weights_221 = load i7* %weights25_m_weights_220, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4375 'load' 'weights25_m_weights_221' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4376 [1/1] (0.00ns)   --->   "%tmp_9_13_cast = sext i7 %tmp_9_s to i9" [S4_4/conv1d.h:1529]   --->   Operation 4376 'sext' 'tmp_9_13_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4377 [1/1] (0.00ns)   --->   "%tmp_10_13 = zext i9 %tmp_9_13_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 4377 'zext' 'tmp_10_13' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4378 [1/1] (0.00ns)   --->   "%weights25_m_weights_232 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_13" [S4_4/conv1d.h:1529]   --->   Operation 4378 'getelementptr' 'weights25_m_weights_232' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4379 [2/2] (2.77ns)   --->   "%weights25_m_weights_233 = load i7* %weights25_m_weights_232, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4379 'load' 'weights25_m_weights_233' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_22 : Operation 4380 [1/1] (0.00ns)   --->   "%weights25_m_weights_234 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_13" [S4_4/conv1d.h:1529]   --->   Operation 4380 'getelementptr' 'weights25_m_weights_234' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 4381 [2/2] (2.77ns)   --->   "%weights25_m_weights_235 = load i7* %weights25_m_weights_234, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4381 'load' 'weights25_m_weights_235' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 23 <SV = 19> <Delay = 8.66>
ST_23 : Operation 4382 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_7_3, i8* %macRegisters_7_V_ad_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4382 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_5)   --->   "%tmp_1401 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4383 'bitselect' 'tmp_1401' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4384 [1/1] (0.00ns)   --->   "%tmp_1409 = sext i7 %tmp_1405 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4384 'sext' 'tmp_1409' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4385 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_5)   --->   "%tmp_1417 = trunc i70 %p_Val2_3_8_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4385 'trunc' 'tmp_1417' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4386 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_5)   --->   "%tmp_286 = or i1 %tmp_1417, %tmp_1401" [S4_4/conv1d.h:1535]   --->   Operation 4386 'or' 'tmp_286' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4387 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_5)   --->   "%tmp_287 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_8_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4387 'partselect' 'tmp_287' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4388 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_5)   --->   "%tmp_288 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_287, i1 %tmp_286)" [S4_4/conv1d.h:1535]   --->   Operation 4388 'bitconcatenate' 'tmp_288' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4389 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_8_5 = icmp ne i62 %tmp_288, 0" [S4_4/conv1d.h:1535]   --->   Operation 4389 'icmp' 'tmp_20_8_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4390 [1/1] (0.80ns)   --->   "%qb_assign_1_8_5 = and i1 %tmp_20_8_5, %tmp_1413" [S4_4/conv1d.h:1535]   --->   Operation 4390 'and' 'qb_assign_1_8_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4391 [1/1] (0.00ns)   --->   "%tmp_21_8_5 = zext i1 %qb_assign_1_8_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4391 'zext' 'tmp_21_8_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp70 = add i8 %tmp_21_8_5, %tmp_1409" [S4_4/conv1d.h:1541]   --->   Operation 4392 'add' 'tmp70' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4393 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_8_5 = add i8 %macRegisters_8_V_lo_5, %tmp70" [S4_4/conv1d.h:1541]   --->   Operation 4393 'add' 'p_Val2_7_8_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4394 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_8_5, i8* %macRegisters_8_V_ad_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4394 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 4395 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_6)   --->   "%tmp_1421 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_8_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4395 'bitselect' 'tmp_1421' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4396 [1/1] (0.00ns)   --->   "%tmp_1429 = sext i7 %tmp_1425 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4396 'sext' 'tmp_1429' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_6)   --->   "%tmp_1437 = trunc i70 %p_Val2_3_8_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4397 'trunc' 'tmp_1437' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_6)   --->   "%tmp_290 = or i1 %tmp_1437, %tmp_1421" [S4_4/conv1d.h:1535]   --->   Operation 4398 'or' 'tmp_290' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_6)   --->   "%tmp_291 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_8_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4399 'partselect' 'tmp_291' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4400 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_8_6)   --->   "%tmp_292 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_291, i1 %tmp_290)" [S4_4/conv1d.h:1535]   --->   Operation 4400 'bitconcatenate' 'tmp_292' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4401 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_8_6 = icmp ne i62 %tmp_292, 0" [S4_4/conv1d.h:1535]   --->   Operation 4401 'icmp' 'tmp_20_8_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4402 [1/1] (0.80ns)   --->   "%qb_assign_1_8_6 = and i1 %tmp_20_8_6, %tmp_1433" [S4_4/conv1d.h:1535]   --->   Operation 4402 'and' 'qb_assign_1_8_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4403 [1/1] (0.00ns)   --->   "%tmp_21_8_6 = zext i1 %qb_assign_1_8_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4403 'zext' 'tmp_21_8_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp71 = add i8 %tmp_21_8_6, %tmp_1429" [S4_4/conv1d.h:1541]   --->   Operation 4404 'add' 'tmp71' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4405 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_8_6 = add i8 %macRegisters_8_V_lo_6, %tmp71" [S4_4/conv1d.h:1541]   --->   Operation 4405 'add' 'p_Val2_7_8_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4406 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_8_6, i8* %macRegisters_8_V_ad_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4406 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 4407 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_3)   --->   "%tmp_1521 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4407 'bitselect' 'tmp_1521' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4408 [1/1] (0.00ns)   --->   "%tmp_1529 = sext i7 %tmp_1525 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4408 'sext' 'tmp_1529' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_3)   --->   "%tmp_1537 = trunc i70 %p_Val2_3_9_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4409 'trunc' 'tmp_1537' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_3)   --->   "%tmp_310 = or i1 %tmp_1537, %tmp_1521" [S4_4/conv1d.h:1535]   --->   Operation 4410 'or' 'tmp_310' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_3)   --->   "%tmp_311 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_9_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4411 'partselect' 'tmp_311' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_3)   --->   "%tmp_312 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_311, i1 %tmp_310)" [S4_4/conv1d.h:1535]   --->   Operation 4412 'bitconcatenate' 'tmp_312' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4413 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_9_3 = icmp ne i62 %tmp_312, 0" [S4_4/conv1d.h:1535]   --->   Operation 4413 'icmp' 'tmp_20_9_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4414 [1/1] (0.80ns)   --->   "%qb_assign_1_9_3 = and i1 %tmp_20_9_3, %tmp_1533" [S4_4/conv1d.h:1535]   --->   Operation 4414 'and' 'qb_assign_1_9_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4415 [1/1] (0.00ns)   --->   "%tmp_21_9_3 = zext i1 %qb_assign_1_9_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4415 'zext' 'tmp_21_9_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp76 = add i8 %tmp_21_9_3, %tmp_1529" [S4_4/conv1d.h:1541]   --->   Operation 4416 'add' 'tmp76' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4417 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_9_3 = add i8 %macRegisters_9_V_lo_3, %tmp76" [S4_4/conv1d.h:1541]   --->   Operation 4417 'add' 'p_Val2_7_9_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_4)   --->   "%tmp_1541 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4418 'bitselect' 'tmp_1541' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4419 [1/1] (0.00ns)   --->   "%tmp_1549 = sext i7 %tmp_1545 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4419 'sext' 'tmp_1549' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_4)   --->   "%tmp_1557 = trunc i70 %p_Val2_3_9_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4420 'trunc' 'tmp_1557' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_4)   --->   "%tmp_314 = or i1 %tmp_1557, %tmp_1541" [S4_4/conv1d.h:1535]   --->   Operation 4421 'or' 'tmp_314' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_4)   --->   "%tmp_315 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_9_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4422 'partselect' 'tmp_315' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_4)   --->   "%tmp_316 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_315, i1 %tmp_314)" [S4_4/conv1d.h:1535]   --->   Operation 4423 'bitconcatenate' 'tmp_316' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4424 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_9_4 = icmp ne i62 %tmp_316, 0" [S4_4/conv1d.h:1535]   --->   Operation 4424 'icmp' 'tmp_20_9_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4425 [1/1] (0.80ns)   --->   "%qb_assign_1_9_4 = and i1 %tmp_20_9_4, %tmp_1553" [S4_4/conv1d.h:1535]   --->   Operation 4425 'and' 'qb_assign_1_9_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4426 [1/1] (0.00ns)   --->   "%tmp_21_9_4 = zext i1 %qb_assign_1_9_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4426 'zext' 'tmp_21_9_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp77 = add i8 %tmp_21_9_4, %tmp_1549" [S4_4/conv1d.h:1541]   --->   Operation 4427 'add' 'tmp77' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4428 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_9_4 = add i8 %macRegisters_9_V_lo_4, %tmp77" [S4_4/conv1d.h:1541]   --->   Operation 4428 'add' 'p_Val2_7_9_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4429 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_9_4, i8* %macRegisters_9_V_ad_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4429 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 4430 [1/2] (8.66ns)   --->   "%p_Val2_3_9_5 = mul i70 %OP2_V_9_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4430 'mul' 'p_Val2_3_9_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4431 [1/1] (0.00ns)   --->   "%tmp_1565 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_9_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4431 'partselect' 'tmp_1565' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4432 [1/1] (0.00ns)   --->   "%tmp_1573 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4432 'bitselect' 'tmp_1573' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4433 [1/2] (8.66ns)   --->   "%p_Val2_3_9_6 = mul i70 %OP2_V_9_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4433 'mul' 'p_Val2_3_9_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4434 [1/1] (0.00ns)   --->   "%tmp_1585 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_9_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4434 'partselect' 'tmp_1585' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4435 [1/1] (0.00ns)   --->   "%tmp_1593 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4435 'bitselect' 'tmp_1593' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4436 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_7)   --->   "%tmp_1601 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4436 'bitselect' 'tmp_1601' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4437 [1/1] (0.00ns)   --->   "%tmp_1609 = sext i7 %tmp_1605 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4437 'sext' 'tmp_1609' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_7)   --->   "%tmp_1617 = trunc i70 %p_Val2_3_9_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4438 'trunc' 'tmp_1617' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_7)   --->   "%tmp_326 = or i1 %tmp_1617, %tmp_1601" [S4_4/conv1d.h:1535]   --->   Operation 4439 'or' 'tmp_326' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4440 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_7)   --->   "%tmp_327 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_9_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4440 'partselect' 'tmp_327' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4441 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_7)   --->   "%tmp_328 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_327, i1 %tmp_326)" [S4_4/conv1d.h:1535]   --->   Operation 4441 'bitconcatenate' 'tmp_328' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4442 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_9_7 = icmp ne i62 %tmp_328, 0" [S4_4/conv1d.h:1535]   --->   Operation 4442 'icmp' 'tmp_20_9_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4443 [1/1] (0.80ns)   --->   "%qb_assign_1_9_7 = and i1 %tmp_20_9_7, %tmp_1613" [S4_4/conv1d.h:1535]   --->   Operation 4443 'and' 'qb_assign_1_9_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4444 [1/1] (0.00ns)   --->   "%tmp_21_9_7 = zext i1 %qb_assign_1_9_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4444 'zext' 'tmp_21_9_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp80 = add i8 %tmp_21_9_7, %tmp_1609" [S4_4/conv1d.h:1541]   --->   Operation 4445 'add' 'tmp80' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4446 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_9_7 = add i8 %macRegisters_9_V_lo_7, %tmp80" [S4_4/conv1d.h:1541]   --->   Operation 4446 'add' 'p_Val2_7_9_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4447 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_9_7, i8* %macRegisters_9_V_ad_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4447 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 4448 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_2)   --->   "%tmp_1661 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4448 'bitselect' 'tmp_1661' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4449 [1/1] (0.00ns)   --->   "%tmp_1669 = sext i7 %tmp_1665 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4449 'sext' 'tmp_1669' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_2)   --->   "%tmp_1677 = trunc i70 %p_Val2_3_10_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4450 'trunc' 'tmp_1677' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_2)   --->   "%tmp_338 = or i1 %tmp_1677, %tmp_1661" [S4_4/conv1d.h:1535]   --->   Operation 4451 'or' 'tmp_338' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_2)   --->   "%tmp_339 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_10_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4452 'partselect' 'tmp_339' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4453 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_2)   --->   "%tmp_340 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_339, i1 %tmp_338)" [S4_4/conv1d.h:1535]   --->   Operation 4453 'bitconcatenate' 'tmp_340' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4454 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_10_2 = icmp ne i62 %tmp_340, 0" [S4_4/conv1d.h:1535]   --->   Operation 4454 'icmp' 'tmp_20_10_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4455 [1/1] (0.80ns)   --->   "%qb_assign_1_10_2 = and i1 %tmp_20_10_2, %tmp_1673" [S4_4/conv1d.h:1535]   --->   Operation 4455 'and' 'qb_assign_1_10_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4456 [1/1] (0.00ns)   --->   "%tmp_21_10_2 = zext i1 %qb_assign_1_10_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4456 'zext' 'tmp_21_10_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp83 = add i8 %tmp_21_10_2, %tmp_1669" [S4_4/conv1d.h:1541]   --->   Operation 4457 'add' 'tmp83' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4458 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_10_2 = add i8 %macRegisters_10_V_l_2, %tmp83" [S4_4/conv1d.h:1541]   --->   Operation 4458 'add' 'p_Val2_7_10_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4459 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_10_2, i8* %macRegisters_10_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4459 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 4460 [1/2] (8.66ns)   --->   "%p_Val2_3_10_3 = mul i70 %OP2_V_10_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4460 'mul' 'p_Val2_3_10_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4461 [1/1] (0.00ns)   --->   "%tmp_1685 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_10_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4461 'partselect' 'tmp_1685' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4462 [1/1] (0.00ns)   --->   "%tmp_1693 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4462 'bitselect' 'tmp_1693' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4463 [1/2] (8.66ns)   --->   "%p_Val2_3_10_4 = mul i70 %OP2_V_10_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4463 'mul' 'p_Val2_3_10_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4464 [1/1] (0.00ns)   --->   "%tmp_1705 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_10_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4464 'partselect' 'tmp_1705' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4465 [1/1] (0.00ns)   --->   "%tmp_1713 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4465 'bitselect' 'tmp_1713' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4466 [1/1] (0.00ns)   --->   "%OP2_V_10_5_cast = sext i7 %weights25_m_weights_179 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4466 'sext' 'OP2_V_10_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4467 [2/2] (8.66ns)   --->   "%p_Val2_3_10_5 = mul i70 %OP2_V_10_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4467 'mul' 'p_Val2_3_10_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4468 [1/1] (0.00ns)   --->   "%OP2_V_10_6_cast = sext i7 %weights25_m_weights_181 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4468 'sext' 'OP2_V_10_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4469 [2/2] (8.66ns)   --->   "%p_Val2_3_10_6 = mul i70 %OP2_V_10_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4469 'mul' 'p_Val2_3_10_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4470 [1/2] (8.66ns)   --->   "%p_Val2_3_10_7 = mul i70 %OP2_V_10_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4470 'mul' 'p_Val2_3_10_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4471 [1/1] (0.00ns)   --->   "%tmp_1765 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_10_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4471 'partselect' 'tmp_1765' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4472 [1/1] (0.00ns)   --->   "%tmp_1773 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4472 'bitselect' 'tmp_1773' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4473 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10)   --->   "%tmp_1781 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4473 'bitselect' 'tmp_1781' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4474 [1/1] (0.00ns)   --->   "%tmp_1789 = sext i7 %tmp_1785 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4474 'sext' 'tmp_1789' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10)   --->   "%tmp_1797 = trunc i70 %p_Val2_3_10 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4475 'trunc' 'tmp_1797' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4476 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10)   --->   "%tmp_362 = or i1 %tmp_1797, %tmp_1781" [S4_4/conv1d.h:1535]   --->   Operation 4476 'or' 'tmp_362' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10)   --->   "%tmp_363 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_10, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4477 'partselect' 'tmp_363' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10)   --->   "%tmp_364 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_363, i1 %tmp_362)" [S4_4/conv1d.h:1535]   --->   Operation 4478 'bitconcatenate' 'tmp_364' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4479 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_10 = icmp ne i62 %tmp_364, 0" [S4_4/conv1d.h:1535]   --->   Operation 4479 'icmp' 'tmp_20_10' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4480 [1/1] (0.80ns)   --->   "%qb_assign_1_10 = and i1 %tmp_20_10, %tmp_1793" [S4_4/conv1d.h:1535]   --->   Operation 4480 'and' 'qb_assign_1_10' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4481 [1/1] (0.00ns)   --->   "%tmp_21_10 = zext i1 %qb_assign_1_10 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4481 'zext' 'tmp_21_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp89 = add i8 %tmp_21_10, %tmp_1789" [S4_4/conv1d.h:1541]   --->   Operation 4482 'add' 'tmp89' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4483 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_10 = add i8 %macRegisters_11_V_l, %tmp89" [S4_4/conv1d.h:1541]   --->   Operation 4483 'add' 'p_Val2_7_10' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4484 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_10, i8* %macRegisters_11_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4484 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_1)   --->   "%tmp_1801 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4485 'bitselect' 'tmp_1801' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4486 [1/1] (0.00ns)   --->   "%tmp_1809 = sext i7 %tmp_1805 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4486 'sext' 'tmp_1809' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_1)   --->   "%tmp_1817 = trunc i70 %p_Val2_3_11_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4487 'trunc' 'tmp_1817' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_1)   --->   "%tmp_366 = or i1 %tmp_1817, %tmp_1801" [S4_4/conv1d.h:1535]   --->   Operation 4488 'or' 'tmp_366' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_1)   --->   "%tmp_367 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_11_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4489 'partselect' 'tmp_367' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_1)   --->   "%tmp_368 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_367, i1 %tmp_366)" [S4_4/conv1d.h:1535]   --->   Operation 4490 'bitconcatenate' 'tmp_368' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4491 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_11_1 = icmp ne i62 %tmp_368, 0" [S4_4/conv1d.h:1535]   --->   Operation 4491 'icmp' 'tmp_20_11_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4492 [1/1] (0.80ns)   --->   "%qb_assign_1_11_1 = and i1 %tmp_20_11_1, %tmp_1813" [S4_4/conv1d.h:1535]   --->   Operation 4492 'and' 'qb_assign_1_11_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4493 [1/1] (0.00ns)   --->   "%tmp_21_11_1 = zext i1 %qb_assign_1_11_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4493 'zext' 'tmp_21_11_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp90 = add i8 %tmp_21_11_1, %tmp_1809" [S4_4/conv1d.h:1541]   --->   Operation 4494 'add' 'tmp90' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4495 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_11_1 = add i8 %macRegisters_11_V_l_1, %tmp90" [S4_4/conv1d.h:1541]   --->   Operation 4495 'add' 'p_Val2_7_11_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4496 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_11_1, i8* %macRegisters_11_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4496 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 4497 [1/2] (8.66ns)   --->   "%p_Val2_3_11_2 = mul i70 %OP2_V_11_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4497 'mul' 'p_Val2_3_11_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4498 [1/1] (0.00ns)   --->   "%tmp_1825 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_11_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4498 'partselect' 'tmp_1825' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4499 [1/1] (0.00ns)   --->   "%tmp_1833 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4499 'bitselect' 'tmp_1833' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4500 [1/1] (0.00ns)   --->   "%OP2_V_11_3_cast = sext i7 %weights25_m_weights_191 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4500 'sext' 'OP2_V_11_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4501 [2/2] (8.66ns)   --->   "%p_Val2_3_11_3 = mul i70 %OP2_V_11_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4501 'mul' 'p_Val2_3_11_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4502 [1/1] (0.00ns)   --->   "%OP2_V_11_4_cast = sext i7 %weights25_m_weights_193 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4502 'sext' 'OP2_V_11_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4503 [2/2] (8.66ns)   --->   "%p_Val2_3_11_4 = mul i70 %OP2_V_11_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4503 'mul' 'p_Val2_3_11_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4504 [1/2] (2.77ns)   --->   "%weights25_m_weights_195 = load i7* %weights25_m_weights_194, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4504 'load' 'weights25_m_weights_195' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4505 [1/2] (2.77ns)   --->   "%weights25_m_weights_197 = load i7* %weights25_m_weights_196, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4505 'load' 'weights25_m_weights_197' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4506 [1/1] (0.00ns)   --->   "%OP2_V_11_7_cast = sext i7 %weights25_m_weights_199 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4506 'sext' 'OP2_V_11_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4507 [2/2] (8.66ns)   --->   "%p_Val2_3_11_7 = mul i70 %OP2_V_11_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4507 'mul' 'p_Val2_3_11_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4508 [1/2] (8.66ns)   --->   "%p_Val2_3_11 = mul i70 %OP2_V_12_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4508 'mul' 'p_Val2_3_11' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4509 [1/1] (0.00ns)   --->   "%tmp_1945 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_11, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4509 'partselect' 'tmp_1945' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4510 [1/1] (0.00ns)   --->   "%tmp_1953 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4510 'bitselect' 'tmp_1953' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4511 [1/2] (8.66ns)   --->   "%p_Val2_3_12_1 = mul i70 %OP2_V_12_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4511 'mul' 'p_Val2_3_12_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4512 [1/1] (0.00ns)   --->   "%tmp_1965 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_12_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4512 'partselect' 'tmp_1965' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4513 [1/1] (0.00ns)   --->   "%tmp_1973 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4513 'bitselect' 'tmp_1973' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4514 [1/1] (0.00ns)   --->   "%OP2_V_12_2_cast = sext i7 %weights25_m_weights_205 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4514 'sext' 'OP2_V_12_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4515 [2/2] (8.66ns)   --->   "%p_Val2_3_12_2 = mul i70 %OP2_V_12_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4515 'mul' 'p_Val2_3_12_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4516 [1/2] (2.77ns)   --->   "%weights25_m_weights_207 = load i7* %weights25_m_weights_206, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4516 'load' 'weights25_m_weights_207' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4517 [1/2] (2.77ns)   --->   "%weights25_m_weights_209 = load i7* %weights25_m_weights_208, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4517 'load' 'weights25_m_weights_209' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4518 [1/1] (0.00ns)   --->   "%weights25_m_weights_210 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_11" [S4_4/conv1d.h:1529]   --->   Operation 4518 'getelementptr' 'weights25_m_weights_210' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4519 [2/2] (2.77ns)   --->   "%weights25_m_weights_211 = load i7* %weights25_m_weights_210, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4519 'load' 'weights25_m_weights_211' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4520 [1/1] (0.00ns)   --->   "%weights25_m_weights_212 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_11" [S4_4/conv1d.h:1529]   --->   Operation 4520 'getelementptr' 'weights25_m_weights_212' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4521 [2/2] (2.77ns)   --->   "%weights25_m_weights_213 = load i7* %weights25_m_weights_212, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4521 'load' 'weights25_m_weights_213' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4522 [1/2] (2.77ns)   --->   "%weights25_m_weights_215 = load i7* %weights25_m_weights_214, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4522 'load' 'weights25_m_weights_215' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4523 [1/1] (0.00ns)   --->   "%OP2_V_13_cast = sext i7 %weights25_m_weights_217 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4523 'sext' 'OP2_V_13_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4524 [2/2] (8.66ns)   --->   "%p_Val2_3_12 = mul i70 %OP2_V_13_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4524 'mul' 'p_Val2_3_12' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4525 [1/1] (0.00ns)   --->   "%OP2_V_13_1_cast = sext i7 %weights25_m_weights_219 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4525 'sext' 'OP2_V_13_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4526 [2/2] (8.66ns)   --->   "%p_Val2_3_13_1 = mul i70 %OP2_V_13_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4526 'mul' 'p_Val2_3_13_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4527 [1/2] (2.77ns)   --->   "%weights25_m_weights_221 = load i7* %weights25_m_weights_220, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4527 'load' 'weights25_m_weights_221' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4528 [1/1] (0.00ns)   --->   "%weights25_m_weights_222 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_12" [S4_4/conv1d.h:1529]   --->   Operation 4528 'getelementptr' 'weights25_m_weights_222' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4529 [2/2] (2.77ns)   --->   "%weights25_m_weights_223 = load i7* %weights25_m_weights_222, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4529 'load' 'weights25_m_weights_223' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4530 [1/1] (0.00ns)   --->   "%weights25_m_weights_224 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_12" [S4_4/conv1d.h:1529]   --->   Operation 4530 'getelementptr' 'weights25_m_weights_224' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4531 [2/2] (2.77ns)   --->   "%weights25_m_weights_225 = load i7* %weights25_m_weights_224, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4531 'load' 'weights25_m_weights_225' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4532 [1/1] (0.00ns)   --->   "%weights25_m_weights_230 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_12" [S4_4/conv1d.h:1529]   --->   Operation 4532 'getelementptr' 'weights25_m_weights_230' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4533 [2/2] (2.77ns)   --->   "%weights25_m_weights_231 = load i7* %weights25_m_weights_230, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4533 'load' 'weights25_m_weights_231' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4534 [1/2] (2.77ns)   --->   "%weights25_m_weights_233 = load i7* %weights25_m_weights_232, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4534 'load' 'weights25_m_weights_233' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4535 [1/2] (2.77ns)   --->   "%weights25_m_weights_235 = load i7* %weights25_m_weights_234, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4535 'load' 'weights25_m_weights_235' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4536 [1/1] (0.00ns)   --->   "%weights25_m_weights_236 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_13" [S4_4/conv1d.h:1529]   --->   Operation 4536 'getelementptr' 'weights25_m_weights_236' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4537 [2/2] (2.77ns)   --->   "%weights25_m_weights_237 = load i7* %weights25_m_weights_236, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4537 'load' 'weights25_m_weights_237' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4538 [1/1] (0.00ns)   --->   "%tmp_9_14_cast = sext i6 %tmp_9_1 to i9" [S4_4/conv1d.h:1529]   --->   Operation 4538 'sext' 'tmp_9_14_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4539 [1/1] (0.00ns)   --->   "%tmp_10_14 = zext i9 %tmp_9_14_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 4539 'zext' 'tmp_10_14' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4540 [1/1] (0.00ns)   --->   "%weights25_m_weights_248 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_14" [S4_4/conv1d.h:1529]   --->   Operation 4540 'getelementptr' 'weights25_m_weights_248' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4541 [2/2] (2.77ns)   --->   "%weights25_m_weights_249 = load i7* %weights25_m_weights_248, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4541 'load' 'weights25_m_weights_249' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_23 : Operation 4542 [1/1] (0.00ns)   --->   "%weights25_m_weights_250 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_14" [S4_4/conv1d.h:1529]   --->   Operation 4542 'getelementptr' 'weights25_m_weights_250' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_23 : Operation 4543 [2/2] (2.77ns)   --->   "%weights25_m_weights_251 = load i7* %weights25_m_weights_250, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4543 'load' 'weights25_m_weights_251' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 24 <SV = 20> <Delay = 8.66>
ST_24 : Operation 4544 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_8_3, i8* %macRegisters_8_V_ad_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4544 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 4545 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_5)   --->   "%tmp_1561 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4545 'bitselect' 'tmp_1561' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4546 [1/1] (0.00ns)   --->   "%tmp_1569 = sext i7 %tmp_1565 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4546 'sext' 'tmp_1569' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4547 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_5)   --->   "%tmp_1577 = trunc i70 %p_Val2_3_9_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4547 'trunc' 'tmp_1577' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4548 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_5)   --->   "%tmp_318 = or i1 %tmp_1577, %tmp_1561" [S4_4/conv1d.h:1535]   --->   Operation 4548 'or' 'tmp_318' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4549 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_5)   --->   "%tmp_319 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_9_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4549 'partselect' 'tmp_319' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_5)   --->   "%tmp_320 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_319, i1 %tmp_318)" [S4_4/conv1d.h:1535]   --->   Operation 4550 'bitconcatenate' 'tmp_320' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4551 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_9_5 = icmp ne i62 %tmp_320, 0" [S4_4/conv1d.h:1535]   --->   Operation 4551 'icmp' 'tmp_20_9_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4552 [1/1] (0.80ns)   --->   "%qb_assign_1_9_5 = and i1 %tmp_20_9_5, %tmp_1573" [S4_4/conv1d.h:1535]   --->   Operation 4552 'and' 'qb_assign_1_9_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4553 [1/1] (0.00ns)   --->   "%tmp_21_9_5 = zext i1 %qb_assign_1_9_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4553 'zext' 'tmp_21_9_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp78 = add i8 %tmp_21_9_5, %tmp_1569" [S4_4/conv1d.h:1541]   --->   Operation 4554 'add' 'tmp78' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4555 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_9_5 = add i8 %macRegisters_9_V_lo_5, %tmp78" [S4_4/conv1d.h:1541]   --->   Operation 4555 'add' 'p_Val2_7_9_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4556 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_9_5, i8* %macRegisters_9_V_ad_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4556 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 4557 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_6)   --->   "%tmp_1581 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_9_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4557 'bitselect' 'tmp_1581' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4558 [1/1] (0.00ns)   --->   "%tmp_1589 = sext i7 %tmp_1585 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4558 'sext' 'tmp_1589' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_6)   --->   "%tmp_1597 = trunc i70 %p_Val2_3_9_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4559 'trunc' 'tmp_1597' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_6)   --->   "%tmp_322 = or i1 %tmp_1597, %tmp_1581" [S4_4/conv1d.h:1535]   --->   Operation 4560 'or' 'tmp_322' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_6)   --->   "%tmp_323 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_9_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4561 'partselect' 'tmp_323' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_9_6)   --->   "%tmp_324 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_323, i1 %tmp_322)" [S4_4/conv1d.h:1535]   --->   Operation 4562 'bitconcatenate' 'tmp_324' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4563 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_9_6 = icmp ne i62 %tmp_324, 0" [S4_4/conv1d.h:1535]   --->   Operation 4563 'icmp' 'tmp_20_9_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4564 [1/1] (0.80ns)   --->   "%qb_assign_1_9_6 = and i1 %tmp_20_9_6, %tmp_1593" [S4_4/conv1d.h:1535]   --->   Operation 4564 'and' 'qb_assign_1_9_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4565 [1/1] (0.00ns)   --->   "%tmp_21_9_6 = zext i1 %qb_assign_1_9_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4565 'zext' 'tmp_21_9_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp79 = add i8 %tmp_21_9_6, %tmp_1589" [S4_4/conv1d.h:1541]   --->   Operation 4566 'add' 'tmp79' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4567 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_9_6 = add i8 %macRegisters_9_V_lo_6, %tmp79" [S4_4/conv1d.h:1541]   --->   Operation 4567 'add' 'p_Val2_7_9_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4568 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_9_6, i8* %macRegisters_9_V_ad_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4568 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_3)   --->   "%tmp_1681 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4569 'bitselect' 'tmp_1681' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4570 [1/1] (0.00ns)   --->   "%tmp_1689 = sext i7 %tmp_1685 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4570 'sext' 'tmp_1689' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_3)   --->   "%tmp_1697 = trunc i70 %p_Val2_3_10_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4571 'trunc' 'tmp_1697' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_3)   --->   "%tmp_342 = or i1 %tmp_1697, %tmp_1681" [S4_4/conv1d.h:1535]   --->   Operation 4572 'or' 'tmp_342' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_3)   --->   "%tmp_343 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_10_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4573 'partselect' 'tmp_343' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_3)   --->   "%tmp_344 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_343, i1 %tmp_342)" [S4_4/conv1d.h:1535]   --->   Operation 4574 'bitconcatenate' 'tmp_344' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4575 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_10_3 = icmp ne i62 %tmp_344, 0" [S4_4/conv1d.h:1535]   --->   Operation 4575 'icmp' 'tmp_20_10_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4576 [1/1] (0.80ns)   --->   "%qb_assign_1_10_3 = and i1 %tmp_20_10_3, %tmp_1693" [S4_4/conv1d.h:1535]   --->   Operation 4576 'and' 'qb_assign_1_10_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4577 [1/1] (0.00ns)   --->   "%tmp_21_10_3 = zext i1 %qb_assign_1_10_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4577 'zext' 'tmp_21_10_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp84 = add i8 %tmp_21_10_3, %tmp_1689" [S4_4/conv1d.h:1541]   --->   Operation 4578 'add' 'tmp84' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4579 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_10_3 = add i8 %macRegisters_10_V_l_3, %tmp84" [S4_4/conv1d.h:1541]   --->   Operation 4579 'add' 'p_Val2_7_10_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_4)   --->   "%tmp_1701 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4580 'bitselect' 'tmp_1701' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4581 [1/1] (0.00ns)   --->   "%tmp_1709 = sext i7 %tmp_1705 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4581 'sext' 'tmp_1709' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_4)   --->   "%tmp_1717 = trunc i70 %p_Val2_3_10_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4582 'trunc' 'tmp_1717' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4583 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_4)   --->   "%tmp_346 = or i1 %tmp_1717, %tmp_1701" [S4_4/conv1d.h:1535]   --->   Operation 4583 'or' 'tmp_346' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4584 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_4)   --->   "%tmp_347 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_10_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4584 'partselect' 'tmp_347' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4585 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_4)   --->   "%tmp_348 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_347, i1 %tmp_346)" [S4_4/conv1d.h:1535]   --->   Operation 4585 'bitconcatenate' 'tmp_348' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4586 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_10_4 = icmp ne i62 %tmp_348, 0" [S4_4/conv1d.h:1535]   --->   Operation 4586 'icmp' 'tmp_20_10_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4587 [1/1] (0.80ns)   --->   "%qb_assign_1_10_4 = and i1 %tmp_20_10_4, %tmp_1713" [S4_4/conv1d.h:1535]   --->   Operation 4587 'and' 'qb_assign_1_10_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4588 [1/1] (0.00ns)   --->   "%tmp_21_10_4 = zext i1 %qb_assign_1_10_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4588 'zext' 'tmp_21_10_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp85 = add i8 %tmp_21_10_4, %tmp_1709" [S4_4/conv1d.h:1541]   --->   Operation 4589 'add' 'tmp85' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4590 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_10_4 = add i8 %macRegisters_10_V_l_4, %tmp85" [S4_4/conv1d.h:1541]   --->   Operation 4590 'add' 'p_Val2_7_10_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4591 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_10_4, i8* %macRegisters_10_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4591 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 4592 [1/2] (8.66ns)   --->   "%p_Val2_3_10_5 = mul i70 %OP2_V_10_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4592 'mul' 'p_Val2_3_10_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4593 [1/1] (0.00ns)   --->   "%tmp_1725 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_10_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4593 'partselect' 'tmp_1725' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4594 [1/1] (0.00ns)   --->   "%tmp_1733 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4594 'bitselect' 'tmp_1733' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4595 [1/2] (8.66ns)   --->   "%p_Val2_3_10_6 = mul i70 %OP2_V_10_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4595 'mul' 'p_Val2_3_10_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4596 [1/1] (0.00ns)   --->   "%tmp_1745 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_10_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4596 'partselect' 'tmp_1745' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4597 [1/1] (0.00ns)   --->   "%tmp_1753 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4597 'bitselect' 'tmp_1753' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4598 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_7)   --->   "%tmp_1761 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4598 'bitselect' 'tmp_1761' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4599 [1/1] (0.00ns)   --->   "%tmp_1769 = sext i7 %tmp_1765 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4599 'sext' 'tmp_1769' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_7)   --->   "%tmp_1777 = trunc i70 %p_Val2_3_10_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4600 'trunc' 'tmp_1777' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_7)   --->   "%tmp_358 = or i1 %tmp_1777, %tmp_1761" [S4_4/conv1d.h:1535]   --->   Operation 4601 'or' 'tmp_358' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4602 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_7)   --->   "%tmp_359 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_10_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4602 'partselect' 'tmp_359' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_7)   --->   "%tmp_360 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_359, i1 %tmp_358)" [S4_4/conv1d.h:1535]   --->   Operation 4603 'bitconcatenate' 'tmp_360' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4604 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_10_7 = icmp ne i62 %tmp_360, 0" [S4_4/conv1d.h:1535]   --->   Operation 4604 'icmp' 'tmp_20_10_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4605 [1/1] (0.80ns)   --->   "%qb_assign_1_10_7 = and i1 %tmp_20_10_7, %tmp_1773" [S4_4/conv1d.h:1535]   --->   Operation 4605 'and' 'qb_assign_1_10_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4606 [1/1] (0.00ns)   --->   "%tmp_21_10_7 = zext i1 %qb_assign_1_10_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4606 'zext' 'tmp_21_10_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp88 = add i8 %tmp_21_10_7, %tmp_1769" [S4_4/conv1d.h:1541]   --->   Operation 4607 'add' 'tmp88' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4608 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_10_7 = add i8 %macRegisters_10_V_l_7, %tmp88" [S4_4/conv1d.h:1541]   --->   Operation 4608 'add' 'p_Val2_7_10_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4609 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_10_7, i8* %macRegisters_10_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4609 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_2)   --->   "%tmp_1821 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4610 'bitselect' 'tmp_1821' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4611 [1/1] (0.00ns)   --->   "%tmp_1829 = sext i7 %tmp_1825 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4611 'sext' 'tmp_1829' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4612 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_2)   --->   "%tmp_1837 = trunc i70 %p_Val2_3_11_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4612 'trunc' 'tmp_1837' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_2)   --->   "%tmp_370 = or i1 %tmp_1837, %tmp_1821" [S4_4/conv1d.h:1535]   --->   Operation 4613 'or' 'tmp_370' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_2)   --->   "%tmp_371 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_11_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4614 'partselect' 'tmp_371' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_2)   --->   "%tmp_372 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_371, i1 %tmp_370)" [S4_4/conv1d.h:1535]   --->   Operation 4615 'bitconcatenate' 'tmp_372' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4616 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_11_2 = icmp ne i62 %tmp_372, 0" [S4_4/conv1d.h:1535]   --->   Operation 4616 'icmp' 'tmp_20_11_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4617 [1/1] (0.80ns)   --->   "%qb_assign_1_11_2 = and i1 %tmp_20_11_2, %tmp_1833" [S4_4/conv1d.h:1535]   --->   Operation 4617 'and' 'qb_assign_1_11_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4618 [1/1] (0.00ns)   --->   "%tmp_21_11_2 = zext i1 %qb_assign_1_11_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4618 'zext' 'tmp_21_11_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp91 = add i8 %tmp_21_11_2, %tmp_1829" [S4_4/conv1d.h:1541]   --->   Operation 4619 'add' 'tmp91' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4620 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_11_2 = add i8 %macRegisters_11_V_l_2, %tmp91" [S4_4/conv1d.h:1541]   --->   Operation 4620 'add' 'p_Val2_7_11_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4621 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_11_2, i8* %macRegisters_11_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4621 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 4622 [1/2] (8.66ns)   --->   "%p_Val2_3_11_3 = mul i70 %OP2_V_11_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4622 'mul' 'p_Val2_3_11_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4623 [1/1] (0.00ns)   --->   "%tmp_1845 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_11_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4623 'partselect' 'tmp_1845' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4624 [1/1] (0.00ns)   --->   "%tmp_1853 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4624 'bitselect' 'tmp_1853' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4625 [1/2] (8.66ns)   --->   "%p_Val2_3_11_4 = mul i70 %OP2_V_11_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4625 'mul' 'p_Val2_3_11_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4626 [1/1] (0.00ns)   --->   "%tmp_1865 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_11_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4626 'partselect' 'tmp_1865' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4627 [1/1] (0.00ns)   --->   "%tmp_1873 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4627 'bitselect' 'tmp_1873' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4628 [1/1] (0.00ns)   --->   "%OP2_V_11_5_cast = sext i7 %weights25_m_weights_195 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4628 'sext' 'OP2_V_11_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4629 [2/2] (8.66ns)   --->   "%p_Val2_3_11_5 = mul i70 %OP2_V_11_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4629 'mul' 'p_Val2_3_11_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4630 [1/1] (0.00ns)   --->   "%OP2_V_11_6_cast = sext i7 %weights25_m_weights_197 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4630 'sext' 'OP2_V_11_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4631 [2/2] (8.66ns)   --->   "%p_Val2_3_11_6 = mul i70 %OP2_V_11_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4631 'mul' 'p_Val2_3_11_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4632 [1/2] (8.66ns)   --->   "%p_Val2_3_11_7 = mul i70 %OP2_V_11_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4632 'mul' 'p_Val2_3_11_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4633 [1/1] (0.00ns)   --->   "%tmp_1925 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_11_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4633 'partselect' 'tmp_1925' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4634 [1/1] (0.00ns)   --->   "%tmp_1933 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4634 'bitselect' 'tmp_1933' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11)   --->   "%tmp_1941 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4635 'bitselect' 'tmp_1941' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4636 [1/1] (0.00ns)   --->   "%tmp_1949 = sext i7 %tmp_1945 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4636 'sext' 'tmp_1949' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4637 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11)   --->   "%tmp_1957 = trunc i70 %p_Val2_3_11 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4637 'trunc' 'tmp_1957' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11)   --->   "%tmp_394 = or i1 %tmp_1957, %tmp_1941" [S4_4/conv1d.h:1535]   --->   Operation 4638 'or' 'tmp_394' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11)   --->   "%tmp_395 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_11, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4639 'partselect' 'tmp_395' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4640 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11)   --->   "%tmp_396 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_395, i1 %tmp_394)" [S4_4/conv1d.h:1535]   --->   Operation 4640 'bitconcatenate' 'tmp_396' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4641 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_11 = icmp ne i62 %tmp_396, 0" [S4_4/conv1d.h:1535]   --->   Operation 4641 'icmp' 'tmp_20_11' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4642 [1/1] (0.80ns)   --->   "%qb_assign_1_11 = and i1 %tmp_20_11, %tmp_1953" [S4_4/conv1d.h:1535]   --->   Operation 4642 'and' 'qb_assign_1_11' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4643 [1/1] (0.00ns)   --->   "%tmp_21_11 = zext i1 %qb_assign_1_11 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4643 'zext' 'tmp_21_11' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp97 = add i8 %tmp_21_11, %tmp_1949" [S4_4/conv1d.h:1541]   --->   Operation 4644 'add' 'tmp97' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4645 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_11 = add i8 %macRegisters_12_V_l, %tmp97" [S4_4/conv1d.h:1541]   --->   Operation 4645 'add' 'p_Val2_7_11' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4646 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_11, i8* %macRegisters_12_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4646 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 4647 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_1)   --->   "%tmp_1961 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4647 'bitselect' 'tmp_1961' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4648 [1/1] (0.00ns)   --->   "%tmp_1969 = sext i7 %tmp_1965 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4648 'sext' 'tmp_1969' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_1)   --->   "%tmp_1977 = trunc i70 %p_Val2_3_12_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4649 'trunc' 'tmp_1977' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_1)   --->   "%tmp_398 = or i1 %tmp_1977, %tmp_1961" [S4_4/conv1d.h:1535]   --->   Operation 4650 'or' 'tmp_398' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_1)   --->   "%tmp_399 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_12_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4651 'partselect' 'tmp_399' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4652 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_1)   --->   "%tmp_400 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_399, i1 %tmp_398)" [S4_4/conv1d.h:1535]   --->   Operation 4652 'bitconcatenate' 'tmp_400' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4653 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_12_1 = icmp ne i62 %tmp_400, 0" [S4_4/conv1d.h:1535]   --->   Operation 4653 'icmp' 'tmp_20_12_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4654 [1/1] (0.80ns)   --->   "%qb_assign_1_12_1 = and i1 %tmp_20_12_1, %tmp_1973" [S4_4/conv1d.h:1535]   --->   Operation 4654 'and' 'qb_assign_1_12_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4655 [1/1] (0.00ns)   --->   "%tmp_21_12_1 = zext i1 %qb_assign_1_12_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4655 'zext' 'tmp_21_12_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp98 = add i8 %tmp_21_12_1, %tmp_1969" [S4_4/conv1d.h:1541]   --->   Operation 4656 'add' 'tmp98' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4657 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_12_1 = add i8 %macRegisters_12_V_l_1, %tmp98" [S4_4/conv1d.h:1541]   --->   Operation 4657 'add' 'p_Val2_7_12_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4658 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_12_1, i8* %macRegisters_12_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4658 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 4659 [1/2] (8.66ns)   --->   "%p_Val2_3_12_2 = mul i70 %OP2_V_12_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4659 'mul' 'p_Val2_3_12_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4660 [1/1] (0.00ns)   --->   "%tmp_1985 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_12_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4660 'partselect' 'tmp_1985' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4661 [1/1] (0.00ns)   --->   "%tmp_1993 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4661 'bitselect' 'tmp_1993' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4662 [1/1] (0.00ns)   --->   "%OP2_V_12_3_cast = sext i7 %weights25_m_weights_207 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4662 'sext' 'OP2_V_12_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4663 [2/2] (8.66ns)   --->   "%p_Val2_3_12_3 = mul i70 %OP2_V_12_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4663 'mul' 'p_Val2_3_12_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4664 [1/1] (0.00ns)   --->   "%OP2_V_12_4_cast = sext i7 %weights25_m_weights_209 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4664 'sext' 'OP2_V_12_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4665 [2/2] (8.66ns)   --->   "%p_Val2_3_12_4 = mul i70 %OP2_V_12_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4665 'mul' 'p_Val2_3_12_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4666 [1/2] (2.77ns)   --->   "%weights25_m_weights_211 = load i7* %weights25_m_weights_210, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4666 'load' 'weights25_m_weights_211' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4667 [1/2] (2.77ns)   --->   "%weights25_m_weights_213 = load i7* %weights25_m_weights_212, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4667 'load' 'weights25_m_weights_213' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4668 [1/1] (0.00ns)   --->   "%OP2_V_12_7_cast = sext i7 %weights25_m_weights_215 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4668 'sext' 'OP2_V_12_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4669 [2/2] (8.66ns)   --->   "%p_Val2_3_12_7 = mul i70 %OP2_V_12_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4669 'mul' 'p_Val2_3_12_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4670 [1/2] (8.66ns)   --->   "%p_Val2_3_12 = mul i70 %OP2_V_13_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4670 'mul' 'p_Val2_3_12' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4671 [1/1] (0.00ns)   --->   "%tmp_2070 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_12, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4671 'partselect' 'tmp_2070' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4672 [1/1] (0.00ns)   --->   "%tmp_2072 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4672 'bitselect' 'tmp_2072' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4673 [1/2] (8.66ns)   --->   "%p_Val2_3_13_1 = mul i70 %OP2_V_13_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4673 'mul' 'p_Val2_3_13_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4674 [1/1] (0.00ns)   --->   "%tmp_2075 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_13_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4674 'partselect' 'tmp_2075' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4675 [1/1] (0.00ns)   --->   "%tmp_2077 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4675 'bitselect' 'tmp_2077' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4676 [1/1] (0.00ns)   --->   "%OP2_V_13_2_cast = sext i7 %weights25_m_weights_221 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4676 'sext' 'OP2_V_13_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4677 [2/2] (8.66ns)   --->   "%p_Val2_3_13_2 = mul i70 %OP2_V_13_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4677 'mul' 'p_Val2_3_13_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4678 [1/2] (2.77ns)   --->   "%weights25_m_weights_223 = load i7* %weights25_m_weights_222, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4678 'load' 'weights25_m_weights_223' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4679 [1/2] (2.77ns)   --->   "%weights25_m_weights_225 = load i7* %weights25_m_weights_224, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4679 'load' 'weights25_m_weights_225' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4680 [1/1] (0.00ns)   --->   "%weights25_m_weights_226 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_12" [S4_4/conv1d.h:1529]   --->   Operation 4680 'getelementptr' 'weights25_m_weights_226' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4681 [2/2] (2.77ns)   --->   "%weights25_m_weights_227 = load i7* %weights25_m_weights_226, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4681 'load' 'weights25_m_weights_227' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4682 [1/1] (0.00ns)   --->   "%weights25_m_weights_228 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_12" [S4_4/conv1d.h:1529]   --->   Operation 4682 'getelementptr' 'weights25_m_weights_228' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4683 [2/2] (2.77ns)   --->   "%weights25_m_weights_229 = load i7* %weights25_m_weights_228, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4683 'load' 'weights25_m_weights_229' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4684 [1/2] (2.77ns)   --->   "%weights25_m_weights_231 = load i7* %weights25_m_weights_230, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4684 'load' 'weights25_m_weights_231' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4685 [1/1] (0.00ns)   --->   "%OP2_V_14_cast = sext i7 %weights25_m_weights_233 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4685 'sext' 'OP2_V_14_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4686 [2/2] (8.66ns)   --->   "%p_Val2_3_13 = mul i70 %OP2_V_14_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4686 'mul' 'p_Val2_3_13' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4687 [1/1] (0.00ns)   --->   "%OP2_V_14_1_cast = sext i7 %weights25_m_weights_235 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4687 'sext' 'OP2_V_14_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4688 [2/2] (8.66ns)   --->   "%p_Val2_3_14_1 = mul i70 %OP2_V_14_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4688 'mul' 'p_Val2_3_14_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4689 [1/2] (2.77ns)   --->   "%weights25_m_weights_237 = load i7* %weights25_m_weights_236, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4689 'load' 'weights25_m_weights_237' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4690 [1/1] (0.00ns)   --->   "%weights25_m_weights_238 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_13" [S4_4/conv1d.h:1529]   --->   Operation 4690 'getelementptr' 'weights25_m_weights_238' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4691 [2/2] (2.77ns)   --->   "%weights25_m_weights_239 = load i7* %weights25_m_weights_238, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4691 'load' 'weights25_m_weights_239' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4692 [1/1] (0.00ns)   --->   "%weights25_m_weights_240 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_13" [S4_4/conv1d.h:1529]   --->   Operation 4692 'getelementptr' 'weights25_m_weights_240' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4693 [2/2] (2.77ns)   --->   "%weights25_m_weights_241 = load i7* %weights25_m_weights_240, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4693 'load' 'weights25_m_weights_241' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4694 [1/1] (0.00ns)   --->   "%weights25_m_weights_246 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_13" [S4_4/conv1d.h:1529]   --->   Operation 4694 'getelementptr' 'weights25_m_weights_246' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4695 [2/2] (2.77ns)   --->   "%weights25_m_weights_247 = load i7* %weights25_m_weights_246, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4695 'load' 'weights25_m_weights_247' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4696 [1/2] (2.77ns)   --->   "%weights25_m_weights_249 = load i7* %weights25_m_weights_248, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4696 'load' 'weights25_m_weights_249' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4697 [1/2] (2.77ns)   --->   "%weights25_m_weights_251 = load i7* %weights25_m_weights_250, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4697 'load' 'weights25_m_weights_251' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4698 [1/1] (0.00ns)   --->   "%weights25_m_weights_252 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_14" [S4_4/conv1d.h:1529]   --->   Operation 4698 'getelementptr' 'weights25_m_weights_252' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4699 [2/2] (2.77ns)   --->   "%weights25_m_weights_253 = load i7* %weights25_m_weights_252, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4699 'load' 'weights25_m_weights_253' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4700 [1/1] (0.00ns)   --->   "%tmp_9_7 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 -8, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 4700 'bitconcatenate' 'tmp_9_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4701 [1/1] (0.00ns)   --->   "%tmp_10_15 = zext i10 %tmp_9_7 to i64" [S4_4/conv1d.h:1529]   --->   Operation 4701 'zext' 'tmp_10_15' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4702 [1/1] (0.00ns)   --->   "%weights25_m_weights_264 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_15" [S4_4/conv1d.h:1529]   --->   Operation 4702 'getelementptr' 'weights25_m_weights_264' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4703 [2/2] (2.77ns)   --->   "%weights25_m_weights_265 = load i7* %weights25_m_weights_264, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4703 'load' 'weights25_m_weights_265' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_24 : Operation 4704 [1/1] (0.00ns)   --->   "%weights25_m_weights_266 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_15" [S4_4/conv1d.h:1529]   --->   Operation 4704 'getelementptr' 'weights25_m_weights_266' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_24 : Operation 4705 [2/2] (2.77ns)   --->   "%weights25_m_weights_267 = load i7* %weights25_m_weights_266, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4705 'load' 'weights25_m_weights_267' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 25 <SV = 21> <Delay = 8.66>
ST_25 : Operation 4706 [1/1] (0.00ns)   --->   "%sy_cast38607_cast = zext i6 %sy to i10" [S4_4/conv1d.h:1502]   --->   Operation 4706 'zext' 'sy_cast38607_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4707 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_9_3, i8* %macRegisters_9_V_ad_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4707 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_5)   --->   "%tmp_1721 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4708 'bitselect' 'tmp_1721' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4709 [1/1] (0.00ns)   --->   "%tmp_1729 = sext i7 %tmp_1725 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4709 'sext' 'tmp_1729' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_5)   --->   "%tmp_1737 = trunc i70 %p_Val2_3_10_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4710 'trunc' 'tmp_1737' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_5)   --->   "%tmp_350 = or i1 %tmp_1737, %tmp_1721" [S4_4/conv1d.h:1535]   --->   Operation 4711 'or' 'tmp_350' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_5)   --->   "%tmp_351 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_10_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4712 'partselect' 'tmp_351' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4713 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_5)   --->   "%tmp_352 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_351, i1 %tmp_350)" [S4_4/conv1d.h:1535]   --->   Operation 4713 'bitconcatenate' 'tmp_352' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4714 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_10_5 = icmp ne i62 %tmp_352, 0" [S4_4/conv1d.h:1535]   --->   Operation 4714 'icmp' 'tmp_20_10_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4715 [1/1] (0.80ns)   --->   "%qb_assign_1_10_5 = and i1 %tmp_20_10_5, %tmp_1733" [S4_4/conv1d.h:1535]   --->   Operation 4715 'and' 'qb_assign_1_10_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4716 [1/1] (0.00ns)   --->   "%tmp_21_10_5 = zext i1 %qb_assign_1_10_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4716 'zext' 'tmp_21_10_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp86 = add i8 %tmp_21_10_5, %tmp_1729" [S4_4/conv1d.h:1541]   --->   Operation 4717 'add' 'tmp86' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4718 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_10_5 = add i8 %macRegisters_10_V_l_5, %tmp86" [S4_4/conv1d.h:1541]   --->   Operation 4718 'add' 'p_Val2_7_10_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4719 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_10_5, i8* %macRegisters_10_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4719 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_6)   --->   "%tmp_1741 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_10_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4720 'bitselect' 'tmp_1741' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4721 [1/1] (0.00ns)   --->   "%tmp_1749 = sext i7 %tmp_1745 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4721 'sext' 'tmp_1749' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_6)   --->   "%tmp_1757 = trunc i70 %p_Val2_3_10_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4722 'trunc' 'tmp_1757' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_6)   --->   "%tmp_354 = or i1 %tmp_1757, %tmp_1741" [S4_4/conv1d.h:1535]   --->   Operation 4723 'or' 'tmp_354' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_6)   --->   "%tmp_355 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_10_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4724 'partselect' 'tmp_355' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_10_6)   --->   "%tmp_356 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_355, i1 %tmp_354)" [S4_4/conv1d.h:1535]   --->   Operation 4725 'bitconcatenate' 'tmp_356' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4726 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_10_6 = icmp ne i62 %tmp_356, 0" [S4_4/conv1d.h:1535]   --->   Operation 4726 'icmp' 'tmp_20_10_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4727 [1/1] (0.80ns)   --->   "%qb_assign_1_10_6 = and i1 %tmp_20_10_6, %tmp_1753" [S4_4/conv1d.h:1535]   --->   Operation 4727 'and' 'qb_assign_1_10_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4728 [1/1] (0.00ns)   --->   "%tmp_21_10_6 = zext i1 %qb_assign_1_10_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4728 'zext' 'tmp_21_10_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp87 = add i8 %tmp_21_10_6, %tmp_1749" [S4_4/conv1d.h:1541]   --->   Operation 4729 'add' 'tmp87' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4730 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_10_6 = add i8 %macRegisters_10_V_l_6, %tmp87" [S4_4/conv1d.h:1541]   --->   Operation 4730 'add' 'p_Val2_7_10_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4731 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_10_6, i8* %macRegisters_10_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4731 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 4732 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_3)   --->   "%tmp_1841 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4732 'bitselect' 'tmp_1841' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4733 [1/1] (0.00ns)   --->   "%tmp_1849 = sext i7 %tmp_1845 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4733 'sext' 'tmp_1849' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4734 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_3)   --->   "%tmp_1857 = trunc i70 %p_Val2_3_11_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4734 'trunc' 'tmp_1857' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_3)   --->   "%tmp_374 = or i1 %tmp_1857, %tmp_1841" [S4_4/conv1d.h:1535]   --->   Operation 4735 'or' 'tmp_374' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4736 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_3)   --->   "%tmp_375 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_11_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4736 'partselect' 'tmp_375' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_3)   --->   "%tmp_376 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_375, i1 %tmp_374)" [S4_4/conv1d.h:1535]   --->   Operation 4737 'bitconcatenate' 'tmp_376' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4738 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_11_3 = icmp ne i62 %tmp_376, 0" [S4_4/conv1d.h:1535]   --->   Operation 4738 'icmp' 'tmp_20_11_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4739 [1/1] (0.80ns)   --->   "%qb_assign_1_11_3 = and i1 %tmp_20_11_3, %tmp_1853" [S4_4/conv1d.h:1535]   --->   Operation 4739 'and' 'qb_assign_1_11_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4740 [1/1] (0.00ns)   --->   "%tmp_21_11_3 = zext i1 %qb_assign_1_11_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4740 'zext' 'tmp_21_11_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp92 = add i8 %tmp_21_11_3, %tmp_1849" [S4_4/conv1d.h:1541]   --->   Operation 4741 'add' 'tmp92' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4742 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_11_3 = add i8 %macRegisters_11_V_l_3, %tmp92" [S4_4/conv1d.h:1541]   --->   Operation 4742 'add' 'p_Val2_7_11_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4743 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_4)   --->   "%tmp_1861 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4743 'bitselect' 'tmp_1861' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4744 [1/1] (0.00ns)   --->   "%tmp_1869 = sext i7 %tmp_1865 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4744 'sext' 'tmp_1869' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_4)   --->   "%tmp_1877 = trunc i70 %p_Val2_3_11_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4745 'trunc' 'tmp_1877' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_4)   --->   "%tmp_378 = or i1 %tmp_1877, %tmp_1861" [S4_4/conv1d.h:1535]   --->   Operation 4746 'or' 'tmp_378' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_4)   --->   "%tmp_379 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_11_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4747 'partselect' 'tmp_379' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4748 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_4)   --->   "%tmp_380 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_379, i1 %tmp_378)" [S4_4/conv1d.h:1535]   --->   Operation 4748 'bitconcatenate' 'tmp_380' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4749 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_11_4 = icmp ne i62 %tmp_380, 0" [S4_4/conv1d.h:1535]   --->   Operation 4749 'icmp' 'tmp_20_11_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4750 [1/1] (0.80ns)   --->   "%qb_assign_1_11_4 = and i1 %tmp_20_11_4, %tmp_1873" [S4_4/conv1d.h:1535]   --->   Operation 4750 'and' 'qb_assign_1_11_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4751 [1/1] (0.00ns)   --->   "%tmp_21_11_4 = zext i1 %qb_assign_1_11_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4751 'zext' 'tmp_21_11_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp93 = add i8 %tmp_21_11_4, %tmp_1869" [S4_4/conv1d.h:1541]   --->   Operation 4752 'add' 'tmp93' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4753 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_11_4 = add i8 %macRegisters_11_V_l_4, %tmp93" [S4_4/conv1d.h:1541]   --->   Operation 4753 'add' 'p_Val2_7_11_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4754 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_11_4, i8* %macRegisters_11_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4754 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 4755 [1/2] (8.66ns)   --->   "%p_Val2_3_11_5 = mul i70 %OP2_V_11_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4755 'mul' 'p_Val2_3_11_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4756 [1/1] (0.00ns)   --->   "%tmp_1885 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_11_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4756 'partselect' 'tmp_1885' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4757 [1/1] (0.00ns)   --->   "%tmp_1893 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4757 'bitselect' 'tmp_1893' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4758 [1/2] (8.66ns)   --->   "%p_Val2_3_11_6 = mul i70 %OP2_V_11_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4758 'mul' 'p_Val2_3_11_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4759 [1/1] (0.00ns)   --->   "%tmp_1905 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_11_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4759 'partselect' 'tmp_1905' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4760 [1/1] (0.00ns)   --->   "%tmp_1913 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4760 'bitselect' 'tmp_1913' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_7)   --->   "%tmp_1921 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4761 'bitselect' 'tmp_1921' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4762 [1/1] (0.00ns)   --->   "%tmp_1929 = sext i7 %tmp_1925 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4762 'sext' 'tmp_1929' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_7)   --->   "%tmp_1937 = trunc i70 %p_Val2_3_11_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4763 'trunc' 'tmp_1937' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_7)   --->   "%tmp_390 = or i1 %tmp_1937, %tmp_1921" [S4_4/conv1d.h:1535]   --->   Operation 4764 'or' 'tmp_390' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_7)   --->   "%tmp_391 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_11_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4765 'partselect' 'tmp_391' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_7)   --->   "%tmp_392 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_391, i1 %tmp_390)" [S4_4/conv1d.h:1535]   --->   Operation 4766 'bitconcatenate' 'tmp_392' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4767 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_11_7 = icmp ne i62 %tmp_392, 0" [S4_4/conv1d.h:1535]   --->   Operation 4767 'icmp' 'tmp_20_11_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4768 [1/1] (0.80ns)   --->   "%qb_assign_1_11_7 = and i1 %tmp_20_11_7, %tmp_1933" [S4_4/conv1d.h:1535]   --->   Operation 4768 'and' 'qb_assign_1_11_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4769 [1/1] (0.00ns)   --->   "%tmp_21_11_7 = zext i1 %qb_assign_1_11_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4769 'zext' 'tmp_21_11_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp96 = add i8 %tmp_21_11_7, %tmp_1929" [S4_4/conv1d.h:1541]   --->   Operation 4770 'add' 'tmp96' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4771 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_11_7 = add i8 %macRegisters_11_V_l_7, %tmp96" [S4_4/conv1d.h:1541]   --->   Operation 4771 'add' 'p_Val2_7_11_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4772 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_11_7, i8* %macRegisters_11_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4772 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_2)   --->   "%tmp_1981 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4773 'bitselect' 'tmp_1981' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4774 [1/1] (0.00ns)   --->   "%tmp_1989 = sext i7 %tmp_1985 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4774 'sext' 'tmp_1989' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_2)   --->   "%tmp_1997 = trunc i70 %p_Val2_3_12_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4775 'trunc' 'tmp_1997' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_2)   --->   "%tmp_402 = or i1 %tmp_1997, %tmp_1981" [S4_4/conv1d.h:1535]   --->   Operation 4776 'or' 'tmp_402' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_2)   --->   "%tmp_403 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_12_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4777 'partselect' 'tmp_403' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4778 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_2)   --->   "%tmp_404 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_403, i1 %tmp_402)" [S4_4/conv1d.h:1535]   --->   Operation 4778 'bitconcatenate' 'tmp_404' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4779 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_12_2 = icmp ne i62 %tmp_404, 0" [S4_4/conv1d.h:1535]   --->   Operation 4779 'icmp' 'tmp_20_12_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4780 [1/1] (0.80ns)   --->   "%qb_assign_1_12_2 = and i1 %tmp_20_12_2, %tmp_1993" [S4_4/conv1d.h:1535]   --->   Operation 4780 'and' 'qb_assign_1_12_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4781 [1/1] (0.00ns)   --->   "%tmp_21_12_2 = zext i1 %qb_assign_1_12_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4781 'zext' 'tmp_21_12_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp99 = add i8 %tmp_21_12_2, %tmp_1989" [S4_4/conv1d.h:1541]   --->   Operation 4782 'add' 'tmp99' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4783 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_12_2 = add i8 %macRegisters_12_V_l_2, %tmp99" [S4_4/conv1d.h:1541]   --->   Operation 4783 'add' 'p_Val2_7_12_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4784 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_12_2, i8* %macRegisters_12_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4784 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 4785 [1/2] (8.66ns)   --->   "%p_Val2_3_12_3 = mul i70 %OP2_V_12_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4785 'mul' 'p_Val2_3_12_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4786 [1/1] (0.00ns)   --->   "%tmp_2005 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_12_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4786 'partselect' 'tmp_2005' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4787 [1/1] (0.00ns)   --->   "%tmp_2013 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4787 'bitselect' 'tmp_2013' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4788 [1/2] (8.66ns)   --->   "%p_Val2_3_12_4 = mul i70 %OP2_V_12_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4788 'mul' 'p_Val2_3_12_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4789 [1/1] (0.00ns)   --->   "%tmp_2025 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_12_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4789 'partselect' 'tmp_2025' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4790 [1/1] (0.00ns)   --->   "%tmp_2033 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4790 'bitselect' 'tmp_2033' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4791 [1/1] (0.00ns)   --->   "%OP2_V_12_5_cast = sext i7 %weights25_m_weights_211 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4791 'sext' 'OP2_V_12_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4792 [2/2] (8.66ns)   --->   "%p_Val2_3_12_5 = mul i70 %OP2_V_12_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4792 'mul' 'p_Val2_3_12_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4793 [1/1] (0.00ns)   --->   "%OP2_V_12_6_cast = sext i7 %weights25_m_weights_213 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4793 'sext' 'OP2_V_12_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4794 [2/2] (8.66ns)   --->   "%p_Val2_3_12_6 = mul i70 %OP2_V_12_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4794 'mul' 'p_Val2_3_12_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4795 [1/2] (8.66ns)   --->   "%p_Val2_3_12_7 = mul i70 %OP2_V_12_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4795 'mul' 'p_Val2_3_12_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4796 [1/1] (0.00ns)   --->   "%tmp_2065 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_12_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4796 'partselect' 'tmp_2065' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4797 [1/1] (0.00ns)   --->   "%tmp_2067 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4797 'bitselect' 'tmp_2067' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12)   --->   "%tmp_2069 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4798 'bitselect' 'tmp_2069' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4799 [1/1] (0.00ns)   --->   "%tmp_2071 = sext i7 %tmp_2070 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4799 'sext' 'tmp_2071' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4800 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12)   --->   "%tmp_2073 = trunc i70 %p_Val2_3_12 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4800 'trunc' 'tmp_2073' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12)   --->   "%tmp_426 = or i1 %tmp_2073, %tmp_2069" [S4_4/conv1d.h:1535]   --->   Operation 4801 'or' 'tmp_426' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12)   --->   "%tmp_427 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_12, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4802 'partselect' 'tmp_427' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12)   --->   "%tmp_428 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_427, i1 %tmp_426)" [S4_4/conv1d.h:1535]   --->   Operation 4803 'bitconcatenate' 'tmp_428' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4804 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_12 = icmp ne i62 %tmp_428, 0" [S4_4/conv1d.h:1535]   --->   Operation 4804 'icmp' 'tmp_20_12' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4805 [1/1] (0.80ns)   --->   "%qb_assign_1_12 = and i1 %tmp_20_12, %tmp_2072" [S4_4/conv1d.h:1535]   --->   Operation 4805 'and' 'qb_assign_1_12' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4806 [1/1] (0.00ns)   --->   "%tmp_21_12 = zext i1 %qb_assign_1_12 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4806 'zext' 'tmp_21_12' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp105 = add i8 %tmp_21_12, %tmp_2071" [S4_4/conv1d.h:1541]   --->   Operation 4807 'add' 'tmp105' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4808 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_12 = add i8 %macRegisters_13_V_l, %tmp105" [S4_4/conv1d.h:1541]   --->   Operation 4808 'add' 'p_Val2_7_12' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4809 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_12, i8* %macRegisters_13_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4809 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_1)   --->   "%tmp_2074 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4810 'bitselect' 'tmp_2074' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4811 [1/1] (0.00ns)   --->   "%tmp_2076 = sext i7 %tmp_2075 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4811 'sext' 'tmp_2076' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_1)   --->   "%tmp_2078 = trunc i70 %p_Val2_3_13_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4812 'trunc' 'tmp_2078' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_1)   --->   "%tmp_430 = or i1 %tmp_2078, %tmp_2074" [S4_4/conv1d.h:1535]   --->   Operation 4813 'or' 'tmp_430' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4814 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_1)   --->   "%tmp_431 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_13_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4814 'partselect' 'tmp_431' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4815 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_1)   --->   "%tmp_432 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_431, i1 %tmp_430)" [S4_4/conv1d.h:1535]   --->   Operation 4815 'bitconcatenate' 'tmp_432' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4816 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_13_1 = icmp ne i62 %tmp_432, 0" [S4_4/conv1d.h:1535]   --->   Operation 4816 'icmp' 'tmp_20_13_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4817 [1/1] (0.80ns)   --->   "%qb_assign_1_13_1 = and i1 %tmp_20_13_1, %tmp_2077" [S4_4/conv1d.h:1535]   --->   Operation 4817 'and' 'qb_assign_1_13_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4818 [1/1] (0.00ns)   --->   "%tmp_21_13_1 = zext i1 %qb_assign_1_13_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4818 'zext' 'tmp_21_13_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp106 = add i8 %tmp_21_13_1, %tmp_2076" [S4_4/conv1d.h:1541]   --->   Operation 4819 'add' 'tmp106' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4820 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_13_1 = add i8 %macRegisters_13_V_l_1, %tmp106" [S4_4/conv1d.h:1541]   --->   Operation 4820 'add' 'p_Val2_7_13_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4821 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_13_1, i8* %macRegisters_13_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4821 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_25 : Operation 4822 [1/2] (8.66ns)   --->   "%p_Val2_3_13_2 = mul i70 %OP2_V_13_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4822 'mul' 'p_Val2_3_13_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4823 [1/1] (0.00ns)   --->   "%tmp_2080 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_13_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4823 'partselect' 'tmp_2080' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4824 [1/1] (0.00ns)   --->   "%tmp_2082 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4824 'bitselect' 'tmp_2082' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4825 [1/1] (0.00ns)   --->   "%OP2_V_13_3_cast = sext i7 %weights25_m_weights_223 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4825 'sext' 'OP2_V_13_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4826 [2/2] (8.66ns)   --->   "%p_Val2_3_13_3 = mul i70 %OP2_V_13_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4826 'mul' 'p_Val2_3_13_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4827 [1/1] (0.00ns)   --->   "%OP2_V_13_4_cast = sext i7 %weights25_m_weights_225 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4827 'sext' 'OP2_V_13_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4828 [2/2] (8.66ns)   --->   "%p_Val2_3_13_4 = mul i70 %OP2_V_13_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4828 'mul' 'p_Val2_3_13_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4829 [1/2] (2.77ns)   --->   "%weights25_m_weights_227 = load i7* %weights25_m_weights_226, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4829 'load' 'weights25_m_weights_227' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4830 [1/2] (2.77ns)   --->   "%weights25_m_weights_229 = load i7* %weights25_m_weights_228, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4830 'load' 'weights25_m_weights_229' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4831 [1/1] (0.00ns)   --->   "%OP2_V_13_7_cast = sext i7 %weights25_m_weights_231 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4831 'sext' 'OP2_V_13_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4832 [2/2] (8.66ns)   --->   "%p_Val2_3_13_7 = mul i70 %OP2_V_13_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4832 'mul' 'p_Val2_3_13_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4833 [1/2] (8.66ns)   --->   "%p_Val2_3_13 = mul i70 %OP2_V_14_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4833 'mul' 'p_Val2_3_13' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4834 [1/1] (0.00ns)   --->   "%tmp_2110 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_13, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4834 'partselect' 'tmp_2110' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4835 [1/1] (0.00ns)   --->   "%tmp_2112 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4835 'bitselect' 'tmp_2112' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4836 [1/2] (8.66ns)   --->   "%p_Val2_3_14_1 = mul i70 %OP2_V_14_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4836 'mul' 'p_Val2_3_14_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4837 [1/1] (0.00ns)   --->   "%tmp_2115 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_14_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4837 'partselect' 'tmp_2115' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4838 [1/1] (0.00ns)   --->   "%tmp_2117 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4838 'bitselect' 'tmp_2117' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4839 [1/1] (0.00ns)   --->   "%OP2_V_14_2_cast = sext i7 %weights25_m_weights_237 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4839 'sext' 'OP2_V_14_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4840 [2/2] (8.66ns)   --->   "%p_Val2_3_14_2 = mul i70 %OP2_V_14_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4840 'mul' 'p_Val2_3_14_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4841 [1/2] (2.77ns)   --->   "%weights25_m_weights_239 = load i7* %weights25_m_weights_238, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4841 'load' 'weights25_m_weights_239' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4842 [1/2] (2.77ns)   --->   "%weights25_m_weights_241 = load i7* %weights25_m_weights_240, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4842 'load' 'weights25_m_weights_241' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4843 [1/1] (0.00ns)   --->   "%weights25_m_weights_242 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_13" [S4_4/conv1d.h:1529]   --->   Operation 4843 'getelementptr' 'weights25_m_weights_242' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4844 [2/2] (2.77ns)   --->   "%weights25_m_weights_243 = load i7* %weights25_m_weights_242, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4844 'load' 'weights25_m_weights_243' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4845 [1/1] (0.00ns)   --->   "%weights25_m_weights_244 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_13" [S4_4/conv1d.h:1529]   --->   Operation 4845 'getelementptr' 'weights25_m_weights_244' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4846 [2/2] (2.77ns)   --->   "%weights25_m_weights_245 = load i7* %weights25_m_weights_244, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4846 'load' 'weights25_m_weights_245' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4847 [1/2] (2.77ns)   --->   "%weights25_m_weights_247 = load i7* %weights25_m_weights_246, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4847 'load' 'weights25_m_weights_247' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4848 [1/1] (0.00ns)   --->   "%OP2_V_15_cast = sext i7 %weights25_m_weights_249 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4848 'sext' 'OP2_V_15_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4849 [2/2] (8.66ns)   --->   "%p_Val2_3_14 = mul i70 %OP2_V_15_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4849 'mul' 'p_Val2_3_14' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4850 [1/1] (0.00ns)   --->   "%OP2_V_15_1_cast = sext i7 %weights25_m_weights_251 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4850 'sext' 'OP2_V_15_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4851 [2/2] (8.66ns)   --->   "%p_Val2_3_15_1 = mul i70 %OP2_V_15_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4851 'mul' 'p_Val2_3_15_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4852 [1/2] (2.77ns)   --->   "%weights25_m_weights_253 = load i7* %weights25_m_weights_252, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4852 'load' 'weights25_m_weights_253' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4853 [1/1] (0.00ns)   --->   "%weights25_m_weights_254 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_14" [S4_4/conv1d.h:1529]   --->   Operation 4853 'getelementptr' 'weights25_m_weights_254' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4854 [2/2] (2.77ns)   --->   "%weights25_m_weights_255 = load i7* %weights25_m_weights_254, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4854 'load' 'weights25_m_weights_255' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4855 [1/1] (0.00ns)   --->   "%weights25_m_weights_256 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_14" [S4_4/conv1d.h:1529]   --->   Operation 4855 'getelementptr' 'weights25_m_weights_256' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4856 [2/2] (2.77ns)   --->   "%weights25_m_weights_257 = load i7* %weights25_m_weights_256, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4856 'load' 'weights25_m_weights_257' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4857 [1/1] (0.00ns)   --->   "%weights25_m_weights_262 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_14" [S4_4/conv1d.h:1529]   --->   Operation 4857 'getelementptr' 'weights25_m_weights_262' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4858 [2/2] (2.77ns)   --->   "%weights25_m_weights_263 = load i7* %weights25_m_weights_262, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4858 'load' 'weights25_m_weights_263' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4859 [1/2] (2.77ns)   --->   "%weights25_m_weights_265 = load i7* %weights25_m_weights_264, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4859 'load' 'weights25_m_weights_265' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4860 [1/2] (2.77ns)   --->   "%weights25_m_weights_267 = load i7* %weights25_m_weights_266, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4860 'load' 'weights25_m_weights_267' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4861 [1/1] (0.00ns)   --->   "%weights25_m_weights_268 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_15" [S4_4/conv1d.h:1529]   --->   Operation 4861 'getelementptr' 'weights25_m_weights_268' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4862 [2/2] (2.77ns)   --->   "%weights25_m_weights_269 = load i7* %weights25_m_weights_268, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4862 'load' 'weights25_m_weights_269' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4863 [1/1] (1.70ns)   --->   "%tmp_9_8 = add i10 -480, %sy_cast38607_cast" [S4_4/conv1d.h:1529]   --->   Operation 4863 'add' 'tmp_9_8' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4864 [1/1] (0.00ns)   --->   "%tmp_10_16 = zext i10 %tmp_9_8 to i64" [S4_4/conv1d.h:1529]   --->   Operation 4864 'zext' 'tmp_10_16' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4865 [1/1] (0.00ns)   --->   "%weights25_m_weights_280 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_16" [S4_4/conv1d.h:1529]   --->   Operation 4865 'getelementptr' 'weights25_m_weights_280' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4866 [2/2] (2.77ns)   --->   "%weights25_m_weights_281 = load i7* %weights25_m_weights_280, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4866 'load' 'weights25_m_weights_281' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_25 : Operation 4867 [1/1] (0.00ns)   --->   "%weights25_m_weights_282 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_16" [S4_4/conv1d.h:1529]   --->   Operation 4867 'getelementptr' 'weights25_m_weights_282' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_25 : Operation 4868 [2/2] (2.77ns)   --->   "%weights25_m_weights_283 = load i7* %weights25_m_weights_282, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4868 'load' 'weights25_m_weights_283' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 26 <SV = 22> <Delay = 8.66>
ST_26 : Operation 4869 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_10_3, i8* %macRegisters_10_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4869 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_5)   --->   "%tmp_1881 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4870 'bitselect' 'tmp_1881' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4871 [1/1] (0.00ns)   --->   "%tmp_1889 = sext i7 %tmp_1885 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4871 'sext' 'tmp_1889' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_5)   --->   "%tmp_1897 = trunc i70 %p_Val2_3_11_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4872 'trunc' 'tmp_1897' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_5)   --->   "%tmp_382 = or i1 %tmp_1897, %tmp_1881" [S4_4/conv1d.h:1535]   --->   Operation 4873 'or' 'tmp_382' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_5)   --->   "%tmp_383 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_11_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4874 'partselect' 'tmp_383' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_5)   --->   "%tmp_384 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_383, i1 %tmp_382)" [S4_4/conv1d.h:1535]   --->   Operation 4875 'bitconcatenate' 'tmp_384' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4876 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_11_5 = icmp ne i62 %tmp_384, 0" [S4_4/conv1d.h:1535]   --->   Operation 4876 'icmp' 'tmp_20_11_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4877 [1/1] (0.80ns)   --->   "%qb_assign_1_11_5 = and i1 %tmp_20_11_5, %tmp_1893" [S4_4/conv1d.h:1535]   --->   Operation 4877 'and' 'qb_assign_1_11_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4878 [1/1] (0.00ns)   --->   "%tmp_21_11_5 = zext i1 %qb_assign_1_11_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4878 'zext' 'tmp_21_11_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp94 = add i8 %tmp_21_11_5, %tmp_1889" [S4_4/conv1d.h:1541]   --->   Operation 4879 'add' 'tmp94' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4880 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_11_5 = add i8 %macRegisters_11_V_l_5, %tmp94" [S4_4/conv1d.h:1541]   --->   Operation 4880 'add' 'p_Val2_7_11_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4881 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_11_5, i8* %macRegisters_11_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4881 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_6)   --->   "%tmp_1901 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_11_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4882 'bitselect' 'tmp_1901' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4883 [1/1] (0.00ns)   --->   "%tmp_1909 = sext i7 %tmp_1905 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4883 'sext' 'tmp_1909' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4884 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_6)   --->   "%tmp_1917 = trunc i70 %p_Val2_3_11_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4884 'trunc' 'tmp_1917' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_6)   --->   "%tmp_386 = or i1 %tmp_1917, %tmp_1901" [S4_4/conv1d.h:1535]   --->   Operation 4885 'or' 'tmp_386' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4886 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_6)   --->   "%tmp_387 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_11_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4886 'partselect' 'tmp_387' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_11_6)   --->   "%tmp_388 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_387, i1 %tmp_386)" [S4_4/conv1d.h:1535]   --->   Operation 4887 'bitconcatenate' 'tmp_388' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4888 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_11_6 = icmp ne i62 %tmp_388, 0" [S4_4/conv1d.h:1535]   --->   Operation 4888 'icmp' 'tmp_20_11_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4889 [1/1] (0.80ns)   --->   "%qb_assign_1_11_6 = and i1 %tmp_20_11_6, %tmp_1913" [S4_4/conv1d.h:1535]   --->   Operation 4889 'and' 'qb_assign_1_11_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4890 [1/1] (0.00ns)   --->   "%tmp_21_11_6 = zext i1 %qb_assign_1_11_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4890 'zext' 'tmp_21_11_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp95 = add i8 %tmp_21_11_6, %tmp_1909" [S4_4/conv1d.h:1541]   --->   Operation 4891 'add' 'tmp95' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4892 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_11_6 = add i8 %macRegisters_11_V_l_6, %tmp95" [S4_4/conv1d.h:1541]   --->   Operation 4892 'add' 'p_Val2_7_11_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4893 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_11_6, i8* %macRegisters_11_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4893 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 4894 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_3)   --->   "%tmp_2001 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4894 'bitselect' 'tmp_2001' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4895 [1/1] (0.00ns)   --->   "%tmp_2009 = sext i7 %tmp_2005 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4895 'sext' 'tmp_2009' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_3)   --->   "%tmp_2017 = trunc i70 %p_Val2_3_12_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4896 'trunc' 'tmp_2017' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_3)   --->   "%tmp_406 = or i1 %tmp_2017, %tmp_2001" [S4_4/conv1d.h:1535]   --->   Operation 4897 'or' 'tmp_406' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_3)   --->   "%tmp_407 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_12_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4898 'partselect' 'tmp_407' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_3)   --->   "%tmp_408 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_407, i1 %tmp_406)" [S4_4/conv1d.h:1535]   --->   Operation 4899 'bitconcatenate' 'tmp_408' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4900 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_12_3 = icmp ne i62 %tmp_408, 0" [S4_4/conv1d.h:1535]   --->   Operation 4900 'icmp' 'tmp_20_12_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4901 [1/1] (0.80ns)   --->   "%qb_assign_1_12_3 = and i1 %tmp_20_12_3, %tmp_2013" [S4_4/conv1d.h:1535]   --->   Operation 4901 'and' 'qb_assign_1_12_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4902 [1/1] (0.00ns)   --->   "%tmp_21_12_3 = zext i1 %qb_assign_1_12_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4902 'zext' 'tmp_21_12_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp100 = add i8 %tmp_21_12_3, %tmp_2009" [S4_4/conv1d.h:1541]   --->   Operation 4903 'add' 'tmp100' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4904 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_12_3 = add i8 %macRegisters_12_V_l_3, %tmp100" [S4_4/conv1d.h:1541]   --->   Operation 4904 'add' 'p_Val2_7_12_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4905 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_4)   --->   "%tmp_2021 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4905 'bitselect' 'tmp_2021' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4906 [1/1] (0.00ns)   --->   "%tmp_2029 = sext i7 %tmp_2025 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4906 'sext' 'tmp_2029' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_4)   --->   "%tmp_2037 = trunc i70 %p_Val2_3_12_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4907 'trunc' 'tmp_2037' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_4)   --->   "%tmp_410 = or i1 %tmp_2037, %tmp_2021" [S4_4/conv1d.h:1535]   --->   Operation 4908 'or' 'tmp_410' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_4)   --->   "%tmp_411 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_12_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4909 'partselect' 'tmp_411' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_4)   --->   "%tmp_412 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_411, i1 %tmp_410)" [S4_4/conv1d.h:1535]   --->   Operation 4910 'bitconcatenate' 'tmp_412' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4911 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_12_4 = icmp ne i62 %tmp_412, 0" [S4_4/conv1d.h:1535]   --->   Operation 4911 'icmp' 'tmp_20_12_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4912 [1/1] (0.80ns)   --->   "%qb_assign_1_12_4 = and i1 %tmp_20_12_4, %tmp_2033" [S4_4/conv1d.h:1535]   --->   Operation 4912 'and' 'qb_assign_1_12_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4913 [1/1] (0.00ns)   --->   "%tmp_21_12_4 = zext i1 %qb_assign_1_12_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4913 'zext' 'tmp_21_12_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4914 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp101 = add i8 %tmp_21_12_4, %tmp_2029" [S4_4/conv1d.h:1541]   --->   Operation 4914 'add' 'tmp101' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4915 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_12_4 = add i8 %macRegisters_12_V_l_4, %tmp101" [S4_4/conv1d.h:1541]   --->   Operation 4915 'add' 'p_Val2_7_12_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4916 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_12_4, i8* %macRegisters_12_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4916 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 4917 [1/2] (8.66ns)   --->   "%p_Val2_3_12_5 = mul i70 %OP2_V_12_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4917 'mul' 'p_Val2_3_12_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4918 [1/1] (0.00ns)   --->   "%tmp_2045 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_12_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4918 'partselect' 'tmp_2045' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4919 [1/1] (0.00ns)   --->   "%tmp_2053 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4919 'bitselect' 'tmp_2053' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4920 [1/2] (8.66ns)   --->   "%p_Val2_3_12_6 = mul i70 %OP2_V_12_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4920 'mul' 'p_Val2_3_12_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4921 [1/1] (0.00ns)   --->   "%tmp_2060 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_12_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4921 'partselect' 'tmp_2060' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4922 [1/1] (0.00ns)   --->   "%tmp_2062 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4922 'bitselect' 'tmp_2062' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4923 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_7)   --->   "%tmp_2064 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4923 'bitselect' 'tmp_2064' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4924 [1/1] (0.00ns)   --->   "%tmp_2066 = sext i7 %tmp_2065 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4924 'sext' 'tmp_2066' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4925 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_7)   --->   "%tmp_2068 = trunc i70 %p_Val2_3_12_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4925 'trunc' 'tmp_2068' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4926 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_7)   --->   "%tmp_422 = or i1 %tmp_2068, %tmp_2064" [S4_4/conv1d.h:1535]   --->   Operation 4926 'or' 'tmp_422' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_7)   --->   "%tmp_423 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_12_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4927 'partselect' 'tmp_423' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_7)   --->   "%tmp_424 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_423, i1 %tmp_422)" [S4_4/conv1d.h:1535]   --->   Operation 4928 'bitconcatenate' 'tmp_424' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4929 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_12_7 = icmp ne i62 %tmp_424, 0" [S4_4/conv1d.h:1535]   --->   Operation 4929 'icmp' 'tmp_20_12_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4930 [1/1] (0.80ns)   --->   "%qb_assign_1_12_7 = and i1 %tmp_20_12_7, %tmp_2067" [S4_4/conv1d.h:1535]   --->   Operation 4930 'and' 'qb_assign_1_12_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4931 [1/1] (0.00ns)   --->   "%tmp_21_12_7 = zext i1 %qb_assign_1_12_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4931 'zext' 'tmp_21_12_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp104 = add i8 %tmp_21_12_7, %tmp_2066" [S4_4/conv1d.h:1541]   --->   Operation 4932 'add' 'tmp104' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4933 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_12_7 = add i8 %macRegisters_12_V_l_7, %tmp104" [S4_4/conv1d.h:1541]   --->   Operation 4933 'add' 'p_Val2_7_12_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4934 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_12_7, i8* %macRegisters_12_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4934 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_2)   --->   "%tmp_2079 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4935 'bitselect' 'tmp_2079' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4936 [1/1] (0.00ns)   --->   "%tmp_2081 = sext i7 %tmp_2080 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4936 'sext' 'tmp_2081' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_2)   --->   "%tmp_2083 = trunc i70 %p_Val2_3_13_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4937 'trunc' 'tmp_2083' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_2)   --->   "%tmp_434 = or i1 %tmp_2083, %tmp_2079" [S4_4/conv1d.h:1535]   --->   Operation 4938 'or' 'tmp_434' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4939 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_2)   --->   "%tmp_435 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_13_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4939 'partselect' 'tmp_435' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_2)   --->   "%tmp_436 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_435, i1 %tmp_434)" [S4_4/conv1d.h:1535]   --->   Operation 4940 'bitconcatenate' 'tmp_436' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4941 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_13_2 = icmp ne i62 %tmp_436, 0" [S4_4/conv1d.h:1535]   --->   Operation 4941 'icmp' 'tmp_20_13_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4942 [1/1] (0.80ns)   --->   "%qb_assign_1_13_2 = and i1 %tmp_20_13_2, %tmp_2082" [S4_4/conv1d.h:1535]   --->   Operation 4942 'and' 'qb_assign_1_13_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4943 [1/1] (0.00ns)   --->   "%tmp_21_13_2 = zext i1 %qb_assign_1_13_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4943 'zext' 'tmp_21_13_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp107 = add i8 %tmp_21_13_2, %tmp_2081" [S4_4/conv1d.h:1541]   --->   Operation 4944 'add' 'tmp107' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4945 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_13_2 = add i8 %macRegisters_13_V_l_2, %tmp107" [S4_4/conv1d.h:1541]   --->   Operation 4945 'add' 'p_Val2_7_13_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4946 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_13_2, i8* %macRegisters_13_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4946 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 4947 [1/2] (8.66ns)   --->   "%p_Val2_3_13_3 = mul i70 %OP2_V_13_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4947 'mul' 'p_Val2_3_13_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4948 [1/1] (0.00ns)   --->   "%tmp_2085 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_13_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4948 'partselect' 'tmp_2085' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4949 [1/1] (0.00ns)   --->   "%tmp_2087 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4949 'bitselect' 'tmp_2087' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4950 [1/2] (8.66ns)   --->   "%p_Val2_3_13_4 = mul i70 %OP2_V_13_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4950 'mul' 'p_Val2_3_13_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4951 [1/1] (0.00ns)   --->   "%tmp_2090 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_13_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4951 'partselect' 'tmp_2090' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4952 [1/1] (0.00ns)   --->   "%tmp_2092 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4952 'bitselect' 'tmp_2092' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4953 [1/1] (0.00ns)   --->   "%OP2_V_13_5_cast = sext i7 %weights25_m_weights_227 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4953 'sext' 'OP2_V_13_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4954 [2/2] (8.66ns)   --->   "%p_Val2_3_13_5 = mul i70 %OP2_V_13_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4954 'mul' 'p_Val2_3_13_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4955 [1/1] (0.00ns)   --->   "%OP2_V_13_6_cast = sext i7 %weights25_m_weights_229 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4955 'sext' 'OP2_V_13_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4956 [2/2] (8.66ns)   --->   "%p_Val2_3_13_6 = mul i70 %OP2_V_13_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4956 'mul' 'p_Val2_3_13_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4957 [1/2] (8.66ns)   --->   "%p_Val2_3_13_7 = mul i70 %OP2_V_13_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4957 'mul' 'p_Val2_3_13_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4958 [1/1] (0.00ns)   --->   "%tmp_2105 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_13_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4958 'partselect' 'tmp_2105' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4959 [1/1] (0.00ns)   --->   "%tmp_2107 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4959 'bitselect' 'tmp_2107' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13)   --->   "%tmp_2109 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4960 'bitselect' 'tmp_2109' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4961 [1/1] (0.00ns)   --->   "%tmp_2111 = sext i7 %tmp_2110 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4961 'sext' 'tmp_2111' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4962 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13)   --->   "%tmp_2113 = trunc i70 %p_Val2_3_13 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4962 'trunc' 'tmp_2113' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4963 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13)   --->   "%tmp_458 = or i1 %tmp_2113, %tmp_2109" [S4_4/conv1d.h:1535]   --->   Operation 4963 'or' 'tmp_458' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4964 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13)   --->   "%tmp_459 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_13, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4964 'partselect' 'tmp_459' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4965 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13)   --->   "%tmp_460 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_459, i1 %tmp_458)" [S4_4/conv1d.h:1535]   --->   Operation 4965 'bitconcatenate' 'tmp_460' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4966 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_13 = icmp ne i62 %tmp_460, 0" [S4_4/conv1d.h:1535]   --->   Operation 4966 'icmp' 'tmp_20_13' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4967 [1/1] (0.80ns)   --->   "%qb_assign_1_13 = and i1 %tmp_20_13, %tmp_2112" [S4_4/conv1d.h:1535]   --->   Operation 4967 'and' 'qb_assign_1_13' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4968 [1/1] (0.00ns)   --->   "%tmp_21_13 = zext i1 %qb_assign_1_13 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4968 'zext' 'tmp_21_13' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp113 = add i8 %tmp_21_13, %tmp_2111" [S4_4/conv1d.h:1541]   --->   Operation 4969 'add' 'tmp113' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4970 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_13 = add i8 %macRegisters_14_V_l, %tmp113" [S4_4/conv1d.h:1541]   --->   Operation 4970 'add' 'p_Val2_7_13' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4971 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_13, i8* %macRegisters_14_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4971 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 4972 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_1)   --->   "%tmp_2114 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4972 'bitselect' 'tmp_2114' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4973 [1/1] (0.00ns)   --->   "%tmp_2116 = sext i7 %tmp_2115 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4973 'sext' 'tmp_2116' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_1)   --->   "%tmp_2118 = trunc i70 %p_Val2_3_14_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 4974 'trunc' 'tmp_2118' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_1)   --->   "%tmp_462 = or i1 %tmp_2118, %tmp_2114" [S4_4/conv1d.h:1535]   --->   Operation 4975 'or' 'tmp_462' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_1)   --->   "%tmp_463 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_14_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 4976 'partselect' 'tmp_463' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_1)   --->   "%tmp_464 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_463, i1 %tmp_462)" [S4_4/conv1d.h:1535]   --->   Operation 4977 'bitconcatenate' 'tmp_464' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4978 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_14_1 = icmp ne i62 %tmp_464, 0" [S4_4/conv1d.h:1535]   --->   Operation 4978 'icmp' 'tmp_20_14_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4979 [1/1] (0.80ns)   --->   "%qb_assign_1_14_1 = and i1 %tmp_20_14_1, %tmp_2117" [S4_4/conv1d.h:1535]   --->   Operation 4979 'and' 'qb_assign_1_14_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4980 [1/1] (0.00ns)   --->   "%tmp_21_14_1 = zext i1 %qb_assign_1_14_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 4980 'zext' 'tmp_21_14_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp114 = add i8 %tmp_21_14_1, %tmp_2116" [S4_4/conv1d.h:1541]   --->   Operation 4981 'add' 'tmp114' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4982 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_14_1 = add i8 %macRegisters_14_V_l_1, %tmp114" [S4_4/conv1d.h:1541]   --->   Operation 4982 'add' 'p_Val2_7_14_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4983 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_14_1, i8* %macRegisters_14_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 4983 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_26 : Operation 4984 [1/2] (8.66ns)   --->   "%p_Val2_3_14_2 = mul i70 %OP2_V_14_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4984 'mul' 'p_Val2_3_14_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4985 [1/1] (0.00ns)   --->   "%tmp_2120 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_14_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4985 'partselect' 'tmp_2120' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4986 [1/1] (0.00ns)   --->   "%tmp_2122 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4986 'bitselect' 'tmp_2122' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4987 [1/1] (0.00ns)   --->   "%OP2_V_14_3_cast = sext i7 %weights25_m_weights_239 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4987 'sext' 'OP2_V_14_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4988 [2/2] (8.66ns)   --->   "%p_Val2_3_14_3 = mul i70 %OP2_V_14_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4988 'mul' 'p_Val2_3_14_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4989 [1/1] (0.00ns)   --->   "%OP2_V_14_4_cast = sext i7 %weights25_m_weights_241 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4989 'sext' 'OP2_V_14_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4990 [2/2] (8.66ns)   --->   "%p_Val2_3_14_4 = mul i70 %OP2_V_14_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4990 'mul' 'p_Val2_3_14_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4991 [1/2] (2.77ns)   --->   "%weights25_m_weights_243 = load i7* %weights25_m_weights_242, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4991 'load' 'weights25_m_weights_243' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 4992 [1/2] (2.77ns)   --->   "%weights25_m_weights_245 = load i7* %weights25_m_weights_244, align 1" [S4_4/conv1d.h:1529]   --->   Operation 4992 'load' 'weights25_m_weights_245' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 4993 [1/1] (0.00ns)   --->   "%OP2_V_14_7_cast = sext i7 %weights25_m_weights_247 to i70" [S4_4/conv1d.h:1535]   --->   Operation 4993 'sext' 'OP2_V_14_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4994 [2/2] (8.66ns)   --->   "%p_Val2_3_14_7 = mul i70 %OP2_V_14_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4994 'mul' 'p_Val2_3_14_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4995 [1/2] (8.66ns)   --->   "%p_Val2_3_14 = mul i70 %OP2_V_15_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4995 'mul' 'p_Val2_3_14' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4996 [1/1] (0.00ns)   --->   "%tmp_2150 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_14, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4996 'partselect' 'tmp_2150' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4997 [1/1] (0.00ns)   --->   "%tmp_2152 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 4997 'bitselect' 'tmp_2152' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 4998 [1/2] (8.66ns)   --->   "%p_Val2_3_15_1 = mul i70 %OP2_V_15_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 4998 'mul' 'p_Val2_3_15_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4999 [1/1] (0.00ns)   --->   "%tmp_2155 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_15_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 4999 'partselect' 'tmp_2155' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5000 [1/1] (0.00ns)   --->   "%tmp_2157 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5000 'bitselect' 'tmp_2157' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5001 [1/1] (0.00ns)   --->   "%OP2_V_15_2_cast = sext i7 %weights25_m_weights_253 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5001 'sext' 'OP2_V_15_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5002 [2/2] (8.66ns)   --->   "%p_Val2_3_15_2 = mul i70 %OP2_V_15_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5002 'mul' 'p_Val2_3_15_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5003 [1/2] (2.77ns)   --->   "%weights25_m_weights_255 = load i7* %weights25_m_weights_254, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5003 'load' 'weights25_m_weights_255' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5004 [1/2] (2.77ns)   --->   "%weights25_m_weights_257 = load i7* %weights25_m_weights_256, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5004 'load' 'weights25_m_weights_257' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5005 [1/1] (0.00ns)   --->   "%weights25_m_weights_258 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_14" [S4_4/conv1d.h:1529]   --->   Operation 5005 'getelementptr' 'weights25_m_weights_258' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5006 [2/2] (2.77ns)   --->   "%weights25_m_weights_259 = load i7* %weights25_m_weights_258, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5006 'load' 'weights25_m_weights_259' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5007 [1/1] (0.00ns)   --->   "%weights25_m_weights_260 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_14" [S4_4/conv1d.h:1529]   --->   Operation 5007 'getelementptr' 'weights25_m_weights_260' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5008 [2/2] (2.77ns)   --->   "%weights25_m_weights_261 = load i7* %weights25_m_weights_260, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5008 'load' 'weights25_m_weights_261' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5009 [1/2] (2.77ns)   --->   "%weights25_m_weights_263 = load i7* %weights25_m_weights_262, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5009 'load' 'weights25_m_weights_263' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5010 [1/1] (0.00ns)   --->   "%OP2_V_16_cast = sext i7 %weights25_m_weights_265 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5010 'sext' 'OP2_V_16_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5011 [2/2] (8.66ns)   --->   "%p_Val2_3_15 = mul i70 %OP2_V_16_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5011 'mul' 'p_Val2_3_15' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5012 [1/1] (0.00ns)   --->   "%OP2_V_16_1_cast = sext i7 %weights25_m_weights_267 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5012 'sext' 'OP2_V_16_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5013 [2/2] (8.66ns)   --->   "%p_Val2_3_16_1 = mul i70 %OP2_V_16_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5013 'mul' 'p_Val2_3_16_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5014 [1/2] (2.77ns)   --->   "%weights25_m_weights_269 = load i7* %weights25_m_weights_268, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5014 'load' 'weights25_m_weights_269' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5015 [1/1] (0.00ns)   --->   "%weights25_m_weights_270 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_15" [S4_4/conv1d.h:1529]   --->   Operation 5015 'getelementptr' 'weights25_m_weights_270' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5016 [2/2] (2.77ns)   --->   "%weights25_m_weights_271 = load i7* %weights25_m_weights_270, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5016 'load' 'weights25_m_weights_271' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5017 [1/1] (0.00ns)   --->   "%weights25_m_weights_272 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_15" [S4_4/conv1d.h:1529]   --->   Operation 5017 'getelementptr' 'weights25_m_weights_272' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5018 [2/2] (2.77ns)   --->   "%weights25_m_weights_273 = load i7* %weights25_m_weights_272, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5018 'load' 'weights25_m_weights_273' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5019 [1/1] (0.00ns)   --->   "%weights25_m_weights_278 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_15" [S4_4/conv1d.h:1529]   --->   Operation 5019 'getelementptr' 'weights25_m_weights_278' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5020 [2/2] (2.77ns)   --->   "%weights25_m_weights_279 = load i7* %weights25_m_weights_278, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5020 'load' 'weights25_m_weights_279' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5021 [1/2] (2.77ns)   --->   "%weights25_m_weights_281 = load i7* %weights25_m_weights_280, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5021 'load' 'weights25_m_weights_281' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5022 [1/2] (2.77ns)   --->   "%weights25_m_weights_283 = load i7* %weights25_m_weights_282, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5022 'load' 'weights25_m_weights_283' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5023 [1/1] (0.00ns)   --->   "%weights25_m_weights_284 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_16" [S4_4/conv1d.h:1529]   --->   Operation 5023 'getelementptr' 'weights25_m_weights_284' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5024 [2/2] (2.77ns)   --->   "%weights25_m_weights_285 = load i7* %weights25_m_weights_284, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5024 'load' 'weights25_m_weights_285' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5025 [1/1] (0.00ns)   --->   "%tmp_9_10 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 -7, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 5025 'bitconcatenate' 'tmp_9_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5026 [1/1] (0.00ns)   --->   "%tmp_10_17 = zext i10 %tmp_9_10 to i64" [S4_4/conv1d.h:1529]   --->   Operation 5026 'zext' 'tmp_10_17' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5027 [1/1] (0.00ns)   --->   "%weights25_m_weights_296 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_17" [S4_4/conv1d.h:1529]   --->   Operation 5027 'getelementptr' 'weights25_m_weights_296' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5028 [2/2] (2.77ns)   --->   "%weights25_m_weights_297 = load i7* %weights25_m_weights_296, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5028 'load' 'weights25_m_weights_297' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_26 : Operation 5029 [1/1] (0.00ns)   --->   "%weights25_m_weights_298 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_17" [S4_4/conv1d.h:1529]   --->   Operation 5029 'getelementptr' 'weights25_m_weights_298' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_26 : Operation 5030 [2/2] (2.77ns)   --->   "%weights25_m_weights_299 = load i7* %weights25_m_weights_298, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5030 'load' 'weights25_m_weights_299' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 27 <SV = 23> <Delay = 8.66>
ST_27 : Operation 5031 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_11_3, i8* %macRegisters_11_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5031 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_5)   --->   "%tmp_2041 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5032 'bitselect' 'tmp_2041' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5033 [1/1] (0.00ns)   --->   "%tmp_2049 = sext i7 %tmp_2045 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5033 'sext' 'tmp_2049' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_5)   --->   "%tmp_2058 = trunc i70 %p_Val2_3_12_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5034 'trunc' 'tmp_2058' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_5)   --->   "%tmp_414 = or i1 %tmp_2058, %tmp_2041" [S4_4/conv1d.h:1535]   --->   Operation 5035 'or' 'tmp_414' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5036 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_5)   --->   "%tmp_415 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_12_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5036 'partselect' 'tmp_415' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5037 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_5)   --->   "%tmp_416 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_415, i1 %tmp_414)" [S4_4/conv1d.h:1535]   --->   Operation 5037 'bitconcatenate' 'tmp_416' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5038 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_12_5 = icmp ne i62 %tmp_416, 0" [S4_4/conv1d.h:1535]   --->   Operation 5038 'icmp' 'tmp_20_12_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5039 [1/1] (0.80ns)   --->   "%qb_assign_1_12_5 = and i1 %tmp_20_12_5, %tmp_2053" [S4_4/conv1d.h:1535]   --->   Operation 5039 'and' 'qb_assign_1_12_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5040 [1/1] (0.00ns)   --->   "%tmp_21_12_5 = zext i1 %qb_assign_1_12_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5040 'zext' 'tmp_21_12_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp102 = add i8 %tmp_21_12_5, %tmp_2049" [S4_4/conv1d.h:1541]   --->   Operation 5041 'add' 'tmp102' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5042 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_12_5 = add i8 %macRegisters_12_V_l_5, %tmp102" [S4_4/conv1d.h:1541]   --->   Operation 5042 'add' 'p_Val2_7_12_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5043 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_12_5, i8* %macRegisters_12_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5043 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 5044 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_6)   --->   "%tmp_2059 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_12_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5044 'bitselect' 'tmp_2059' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5045 [1/1] (0.00ns)   --->   "%tmp_2061 = sext i7 %tmp_2060 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5045 'sext' 'tmp_2061' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5046 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_6)   --->   "%tmp_2063 = trunc i70 %p_Val2_3_12_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5046 'trunc' 'tmp_2063' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5047 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_6)   --->   "%tmp_418 = or i1 %tmp_2063, %tmp_2059" [S4_4/conv1d.h:1535]   --->   Operation 5047 'or' 'tmp_418' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5048 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_6)   --->   "%tmp_419 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_12_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5048 'partselect' 'tmp_419' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5049 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_12_6)   --->   "%tmp_420 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_419, i1 %tmp_418)" [S4_4/conv1d.h:1535]   --->   Operation 5049 'bitconcatenate' 'tmp_420' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5050 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_12_6 = icmp ne i62 %tmp_420, 0" [S4_4/conv1d.h:1535]   --->   Operation 5050 'icmp' 'tmp_20_12_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5051 [1/1] (0.80ns)   --->   "%qb_assign_1_12_6 = and i1 %tmp_20_12_6, %tmp_2062" [S4_4/conv1d.h:1535]   --->   Operation 5051 'and' 'qb_assign_1_12_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5052 [1/1] (0.00ns)   --->   "%tmp_21_12_6 = zext i1 %qb_assign_1_12_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5052 'zext' 'tmp_21_12_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp103 = add i8 %tmp_21_12_6, %tmp_2061" [S4_4/conv1d.h:1541]   --->   Operation 5053 'add' 'tmp103' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5054 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_12_6 = add i8 %macRegisters_12_V_l_6, %tmp103" [S4_4/conv1d.h:1541]   --->   Operation 5054 'add' 'p_Val2_7_12_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5055 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_12_6, i8* %macRegisters_12_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5055 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 5056 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_3)   --->   "%tmp_2084 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5056 'bitselect' 'tmp_2084' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5057 [1/1] (0.00ns)   --->   "%tmp_2086 = sext i7 %tmp_2085 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5057 'sext' 'tmp_2086' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5058 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_3)   --->   "%tmp_2088 = trunc i70 %p_Val2_3_13_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5058 'trunc' 'tmp_2088' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5059 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_3)   --->   "%tmp_438 = or i1 %tmp_2088, %tmp_2084" [S4_4/conv1d.h:1535]   --->   Operation 5059 'or' 'tmp_438' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5060 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_3)   --->   "%tmp_439 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_13_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5060 'partselect' 'tmp_439' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_3)   --->   "%tmp_440 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_439, i1 %tmp_438)" [S4_4/conv1d.h:1535]   --->   Operation 5061 'bitconcatenate' 'tmp_440' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5062 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_13_3 = icmp ne i62 %tmp_440, 0" [S4_4/conv1d.h:1535]   --->   Operation 5062 'icmp' 'tmp_20_13_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5063 [1/1] (0.80ns)   --->   "%qb_assign_1_13_3 = and i1 %tmp_20_13_3, %tmp_2087" [S4_4/conv1d.h:1535]   --->   Operation 5063 'and' 'qb_assign_1_13_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5064 [1/1] (0.00ns)   --->   "%tmp_21_13_3 = zext i1 %qb_assign_1_13_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5064 'zext' 'tmp_21_13_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp108 = add i8 %tmp_21_13_3, %tmp_2086" [S4_4/conv1d.h:1541]   --->   Operation 5065 'add' 'tmp108' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5066 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_13_3 = add i8 %macRegisters_13_V_l_3, %tmp108" [S4_4/conv1d.h:1541]   --->   Operation 5066 'add' 'p_Val2_7_13_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_4)   --->   "%tmp_2089 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5067 'bitselect' 'tmp_2089' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5068 [1/1] (0.00ns)   --->   "%tmp_2091 = sext i7 %tmp_2090 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5068 'sext' 'tmp_2091' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5069 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_4)   --->   "%tmp_2093 = trunc i70 %p_Val2_3_13_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5069 'trunc' 'tmp_2093' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5070 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_4)   --->   "%tmp_442 = or i1 %tmp_2093, %tmp_2089" [S4_4/conv1d.h:1535]   --->   Operation 5070 'or' 'tmp_442' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_4)   --->   "%tmp_443 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_13_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5071 'partselect' 'tmp_443' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_4)   --->   "%tmp_444 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_443, i1 %tmp_442)" [S4_4/conv1d.h:1535]   --->   Operation 5072 'bitconcatenate' 'tmp_444' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5073 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_13_4 = icmp ne i62 %tmp_444, 0" [S4_4/conv1d.h:1535]   --->   Operation 5073 'icmp' 'tmp_20_13_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5074 [1/1] (0.80ns)   --->   "%qb_assign_1_13_4 = and i1 %tmp_20_13_4, %tmp_2092" [S4_4/conv1d.h:1535]   --->   Operation 5074 'and' 'qb_assign_1_13_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5075 [1/1] (0.00ns)   --->   "%tmp_21_13_4 = zext i1 %qb_assign_1_13_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5075 'zext' 'tmp_21_13_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp109 = add i8 %tmp_21_13_4, %tmp_2091" [S4_4/conv1d.h:1541]   --->   Operation 5076 'add' 'tmp109' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5077 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_13_4 = add i8 %macRegisters_13_V_l_4, %tmp109" [S4_4/conv1d.h:1541]   --->   Operation 5077 'add' 'p_Val2_7_13_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5078 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_13_4, i8* %macRegisters_13_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5078 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 5079 [1/2] (8.66ns)   --->   "%p_Val2_3_13_5 = mul i70 %OP2_V_13_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5079 'mul' 'p_Val2_3_13_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5080 [1/1] (0.00ns)   --->   "%tmp_2095 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_13_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5080 'partselect' 'tmp_2095' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5081 [1/1] (0.00ns)   --->   "%tmp_2097 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5081 'bitselect' 'tmp_2097' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5082 [1/2] (8.66ns)   --->   "%p_Val2_3_13_6 = mul i70 %OP2_V_13_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5082 'mul' 'p_Val2_3_13_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5083 [1/1] (0.00ns)   --->   "%tmp_2100 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_13_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5083 'partselect' 'tmp_2100' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5084 [1/1] (0.00ns)   --->   "%tmp_2102 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5084 'bitselect' 'tmp_2102' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5085 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_7)   --->   "%tmp_2104 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5085 'bitselect' 'tmp_2104' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5086 [1/1] (0.00ns)   --->   "%tmp_2106 = sext i7 %tmp_2105 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5086 'sext' 'tmp_2106' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5087 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_7)   --->   "%tmp_2108 = trunc i70 %p_Val2_3_13_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5087 'trunc' 'tmp_2108' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_7)   --->   "%tmp_454 = or i1 %tmp_2108, %tmp_2104" [S4_4/conv1d.h:1535]   --->   Operation 5088 'or' 'tmp_454' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5089 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_7)   --->   "%tmp_455 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_13_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5089 'partselect' 'tmp_455' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_7)   --->   "%tmp_456 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_455, i1 %tmp_454)" [S4_4/conv1d.h:1535]   --->   Operation 5090 'bitconcatenate' 'tmp_456' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5091 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_13_7 = icmp ne i62 %tmp_456, 0" [S4_4/conv1d.h:1535]   --->   Operation 5091 'icmp' 'tmp_20_13_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5092 [1/1] (0.80ns)   --->   "%qb_assign_1_13_7 = and i1 %tmp_20_13_7, %tmp_2107" [S4_4/conv1d.h:1535]   --->   Operation 5092 'and' 'qb_assign_1_13_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5093 [1/1] (0.00ns)   --->   "%tmp_21_13_7 = zext i1 %qb_assign_1_13_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5093 'zext' 'tmp_21_13_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp112 = add i8 %tmp_21_13_7, %tmp_2106" [S4_4/conv1d.h:1541]   --->   Operation 5094 'add' 'tmp112' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5095 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_13_7 = add i8 %macRegisters_13_V_l_7, %tmp112" [S4_4/conv1d.h:1541]   --->   Operation 5095 'add' 'p_Val2_7_13_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5096 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_13_7, i8* %macRegisters_13_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5096 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 5097 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_2)   --->   "%tmp_2119 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5097 'bitselect' 'tmp_2119' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5098 [1/1] (0.00ns)   --->   "%tmp_2121 = sext i7 %tmp_2120 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5098 'sext' 'tmp_2121' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_2)   --->   "%tmp_2123 = trunc i70 %p_Val2_3_14_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5099 'trunc' 'tmp_2123' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_2)   --->   "%tmp_466 = or i1 %tmp_2123, %tmp_2119" [S4_4/conv1d.h:1535]   --->   Operation 5100 'or' 'tmp_466' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5101 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_2)   --->   "%tmp_467 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_14_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5101 'partselect' 'tmp_467' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_2)   --->   "%tmp_468 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_467, i1 %tmp_466)" [S4_4/conv1d.h:1535]   --->   Operation 5102 'bitconcatenate' 'tmp_468' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5103 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_14_2 = icmp ne i62 %tmp_468, 0" [S4_4/conv1d.h:1535]   --->   Operation 5103 'icmp' 'tmp_20_14_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5104 [1/1] (0.80ns)   --->   "%qb_assign_1_14_2 = and i1 %tmp_20_14_2, %tmp_2122" [S4_4/conv1d.h:1535]   --->   Operation 5104 'and' 'qb_assign_1_14_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5105 [1/1] (0.00ns)   --->   "%tmp_21_14_2 = zext i1 %qb_assign_1_14_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5105 'zext' 'tmp_21_14_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp115 = add i8 %tmp_21_14_2, %tmp_2121" [S4_4/conv1d.h:1541]   --->   Operation 5106 'add' 'tmp115' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5107 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_14_2 = add i8 %macRegisters_14_V_l_2, %tmp115" [S4_4/conv1d.h:1541]   --->   Operation 5107 'add' 'p_Val2_7_14_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5108 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_14_2, i8* %macRegisters_14_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5108 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 5109 [1/2] (8.66ns)   --->   "%p_Val2_3_14_3 = mul i70 %OP2_V_14_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5109 'mul' 'p_Val2_3_14_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5110 [1/1] (0.00ns)   --->   "%tmp_2125 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_14_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5110 'partselect' 'tmp_2125' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5111 [1/1] (0.00ns)   --->   "%tmp_2127 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5111 'bitselect' 'tmp_2127' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5112 [1/2] (8.66ns)   --->   "%p_Val2_3_14_4 = mul i70 %OP2_V_14_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5112 'mul' 'p_Val2_3_14_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5113 [1/1] (0.00ns)   --->   "%tmp_2130 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_14_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5113 'partselect' 'tmp_2130' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5114 [1/1] (0.00ns)   --->   "%tmp_2132 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5114 'bitselect' 'tmp_2132' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5115 [1/1] (0.00ns)   --->   "%OP2_V_14_5_cast = sext i7 %weights25_m_weights_243 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5115 'sext' 'OP2_V_14_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5116 [2/2] (8.66ns)   --->   "%p_Val2_3_14_5 = mul i70 %OP2_V_14_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5116 'mul' 'p_Val2_3_14_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5117 [1/1] (0.00ns)   --->   "%OP2_V_14_6_cast = sext i7 %weights25_m_weights_245 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5117 'sext' 'OP2_V_14_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5118 [2/2] (8.66ns)   --->   "%p_Val2_3_14_6 = mul i70 %OP2_V_14_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5118 'mul' 'p_Val2_3_14_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5119 [1/2] (8.66ns)   --->   "%p_Val2_3_14_7 = mul i70 %OP2_V_14_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5119 'mul' 'p_Val2_3_14_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5120 [1/1] (0.00ns)   --->   "%tmp_2145 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_14_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5120 'partselect' 'tmp_2145' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5121 [1/1] (0.00ns)   --->   "%tmp_2147 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5121 'bitselect' 'tmp_2147' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5122 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14)   --->   "%tmp_2149 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5122 'bitselect' 'tmp_2149' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5123 [1/1] (0.00ns)   --->   "%tmp_2151 = sext i7 %tmp_2150 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5123 'sext' 'tmp_2151' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5124 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14)   --->   "%tmp_2153 = trunc i70 %p_Val2_3_14 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5124 'trunc' 'tmp_2153' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5125 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14)   --->   "%tmp_490 = or i1 %tmp_2153, %tmp_2149" [S4_4/conv1d.h:1535]   --->   Operation 5125 'or' 'tmp_490' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14)   --->   "%tmp_491 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_14, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5126 'partselect' 'tmp_491' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5127 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14)   --->   "%tmp_492 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_491, i1 %tmp_490)" [S4_4/conv1d.h:1535]   --->   Operation 5127 'bitconcatenate' 'tmp_492' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5128 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_14 = icmp ne i62 %tmp_492, 0" [S4_4/conv1d.h:1535]   --->   Operation 5128 'icmp' 'tmp_20_14' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5129 [1/1] (0.80ns)   --->   "%qb_assign_1_14 = and i1 %tmp_20_14, %tmp_2152" [S4_4/conv1d.h:1535]   --->   Operation 5129 'and' 'qb_assign_1_14' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5130 [1/1] (0.00ns)   --->   "%tmp_21_14 = zext i1 %qb_assign_1_14 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5130 'zext' 'tmp_21_14' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp121 = add i8 %tmp_21_14, %tmp_2151" [S4_4/conv1d.h:1541]   --->   Operation 5131 'add' 'tmp121' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5132 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_14 = add i8 %macRegisters_15_V_l, %tmp121" [S4_4/conv1d.h:1541]   --->   Operation 5132 'add' 'p_Val2_7_14' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5133 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_14, i8* %macRegisters_15_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5133 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 5134 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_1)   --->   "%tmp_2154 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5134 'bitselect' 'tmp_2154' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5135 [1/1] (0.00ns)   --->   "%tmp_2156 = sext i7 %tmp_2155 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5135 'sext' 'tmp_2156' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5136 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_1)   --->   "%tmp_2158 = trunc i70 %p_Val2_3_15_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5136 'trunc' 'tmp_2158' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5137 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_1)   --->   "%tmp_494 = or i1 %tmp_2158, %tmp_2154" [S4_4/conv1d.h:1535]   --->   Operation 5137 'or' 'tmp_494' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5138 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_1)   --->   "%tmp_495 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_15_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5138 'partselect' 'tmp_495' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5139 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_1)   --->   "%tmp_496 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_495, i1 %tmp_494)" [S4_4/conv1d.h:1535]   --->   Operation 5139 'bitconcatenate' 'tmp_496' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5140 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_15_1 = icmp ne i62 %tmp_496, 0" [S4_4/conv1d.h:1535]   --->   Operation 5140 'icmp' 'tmp_20_15_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5141 [1/1] (0.80ns)   --->   "%qb_assign_1_15_1 = and i1 %tmp_20_15_1, %tmp_2157" [S4_4/conv1d.h:1535]   --->   Operation 5141 'and' 'qb_assign_1_15_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5142 [1/1] (0.00ns)   --->   "%tmp_21_15_1 = zext i1 %qb_assign_1_15_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5142 'zext' 'tmp_21_15_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp122 = add i8 %tmp_21_15_1, %tmp_2156" [S4_4/conv1d.h:1541]   --->   Operation 5143 'add' 'tmp122' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5144 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_15_1 = add i8 %macRegisters_15_V_l_1, %tmp122" [S4_4/conv1d.h:1541]   --->   Operation 5144 'add' 'p_Val2_7_15_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 5145 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_15_1, i8* %macRegisters_15_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5145 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_27 : Operation 5146 [1/2] (8.66ns)   --->   "%p_Val2_3_15_2 = mul i70 %OP2_V_15_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5146 'mul' 'p_Val2_3_15_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5147 [1/1] (0.00ns)   --->   "%tmp_2160 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_15_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5147 'partselect' 'tmp_2160' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5148 [1/1] (0.00ns)   --->   "%tmp_2162 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5148 'bitselect' 'tmp_2162' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5149 [1/1] (0.00ns)   --->   "%OP2_V_15_3_cast = sext i7 %weights25_m_weights_255 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5149 'sext' 'OP2_V_15_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5150 [2/2] (8.66ns)   --->   "%p_Val2_3_15_3 = mul i70 %OP2_V_15_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5150 'mul' 'p_Val2_3_15_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5151 [1/1] (0.00ns)   --->   "%OP2_V_15_4_cast = sext i7 %weights25_m_weights_257 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5151 'sext' 'OP2_V_15_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5152 [2/2] (8.66ns)   --->   "%p_Val2_3_15_4 = mul i70 %OP2_V_15_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5152 'mul' 'p_Val2_3_15_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5153 [1/2] (2.77ns)   --->   "%weights25_m_weights_259 = load i7* %weights25_m_weights_258, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5153 'load' 'weights25_m_weights_259' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5154 [1/2] (2.77ns)   --->   "%weights25_m_weights_261 = load i7* %weights25_m_weights_260, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5154 'load' 'weights25_m_weights_261' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5155 [1/1] (0.00ns)   --->   "%OP2_V_15_7_cast = sext i7 %weights25_m_weights_263 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5155 'sext' 'OP2_V_15_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5156 [2/2] (8.66ns)   --->   "%p_Val2_3_15_7 = mul i70 %OP2_V_15_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5156 'mul' 'p_Val2_3_15_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5157 [1/2] (8.66ns)   --->   "%p_Val2_3_15 = mul i70 %OP2_V_16_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5157 'mul' 'p_Val2_3_15' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5158 [1/1] (0.00ns)   --->   "%tmp_2190 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_15, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5158 'partselect' 'tmp_2190' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5159 [1/1] (0.00ns)   --->   "%tmp_2192 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5159 'bitselect' 'tmp_2192' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5160 [1/2] (8.66ns)   --->   "%p_Val2_3_16_1 = mul i70 %OP2_V_16_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5160 'mul' 'p_Val2_3_16_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5161 [1/1] (0.00ns)   --->   "%tmp_2195 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_16_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5161 'partselect' 'tmp_2195' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5162 [1/1] (0.00ns)   --->   "%tmp_2197 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5162 'bitselect' 'tmp_2197' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5163 [1/1] (0.00ns)   --->   "%OP2_V_16_2_cast = sext i7 %weights25_m_weights_269 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5163 'sext' 'OP2_V_16_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5164 [2/2] (8.66ns)   --->   "%p_Val2_3_16_2 = mul i70 %OP2_V_16_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5164 'mul' 'p_Val2_3_16_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5165 [1/2] (2.77ns)   --->   "%weights25_m_weights_271 = load i7* %weights25_m_weights_270, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5165 'load' 'weights25_m_weights_271' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5166 [1/2] (2.77ns)   --->   "%weights25_m_weights_273 = load i7* %weights25_m_weights_272, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5166 'load' 'weights25_m_weights_273' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5167 [1/1] (0.00ns)   --->   "%weights25_m_weights_274 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_15" [S4_4/conv1d.h:1529]   --->   Operation 5167 'getelementptr' 'weights25_m_weights_274' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5168 [2/2] (2.77ns)   --->   "%weights25_m_weights_275 = load i7* %weights25_m_weights_274, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5168 'load' 'weights25_m_weights_275' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5169 [1/1] (0.00ns)   --->   "%weights25_m_weights_276 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_15" [S4_4/conv1d.h:1529]   --->   Operation 5169 'getelementptr' 'weights25_m_weights_276' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5170 [2/2] (2.77ns)   --->   "%weights25_m_weights_277 = load i7* %weights25_m_weights_276, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5170 'load' 'weights25_m_weights_277' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5171 [1/2] (2.77ns)   --->   "%weights25_m_weights_279 = load i7* %weights25_m_weights_278, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5171 'load' 'weights25_m_weights_279' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5172 [1/1] (0.00ns)   --->   "%OP2_V_17_cast = sext i7 %weights25_m_weights_281 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5172 'sext' 'OP2_V_17_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5173 [2/2] (8.66ns)   --->   "%p_Val2_3_16 = mul i70 %OP2_V_17_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5173 'mul' 'p_Val2_3_16' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5174 [1/1] (0.00ns)   --->   "%OP2_V_17_1_cast = sext i7 %weights25_m_weights_283 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5174 'sext' 'OP2_V_17_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5175 [2/2] (8.66ns)   --->   "%p_Val2_3_17_1 = mul i70 %OP2_V_17_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5175 'mul' 'p_Val2_3_17_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5176 [1/2] (2.77ns)   --->   "%weights25_m_weights_285 = load i7* %weights25_m_weights_284, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5176 'load' 'weights25_m_weights_285' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5177 [1/1] (0.00ns)   --->   "%weights25_m_weights_286 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_16" [S4_4/conv1d.h:1529]   --->   Operation 5177 'getelementptr' 'weights25_m_weights_286' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5178 [2/2] (2.77ns)   --->   "%weights25_m_weights_287 = load i7* %weights25_m_weights_286, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5178 'load' 'weights25_m_weights_287' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5179 [1/1] (0.00ns)   --->   "%weights25_m_weights_288 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_16" [S4_4/conv1d.h:1529]   --->   Operation 5179 'getelementptr' 'weights25_m_weights_288' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5180 [2/2] (2.77ns)   --->   "%weights25_m_weights_289 = load i7* %weights25_m_weights_288, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5180 'load' 'weights25_m_weights_289' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5181 [1/1] (0.00ns)   --->   "%weights25_m_weights_294 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_16" [S4_4/conv1d.h:1529]   --->   Operation 5181 'getelementptr' 'weights25_m_weights_294' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5182 [2/2] (2.77ns)   --->   "%weights25_m_weights_295 = load i7* %weights25_m_weights_294, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5182 'load' 'weights25_m_weights_295' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5183 [1/2] (2.77ns)   --->   "%weights25_m_weights_297 = load i7* %weights25_m_weights_296, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5183 'load' 'weights25_m_weights_297' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5184 [1/2] (2.77ns)   --->   "%weights25_m_weights_299 = load i7* %weights25_m_weights_298, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5184 'load' 'weights25_m_weights_299' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5185 [1/1] (0.00ns)   --->   "%weights25_m_weights_300 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_17" [S4_4/conv1d.h:1529]   --->   Operation 5185 'getelementptr' 'weights25_m_weights_300' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5186 [2/2] (2.77ns)   --->   "%weights25_m_weights_301 = load i7* %weights25_m_weights_300, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5186 'load' 'weights25_m_weights_301' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5187 [1/1] (1.70ns)   --->   "%tmp_9_11 = add i10 -416, %sy_cast38607_cast" [S4_4/conv1d.h:1529]   --->   Operation 5187 'add' 'tmp_9_11' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5188 [1/1] (0.00ns)   --->   "%tmp_10_18 = zext i10 %tmp_9_11 to i64" [S4_4/conv1d.h:1529]   --->   Operation 5188 'zext' 'tmp_10_18' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5189 [1/1] (0.00ns)   --->   "%weights25_m_weights_312 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_18" [S4_4/conv1d.h:1529]   --->   Operation 5189 'getelementptr' 'weights25_m_weights_312' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5190 [2/2] (2.77ns)   --->   "%weights25_m_weights_313 = load i7* %weights25_m_weights_312, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5190 'load' 'weights25_m_weights_313' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_27 : Operation 5191 [1/1] (0.00ns)   --->   "%weights25_m_weights_314 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_18" [S4_4/conv1d.h:1529]   --->   Operation 5191 'getelementptr' 'weights25_m_weights_314' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_27 : Operation 5192 [2/2] (2.77ns)   --->   "%weights25_m_weights_315 = load i7* %weights25_m_weights_314, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5192 'load' 'weights25_m_weights_315' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 28 <SV = 24> <Delay = 8.66>
ST_28 : Operation 5193 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_12_3, i8* %macRegisters_12_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5193 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 5194 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_5)   --->   "%tmp_2094 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5194 'bitselect' 'tmp_2094' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5195 [1/1] (0.00ns)   --->   "%tmp_2096 = sext i7 %tmp_2095 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5195 'sext' 'tmp_2096' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5196 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_5)   --->   "%tmp_2098 = trunc i70 %p_Val2_3_13_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5196 'trunc' 'tmp_2098' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_5)   --->   "%tmp_446 = or i1 %tmp_2098, %tmp_2094" [S4_4/conv1d.h:1535]   --->   Operation 5197 'or' 'tmp_446' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_5)   --->   "%tmp_447 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_13_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5198 'partselect' 'tmp_447' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_5)   --->   "%tmp_448 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_447, i1 %tmp_446)" [S4_4/conv1d.h:1535]   --->   Operation 5199 'bitconcatenate' 'tmp_448' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5200 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_13_5 = icmp ne i62 %tmp_448, 0" [S4_4/conv1d.h:1535]   --->   Operation 5200 'icmp' 'tmp_20_13_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5201 [1/1] (0.80ns)   --->   "%qb_assign_1_13_5 = and i1 %tmp_20_13_5, %tmp_2097" [S4_4/conv1d.h:1535]   --->   Operation 5201 'and' 'qb_assign_1_13_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5202 [1/1] (0.00ns)   --->   "%tmp_21_13_5 = zext i1 %qb_assign_1_13_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5202 'zext' 'tmp_21_13_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp110 = add i8 %tmp_21_13_5, %tmp_2096" [S4_4/conv1d.h:1541]   --->   Operation 5203 'add' 'tmp110' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5204 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_13_5 = add i8 %macRegisters_13_V_l_5, %tmp110" [S4_4/conv1d.h:1541]   --->   Operation 5204 'add' 'p_Val2_7_13_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5205 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_13_5, i8* %macRegisters_13_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5205 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 5206 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_6)   --->   "%tmp_2099 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_13_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5206 'bitselect' 'tmp_2099' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5207 [1/1] (0.00ns)   --->   "%tmp_2101 = sext i7 %tmp_2100 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5207 'sext' 'tmp_2101' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5208 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_6)   --->   "%tmp_2103 = trunc i70 %p_Val2_3_13_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5208 'trunc' 'tmp_2103' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5209 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_6)   --->   "%tmp_450 = or i1 %tmp_2103, %tmp_2099" [S4_4/conv1d.h:1535]   --->   Operation 5209 'or' 'tmp_450' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5210 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_6)   --->   "%tmp_451 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_13_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5210 'partselect' 'tmp_451' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5211 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_13_6)   --->   "%tmp_452 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_451, i1 %tmp_450)" [S4_4/conv1d.h:1535]   --->   Operation 5211 'bitconcatenate' 'tmp_452' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5212 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_13_6 = icmp ne i62 %tmp_452, 0" [S4_4/conv1d.h:1535]   --->   Operation 5212 'icmp' 'tmp_20_13_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5213 [1/1] (0.80ns)   --->   "%qb_assign_1_13_6 = and i1 %tmp_20_13_6, %tmp_2102" [S4_4/conv1d.h:1535]   --->   Operation 5213 'and' 'qb_assign_1_13_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5214 [1/1] (0.00ns)   --->   "%tmp_21_13_6 = zext i1 %qb_assign_1_13_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5214 'zext' 'tmp_21_13_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp111 = add i8 %tmp_21_13_6, %tmp_2101" [S4_4/conv1d.h:1541]   --->   Operation 5215 'add' 'tmp111' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5216 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_13_6 = add i8 %macRegisters_13_V_l_6, %tmp111" [S4_4/conv1d.h:1541]   --->   Operation 5216 'add' 'p_Val2_7_13_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5217 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_13_6, i8* %macRegisters_13_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5217 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 5218 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_3)   --->   "%tmp_2124 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5218 'bitselect' 'tmp_2124' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5219 [1/1] (0.00ns)   --->   "%tmp_2126 = sext i7 %tmp_2125 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5219 'sext' 'tmp_2126' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5220 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_3)   --->   "%tmp_2128 = trunc i70 %p_Val2_3_14_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5220 'trunc' 'tmp_2128' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5221 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_3)   --->   "%tmp_470 = or i1 %tmp_2128, %tmp_2124" [S4_4/conv1d.h:1535]   --->   Operation 5221 'or' 'tmp_470' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5222 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_3)   --->   "%tmp_471 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_14_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5222 'partselect' 'tmp_471' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5223 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_3)   --->   "%tmp_472 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_471, i1 %tmp_470)" [S4_4/conv1d.h:1535]   --->   Operation 5223 'bitconcatenate' 'tmp_472' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5224 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_14_3 = icmp ne i62 %tmp_472, 0" [S4_4/conv1d.h:1535]   --->   Operation 5224 'icmp' 'tmp_20_14_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5225 [1/1] (0.80ns)   --->   "%qb_assign_1_14_3 = and i1 %tmp_20_14_3, %tmp_2127" [S4_4/conv1d.h:1535]   --->   Operation 5225 'and' 'qb_assign_1_14_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5226 [1/1] (0.00ns)   --->   "%tmp_21_14_3 = zext i1 %qb_assign_1_14_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5226 'zext' 'tmp_21_14_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp116 = add i8 %tmp_21_14_3, %tmp_2126" [S4_4/conv1d.h:1541]   --->   Operation 5227 'add' 'tmp116' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5228 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_14_3 = add i8 %macRegisters_14_V_l_3, %tmp116" [S4_4/conv1d.h:1541]   --->   Operation 5228 'add' 'p_Val2_7_14_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5229 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_4)   --->   "%tmp_2129 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5229 'bitselect' 'tmp_2129' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5230 [1/1] (0.00ns)   --->   "%tmp_2131 = sext i7 %tmp_2130 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5230 'sext' 'tmp_2131' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5231 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_4)   --->   "%tmp_2133 = trunc i70 %p_Val2_3_14_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5231 'trunc' 'tmp_2133' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5232 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_4)   --->   "%tmp_474 = or i1 %tmp_2133, %tmp_2129" [S4_4/conv1d.h:1535]   --->   Operation 5232 'or' 'tmp_474' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_4)   --->   "%tmp_475 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_14_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5233 'partselect' 'tmp_475' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5234 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_4)   --->   "%tmp_476 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_475, i1 %tmp_474)" [S4_4/conv1d.h:1535]   --->   Operation 5234 'bitconcatenate' 'tmp_476' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5235 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_14_4 = icmp ne i62 %tmp_476, 0" [S4_4/conv1d.h:1535]   --->   Operation 5235 'icmp' 'tmp_20_14_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5236 [1/1] (0.80ns)   --->   "%qb_assign_1_14_4 = and i1 %tmp_20_14_4, %tmp_2132" [S4_4/conv1d.h:1535]   --->   Operation 5236 'and' 'qb_assign_1_14_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5237 [1/1] (0.00ns)   --->   "%tmp_21_14_4 = zext i1 %qb_assign_1_14_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5237 'zext' 'tmp_21_14_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp117 = add i8 %tmp_21_14_4, %tmp_2131" [S4_4/conv1d.h:1541]   --->   Operation 5238 'add' 'tmp117' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5239 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_14_4 = add i8 %macRegisters_14_V_l_4, %tmp117" [S4_4/conv1d.h:1541]   --->   Operation 5239 'add' 'p_Val2_7_14_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5240 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_14_4, i8* %macRegisters_14_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5240 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 5241 [1/2] (8.66ns)   --->   "%p_Val2_3_14_5 = mul i70 %OP2_V_14_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5241 'mul' 'p_Val2_3_14_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5242 [1/1] (0.00ns)   --->   "%tmp_2135 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_14_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5242 'partselect' 'tmp_2135' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5243 [1/1] (0.00ns)   --->   "%tmp_2137 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5243 'bitselect' 'tmp_2137' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5244 [1/2] (8.66ns)   --->   "%p_Val2_3_14_6 = mul i70 %OP2_V_14_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5244 'mul' 'p_Val2_3_14_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5245 [1/1] (0.00ns)   --->   "%tmp_2140 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_14_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5245 'partselect' 'tmp_2140' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5246 [1/1] (0.00ns)   --->   "%tmp_2142 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5246 'bitselect' 'tmp_2142' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5247 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_7)   --->   "%tmp_2144 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5247 'bitselect' 'tmp_2144' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5248 [1/1] (0.00ns)   --->   "%tmp_2146 = sext i7 %tmp_2145 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5248 'sext' 'tmp_2146' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5249 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_7)   --->   "%tmp_2148 = trunc i70 %p_Val2_3_14_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5249 'trunc' 'tmp_2148' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5250 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_7)   --->   "%tmp_486 = or i1 %tmp_2148, %tmp_2144" [S4_4/conv1d.h:1535]   --->   Operation 5250 'or' 'tmp_486' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5251 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_7)   --->   "%tmp_487 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_14_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5251 'partselect' 'tmp_487' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5252 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_7)   --->   "%tmp_488 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_487, i1 %tmp_486)" [S4_4/conv1d.h:1535]   --->   Operation 5252 'bitconcatenate' 'tmp_488' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5253 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_14_7 = icmp ne i62 %tmp_488, 0" [S4_4/conv1d.h:1535]   --->   Operation 5253 'icmp' 'tmp_20_14_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5254 [1/1] (0.80ns)   --->   "%qb_assign_1_14_7 = and i1 %tmp_20_14_7, %tmp_2147" [S4_4/conv1d.h:1535]   --->   Operation 5254 'and' 'qb_assign_1_14_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5255 [1/1] (0.00ns)   --->   "%tmp_21_14_7 = zext i1 %qb_assign_1_14_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5255 'zext' 'tmp_21_14_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp120 = add i8 %tmp_21_14_7, %tmp_2146" [S4_4/conv1d.h:1541]   --->   Operation 5256 'add' 'tmp120' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5257 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_14_7 = add i8 %macRegisters_14_V_l_7, %tmp120" [S4_4/conv1d.h:1541]   --->   Operation 5257 'add' 'p_Val2_7_14_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5258 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_14_7, i8* %macRegisters_14_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5258 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 5259 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_2)   --->   "%tmp_2159 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5259 'bitselect' 'tmp_2159' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5260 [1/1] (0.00ns)   --->   "%tmp_2161 = sext i7 %tmp_2160 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5260 'sext' 'tmp_2161' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5261 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_2)   --->   "%tmp_2163 = trunc i70 %p_Val2_3_15_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5261 'trunc' 'tmp_2163' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5262 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_2)   --->   "%tmp_498 = or i1 %tmp_2163, %tmp_2159" [S4_4/conv1d.h:1535]   --->   Operation 5262 'or' 'tmp_498' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5263 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_2)   --->   "%tmp_499 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_15_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5263 'partselect' 'tmp_499' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5264 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_2)   --->   "%tmp_500 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_499, i1 %tmp_498)" [S4_4/conv1d.h:1535]   --->   Operation 5264 'bitconcatenate' 'tmp_500' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5265 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_15_2 = icmp ne i62 %tmp_500, 0" [S4_4/conv1d.h:1535]   --->   Operation 5265 'icmp' 'tmp_20_15_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5266 [1/1] (0.80ns)   --->   "%qb_assign_1_15_2 = and i1 %tmp_20_15_2, %tmp_2162" [S4_4/conv1d.h:1535]   --->   Operation 5266 'and' 'qb_assign_1_15_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5267 [1/1] (0.00ns)   --->   "%tmp_21_15_2 = zext i1 %qb_assign_1_15_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5267 'zext' 'tmp_21_15_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp123 = add i8 %tmp_21_15_2, %tmp_2161" [S4_4/conv1d.h:1541]   --->   Operation 5268 'add' 'tmp123' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5269 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_15_2 = add i8 %macRegisters_15_V_l_2, %tmp123" [S4_4/conv1d.h:1541]   --->   Operation 5269 'add' 'p_Val2_7_15_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5270 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_15_2, i8* %macRegisters_15_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5270 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 5271 [1/2] (8.66ns)   --->   "%p_Val2_3_15_3 = mul i70 %OP2_V_15_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5271 'mul' 'p_Val2_3_15_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5272 [1/1] (0.00ns)   --->   "%tmp_2165 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_15_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5272 'partselect' 'tmp_2165' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5273 [1/1] (0.00ns)   --->   "%tmp_2167 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5273 'bitselect' 'tmp_2167' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5274 [1/2] (8.66ns)   --->   "%p_Val2_3_15_4 = mul i70 %OP2_V_15_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5274 'mul' 'p_Val2_3_15_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5275 [1/1] (0.00ns)   --->   "%tmp_2170 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_15_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5275 'partselect' 'tmp_2170' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5276 [1/1] (0.00ns)   --->   "%tmp_2172 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5276 'bitselect' 'tmp_2172' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5277 [1/1] (0.00ns)   --->   "%OP2_V_15_5_cast = sext i7 %weights25_m_weights_259 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5277 'sext' 'OP2_V_15_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5278 [2/2] (8.66ns)   --->   "%p_Val2_3_15_5 = mul i70 %OP2_V_15_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5278 'mul' 'p_Val2_3_15_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5279 [1/1] (0.00ns)   --->   "%OP2_V_15_6_cast = sext i7 %weights25_m_weights_261 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5279 'sext' 'OP2_V_15_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5280 [2/2] (8.66ns)   --->   "%p_Val2_3_15_6 = mul i70 %OP2_V_15_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5280 'mul' 'p_Val2_3_15_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5281 [1/2] (8.66ns)   --->   "%p_Val2_3_15_7 = mul i70 %OP2_V_15_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5281 'mul' 'p_Val2_3_15_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5282 [1/1] (0.00ns)   --->   "%tmp_2185 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_15_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5282 'partselect' 'tmp_2185' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5283 [1/1] (0.00ns)   --->   "%tmp_2187 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5283 'bitselect' 'tmp_2187' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5284 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15)   --->   "%tmp_2189 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5284 'bitselect' 'tmp_2189' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5285 [1/1] (0.00ns)   --->   "%tmp_2191 = sext i7 %tmp_2190 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5285 'sext' 'tmp_2191' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5286 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15)   --->   "%tmp_2193 = trunc i70 %p_Val2_3_15 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5286 'trunc' 'tmp_2193' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5287 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15)   --->   "%tmp_522 = or i1 %tmp_2193, %tmp_2189" [S4_4/conv1d.h:1535]   --->   Operation 5287 'or' 'tmp_522' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5288 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15)   --->   "%tmp_523 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_15, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5288 'partselect' 'tmp_523' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5289 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15)   --->   "%tmp_524 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_523, i1 %tmp_522)" [S4_4/conv1d.h:1535]   --->   Operation 5289 'bitconcatenate' 'tmp_524' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5290 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_15 = icmp ne i62 %tmp_524, 0" [S4_4/conv1d.h:1535]   --->   Operation 5290 'icmp' 'tmp_20_15' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5291 [1/1] (0.80ns)   --->   "%qb_assign_1_15 = and i1 %tmp_20_15, %tmp_2192" [S4_4/conv1d.h:1535]   --->   Operation 5291 'and' 'qb_assign_1_15' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5292 [1/1] (0.00ns)   --->   "%tmp_21_15 = zext i1 %qb_assign_1_15 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5292 'zext' 'tmp_21_15' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp129 = add i8 %tmp_21_15, %tmp_2191" [S4_4/conv1d.h:1541]   --->   Operation 5293 'add' 'tmp129' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5294 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_15 = add i8 %macRegisters_16_V_l, %tmp129" [S4_4/conv1d.h:1541]   --->   Operation 5294 'add' 'p_Val2_7_15' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5295 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_15, i8* %macRegisters_16_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5295 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 5296 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_1)   --->   "%tmp_2194 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5296 'bitselect' 'tmp_2194' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5297 [1/1] (0.00ns)   --->   "%tmp_2196 = sext i7 %tmp_2195 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5297 'sext' 'tmp_2196' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_1)   --->   "%tmp_2198 = trunc i70 %p_Val2_3_16_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5298 'trunc' 'tmp_2198' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_1)   --->   "%tmp_526 = or i1 %tmp_2198, %tmp_2194" [S4_4/conv1d.h:1535]   --->   Operation 5299 'or' 'tmp_526' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_1)   --->   "%tmp_527 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_16_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5300 'partselect' 'tmp_527' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_1)   --->   "%tmp_528 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_527, i1 %tmp_526)" [S4_4/conv1d.h:1535]   --->   Operation 5301 'bitconcatenate' 'tmp_528' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5302 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_16_1 = icmp ne i62 %tmp_528, 0" [S4_4/conv1d.h:1535]   --->   Operation 5302 'icmp' 'tmp_20_16_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5303 [1/1] (0.80ns)   --->   "%qb_assign_1_16_1 = and i1 %tmp_20_16_1, %tmp_2197" [S4_4/conv1d.h:1535]   --->   Operation 5303 'and' 'qb_assign_1_16_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5304 [1/1] (0.00ns)   --->   "%tmp_21_16_1 = zext i1 %qb_assign_1_16_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5304 'zext' 'tmp_21_16_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp130 = add i8 %tmp_21_16_1, %tmp_2196" [S4_4/conv1d.h:1541]   --->   Operation 5305 'add' 'tmp130' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5306 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_16_1 = add i8 %macRegisters_16_V_l_1, %tmp130" [S4_4/conv1d.h:1541]   --->   Operation 5306 'add' 'p_Val2_7_16_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 5307 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_16_1, i8* %macRegisters_16_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5307 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_28 : Operation 5308 [1/2] (8.66ns)   --->   "%p_Val2_3_16_2 = mul i70 %OP2_V_16_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5308 'mul' 'p_Val2_3_16_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5309 [1/1] (0.00ns)   --->   "%tmp_2200 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_16_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5309 'partselect' 'tmp_2200' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5310 [1/1] (0.00ns)   --->   "%tmp_2202 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5310 'bitselect' 'tmp_2202' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5311 [1/1] (0.00ns)   --->   "%OP2_V_16_3_cast = sext i7 %weights25_m_weights_271 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5311 'sext' 'OP2_V_16_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5312 [2/2] (8.66ns)   --->   "%p_Val2_3_16_3 = mul i70 %OP2_V_16_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5312 'mul' 'p_Val2_3_16_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5313 [1/1] (0.00ns)   --->   "%OP2_V_16_4_cast = sext i7 %weights25_m_weights_273 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5313 'sext' 'OP2_V_16_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5314 [2/2] (8.66ns)   --->   "%p_Val2_3_16_4 = mul i70 %OP2_V_16_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5314 'mul' 'p_Val2_3_16_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5315 [1/2] (2.77ns)   --->   "%weights25_m_weights_275 = load i7* %weights25_m_weights_274, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5315 'load' 'weights25_m_weights_275' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5316 [1/2] (2.77ns)   --->   "%weights25_m_weights_277 = load i7* %weights25_m_weights_276, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5316 'load' 'weights25_m_weights_277' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5317 [1/1] (0.00ns)   --->   "%OP2_V_16_7_cast = sext i7 %weights25_m_weights_279 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5317 'sext' 'OP2_V_16_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5318 [2/2] (8.66ns)   --->   "%p_Val2_3_16_7 = mul i70 %OP2_V_16_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5318 'mul' 'p_Val2_3_16_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5319 [1/2] (8.66ns)   --->   "%p_Val2_3_16 = mul i70 %OP2_V_17_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5319 'mul' 'p_Val2_3_16' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5320 [1/1] (0.00ns)   --->   "%tmp_2230 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_16, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5320 'partselect' 'tmp_2230' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5321 [1/1] (0.00ns)   --->   "%tmp_2232 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5321 'bitselect' 'tmp_2232' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5322 [1/2] (8.66ns)   --->   "%p_Val2_3_17_1 = mul i70 %OP2_V_17_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5322 'mul' 'p_Val2_3_17_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5323 [1/1] (0.00ns)   --->   "%tmp_2235 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_17_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5323 'partselect' 'tmp_2235' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5324 [1/1] (0.00ns)   --->   "%tmp_2237 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5324 'bitselect' 'tmp_2237' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5325 [1/1] (0.00ns)   --->   "%OP2_V_17_2_cast = sext i7 %weights25_m_weights_285 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5325 'sext' 'OP2_V_17_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5326 [2/2] (8.66ns)   --->   "%p_Val2_3_17_2 = mul i70 %OP2_V_17_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5326 'mul' 'p_Val2_3_17_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5327 [1/2] (2.77ns)   --->   "%weights25_m_weights_287 = load i7* %weights25_m_weights_286, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5327 'load' 'weights25_m_weights_287' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5328 [1/2] (2.77ns)   --->   "%weights25_m_weights_289 = load i7* %weights25_m_weights_288, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5328 'load' 'weights25_m_weights_289' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5329 [1/1] (0.00ns)   --->   "%weights25_m_weights_290 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_16" [S4_4/conv1d.h:1529]   --->   Operation 5329 'getelementptr' 'weights25_m_weights_290' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5330 [2/2] (2.77ns)   --->   "%weights25_m_weights_291 = load i7* %weights25_m_weights_290, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5330 'load' 'weights25_m_weights_291' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5331 [1/1] (0.00ns)   --->   "%weights25_m_weights_292 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_16" [S4_4/conv1d.h:1529]   --->   Operation 5331 'getelementptr' 'weights25_m_weights_292' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5332 [2/2] (2.77ns)   --->   "%weights25_m_weights_293 = load i7* %weights25_m_weights_292, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5332 'load' 'weights25_m_weights_293' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5333 [1/2] (2.77ns)   --->   "%weights25_m_weights_295 = load i7* %weights25_m_weights_294, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5333 'load' 'weights25_m_weights_295' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5334 [1/1] (0.00ns)   --->   "%OP2_V_18_cast = sext i7 %weights25_m_weights_297 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5334 'sext' 'OP2_V_18_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5335 [2/2] (8.66ns)   --->   "%p_Val2_3_17 = mul i70 %OP2_V_18_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5335 'mul' 'p_Val2_3_17' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5336 [1/1] (0.00ns)   --->   "%OP2_V_18_1_cast = sext i7 %weights25_m_weights_299 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5336 'sext' 'OP2_V_18_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5337 [2/2] (8.66ns)   --->   "%p_Val2_3_18_1 = mul i70 %OP2_V_18_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5337 'mul' 'p_Val2_3_18_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5338 [1/2] (2.77ns)   --->   "%weights25_m_weights_301 = load i7* %weights25_m_weights_300, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5338 'load' 'weights25_m_weights_301' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5339 [1/1] (0.00ns)   --->   "%weights25_m_weights_302 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_17" [S4_4/conv1d.h:1529]   --->   Operation 5339 'getelementptr' 'weights25_m_weights_302' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5340 [2/2] (2.77ns)   --->   "%weights25_m_weights_303 = load i7* %weights25_m_weights_302, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5340 'load' 'weights25_m_weights_303' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5341 [1/1] (0.00ns)   --->   "%weights25_m_weights_304 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_17" [S4_4/conv1d.h:1529]   --->   Operation 5341 'getelementptr' 'weights25_m_weights_304' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5342 [2/2] (2.77ns)   --->   "%weights25_m_weights_305 = load i7* %weights25_m_weights_304, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5342 'load' 'weights25_m_weights_305' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5343 [1/1] (0.00ns)   --->   "%weights25_m_weights_310 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_17" [S4_4/conv1d.h:1529]   --->   Operation 5343 'getelementptr' 'weights25_m_weights_310' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5344 [2/2] (2.77ns)   --->   "%weights25_m_weights_311 = load i7* %weights25_m_weights_310, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5344 'load' 'weights25_m_weights_311' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5345 [1/2] (2.77ns)   --->   "%weights25_m_weights_313 = load i7* %weights25_m_weights_312, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5345 'load' 'weights25_m_weights_313' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5346 [1/2] (2.77ns)   --->   "%weights25_m_weights_315 = load i7* %weights25_m_weights_314, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5346 'load' 'weights25_m_weights_315' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5347 [1/1] (0.00ns)   --->   "%weights25_m_weights_316 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_18" [S4_4/conv1d.h:1529]   --->   Operation 5347 'getelementptr' 'weights25_m_weights_316' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5348 [2/2] (2.77ns)   --->   "%weights25_m_weights_317 = load i7* %weights25_m_weights_316, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5348 'load' 'weights25_m_weights_317' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5349 [1/1] (0.00ns)   --->   "%tmp_9_12 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 -6, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 5349 'bitconcatenate' 'tmp_9_12' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5350 [1/1] (0.00ns)   --->   "%tmp_10_19 = zext i10 %tmp_9_12 to i64" [S4_4/conv1d.h:1529]   --->   Operation 5350 'zext' 'tmp_10_19' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5351 [1/1] (0.00ns)   --->   "%weights25_m_weights_328 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_19" [S4_4/conv1d.h:1529]   --->   Operation 5351 'getelementptr' 'weights25_m_weights_328' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5352 [2/2] (2.77ns)   --->   "%weights25_m_weights_329 = load i7* %weights25_m_weights_328, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5352 'load' 'weights25_m_weights_329' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_28 : Operation 5353 [1/1] (0.00ns)   --->   "%weights25_m_weights_330 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_19" [S4_4/conv1d.h:1529]   --->   Operation 5353 'getelementptr' 'weights25_m_weights_330' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_28 : Operation 5354 [2/2] (2.77ns)   --->   "%weights25_m_weights_331 = load i7* %weights25_m_weights_330, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5354 'load' 'weights25_m_weights_331' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 29 <SV = 25> <Delay = 8.66>
ST_29 : Operation 5355 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_13_3, i8* %macRegisters_13_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5355 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_5)   --->   "%tmp_2134 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5356 'bitselect' 'tmp_2134' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5357 [1/1] (0.00ns)   --->   "%tmp_2136 = sext i7 %tmp_2135 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5357 'sext' 'tmp_2136' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_5)   --->   "%tmp_2138 = trunc i70 %p_Val2_3_14_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5358 'trunc' 'tmp_2138' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5359 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_5)   --->   "%tmp_478 = or i1 %tmp_2138, %tmp_2134" [S4_4/conv1d.h:1535]   --->   Operation 5359 'or' 'tmp_478' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5360 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_5)   --->   "%tmp_479 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_14_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5360 'partselect' 'tmp_479' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5361 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_5)   --->   "%tmp_480 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_479, i1 %tmp_478)" [S4_4/conv1d.h:1535]   --->   Operation 5361 'bitconcatenate' 'tmp_480' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5362 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_14_5 = icmp ne i62 %tmp_480, 0" [S4_4/conv1d.h:1535]   --->   Operation 5362 'icmp' 'tmp_20_14_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5363 [1/1] (0.80ns)   --->   "%qb_assign_1_14_5 = and i1 %tmp_20_14_5, %tmp_2137" [S4_4/conv1d.h:1535]   --->   Operation 5363 'and' 'qb_assign_1_14_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5364 [1/1] (0.00ns)   --->   "%tmp_21_14_5 = zext i1 %qb_assign_1_14_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5364 'zext' 'tmp_21_14_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp118 = add i8 %tmp_21_14_5, %tmp_2136" [S4_4/conv1d.h:1541]   --->   Operation 5365 'add' 'tmp118' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5366 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_14_5 = add i8 %macRegisters_14_V_l_5, %tmp118" [S4_4/conv1d.h:1541]   --->   Operation 5366 'add' 'p_Val2_7_14_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5367 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_14_5, i8* %macRegisters_14_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5367 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 5368 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_6)   --->   "%tmp_2139 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_14_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5368 'bitselect' 'tmp_2139' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5369 [1/1] (0.00ns)   --->   "%tmp_2141 = sext i7 %tmp_2140 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5369 'sext' 'tmp_2141' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5370 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_6)   --->   "%tmp_2143 = trunc i70 %p_Val2_3_14_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5370 'trunc' 'tmp_2143' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_6)   --->   "%tmp_482 = or i1 %tmp_2143, %tmp_2139" [S4_4/conv1d.h:1535]   --->   Operation 5371 'or' 'tmp_482' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_6)   --->   "%tmp_483 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_14_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5372 'partselect' 'tmp_483' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_14_6)   --->   "%tmp_484 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_483, i1 %tmp_482)" [S4_4/conv1d.h:1535]   --->   Operation 5373 'bitconcatenate' 'tmp_484' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5374 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_14_6 = icmp ne i62 %tmp_484, 0" [S4_4/conv1d.h:1535]   --->   Operation 5374 'icmp' 'tmp_20_14_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5375 [1/1] (0.80ns)   --->   "%qb_assign_1_14_6 = and i1 %tmp_20_14_6, %tmp_2142" [S4_4/conv1d.h:1535]   --->   Operation 5375 'and' 'qb_assign_1_14_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5376 [1/1] (0.00ns)   --->   "%tmp_21_14_6 = zext i1 %qb_assign_1_14_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5376 'zext' 'tmp_21_14_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp119 = add i8 %tmp_21_14_6, %tmp_2141" [S4_4/conv1d.h:1541]   --->   Operation 5377 'add' 'tmp119' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5378 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_14_6 = add i8 %macRegisters_14_V_l_6, %tmp119" [S4_4/conv1d.h:1541]   --->   Operation 5378 'add' 'p_Val2_7_14_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5379 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_14_6, i8* %macRegisters_14_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5379 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 5380 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_3)   --->   "%tmp_2164 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5380 'bitselect' 'tmp_2164' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5381 [1/1] (0.00ns)   --->   "%tmp_2166 = sext i7 %tmp_2165 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5381 'sext' 'tmp_2166' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5382 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_3)   --->   "%tmp_2168 = trunc i70 %p_Val2_3_15_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5382 'trunc' 'tmp_2168' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_3)   --->   "%tmp_502 = or i1 %tmp_2168, %tmp_2164" [S4_4/conv1d.h:1535]   --->   Operation 5383 'or' 'tmp_502' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5384 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_3)   --->   "%tmp_503 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_15_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5384 'partselect' 'tmp_503' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5385 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_3)   --->   "%tmp_504 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_503, i1 %tmp_502)" [S4_4/conv1d.h:1535]   --->   Operation 5385 'bitconcatenate' 'tmp_504' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5386 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_15_3 = icmp ne i62 %tmp_504, 0" [S4_4/conv1d.h:1535]   --->   Operation 5386 'icmp' 'tmp_20_15_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5387 [1/1] (0.80ns)   --->   "%qb_assign_1_15_3 = and i1 %tmp_20_15_3, %tmp_2167" [S4_4/conv1d.h:1535]   --->   Operation 5387 'and' 'qb_assign_1_15_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5388 [1/1] (0.00ns)   --->   "%tmp_21_15_3 = zext i1 %qb_assign_1_15_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5388 'zext' 'tmp_21_15_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp124 = add i8 %tmp_21_15_3, %tmp_2166" [S4_4/conv1d.h:1541]   --->   Operation 5389 'add' 'tmp124' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5390 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_15_3 = add i8 %macRegisters_15_V_l_3, %tmp124" [S4_4/conv1d.h:1541]   --->   Operation 5390 'add' 'p_Val2_7_15_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5391 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_4)   --->   "%tmp_2169 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5391 'bitselect' 'tmp_2169' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5392 [1/1] (0.00ns)   --->   "%tmp_2171 = sext i7 %tmp_2170 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5392 'sext' 'tmp_2171' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5393 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_4)   --->   "%tmp_2173 = trunc i70 %p_Val2_3_15_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5393 'trunc' 'tmp_2173' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_4)   --->   "%tmp_506 = or i1 %tmp_2173, %tmp_2169" [S4_4/conv1d.h:1535]   --->   Operation 5394 'or' 'tmp_506' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_4)   --->   "%tmp_507 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_15_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5395 'partselect' 'tmp_507' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5396 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_4)   --->   "%tmp_508 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_507, i1 %tmp_506)" [S4_4/conv1d.h:1535]   --->   Operation 5396 'bitconcatenate' 'tmp_508' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5397 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_15_4 = icmp ne i62 %tmp_508, 0" [S4_4/conv1d.h:1535]   --->   Operation 5397 'icmp' 'tmp_20_15_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5398 [1/1] (0.80ns)   --->   "%qb_assign_1_15_4 = and i1 %tmp_20_15_4, %tmp_2172" [S4_4/conv1d.h:1535]   --->   Operation 5398 'and' 'qb_assign_1_15_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5399 [1/1] (0.00ns)   --->   "%tmp_21_15_4 = zext i1 %qb_assign_1_15_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5399 'zext' 'tmp_21_15_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp125 = add i8 %tmp_21_15_4, %tmp_2171" [S4_4/conv1d.h:1541]   --->   Operation 5400 'add' 'tmp125' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5401 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_15_4 = add i8 %macRegisters_15_V_l_4, %tmp125" [S4_4/conv1d.h:1541]   --->   Operation 5401 'add' 'p_Val2_7_15_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5402 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_15_4, i8* %macRegisters_15_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5402 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 5403 [1/2] (8.66ns)   --->   "%p_Val2_3_15_5 = mul i70 %OP2_V_15_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5403 'mul' 'p_Val2_3_15_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5404 [1/1] (0.00ns)   --->   "%tmp_2175 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_15_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5404 'partselect' 'tmp_2175' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5405 [1/1] (0.00ns)   --->   "%tmp_2177 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5405 'bitselect' 'tmp_2177' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5406 [1/2] (8.66ns)   --->   "%p_Val2_3_15_6 = mul i70 %OP2_V_15_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5406 'mul' 'p_Val2_3_15_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5407 [1/1] (0.00ns)   --->   "%tmp_2180 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_15_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5407 'partselect' 'tmp_2180' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5408 [1/1] (0.00ns)   --->   "%tmp_2182 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5408 'bitselect' 'tmp_2182' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_7)   --->   "%tmp_2184 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5409 'bitselect' 'tmp_2184' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5410 [1/1] (0.00ns)   --->   "%tmp_2186 = sext i7 %tmp_2185 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5410 'sext' 'tmp_2186' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_7)   --->   "%tmp_2188 = trunc i70 %p_Val2_3_15_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5411 'trunc' 'tmp_2188' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_7)   --->   "%tmp_518 = or i1 %tmp_2188, %tmp_2184" [S4_4/conv1d.h:1535]   --->   Operation 5412 'or' 'tmp_518' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5413 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_7)   --->   "%tmp_519 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_15_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5413 'partselect' 'tmp_519' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5414 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_7)   --->   "%tmp_520 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_519, i1 %tmp_518)" [S4_4/conv1d.h:1535]   --->   Operation 5414 'bitconcatenate' 'tmp_520' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5415 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_15_7 = icmp ne i62 %tmp_520, 0" [S4_4/conv1d.h:1535]   --->   Operation 5415 'icmp' 'tmp_20_15_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5416 [1/1] (0.80ns)   --->   "%qb_assign_1_15_7 = and i1 %tmp_20_15_7, %tmp_2187" [S4_4/conv1d.h:1535]   --->   Operation 5416 'and' 'qb_assign_1_15_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5417 [1/1] (0.00ns)   --->   "%tmp_21_15_7 = zext i1 %qb_assign_1_15_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5417 'zext' 'tmp_21_15_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp128 = add i8 %tmp_21_15_7, %tmp_2186" [S4_4/conv1d.h:1541]   --->   Operation 5418 'add' 'tmp128' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5419 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_15_7 = add i8 %macRegisters_15_V_l_7, %tmp128" [S4_4/conv1d.h:1541]   --->   Operation 5419 'add' 'p_Val2_7_15_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5420 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_15_7, i8* %macRegisters_15_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5420 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_2)   --->   "%tmp_2199 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5421 'bitselect' 'tmp_2199' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5422 [1/1] (0.00ns)   --->   "%tmp_2201 = sext i7 %tmp_2200 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5422 'sext' 'tmp_2201' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5423 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_2)   --->   "%tmp_2203 = trunc i70 %p_Val2_3_16_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5423 'trunc' 'tmp_2203' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_2)   --->   "%tmp_530 = or i1 %tmp_2203, %tmp_2199" [S4_4/conv1d.h:1535]   --->   Operation 5424 'or' 'tmp_530' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_2)   --->   "%tmp_531 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_16_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5425 'partselect' 'tmp_531' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_2)   --->   "%tmp_532 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_531, i1 %tmp_530)" [S4_4/conv1d.h:1535]   --->   Operation 5426 'bitconcatenate' 'tmp_532' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5427 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_16_2 = icmp ne i62 %tmp_532, 0" [S4_4/conv1d.h:1535]   --->   Operation 5427 'icmp' 'tmp_20_16_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5428 [1/1] (0.80ns)   --->   "%qb_assign_1_16_2 = and i1 %tmp_20_16_2, %tmp_2202" [S4_4/conv1d.h:1535]   --->   Operation 5428 'and' 'qb_assign_1_16_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5429 [1/1] (0.00ns)   --->   "%tmp_21_16_2 = zext i1 %qb_assign_1_16_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5429 'zext' 'tmp_21_16_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp131 = add i8 %tmp_21_16_2, %tmp_2201" [S4_4/conv1d.h:1541]   --->   Operation 5430 'add' 'tmp131' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5431 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_16_2 = add i8 %macRegisters_16_V_l_2, %tmp131" [S4_4/conv1d.h:1541]   --->   Operation 5431 'add' 'p_Val2_7_16_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5432 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_16_2, i8* %macRegisters_16_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5432 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 5433 [1/2] (8.66ns)   --->   "%p_Val2_3_16_3 = mul i70 %OP2_V_16_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5433 'mul' 'p_Val2_3_16_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5434 [1/1] (0.00ns)   --->   "%tmp_2205 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_16_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5434 'partselect' 'tmp_2205' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5435 [1/1] (0.00ns)   --->   "%tmp_2207 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5435 'bitselect' 'tmp_2207' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5436 [1/2] (8.66ns)   --->   "%p_Val2_3_16_4 = mul i70 %OP2_V_16_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5436 'mul' 'p_Val2_3_16_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5437 [1/1] (0.00ns)   --->   "%tmp_2210 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_16_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5437 'partselect' 'tmp_2210' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5438 [1/1] (0.00ns)   --->   "%tmp_2212 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5438 'bitselect' 'tmp_2212' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5439 [1/1] (0.00ns)   --->   "%OP2_V_16_5_cast = sext i7 %weights25_m_weights_275 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5439 'sext' 'OP2_V_16_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5440 [2/2] (8.66ns)   --->   "%p_Val2_3_16_5 = mul i70 %OP2_V_16_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5440 'mul' 'p_Val2_3_16_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5441 [1/1] (0.00ns)   --->   "%OP2_V_16_6_cast = sext i7 %weights25_m_weights_277 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5441 'sext' 'OP2_V_16_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5442 [2/2] (8.66ns)   --->   "%p_Val2_3_16_6 = mul i70 %OP2_V_16_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5442 'mul' 'p_Val2_3_16_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5443 [1/2] (8.66ns)   --->   "%p_Val2_3_16_7 = mul i70 %OP2_V_16_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5443 'mul' 'p_Val2_3_16_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5444 [1/1] (0.00ns)   --->   "%tmp_2225 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_16_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5444 'partselect' 'tmp_2225' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5445 [1/1] (0.00ns)   --->   "%tmp_2227 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5445 'bitselect' 'tmp_2227' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5446 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16)   --->   "%tmp_2229 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5446 'bitselect' 'tmp_2229' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5447 [1/1] (0.00ns)   --->   "%tmp_2231 = sext i7 %tmp_2230 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5447 'sext' 'tmp_2231' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5448 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16)   --->   "%tmp_2233 = trunc i70 %p_Val2_3_16 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5448 'trunc' 'tmp_2233' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5449 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16)   --->   "%tmp_554 = or i1 %tmp_2233, %tmp_2229" [S4_4/conv1d.h:1535]   --->   Operation 5449 'or' 'tmp_554' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5450 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16)   --->   "%tmp_555 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_16, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5450 'partselect' 'tmp_555' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16)   --->   "%tmp_556 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_555, i1 %tmp_554)" [S4_4/conv1d.h:1535]   --->   Operation 5451 'bitconcatenate' 'tmp_556' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5452 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_16 = icmp ne i62 %tmp_556, 0" [S4_4/conv1d.h:1535]   --->   Operation 5452 'icmp' 'tmp_20_16' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5453 [1/1] (0.80ns)   --->   "%qb_assign_1_16 = and i1 %tmp_20_16, %tmp_2232" [S4_4/conv1d.h:1535]   --->   Operation 5453 'and' 'qb_assign_1_16' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5454 [1/1] (0.00ns)   --->   "%tmp_21_16 = zext i1 %qb_assign_1_16 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5454 'zext' 'tmp_21_16' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp137 = add i8 %tmp_21_16, %tmp_2231" [S4_4/conv1d.h:1541]   --->   Operation 5455 'add' 'tmp137' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5456 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_16 = add i8 %macRegisters_17_V_l, %tmp137" [S4_4/conv1d.h:1541]   --->   Operation 5456 'add' 'p_Val2_7_16' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5457 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_16, i8* %macRegisters_17_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5457 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_1)   --->   "%tmp_2234 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5458 'bitselect' 'tmp_2234' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5459 [1/1] (0.00ns)   --->   "%tmp_2236 = sext i7 %tmp_2235 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5459 'sext' 'tmp_2236' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5460 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_1)   --->   "%tmp_2238 = trunc i70 %p_Val2_3_17_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5460 'trunc' 'tmp_2238' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5461 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_1)   --->   "%tmp_558 = or i1 %tmp_2238, %tmp_2234" [S4_4/conv1d.h:1535]   --->   Operation 5461 'or' 'tmp_558' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5462 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_1)   --->   "%tmp_559 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_17_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5462 'partselect' 'tmp_559' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5463 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_1)   --->   "%tmp_560 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_559, i1 %tmp_558)" [S4_4/conv1d.h:1535]   --->   Operation 5463 'bitconcatenate' 'tmp_560' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5464 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_17_1 = icmp ne i62 %tmp_560, 0" [S4_4/conv1d.h:1535]   --->   Operation 5464 'icmp' 'tmp_20_17_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5465 [1/1] (0.80ns)   --->   "%qb_assign_1_17_1 = and i1 %tmp_20_17_1, %tmp_2237" [S4_4/conv1d.h:1535]   --->   Operation 5465 'and' 'qb_assign_1_17_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5466 [1/1] (0.00ns)   --->   "%tmp_21_17_1 = zext i1 %qb_assign_1_17_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5466 'zext' 'tmp_21_17_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp138 = add i8 %tmp_21_17_1, %tmp_2236" [S4_4/conv1d.h:1541]   --->   Operation 5467 'add' 'tmp138' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5468 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_17_1 = add i8 %macRegisters_17_V_l_1, %tmp138" [S4_4/conv1d.h:1541]   --->   Operation 5468 'add' 'p_Val2_7_17_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 5469 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_17_1, i8* %macRegisters_17_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5469 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_29 : Operation 5470 [1/2] (8.66ns)   --->   "%p_Val2_3_17_2 = mul i70 %OP2_V_17_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5470 'mul' 'p_Val2_3_17_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5471 [1/1] (0.00ns)   --->   "%tmp_2240 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_17_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5471 'partselect' 'tmp_2240' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5472 [1/1] (0.00ns)   --->   "%tmp_2242 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5472 'bitselect' 'tmp_2242' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5473 [1/1] (0.00ns)   --->   "%OP2_V_17_3_cast = sext i7 %weights25_m_weights_287 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5473 'sext' 'OP2_V_17_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5474 [2/2] (8.66ns)   --->   "%p_Val2_3_17_3 = mul i70 %OP2_V_17_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5474 'mul' 'p_Val2_3_17_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5475 [1/1] (0.00ns)   --->   "%OP2_V_17_4_cast = sext i7 %weights25_m_weights_289 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5475 'sext' 'OP2_V_17_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5476 [2/2] (8.66ns)   --->   "%p_Val2_3_17_4 = mul i70 %OP2_V_17_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5476 'mul' 'p_Val2_3_17_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5477 [1/2] (2.77ns)   --->   "%weights25_m_weights_291 = load i7* %weights25_m_weights_290, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5477 'load' 'weights25_m_weights_291' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5478 [1/2] (2.77ns)   --->   "%weights25_m_weights_293 = load i7* %weights25_m_weights_292, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5478 'load' 'weights25_m_weights_293' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5479 [1/1] (0.00ns)   --->   "%OP2_V_17_7_cast = sext i7 %weights25_m_weights_295 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5479 'sext' 'OP2_V_17_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5480 [2/2] (8.66ns)   --->   "%p_Val2_3_17_7 = mul i70 %OP2_V_17_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5480 'mul' 'p_Val2_3_17_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5481 [1/2] (8.66ns)   --->   "%p_Val2_3_17 = mul i70 %OP2_V_18_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5481 'mul' 'p_Val2_3_17' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5482 [1/1] (0.00ns)   --->   "%tmp_2270 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_17, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5482 'partselect' 'tmp_2270' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5483 [1/1] (0.00ns)   --->   "%tmp_2272 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5483 'bitselect' 'tmp_2272' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5484 [1/2] (8.66ns)   --->   "%p_Val2_3_18_1 = mul i70 %OP2_V_18_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5484 'mul' 'p_Val2_3_18_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5485 [1/1] (0.00ns)   --->   "%tmp_2275 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_18_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5485 'partselect' 'tmp_2275' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5486 [1/1] (0.00ns)   --->   "%tmp_2277 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5486 'bitselect' 'tmp_2277' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5487 [1/1] (0.00ns)   --->   "%OP2_V_18_2_cast = sext i7 %weights25_m_weights_301 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5487 'sext' 'OP2_V_18_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5488 [2/2] (8.66ns)   --->   "%p_Val2_3_18_2 = mul i70 %OP2_V_18_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5488 'mul' 'p_Val2_3_18_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5489 [1/2] (2.77ns)   --->   "%weights25_m_weights_303 = load i7* %weights25_m_weights_302, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5489 'load' 'weights25_m_weights_303' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5490 [1/2] (2.77ns)   --->   "%weights25_m_weights_305 = load i7* %weights25_m_weights_304, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5490 'load' 'weights25_m_weights_305' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5491 [1/1] (0.00ns)   --->   "%weights25_m_weights_306 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_17" [S4_4/conv1d.h:1529]   --->   Operation 5491 'getelementptr' 'weights25_m_weights_306' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5492 [2/2] (2.77ns)   --->   "%weights25_m_weights_307 = load i7* %weights25_m_weights_306, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5492 'load' 'weights25_m_weights_307' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5493 [1/1] (0.00ns)   --->   "%weights25_m_weights_308 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_17" [S4_4/conv1d.h:1529]   --->   Operation 5493 'getelementptr' 'weights25_m_weights_308' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5494 [2/2] (2.77ns)   --->   "%weights25_m_weights_309 = load i7* %weights25_m_weights_308, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5494 'load' 'weights25_m_weights_309' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5495 [1/2] (2.77ns)   --->   "%weights25_m_weights_311 = load i7* %weights25_m_weights_310, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5495 'load' 'weights25_m_weights_311' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5496 [1/1] (0.00ns)   --->   "%OP2_V_19_cast = sext i7 %weights25_m_weights_313 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5496 'sext' 'OP2_V_19_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5497 [2/2] (8.66ns)   --->   "%p_Val2_3_18 = mul i70 %OP2_V_19_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5497 'mul' 'p_Val2_3_18' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5498 [1/1] (0.00ns)   --->   "%OP2_V_19_1_cast = sext i7 %weights25_m_weights_315 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5498 'sext' 'OP2_V_19_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5499 [2/2] (8.66ns)   --->   "%p_Val2_3_19_1 = mul i70 %OP2_V_19_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5499 'mul' 'p_Val2_3_19_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5500 [1/2] (2.77ns)   --->   "%weights25_m_weights_317 = load i7* %weights25_m_weights_316, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5500 'load' 'weights25_m_weights_317' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5501 [1/1] (0.00ns)   --->   "%weights25_m_weights_318 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_18" [S4_4/conv1d.h:1529]   --->   Operation 5501 'getelementptr' 'weights25_m_weights_318' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5502 [2/2] (2.77ns)   --->   "%weights25_m_weights_319 = load i7* %weights25_m_weights_318, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5502 'load' 'weights25_m_weights_319' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5503 [1/1] (0.00ns)   --->   "%weights25_m_weights_320 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_18" [S4_4/conv1d.h:1529]   --->   Operation 5503 'getelementptr' 'weights25_m_weights_320' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5504 [2/2] (2.77ns)   --->   "%weights25_m_weights_321 = load i7* %weights25_m_weights_320, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5504 'load' 'weights25_m_weights_321' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5505 [1/1] (0.00ns)   --->   "%weights25_m_weights_326 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_18" [S4_4/conv1d.h:1529]   --->   Operation 5505 'getelementptr' 'weights25_m_weights_326' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5506 [2/2] (2.77ns)   --->   "%weights25_m_weights_327 = load i7* %weights25_m_weights_326, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5506 'load' 'weights25_m_weights_327' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5507 [1/2] (2.77ns)   --->   "%weights25_m_weights_329 = load i7* %weights25_m_weights_328, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5507 'load' 'weights25_m_weights_329' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5508 [1/2] (2.77ns)   --->   "%weights25_m_weights_331 = load i7* %weights25_m_weights_330, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5508 'load' 'weights25_m_weights_331' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5509 [1/1] (0.00ns)   --->   "%weights25_m_weights_332 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_19" [S4_4/conv1d.h:1529]   --->   Operation 5509 'getelementptr' 'weights25_m_weights_332' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5510 [2/2] (2.77ns)   --->   "%weights25_m_weights_333 = load i7* %weights25_m_weights_332, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5510 'load' 'weights25_m_weights_333' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5511 [1/1] (1.70ns)   --->   "%tmp_9_13 = add i10 -352, %sy_cast38607_cast" [S4_4/conv1d.h:1529]   --->   Operation 5511 'add' 'tmp_9_13' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 5512 [1/1] (0.00ns)   --->   "%tmp_10_20 = zext i10 %tmp_9_13 to i64" [S4_4/conv1d.h:1529]   --->   Operation 5512 'zext' 'tmp_10_20' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5513 [1/1] (0.00ns)   --->   "%weights25_m_weights_344 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_20" [S4_4/conv1d.h:1529]   --->   Operation 5513 'getelementptr' 'weights25_m_weights_344' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5514 [2/2] (2.77ns)   --->   "%weights25_m_weights_345 = load i7* %weights25_m_weights_344, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5514 'load' 'weights25_m_weights_345' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5515 [1/1] (0.00ns)   --->   "%weights25_m_weights_346 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_20" [S4_4/conv1d.h:1529]   --->   Operation 5515 'getelementptr' 'weights25_m_weights_346' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_29 : Operation 5516 [2/2] (2.77ns)   --->   "%weights25_m_weights_347 = load i7* %weights25_m_weights_346, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5516 'load' 'weights25_m_weights_347' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_29 : Operation 5517 [1/1] (1.70ns)   --->   "%tmp_9_15 = add i10 -288, %sy_cast38607_cast" [S4_4/conv1d.h:1529]   --->   Operation 5517 'add' 'tmp_9_15' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 8.66>
ST_30 : Operation 5518 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_14_3, i8* %macRegisters_14_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5518 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 5519 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_5)   --->   "%tmp_2174 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5519 'bitselect' 'tmp_2174' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5520 [1/1] (0.00ns)   --->   "%tmp_2176 = sext i7 %tmp_2175 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5520 'sext' 'tmp_2176' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_5)   --->   "%tmp_2178 = trunc i70 %p_Val2_3_15_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5521 'trunc' 'tmp_2178' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_5)   --->   "%tmp_510 = or i1 %tmp_2178, %tmp_2174" [S4_4/conv1d.h:1535]   --->   Operation 5522 'or' 'tmp_510' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5523 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_5)   --->   "%tmp_511 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_15_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5523 'partselect' 'tmp_511' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5524 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_5)   --->   "%tmp_512 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_511, i1 %tmp_510)" [S4_4/conv1d.h:1535]   --->   Operation 5524 'bitconcatenate' 'tmp_512' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5525 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_15_5 = icmp ne i62 %tmp_512, 0" [S4_4/conv1d.h:1535]   --->   Operation 5525 'icmp' 'tmp_20_15_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5526 [1/1] (0.80ns)   --->   "%qb_assign_1_15_5 = and i1 %tmp_20_15_5, %tmp_2177" [S4_4/conv1d.h:1535]   --->   Operation 5526 'and' 'qb_assign_1_15_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5527 [1/1] (0.00ns)   --->   "%tmp_21_15_5 = zext i1 %qb_assign_1_15_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5527 'zext' 'tmp_21_15_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp126 = add i8 %tmp_21_15_5, %tmp_2176" [S4_4/conv1d.h:1541]   --->   Operation 5528 'add' 'tmp126' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5529 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_15_5 = add i8 %macRegisters_15_V_l_5, %tmp126" [S4_4/conv1d.h:1541]   --->   Operation 5529 'add' 'p_Val2_7_15_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5530 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_15_5, i8* %macRegisters_15_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5530 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 5531 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_6)   --->   "%tmp_2179 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_15_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5531 'bitselect' 'tmp_2179' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5532 [1/1] (0.00ns)   --->   "%tmp_2181 = sext i7 %tmp_2180 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5532 'sext' 'tmp_2181' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5533 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_6)   --->   "%tmp_2183 = trunc i70 %p_Val2_3_15_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5533 'trunc' 'tmp_2183' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5534 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_6)   --->   "%tmp_514 = or i1 %tmp_2183, %tmp_2179" [S4_4/conv1d.h:1535]   --->   Operation 5534 'or' 'tmp_514' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5535 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_6)   --->   "%tmp_515 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_15_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5535 'partselect' 'tmp_515' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5536 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_15_6)   --->   "%tmp_516 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_515, i1 %tmp_514)" [S4_4/conv1d.h:1535]   --->   Operation 5536 'bitconcatenate' 'tmp_516' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5537 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_15_6 = icmp ne i62 %tmp_516, 0" [S4_4/conv1d.h:1535]   --->   Operation 5537 'icmp' 'tmp_20_15_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5538 [1/1] (0.80ns)   --->   "%qb_assign_1_15_6 = and i1 %tmp_20_15_6, %tmp_2182" [S4_4/conv1d.h:1535]   --->   Operation 5538 'and' 'qb_assign_1_15_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5539 [1/1] (0.00ns)   --->   "%tmp_21_15_6 = zext i1 %qb_assign_1_15_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5539 'zext' 'tmp_21_15_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp127 = add i8 %tmp_21_15_6, %tmp_2181" [S4_4/conv1d.h:1541]   --->   Operation 5540 'add' 'tmp127' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5541 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_15_6 = add i8 %macRegisters_15_V_l_6, %tmp127" [S4_4/conv1d.h:1541]   --->   Operation 5541 'add' 'p_Val2_7_15_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5542 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_15_6, i8* %macRegisters_15_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5542 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 5543 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_3)   --->   "%tmp_2204 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5543 'bitselect' 'tmp_2204' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5544 [1/1] (0.00ns)   --->   "%tmp_2206 = sext i7 %tmp_2205 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5544 'sext' 'tmp_2206' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5545 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_3)   --->   "%tmp_2208 = trunc i70 %p_Val2_3_16_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5545 'trunc' 'tmp_2208' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5546 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_3)   --->   "%tmp_534 = or i1 %tmp_2208, %tmp_2204" [S4_4/conv1d.h:1535]   --->   Operation 5546 'or' 'tmp_534' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5547 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_3)   --->   "%tmp_535 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_16_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5547 'partselect' 'tmp_535' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_3)   --->   "%tmp_536 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_535, i1 %tmp_534)" [S4_4/conv1d.h:1535]   --->   Operation 5548 'bitconcatenate' 'tmp_536' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5549 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_16_3 = icmp ne i62 %tmp_536, 0" [S4_4/conv1d.h:1535]   --->   Operation 5549 'icmp' 'tmp_20_16_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5550 [1/1] (0.80ns)   --->   "%qb_assign_1_16_3 = and i1 %tmp_20_16_3, %tmp_2207" [S4_4/conv1d.h:1535]   --->   Operation 5550 'and' 'qb_assign_1_16_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5551 [1/1] (0.00ns)   --->   "%tmp_21_16_3 = zext i1 %qb_assign_1_16_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5551 'zext' 'tmp_21_16_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp132 = add i8 %tmp_21_16_3, %tmp_2206" [S4_4/conv1d.h:1541]   --->   Operation 5552 'add' 'tmp132' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5553 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_16_3 = add i8 %macRegisters_16_V_l_3, %tmp132" [S4_4/conv1d.h:1541]   --->   Operation 5553 'add' 'p_Val2_7_16_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5554 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_4)   --->   "%tmp_2209 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5554 'bitselect' 'tmp_2209' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5555 [1/1] (0.00ns)   --->   "%tmp_2211 = sext i7 %tmp_2210 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5555 'sext' 'tmp_2211' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5556 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_4)   --->   "%tmp_2213 = trunc i70 %p_Val2_3_16_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5556 'trunc' 'tmp_2213' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5557 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_4)   --->   "%tmp_538 = or i1 %tmp_2213, %tmp_2209" [S4_4/conv1d.h:1535]   --->   Operation 5557 'or' 'tmp_538' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5558 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_4)   --->   "%tmp_539 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_16_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5558 'partselect' 'tmp_539' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5559 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_4)   --->   "%tmp_540 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_539, i1 %tmp_538)" [S4_4/conv1d.h:1535]   --->   Operation 5559 'bitconcatenate' 'tmp_540' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5560 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_16_4 = icmp ne i62 %tmp_540, 0" [S4_4/conv1d.h:1535]   --->   Operation 5560 'icmp' 'tmp_20_16_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5561 [1/1] (0.80ns)   --->   "%qb_assign_1_16_4 = and i1 %tmp_20_16_4, %tmp_2212" [S4_4/conv1d.h:1535]   --->   Operation 5561 'and' 'qb_assign_1_16_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5562 [1/1] (0.00ns)   --->   "%tmp_21_16_4 = zext i1 %qb_assign_1_16_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5562 'zext' 'tmp_21_16_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp133 = add i8 %tmp_21_16_4, %tmp_2211" [S4_4/conv1d.h:1541]   --->   Operation 5563 'add' 'tmp133' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5564 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_16_4 = add i8 %macRegisters_16_V_l_4, %tmp133" [S4_4/conv1d.h:1541]   --->   Operation 5564 'add' 'p_Val2_7_16_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5565 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_16_4, i8* %macRegisters_16_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5565 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 5566 [1/2] (8.66ns)   --->   "%p_Val2_3_16_5 = mul i70 %OP2_V_16_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5566 'mul' 'p_Val2_3_16_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5567 [1/1] (0.00ns)   --->   "%tmp_2215 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_16_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5567 'partselect' 'tmp_2215' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5568 [1/1] (0.00ns)   --->   "%tmp_2217 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5568 'bitselect' 'tmp_2217' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5569 [1/2] (8.66ns)   --->   "%p_Val2_3_16_6 = mul i70 %OP2_V_16_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5569 'mul' 'p_Val2_3_16_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5570 [1/1] (0.00ns)   --->   "%tmp_2220 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_16_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5570 'partselect' 'tmp_2220' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5571 [1/1] (0.00ns)   --->   "%tmp_2222 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5571 'bitselect' 'tmp_2222' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5572 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_7)   --->   "%tmp_2224 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5572 'bitselect' 'tmp_2224' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5573 [1/1] (0.00ns)   --->   "%tmp_2226 = sext i7 %tmp_2225 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5573 'sext' 'tmp_2226' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5574 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_7)   --->   "%tmp_2228 = trunc i70 %p_Val2_3_16_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5574 'trunc' 'tmp_2228' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_7)   --->   "%tmp_550 = or i1 %tmp_2228, %tmp_2224" [S4_4/conv1d.h:1535]   --->   Operation 5575 'or' 'tmp_550' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5576 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_7)   --->   "%tmp_551 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_16_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5576 'partselect' 'tmp_551' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5577 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_7)   --->   "%tmp_552 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_551, i1 %tmp_550)" [S4_4/conv1d.h:1535]   --->   Operation 5577 'bitconcatenate' 'tmp_552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5578 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_16_7 = icmp ne i62 %tmp_552, 0" [S4_4/conv1d.h:1535]   --->   Operation 5578 'icmp' 'tmp_20_16_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5579 [1/1] (0.80ns)   --->   "%qb_assign_1_16_7 = and i1 %tmp_20_16_7, %tmp_2227" [S4_4/conv1d.h:1535]   --->   Operation 5579 'and' 'qb_assign_1_16_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5580 [1/1] (0.00ns)   --->   "%tmp_21_16_7 = zext i1 %qb_assign_1_16_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5580 'zext' 'tmp_21_16_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp136 = add i8 %tmp_21_16_7, %tmp_2226" [S4_4/conv1d.h:1541]   --->   Operation 5581 'add' 'tmp136' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5582 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_16_7 = add i8 %macRegisters_16_V_l_7, %tmp136" [S4_4/conv1d.h:1541]   --->   Operation 5582 'add' 'p_Val2_7_16_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5583 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_16_7, i8* %macRegisters_16_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5583 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 5584 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_2)   --->   "%tmp_2239 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5584 'bitselect' 'tmp_2239' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5585 [1/1] (0.00ns)   --->   "%tmp_2241 = sext i7 %tmp_2240 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5585 'sext' 'tmp_2241' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5586 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_2)   --->   "%tmp_2243 = trunc i70 %p_Val2_3_17_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5586 'trunc' 'tmp_2243' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5587 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_2)   --->   "%tmp_562 = or i1 %tmp_2243, %tmp_2239" [S4_4/conv1d.h:1535]   --->   Operation 5587 'or' 'tmp_562' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5588 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_2)   --->   "%tmp_563 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_17_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5588 'partselect' 'tmp_563' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5589 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_2)   --->   "%tmp_564 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_563, i1 %tmp_562)" [S4_4/conv1d.h:1535]   --->   Operation 5589 'bitconcatenate' 'tmp_564' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5590 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_17_2 = icmp ne i62 %tmp_564, 0" [S4_4/conv1d.h:1535]   --->   Operation 5590 'icmp' 'tmp_20_17_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5591 [1/1] (0.80ns)   --->   "%qb_assign_1_17_2 = and i1 %tmp_20_17_2, %tmp_2242" [S4_4/conv1d.h:1535]   --->   Operation 5591 'and' 'qb_assign_1_17_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5592 [1/1] (0.00ns)   --->   "%tmp_21_17_2 = zext i1 %qb_assign_1_17_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5592 'zext' 'tmp_21_17_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp139 = add i8 %tmp_21_17_2, %tmp_2241" [S4_4/conv1d.h:1541]   --->   Operation 5593 'add' 'tmp139' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5594 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_17_2 = add i8 %macRegisters_17_V_l_2, %tmp139" [S4_4/conv1d.h:1541]   --->   Operation 5594 'add' 'p_Val2_7_17_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5595 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_17_2, i8* %macRegisters_17_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5595 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 5596 [1/2] (8.66ns)   --->   "%p_Val2_3_17_3 = mul i70 %OP2_V_17_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5596 'mul' 'p_Val2_3_17_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5597 [1/1] (0.00ns)   --->   "%tmp_2245 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_17_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5597 'partselect' 'tmp_2245' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5598 [1/1] (0.00ns)   --->   "%tmp_2247 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5598 'bitselect' 'tmp_2247' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5599 [1/2] (8.66ns)   --->   "%p_Val2_3_17_4 = mul i70 %OP2_V_17_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5599 'mul' 'p_Val2_3_17_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5600 [1/1] (0.00ns)   --->   "%tmp_2250 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_17_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5600 'partselect' 'tmp_2250' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5601 [1/1] (0.00ns)   --->   "%tmp_2252 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5601 'bitselect' 'tmp_2252' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5602 [1/1] (0.00ns)   --->   "%OP2_V_17_5_cast = sext i7 %weights25_m_weights_291 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5602 'sext' 'OP2_V_17_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5603 [2/2] (8.66ns)   --->   "%p_Val2_3_17_5 = mul i70 %OP2_V_17_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5603 'mul' 'p_Val2_3_17_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5604 [1/1] (0.00ns)   --->   "%OP2_V_17_6_cast = sext i7 %weights25_m_weights_293 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5604 'sext' 'OP2_V_17_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5605 [2/2] (8.66ns)   --->   "%p_Val2_3_17_6 = mul i70 %OP2_V_17_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5605 'mul' 'p_Val2_3_17_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5606 [1/2] (8.66ns)   --->   "%p_Val2_3_17_7 = mul i70 %OP2_V_17_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5606 'mul' 'p_Val2_3_17_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5607 [1/1] (0.00ns)   --->   "%tmp_2265 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_17_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5607 'partselect' 'tmp_2265' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5608 [1/1] (0.00ns)   --->   "%tmp_2267 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5608 'bitselect' 'tmp_2267' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17)   --->   "%tmp_2269 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5609 'bitselect' 'tmp_2269' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5610 [1/1] (0.00ns)   --->   "%tmp_2271 = sext i7 %tmp_2270 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5610 'sext' 'tmp_2271' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17)   --->   "%tmp_2273 = trunc i70 %p_Val2_3_17 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5611 'trunc' 'tmp_2273' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5612 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17)   --->   "%tmp_586 = or i1 %tmp_2273, %tmp_2269" [S4_4/conv1d.h:1535]   --->   Operation 5612 'or' 'tmp_586' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5613 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17)   --->   "%tmp_587 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_17, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5613 'partselect' 'tmp_587' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5614 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17)   --->   "%tmp_588 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_587, i1 %tmp_586)" [S4_4/conv1d.h:1535]   --->   Operation 5614 'bitconcatenate' 'tmp_588' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5615 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_17 = icmp ne i62 %tmp_588, 0" [S4_4/conv1d.h:1535]   --->   Operation 5615 'icmp' 'tmp_20_17' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5616 [1/1] (0.80ns)   --->   "%qb_assign_1_17 = and i1 %tmp_20_17, %tmp_2272" [S4_4/conv1d.h:1535]   --->   Operation 5616 'and' 'qb_assign_1_17' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5617 [1/1] (0.00ns)   --->   "%tmp_21_17 = zext i1 %qb_assign_1_17 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5617 'zext' 'tmp_21_17' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp145 = add i8 %tmp_21_17, %tmp_2271" [S4_4/conv1d.h:1541]   --->   Operation 5618 'add' 'tmp145' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5619 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_17 = add i8 %macRegisters_18_V_l, %tmp145" [S4_4/conv1d.h:1541]   --->   Operation 5619 'add' 'p_Val2_7_17' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5620 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_17, i8* %macRegisters_18_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5620 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 5621 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_1)   --->   "%tmp_2274 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5621 'bitselect' 'tmp_2274' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5622 [1/1] (0.00ns)   --->   "%tmp_2276 = sext i7 %tmp_2275 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5622 'sext' 'tmp_2276' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5623 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_1)   --->   "%tmp_2278 = trunc i70 %p_Val2_3_18_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5623 'trunc' 'tmp_2278' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5624 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_1)   --->   "%tmp_590 = or i1 %tmp_2278, %tmp_2274" [S4_4/conv1d.h:1535]   --->   Operation 5624 'or' 'tmp_590' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_1)   --->   "%tmp_591 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_18_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5625 'partselect' 'tmp_591' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5626 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_1)   --->   "%tmp_592 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_591, i1 %tmp_590)" [S4_4/conv1d.h:1535]   --->   Operation 5626 'bitconcatenate' 'tmp_592' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5627 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_18_1 = icmp ne i62 %tmp_592, 0" [S4_4/conv1d.h:1535]   --->   Operation 5627 'icmp' 'tmp_20_18_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5628 [1/1] (0.80ns)   --->   "%qb_assign_1_18_1 = and i1 %tmp_20_18_1, %tmp_2277" [S4_4/conv1d.h:1535]   --->   Operation 5628 'and' 'qb_assign_1_18_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5629 [1/1] (0.00ns)   --->   "%tmp_21_18_1 = zext i1 %qb_assign_1_18_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5629 'zext' 'tmp_21_18_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp146 = add i8 %tmp_21_18_1, %tmp_2276" [S4_4/conv1d.h:1541]   --->   Operation 5630 'add' 'tmp146' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5631 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_18_1 = add i8 %macRegisters_18_V_l_1, %tmp146" [S4_4/conv1d.h:1541]   --->   Operation 5631 'add' 'p_Val2_7_18_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5632 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_18_1, i8* %macRegisters_18_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5632 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_30 : Operation 5633 [1/2] (8.66ns)   --->   "%p_Val2_3_18_2 = mul i70 %OP2_V_18_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5633 'mul' 'p_Val2_3_18_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5634 [1/1] (0.00ns)   --->   "%tmp_2280 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_18_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5634 'partselect' 'tmp_2280' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5635 [1/1] (0.00ns)   --->   "%tmp_2282 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5635 'bitselect' 'tmp_2282' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5636 [1/1] (0.00ns)   --->   "%OP2_V_18_3_cast = sext i7 %weights25_m_weights_303 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5636 'sext' 'OP2_V_18_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5637 [2/2] (8.66ns)   --->   "%p_Val2_3_18_3 = mul i70 %OP2_V_18_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5637 'mul' 'p_Val2_3_18_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5638 [1/1] (0.00ns)   --->   "%OP2_V_18_4_cast = sext i7 %weights25_m_weights_305 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5638 'sext' 'OP2_V_18_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5639 [2/2] (8.66ns)   --->   "%p_Val2_3_18_4 = mul i70 %OP2_V_18_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5639 'mul' 'p_Val2_3_18_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5640 [1/2] (2.77ns)   --->   "%weights25_m_weights_307 = load i7* %weights25_m_weights_306, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5640 'load' 'weights25_m_weights_307' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5641 [1/2] (2.77ns)   --->   "%weights25_m_weights_309 = load i7* %weights25_m_weights_308, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5641 'load' 'weights25_m_weights_309' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5642 [1/1] (0.00ns)   --->   "%OP2_V_18_7_cast = sext i7 %weights25_m_weights_311 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5642 'sext' 'OP2_V_18_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5643 [2/2] (8.66ns)   --->   "%p_Val2_3_18_7 = mul i70 %OP2_V_18_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5643 'mul' 'p_Val2_3_18_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5644 [1/2] (8.66ns)   --->   "%p_Val2_3_18 = mul i70 %OP2_V_19_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5644 'mul' 'p_Val2_3_18' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5645 [1/1] (0.00ns)   --->   "%tmp_2310 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_18, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5645 'partselect' 'tmp_2310' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5646 [1/1] (0.00ns)   --->   "%tmp_2312 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5646 'bitselect' 'tmp_2312' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5647 [1/2] (8.66ns)   --->   "%p_Val2_3_19_1 = mul i70 %OP2_V_19_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5647 'mul' 'p_Val2_3_19_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5648 [1/1] (0.00ns)   --->   "%tmp_2315 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_19_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5648 'partselect' 'tmp_2315' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5649 [1/1] (0.00ns)   --->   "%tmp_2317 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5649 'bitselect' 'tmp_2317' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5650 [1/1] (0.00ns)   --->   "%OP2_V_19_2_cast = sext i7 %weights25_m_weights_317 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5650 'sext' 'OP2_V_19_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5651 [2/2] (8.66ns)   --->   "%p_Val2_3_19_2 = mul i70 %OP2_V_19_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5651 'mul' 'p_Val2_3_19_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5652 [1/2] (2.77ns)   --->   "%weights25_m_weights_319 = load i7* %weights25_m_weights_318, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5652 'load' 'weights25_m_weights_319' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5653 [1/2] (2.77ns)   --->   "%weights25_m_weights_321 = load i7* %weights25_m_weights_320, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5653 'load' 'weights25_m_weights_321' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5654 [1/1] (0.00ns)   --->   "%weights25_m_weights_322 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_18" [S4_4/conv1d.h:1529]   --->   Operation 5654 'getelementptr' 'weights25_m_weights_322' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5655 [2/2] (2.77ns)   --->   "%weights25_m_weights_323 = load i7* %weights25_m_weights_322, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5655 'load' 'weights25_m_weights_323' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5656 [1/1] (0.00ns)   --->   "%weights25_m_weights_324 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_18" [S4_4/conv1d.h:1529]   --->   Operation 5656 'getelementptr' 'weights25_m_weights_324' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5657 [2/2] (2.77ns)   --->   "%weights25_m_weights_325 = load i7* %weights25_m_weights_324, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5657 'load' 'weights25_m_weights_325' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5658 [1/2] (2.77ns)   --->   "%weights25_m_weights_327 = load i7* %weights25_m_weights_326, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5658 'load' 'weights25_m_weights_327' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5659 [1/1] (0.00ns)   --->   "%OP2_V_20_cast = sext i7 %weights25_m_weights_329 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5659 'sext' 'OP2_V_20_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5660 [2/2] (8.66ns)   --->   "%p_Val2_3_19 = mul i70 %OP2_V_20_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5660 'mul' 'p_Val2_3_19' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5661 [1/1] (0.00ns)   --->   "%OP2_V_20_1_cast = sext i7 %weights25_m_weights_331 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5661 'sext' 'OP2_V_20_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5662 [2/2] (8.66ns)   --->   "%p_Val2_3_20_1 = mul i70 %OP2_V_20_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5662 'mul' 'p_Val2_3_20_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5663 [1/2] (2.77ns)   --->   "%weights25_m_weights_333 = load i7* %weights25_m_weights_332, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5663 'load' 'weights25_m_weights_333' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5664 [1/1] (0.00ns)   --->   "%weights25_m_weights_334 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_19" [S4_4/conv1d.h:1529]   --->   Operation 5664 'getelementptr' 'weights25_m_weights_334' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5665 [2/2] (2.77ns)   --->   "%weights25_m_weights_335 = load i7* %weights25_m_weights_334, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5665 'load' 'weights25_m_weights_335' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5666 [1/1] (0.00ns)   --->   "%weights25_m_weights_336 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_19" [S4_4/conv1d.h:1529]   --->   Operation 5666 'getelementptr' 'weights25_m_weights_336' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5667 [2/2] (2.77ns)   --->   "%weights25_m_weights_337 = load i7* %weights25_m_weights_336, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5667 'load' 'weights25_m_weights_337' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5668 [1/1] (0.00ns)   --->   "%weights25_m_weights_342 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_19" [S4_4/conv1d.h:1529]   --->   Operation 5668 'getelementptr' 'weights25_m_weights_342' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5669 [2/2] (2.77ns)   --->   "%weights25_m_weights_343 = load i7* %weights25_m_weights_342, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5669 'load' 'weights25_m_weights_343' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5670 [1/2] (2.77ns)   --->   "%weights25_m_weights_345 = load i7* %weights25_m_weights_344, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5670 'load' 'weights25_m_weights_345' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5671 [1/2] (2.77ns)   --->   "%weights25_m_weights_347 = load i7* %weights25_m_weights_346, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5671 'load' 'weights25_m_weights_347' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5672 [1/1] (0.00ns)   --->   "%weights25_m_weights_348 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_20" [S4_4/conv1d.h:1529]   --->   Operation 5672 'getelementptr' 'weights25_m_weights_348' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5673 [2/2] (2.77ns)   --->   "%weights25_m_weights_349 = load i7* %weights25_m_weights_348, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5673 'load' 'weights25_m_weights_349' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5674 [1/1] (0.00ns)   --->   "%tmp_9_14 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 -5, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 5674 'bitconcatenate' 'tmp_9_14' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5675 [1/1] (0.00ns)   --->   "%tmp_10_21 = zext i10 %tmp_9_14 to i64" [S4_4/conv1d.h:1529]   --->   Operation 5675 'zext' 'tmp_10_21' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5676 [1/1] (0.00ns)   --->   "%weights25_m_weights_360 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_21" [S4_4/conv1d.h:1529]   --->   Operation 5676 'getelementptr' 'weights25_m_weights_360' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5677 [2/2] (2.77ns)   --->   "%weights25_m_weights_361 = load i7* %weights25_m_weights_360, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5677 'load' 'weights25_m_weights_361' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_30 : Operation 5678 [1/1] (0.00ns)   --->   "%weights25_m_weights_362 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_21" [S4_4/conv1d.h:1529]   --->   Operation 5678 'getelementptr' 'weights25_m_weights_362' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_30 : Operation 5679 [2/2] (2.77ns)   --->   "%weights25_m_weights_363 = load i7* %weights25_m_weights_362, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5679 'load' 'weights25_m_weights_363' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 31 <SV = 27> <Delay = 8.66>
ST_31 : Operation 5680 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_15_3, i8* %macRegisters_15_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5680 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_31 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_5)   --->   "%tmp_2214 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5681 'bitselect' 'tmp_2214' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5682 [1/1] (0.00ns)   --->   "%tmp_2216 = sext i7 %tmp_2215 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5682 'sext' 'tmp_2216' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5683 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_5)   --->   "%tmp_2218 = trunc i70 %p_Val2_3_16_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5683 'trunc' 'tmp_2218' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5684 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_5)   --->   "%tmp_542 = or i1 %tmp_2218, %tmp_2214" [S4_4/conv1d.h:1535]   --->   Operation 5684 'or' 'tmp_542' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5685 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_5)   --->   "%tmp_543 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_16_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5685 'partselect' 'tmp_543' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5686 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_5)   --->   "%tmp_544 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_543, i1 %tmp_542)" [S4_4/conv1d.h:1535]   --->   Operation 5686 'bitconcatenate' 'tmp_544' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5687 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_16_5 = icmp ne i62 %tmp_544, 0" [S4_4/conv1d.h:1535]   --->   Operation 5687 'icmp' 'tmp_20_16_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5688 [1/1] (0.80ns)   --->   "%qb_assign_1_16_5 = and i1 %tmp_20_16_5, %tmp_2217" [S4_4/conv1d.h:1535]   --->   Operation 5688 'and' 'qb_assign_1_16_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5689 [1/1] (0.00ns)   --->   "%tmp_21_16_5 = zext i1 %qb_assign_1_16_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5689 'zext' 'tmp_21_16_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp134 = add i8 %tmp_21_16_5, %tmp_2216" [S4_4/conv1d.h:1541]   --->   Operation 5690 'add' 'tmp134' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5691 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_16_5 = add i8 %macRegisters_16_V_l_5, %tmp134" [S4_4/conv1d.h:1541]   --->   Operation 5691 'add' 'p_Val2_7_16_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5692 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_16_5, i8* %macRegisters_16_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5692 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_31 : Operation 5693 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_6)   --->   "%tmp_2219 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_16_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5693 'bitselect' 'tmp_2219' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5694 [1/1] (0.00ns)   --->   "%tmp_2221 = sext i7 %tmp_2220 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5694 'sext' 'tmp_2221' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5695 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_6)   --->   "%tmp_2223 = trunc i70 %p_Val2_3_16_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5695 'trunc' 'tmp_2223' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5696 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_6)   --->   "%tmp_546 = or i1 %tmp_2223, %tmp_2219" [S4_4/conv1d.h:1535]   --->   Operation 5696 'or' 'tmp_546' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5697 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_6)   --->   "%tmp_547 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_16_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5697 'partselect' 'tmp_547' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5698 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_16_6)   --->   "%tmp_548 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_547, i1 %tmp_546)" [S4_4/conv1d.h:1535]   --->   Operation 5698 'bitconcatenate' 'tmp_548' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5699 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_16_6 = icmp ne i62 %tmp_548, 0" [S4_4/conv1d.h:1535]   --->   Operation 5699 'icmp' 'tmp_20_16_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5700 [1/1] (0.80ns)   --->   "%qb_assign_1_16_6 = and i1 %tmp_20_16_6, %tmp_2222" [S4_4/conv1d.h:1535]   --->   Operation 5700 'and' 'qb_assign_1_16_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5701 [1/1] (0.00ns)   --->   "%tmp_21_16_6 = zext i1 %qb_assign_1_16_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5701 'zext' 'tmp_21_16_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp135 = add i8 %tmp_21_16_6, %tmp_2221" [S4_4/conv1d.h:1541]   --->   Operation 5702 'add' 'tmp135' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5703 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_16_6 = add i8 %macRegisters_16_V_l_6, %tmp135" [S4_4/conv1d.h:1541]   --->   Operation 5703 'add' 'p_Val2_7_16_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5704 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_16_6, i8* %macRegisters_16_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5704 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_31 : Operation 5705 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_3)   --->   "%tmp_2244 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5705 'bitselect' 'tmp_2244' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5706 [1/1] (0.00ns)   --->   "%tmp_2246 = sext i7 %tmp_2245 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5706 'sext' 'tmp_2246' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5707 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_3)   --->   "%tmp_2248 = trunc i70 %p_Val2_3_17_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5707 'trunc' 'tmp_2248' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_3)   --->   "%tmp_566 = or i1 %tmp_2248, %tmp_2244" [S4_4/conv1d.h:1535]   --->   Operation 5708 'or' 'tmp_566' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_3)   --->   "%tmp_567 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_17_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5709 'partselect' 'tmp_567' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5710 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_3)   --->   "%tmp_568 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_567, i1 %tmp_566)" [S4_4/conv1d.h:1535]   --->   Operation 5710 'bitconcatenate' 'tmp_568' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5711 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_17_3 = icmp ne i62 %tmp_568, 0" [S4_4/conv1d.h:1535]   --->   Operation 5711 'icmp' 'tmp_20_17_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5712 [1/1] (0.80ns)   --->   "%qb_assign_1_17_3 = and i1 %tmp_20_17_3, %tmp_2247" [S4_4/conv1d.h:1535]   --->   Operation 5712 'and' 'qb_assign_1_17_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5713 [1/1] (0.00ns)   --->   "%tmp_21_17_3 = zext i1 %qb_assign_1_17_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5713 'zext' 'tmp_21_17_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp140 = add i8 %tmp_21_17_3, %tmp_2246" [S4_4/conv1d.h:1541]   --->   Operation 5714 'add' 'tmp140' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5715 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_17_3 = add i8 %macRegisters_17_V_l_3, %tmp140" [S4_4/conv1d.h:1541]   --->   Operation 5715 'add' 'p_Val2_7_17_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5716 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_4)   --->   "%tmp_2249 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5716 'bitselect' 'tmp_2249' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5717 [1/1] (0.00ns)   --->   "%tmp_2251 = sext i7 %tmp_2250 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5717 'sext' 'tmp_2251' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5718 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_4)   --->   "%tmp_2253 = trunc i70 %p_Val2_3_17_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5718 'trunc' 'tmp_2253' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5719 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_4)   --->   "%tmp_570 = or i1 %tmp_2253, %tmp_2249" [S4_4/conv1d.h:1535]   --->   Operation 5719 'or' 'tmp_570' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5720 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_4)   --->   "%tmp_571 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_17_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5720 'partselect' 'tmp_571' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5721 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_4)   --->   "%tmp_572 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_571, i1 %tmp_570)" [S4_4/conv1d.h:1535]   --->   Operation 5721 'bitconcatenate' 'tmp_572' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5722 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_17_4 = icmp ne i62 %tmp_572, 0" [S4_4/conv1d.h:1535]   --->   Operation 5722 'icmp' 'tmp_20_17_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5723 [1/1] (0.80ns)   --->   "%qb_assign_1_17_4 = and i1 %tmp_20_17_4, %tmp_2252" [S4_4/conv1d.h:1535]   --->   Operation 5723 'and' 'qb_assign_1_17_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5724 [1/1] (0.00ns)   --->   "%tmp_21_17_4 = zext i1 %qb_assign_1_17_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5724 'zext' 'tmp_21_17_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp141 = add i8 %tmp_21_17_4, %tmp_2251" [S4_4/conv1d.h:1541]   --->   Operation 5725 'add' 'tmp141' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5726 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_17_4 = add i8 %macRegisters_17_V_l_4, %tmp141" [S4_4/conv1d.h:1541]   --->   Operation 5726 'add' 'p_Val2_7_17_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5727 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_17_4, i8* %macRegisters_17_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5727 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_31 : Operation 5728 [1/2] (8.66ns)   --->   "%p_Val2_3_17_5 = mul i70 %OP2_V_17_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5728 'mul' 'p_Val2_3_17_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5729 [1/1] (0.00ns)   --->   "%tmp_2255 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_17_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5729 'partselect' 'tmp_2255' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5730 [1/1] (0.00ns)   --->   "%tmp_2257 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5730 'bitselect' 'tmp_2257' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5731 [1/2] (8.66ns)   --->   "%p_Val2_3_17_6 = mul i70 %OP2_V_17_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5731 'mul' 'p_Val2_3_17_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5732 [1/1] (0.00ns)   --->   "%tmp_2260 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_17_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5732 'partselect' 'tmp_2260' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5733 [1/1] (0.00ns)   --->   "%tmp_2262 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5733 'bitselect' 'tmp_2262' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5734 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_7)   --->   "%tmp_2264 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5734 'bitselect' 'tmp_2264' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5735 [1/1] (0.00ns)   --->   "%tmp_2266 = sext i7 %tmp_2265 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5735 'sext' 'tmp_2266' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5736 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_7)   --->   "%tmp_2268 = trunc i70 %p_Val2_3_17_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5736 'trunc' 'tmp_2268' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5737 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_7)   --->   "%tmp_582 = or i1 %tmp_2268, %tmp_2264" [S4_4/conv1d.h:1535]   --->   Operation 5737 'or' 'tmp_582' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5738 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_7)   --->   "%tmp_583 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_17_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5738 'partselect' 'tmp_583' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5739 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_7)   --->   "%tmp_584 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_583, i1 %tmp_582)" [S4_4/conv1d.h:1535]   --->   Operation 5739 'bitconcatenate' 'tmp_584' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5740 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_17_7 = icmp ne i62 %tmp_584, 0" [S4_4/conv1d.h:1535]   --->   Operation 5740 'icmp' 'tmp_20_17_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5741 [1/1] (0.80ns)   --->   "%qb_assign_1_17_7 = and i1 %tmp_20_17_7, %tmp_2267" [S4_4/conv1d.h:1535]   --->   Operation 5741 'and' 'qb_assign_1_17_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5742 [1/1] (0.00ns)   --->   "%tmp_21_17_7 = zext i1 %qb_assign_1_17_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5742 'zext' 'tmp_21_17_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp144 = add i8 %tmp_21_17_7, %tmp_2266" [S4_4/conv1d.h:1541]   --->   Operation 5743 'add' 'tmp144' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5744 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_17_7 = add i8 %macRegisters_17_V_l_7, %tmp144" [S4_4/conv1d.h:1541]   --->   Operation 5744 'add' 'p_Val2_7_17_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5745 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_17_7, i8* %macRegisters_17_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5745 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_31 : Operation 5746 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_2)   --->   "%tmp_2279 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5746 'bitselect' 'tmp_2279' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5747 [1/1] (0.00ns)   --->   "%tmp_2281 = sext i7 %tmp_2280 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5747 'sext' 'tmp_2281' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5748 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_2)   --->   "%tmp_2283 = trunc i70 %p_Val2_3_18_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5748 'trunc' 'tmp_2283' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5749 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_2)   --->   "%tmp_594 = or i1 %tmp_2283, %tmp_2279" [S4_4/conv1d.h:1535]   --->   Operation 5749 'or' 'tmp_594' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5750 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_2)   --->   "%tmp_595 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_18_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5750 'partselect' 'tmp_595' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5751 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_2)   --->   "%tmp_596 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_595, i1 %tmp_594)" [S4_4/conv1d.h:1535]   --->   Operation 5751 'bitconcatenate' 'tmp_596' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5752 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_18_2 = icmp ne i62 %tmp_596, 0" [S4_4/conv1d.h:1535]   --->   Operation 5752 'icmp' 'tmp_20_18_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5753 [1/1] (0.80ns)   --->   "%qb_assign_1_18_2 = and i1 %tmp_20_18_2, %tmp_2282" [S4_4/conv1d.h:1535]   --->   Operation 5753 'and' 'qb_assign_1_18_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5754 [1/1] (0.00ns)   --->   "%tmp_21_18_2 = zext i1 %qb_assign_1_18_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5754 'zext' 'tmp_21_18_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp147 = add i8 %tmp_21_18_2, %tmp_2281" [S4_4/conv1d.h:1541]   --->   Operation 5755 'add' 'tmp147' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5756 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_18_2 = add i8 %macRegisters_18_V_l_2, %tmp147" [S4_4/conv1d.h:1541]   --->   Operation 5756 'add' 'p_Val2_7_18_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5757 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_18_2, i8* %macRegisters_18_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5757 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_31 : Operation 5758 [1/2] (8.66ns)   --->   "%p_Val2_3_18_3 = mul i70 %OP2_V_18_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5758 'mul' 'p_Val2_3_18_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5759 [1/1] (0.00ns)   --->   "%tmp_2285 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_18_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5759 'partselect' 'tmp_2285' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5760 [1/1] (0.00ns)   --->   "%tmp_2287 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5760 'bitselect' 'tmp_2287' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5761 [1/2] (8.66ns)   --->   "%p_Val2_3_18_4 = mul i70 %OP2_V_18_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5761 'mul' 'p_Val2_3_18_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5762 [1/1] (0.00ns)   --->   "%tmp_2290 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_18_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5762 'partselect' 'tmp_2290' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5763 [1/1] (0.00ns)   --->   "%tmp_2292 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5763 'bitselect' 'tmp_2292' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5764 [1/1] (0.00ns)   --->   "%OP2_V_18_5_cast = sext i7 %weights25_m_weights_307 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5764 'sext' 'OP2_V_18_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5765 [2/2] (8.66ns)   --->   "%p_Val2_3_18_5 = mul i70 %OP2_V_18_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5765 'mul' 'p_Val2_3_18_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5766 [1/1] (0.00ns)   --->   "%OP2_V_18_6_cast = sext i7 %weights25_m_weights_309 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5766 'sext' 'OP2_V_18_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5767 [2/2] (8.66ns)   --->   "%p_Val2_3_18_6 = mul i70 %OP2_V_18_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5767 'mul' 'p_Val2_3_18_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5768 [1/2] (8.66ns)   --->   "%p_Val2_3_18_7 = mul i70 %OP2_V_18_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5768 'mul' 'p_Val2_3_18_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5769 [1/1] (0.00ns)   --->   "%tmp_2305 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_18_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5769 'partselect' 'tmp_2305' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5770 [1/1] (0.00ns)   --->   "%tmp_2307 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5770 'bitselect' 'tmp_2307' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5771 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18)   --->   "%tmp_2309 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5771 'bitselect' 'tmp_2309' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5772 [1/1] (0.00ns)   --->   "%tmp_2311 = sext i7 %tmp_2310 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5772 'sext' 'tmp_2311' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5773 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18)   --->   "%tmp_2313 = trunc i70 %p_Val2_3_18 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5773 'trunc' 'tmp_2313' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5774 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18)   --->   "%tmp_618 = or i1 %tmp_2313, %tmp_2309" [S4_4/conv1d.h:1535]   --->   Operation 5774 'or' 'tmp_618' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18)   --->   "%tmp_619 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_18, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5775 'partselect' 'tmp_619' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5776 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18)   --->   "%tmp_620 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_619, i1 %tmp_618)" [S4_4/conv1d.h:1535]   --->   Operation 5776 'bitconcatenate' 'tmp_620' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5777 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_18 = icmp ne i62 %tmp_620, 0" [S4_4/conv1d.h:1535]   --->   Operation 5777 'icmp' 'tmp_20_18' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5778 [1/1] (0.80ns)   --->   "%qb_assign_1_18 = and i1 %tmp_20_18, %tmp_2312" [S4_4/conv1d.h:1535]   --->   Operation 5778 'and' 'qb_assign_1_18' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5779 [1/1] (0.00ns)   --->   "%tmp_21_18 = zext i1 %qb_assign_1_18 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5779 'zext' 'tmp_21_18' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp153 = add i8 %tmp_21_18, %tmp_2311" [S4_4/conv1d.h:1541]   --->   Operation 5780 'add' 'tmp153' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5781 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_18 = add i8 %macRegisters_19_V_l, %tmp153" [S4_4/conv1d.h:1541]   --->   Operation 5781 'add' 'p_Val2_7_18' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5782 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_18, i8* %macRegisters_19_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5782 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_31 : Operation 5783 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_1)   --->   "%tmp_2314 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5783 'bitselect' 'tmp_2314' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5784 [1/1] (0.00ns)   --->   "%tmp_2316 = sext i7 %tmp_2315 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5784 'sext' 'tmp_2316' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5785 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_1)   --->   "%tmp_2318 = trunc i70 %p_Val2_3_19_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5785 'trunc' 'tmp_2318' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5786 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_1)   --->   "%tmp_622 = or i1 %tmp_2318, %tmp_2314" [S4_4/conv1d.h:1535]   --->   Operation 5786 'or' 'tmp_622' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5787 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_1)   --->   "%tmp_623 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_19_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5787 'partselect' 'tmp_623' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5788 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_1)   --->   "%tmp_624 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_623, i1 %tmp_622)" [S4_4/conv1d.h:1535]   --->   Operation 5788 'bitconcatenate' 'tmp_624' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5789 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_19_1 = icmp ne i62 %tmp_624, 0" [S4_4/conv1d.h:1535]   --->   Operation 5789 'icmp' 'tmp_20_19_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5790 [1/1] (0.80ns)   --->   "%qb_assign_1_19_1 = and i1 %tmp_20_19_1, %tmp_2317" [S4_4/conv1d.h:1535]   --->   Operation 5790 'and' 'qb_assign_1_19_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5791 [1/1] (0.00ns)   --->   "%tmp_21_19_1 = zext i1 %qb_assign_1_19_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5791 'zext' 'tmp_21_19_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp154 = add i8 %tmp_21_19_1, %tmp_2316" [S4_4/conv1d.h:1541]   --->   Operation 5792 'add' 'tmp154' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5793 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_19_1 = add i8 %macRegisters_19_V_l_1, %tmp154" [S4_4/conv1d.h:1541]   --->   Operation 5793 'add' 'p_Val2_7_19_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5794 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_19_1, i8* %macRegisters_19_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5794 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_31 : Operation 5795 [1/2] (8.66ns)   --->   "%p_Val2_3_19_2 = mul i70 %OP2_V_19_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5795 'mul' 'p_Val2_3_19_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5796 [1/1] (0.00ns)   --->   "%tmp_2320 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_19_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5796 'partselect' 'tmp_2320' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5797 [1/1] (0.00ns)   --->   "%tmp_2322 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5797 'bitselect' 'tmp_2322' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5798 [1/1] (0.00ns)   --->   "%OP2_V_19_3_cast = sext i7 %weights25_m_weights_319 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5798 'sext' 'OP2_V_19_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5799 [2/2] (8.66ns)   --->   "%p_Val2_3_19_3 = mul i70 %OP2_V_19_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5799 'mul' 'p_Val2_3_19_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5800 [1/1] (0.00ns)   --->   "%OP2_V_19_4_cast = sext i7 %weights25_m_weights_321 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5800 'sext' 'OP2_V_19_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5801 [2/2] (8.66ns)   --->   "%p_Val2_3_19_4 = mul i70 %OP2_V_19_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5801 'mul' 'p_Val2_3_19_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5802 [1/2] (2.77ns)   --->   "%weights25_m_weights_323 = load i7* %weights25_m_weights_322, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5802 'load' 'weights25_m_weights_323' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5803 [1/2] (2.77ns)   --->   "%weights25_m_weights_325 = load i7* %weights25_m_weights_324, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5803 'load' 'weights25_m_weights_325' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5804 [1/1] (0.00ns)   --->   "%OP2_V_19_7_cast = sext i7 %weights25_m_weights_327 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5804 'sext' 'OP2_V_19_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5805 [2/2] (8.66ns)   --->   "%p_Val2_3_19_7 = mul i70 %OP2_V_19_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5805 'mul' 'p_Val2_3_19_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5806 [1/2] (8.66ns)   --->   "%p_Val2_3_19 = mul i70 %OP2_V_20_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5806 'mul' 'p_Val2_3_19' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5807 [1/1] (0.00ns)   --->   "%tmp_2350 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_19, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5807 'partselect' 'tmp_2350' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5808 [1/1] (0.00ns)   --->   "%tmp_2352 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5808 'bitselect' 'tmp_2352' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5809 [1/2] (8.66ns)   --->   "%p_Val2_3_20_1 = mul i70 %OP2_V_20_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5809 'mul' 'p_Val2_3_20_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5810 [1/1] (0.00ns)   --->   "%tmp_2355 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_20_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5810 'partselect' 'tmp_2355' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5811 [1/1] (0.00ns)   --->   "%tmp_2357 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5811 'bitselect' 'tmp_2357' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5812 [1/1] (0.00ns)   --->   "%OP2_V_20_2_cast = sext i7 %weights25_m_weights_333 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5812 'sext' 'OP2_V_20_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5813 [2/2] (8.66ns)   --->   "%p_Val2_3_20_2 = mul i70 %OP2_V_20_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5813 'mul' 'p_Val2_3_20_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5814 [1/2] (2.77ns)   --->   "%weights25_m_weights_335 = load i7* %weights25_m_weights_334, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5814 'load' 'weights25_m_weights_335' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5815 [1/2] (2.77ns)   --->   "%weights25_m_weights_337 = load i7* %weights25_m_weights_336, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5815 'load' 'weights25_m_weights_337' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5816 [1/1] (0.00ns)   --->   "%weights25_m_weights_338 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_19" [S4_4/conv1d.h:1529]   --->   Operation 5816 'getelementptr' 'weights25_m_weights_338' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5817 [2/2] (2.77ns)   --->   "%weights25_m_weights_339 = load i7* %weights25_m_weights_338, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5817 'load' 'weights25_m_weights_339' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5818 [1/1] (0.00ns)   --->   "%weights25_m_weights_340 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_19" [S4_4/conv1d.h:1529]   --->   Operation 5818 'getelementptr' 'weights25_m_weights_340' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5819 [2/2] (2.77ns)   --->   "%weights25_m_weights_341 = load i7* %weights25_m_weights_340, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5819 'load' 'weights25_m_weights_341' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5820 [1/2] (2.77ns)   --->   "%weights25_m_weights_343 = load i7* %weights25_m_weights_342, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5820 'load' 'weights25_m_weights_343' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5821 [1/1] (0.00ns)   --->   "%OP2_V_21_cast = sext i7 %weights25_m_weights_345 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5821 'sext' 'OP2_V_21_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5822 [2/2] (8.66ns)   --->   "%p_Val2_3_20 = mul i70 %OP2_V_21_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5822 'mul' 'p_Val2_3_20' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5823 [1/1] (0.00ns)   --->   "%OP2_V_21_1_cast = sext i7 %weights25_m_weights_347 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5823 'sext' 'OP2_V_21_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5824 [2/2] (8.66ns)   --->   "%p_Val2_3_21_1 = mul i70 %OP2_V_21_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5824 'mul' 'p_Val2_3_21_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5825 [1/2] (2.77ns)   --->   "%weights25_m_weights_349 = load i7* %weights25_m_weights_348, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5825 'load' 'weights25_m_weights_349' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5826 [1/1] (0.00ns)   --->   "%weights25_m_weights_350 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_20" [S4_4/conv1d.h:1529]   --->   Operation 5826 'getelementptr' 'weights25_m_weights_350' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5827 [2/2] (2.77ns)   --->   "%weights25_m_weights_351 = load i7* %weights25_m_weights_350, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5827 'load' 'weights25_m_weights_351' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5828 [1/1] (0.00ns)   --->   "%weights25_m_weights_352 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_20" [S4_4/conv1d.h:1529]   --->   Operation 5828 'getelementptr' 'weights25_m_weights_352' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5829 [2/2] (2.77ns)   --->   "%weights25_m_weights_353 = load i7* %weights25_m_weights_352, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5829 'load' 'weights25_m_weights_353' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5830 [1/1] (0.00ns)   --->   "%weights25_m_weights_358 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_20" [S4_4/conv1d.h:1529]   --->   Operation 5830 'getelementptr' 'weights25_m_weights_358' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5831 [2/2] (2.77ns)   --->   "%weights25_m_weights_359 = load i7* %weights25_m_weights_358, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5831 'load' 'weights25_m_weights_359' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5832 [1/2] (2.77ns)   --->   "%weights25_m_weights_361 = load i7* %weights25_m_weights_360, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5832 'load' 'weights25_m_weights_361' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5833 [1/2] (2.77ns)   --->   "%weights25_m_weights_363 = load i7* %weights25_m_weights_362, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5833 'load' 'weights25_m_weights_363' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5834 [1/1] (0.00ns)   --->   "%weights25_m_weights_364 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_21" [S4_4/conv1d.h:1529]   --->   Operation 5834 'getelementptr' 'weights25_m_weights_364' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5835 [2/2] (2.77ns)   --->   "%weights25_m_weights_365 = load i7* %weights25_m_weights_364, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5835 'load' 'weights25_m_weights_365' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5836 [1/1] (0.00ns)   --->   "%tmp_10_22 = zext i10 %tmp_9_15 to i64" [S4_4/conv1d.h:1529]   --->   Operation 5836 'zext' 'tmp_10_22' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5837 [1/1] (0.00ns)   --->   "%weights25_m_weights_376 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_22" [S4_4/conv1d.h:1529]   --->   Operation 5837 'getelementptr' 'weights25_m_weights_376' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5838 [2/2] (2.77ns)   --->   "%weights25_m_weights_377 = load i7* %weights25_m_weights_376, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5838 'load' 'weights25_m_weights_377' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_31 : Operation 5839 [1/1] (0.00ns)   --->   "%weights25_m_weights_378 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_22" [S4_4/conv1d.h:1529]   --->   Operation 5839 'getelementptr' 'weights25_m_weights_378' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_31 : Operation 5840 [2/2] (2.77ns)   --->   "%weights25_m_weights_379 = load i7* %weights25_m_weights_378, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5840 'load' 'weights25_m_weights_379' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 32 <SV = 28> <Delay = 8.66>
ST_32 : Operation 5841 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_16_3, i8* %macRegisters_16_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5841 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_32 : Operation 5842 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_5)   --->   "%tmp_2254 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5842 'bitselect' 'tmp_2254' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5843 [1/1] (0.00ns)   --->   "%tmp_2256 = sext i7 %tmp_2255 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5843 'sext' 'tmp_2256' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5844 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_5)   --->   "%tmp_2258 = trunc i70 %p_Val2_3_17_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5844 'trunc' 'tmp_2258' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5845 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_5)   --->   "%tmp_574 = or i1 %tmp_2258, %tmp_2254" [S4_4/conv1d.h:1535]   --->   Operation 5845 'or' 'tmp_574' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5846 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_5)   --->   "%tmp_575 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_17_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5846 'partselect' 'tmp_575' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5847 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_5)   --->   "%tmp_576 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_575, i1 %tmp_574)" [S4_4/conv1d.h:1535]   --->   Operation 5847 'bitconcatenate' 'tmp_576' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5848 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_17_5 = icmp ne i62 %tmp_576, 0" [S4_4/conv1d.h:1535]   --->   Operation 5848 'icmp' 'tmp_20_17_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5849 [1/1] (0.80ns)   --->   "%qb_assign_1_17_5 = and i1 %tmp_20_17_5, %tmp_2257" [S4_4/conv1d.h:1535]   --->   Operation 5849 'and' 'qb_assign_1_17_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5850 [1/1] (0.00ns)   --->   "%tmp_21_17_5 = zext i1 %qb_assign_1_17_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5850 'zext' 'tmp_21_17_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp142 = add i8 %tmp_21_17_5, %tmp_2256" [S4_4/conv1d.h:1541]   --->   Operation 5851 'add' 'tmp142' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5852 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_17_5 = add i8 %macRegisters_17_V_l_5, %tmp142" [S4_4/conv1d.h:1541]   --->   Operation 5852 'add' 'p_Val2_7_17_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5853 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_17_5, i8* %macRegisters_17_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5853 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_32 : Operation 5854 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_6)   --->   "%tmp_2259 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_17_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5854 'bitselect' 'tmp_2259' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5855 [1/1] (0.00ns)   --->   "%tmp_2261 = sext i7 %tmp_2260 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5855 'sext' 'tmp_2261' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5856 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_6)   --->   "%tmp_2263 = trunc i70 %p_Val2_3_17_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5856 'trunc' 'tmp_2263' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5857 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_6)   --->   "%tmp_578 = or i1 %tmp_2263, %tmp_2259" [S4_4/conv1d.h:1535]   --->   Operation 5857 'or' 'tmp_578' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5858 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_6)   --->   "%tmp_579 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_17_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5858 'partselect' 'tmp_579' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5859 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_17_6)   --->   "%tmp_580 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_579, i1 %tmp_578)" [S4_4/conv1d.h:1535]   --->   Operation 5859 'bitconcatenate' 'tmp_580' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5860 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_17_6 = icmp ne i62 %tmp_580, 0" [S4_4/conv1d.h:1535]   --->   Operation 5860 'icmp' 'tmp_20_17_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5861 [1/1] (0.80ns)   --->   "%qb_assign_1_17_6 = and i1 %tmp_20_17_6, %tmp_2262" [S4_4/conv1d.h:1535]   --->   Operation 5861 'and' 'qb_assign_1_17_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5862 [1/1] (0.00ns)   --->   "%tmp_21_17_6 = zext i1 %qb_assign_1_17_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5862 'zext' 'tmp_21_17_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp143 = add i8 %tmp_21_17_6, %tmp_2261" [S4_4/conv1d.h:1541]   --->   Operation 5863 'add' 'tmp143' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5864 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_17_6 = add i8 %macRegisters_17_V_l_6, %tmp143" [S4_4/conv1d.h:1541]   --->   Operation 5864 'add' 'p_Val2_7_17_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5865 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_17_6, i8* %macRegisters_17_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5865 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_32 : Operation 5866 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_3)   --->   "%tmp_2284 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5866 'bitselect' 'tmp_2284' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5867 [1/1] (0.00ns)   --->   "%tmp_2286 = sext i7 %tmp_2285 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5867 'sext' 'tmp_2286' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5868 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_3)   --->   "%tmp_2288 = trunc i70 %p_Val2_3_18_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5868 'trunc' 'tmp_2288' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5869 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_3)   --->   "%tmp_598 = or i1 %tmp_2288, %tmp_2284" [S4_4/conv1d.h:1535]   --->   Operation 5869 'or' 'tmp_598' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5870 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_3)   --->   "%tmp_599 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_18_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5870 'partselect' 'tmp_599' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5871 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_3)   --->   "%tmp_600 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_599, i1 %tmp_598)" [S4_4/conv1d.h:1535]   --->   Operation 5871 'bitconcatenate' 'tmp_600' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5872 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_18_3 = icmp ne i62 %tmp_600, 0" [S4_4/conv1d.h:1535]   --->   Operation 5872 'icmp' 'tmp_20_18_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5873 [1/1] (0.80ns)   --->   "%qb_assign_1_18_3 = and i1 %tmp_20_18_3, %tmp_2287" [S4_4/conv1d.h:1535]   --->   Operation 5873 'and' 'qb_assign_1_18_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5874 [1/1] (0.00ns)   --->   "%tmp_21_18_3 = zext i1 %qb_assign_1_18_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5874 'zext' 'tmp_21_18_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp148 = add i8 %tmp_21_18_3, %tmp_2286" [S4_4/conv1d.h:1541]   --->   Operation 5875 'add' 'tmp148' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5876 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_18_3 = add i8 %macRegisters_18_V_l_3, %tmp148" [S4_4/conv1d.h:1541]   --->   Operation 5876 'add' 'p_Val2_7_18_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5877 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_4)   --->   "%tmp_2289 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5877 'bitselect' 'tmp_2289' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5878 [1/1] (0.00ns)   --->   "%tmp_2291 = sext i7 %tmp_2290 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5878 'sext' 'tmp_2291' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_4)   --->   "%tmp_2293 = trunc i70 %p_Val2_3_18_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5879 'trunc' 'tmp_2293' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5880 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_4)   --->   "%tmp_602 = or i1 %tmp_2293, %tmp_2289" [S4_4/conv1d.h:1535]   --->   Operation 5880 'or' 'tmp_602' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5881 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_4)   --->   "%tmp_603 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_18_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5881 'partselect' 'tmp_603' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5882 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_4)   --->   "%tmp_604 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_603, i1 %tmp_602)" [S4_4/conv1d.h:1535]   --->   Operation 5882 'bitconcatenate' 'tmp_604' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5883 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_18_4 = icmp ne i62 %tmp_604, 0" [S4_4/conv1d.h:1535]   --->   Operation 5883 'icmp' 'tmp_20_18_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5884 [1/1] (0.80ns)   --->   "%qb_assign_1_18_4 = and i1 %tmp_20_18_4, %tmp_2292" [S4_4/conv1d.h:1535]   --->   Operation 5884 'and' 'qb_assign_1_18_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5885 [1/1] (0.00ns)   --->   "%tmp_21_18_4 = zext i1 %qb_assign_1_18_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5885 'zext' 'tmp_21_18_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp149 = add i8 %tmp_21_18_4, %tmp_2291" [S4_4/conv1d.h:1541]   --->   Operation 5886 'add' 'tmp149' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5887 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_18_4 = add i8 %macRegisters_18_V_l_4, %tmp149" [S4_4/conv1d.h:1541]   --->   Operation 5887 'add' 'p_Val2_7_18_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5888 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_18_4, i8* %macRegisters_18_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5888 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_32 : Operation 5889 [1/2] (8.66ns)   --->   "%p_Val2_3_18_5 = mul i70 %OP2_V_18_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5889 'mul' 'p_Val2_3_18_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5890 [1/1] (0.00ns)   --->   "%tmp_2295 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_18_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5890 'partselect' 'tmp_2295' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5891 [1/1] (0.00ns)   --->   "%tmp_2297 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5891 'bitselect' 'tmp_2297' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5892 [1/2] (8.66ns)   --->   "%p_Val2_3_18_6 = mul i70 %OP2_V_18_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5892 'mul' 'p_Val2_3_18_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5893 [1/1] (0.00ns)   --->   "%tmp_2300 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_18_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5893 'partselect' 'tmp_2300' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5894 [1/1] (0.00ns)   --->   "%tmp_2302 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5894 'bitselect' 'tmp_2302' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5895 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_7)   --->   "%tmp_2304 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5895 'bitselect' 'tmp_2304' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5896 [1/1] (0.00ns)   --->   "%tmp_2306 = sext i7 %tmp_2305 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5896 'sext' 'tmp_2306' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5897 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_7)   --->   "%tmp_2308 = trunc i70 %p_Val2_3_18_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5897 'trunc' 'tmp_2308' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5898 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_7)   --->   "%tmp_614 = or i1 %tmp_2308, %tmp_2304" [S4_4/conv1d.h:1535]   --->   Operation 5898 'or' 'tmp_614' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5899 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_7)   --->   "%tmp_615 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_18_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5899 'partselect' 'tmp_615' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5900 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_7)   --->   "%tmp_616 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_615, i1 %tmp_614)" [S4_4/conv1d.h:1535]   --->   Operation 5900 'bitconcatenate' 'tmp_616' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5901 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_18_7 = icmp ne i62 %tmp_616, 0" [S4_4/conv1d.h:1535]   --->   Operation 5901 'icmp' 'tmp_20_18_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5902 [1/1] (0.80ns)   --->   "%qb_assign_1_18_7 = and i1 %tmp_20_18_7, %tmp_2307" [S4_4/conv1d.h:1535]   --->   Operation 5902 'and' 'qb_assign_1_18_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5903 [1/1] (0.00ns)   --->   "%tmp_21_18_7 = zext i1 %qb_assign_1_18_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5903 'zext' 'tmp_21_18_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp152 = add i8 %tmp_21_18_7, %tmp_2306" [S4_4/conv1d.h:1541]   --->   Operation 5904 'add' 'tmp152' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5905 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_18_7 = add i8 %macRegisters_18_V_l_7, %tmp152" [S4_4/conv1d.h:1541]   --->   Operation 5905 'add' 'p_Val2_7_18_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5906 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_18_7, i8* %macRegisters_18_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5906 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_32 : Operation 5907 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_2)   --->   "%tmp_2319 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5907 'bitselect' 'tmp_2319' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5908 [1/1] (0.00ns)   --->   "%tmp_2321 = sext i7 %tmp_2320 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5908 'sext' 'tmp_2321' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5909 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_2)   --->   "%tmp_2323 = trunc i70 %p_Val2_3_19_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5909 'trunc' 'tmp_2323' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_2)   --->   "%tmp_626 = or i1 %tmp_2323, %tmp_2319" [S4_4/conv1d.h:1535]   --->   Operation 5910 'or' 'tmp_626' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_2)   --->   "%tmp_627 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_19_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5911 'partselect' 'tmp_627' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5912 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_2)   --->   "%tmp_628 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_627, i1 %tmp_626)" [S4_4/conv1d.h:1535]   --->   Operation 5912 'bitconcatenate' 'tmp_628' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5913 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_19_2 = icmp ne i62 %tmp_628, 0" [S4_4/conv1d.h:1535]   --->   Operation 5913 'icmp' 'tmp_20_19_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5914 [1/1] (0.80ns)   --->   "%qb_assign_1_19_2 = and i1 %tmp_20_19_2, %tmp_2322" [S4_4/conv1d.h:1535]   --->   Operation 5914 'and' 'qb_assign_1_19_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5915 [1/1] (0.00ns)   --->   "%tmp_21_19_2 = zext i1 %qb_assign_1_19_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5915 'zext' 'tmp_21_19_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp155 = add i8 %tmp_21_19_2, %tmp_2321" [S4_4/conv1d.h:1541]   --->   Operation 5916 'add' 'tmp155' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5917 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_19_2 = add i8 %macRegisters_19_V_l_2, %tmp155" [S4_4/conv1d.h:1541]   --->   Operation 5917 'add' 'p_Val2_7_19_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5918 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_19_2, i8* %macRegisters_19_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5918 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_32 : Operation 5919 [1/2] (8.66ns)   --->   "%p_Val2_3_19_3 = mul i70 %OP2_V_19_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5919 'mul' 'p_Val2_3_19_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5920 [1/1] (0.00ns)   --->   "%tmp_2325 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_19_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5920 'partselect' 'tmp_2325' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5921 [1/1] (0.00ns)   --->   "%tmp_2327 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5921 'bitselect' 'tmp_2327' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5922 [1/2] (8.66ns)   --->   "%p_Val2_3_19_4 = mul i70 %OP2_V_19_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5922 'mul' 'p_Val2_3_19_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5923 [1/1] (0.00ns)   --->   "%tmp_2330 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_19_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5923 'partselect' 'tmp_2330' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5924 [1/1] (0.00ns)   --->   "%tmp_2332 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5924 'bitselect' 'tmp_2332' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5925 [1/1] (0.00ns)   --->   "%OP2_V_19_5_cast = sext i7 %weights25_m_weights_323 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5925 'sext' 'OP2_V_19_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5926 [2/2] (8.66ns)   --->   "%p_Val2_3_19_5 = mul i70 %OP2_V_19_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5926 'mul' 'p_Val2_3_19_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5927 [1/1] (0.00ns)   --->   "%OP2_V_19_6_cast = sext i7 %weights25_m_weights_325 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5927 'sext' 'OP2_V_19_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5928 [2/2] (8.66ns)   --->   "%p_Val2_3_19_6 = mul i70 %OP2_V_19_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5928 'mul' 'p_Val2_3_19_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5929 [1/2] (8.66ns)   --->   "%p_Val2_3_19_7 = mul i70 %OP2_V_19_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5929 'mul' 'p_Val2_3_19_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5930 [1/1] (0.00ns)   --->   "%tmp_2345 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_19_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5930 'partselect' 'tmp_2345' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5931 [1/1] (0.00ns)   --->   "%tmp_2347 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5931 'bitselect' 'tmp_2347' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5932 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19)   --->   "%tmp_2349 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5932 'bitselect' 'tmp_2349' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5933 [1/1] (0.00ns)   --->   "%tmp_2351 = sext i7 %tmp_2350 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5933 'sext' 'tmp_2351' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5934 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19)   --->   "%tmp_2353 = trunc i70 %p_Val2_3_19 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5934 'trunc' 'tmp_2353' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5935 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19)   --->   "%tmp_650 = or i1 %tmp_2353, %tmp_2349" [S4_4/conv1d.h:1535]   --->   Operation 5935 'or' 'tmp_650' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5936 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19)   --->   "%tmp_651 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_19, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5936 'partselect' 'tmp_651' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5937 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19)   --->   "%tmp_652 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_651, i1 %tmp_650)" [S4_4/conv1d.h:1535]   --->   Operation 5937 'bitconcatenate' 'tmp_652' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5938 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_19 = icmp ne i62 %tmp_652, 0" [S4_4/conv1d.h:1535]   --->   Operation 5938 'icmp' 'tmp_20_19' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5939 [1/1] (0.80ns)   --->   "%qb_assign_1_19 = and i1 %tmp_20_19, %tmp_2352" [S4_4/conv1d.h:1535]   --->   Operation 5939 'and' 'qb_assign_1_19' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5940 [1/1] (0.00ns)   --->   "%tmp_21_19 = zext i1 %qb_assign_1_19 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5940 'zext' 'tmp_21_19' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp161 = add i8 %tmp_21_19, %tmp_2351" [S4_4/conv1d.h:1541]   --->   Operation 5941 'add' 'tmp161' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5942 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_19 = add i8 %macRegisters_20_V_l, %tmp161" [S4_4/conv1d.h:1541]   --->   Operation 5942 'add' 'p_Val2_7_19' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5943 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_19, i8* %macRegisters_20_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5943 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_32 : Operation 5944 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_1)   --->   "%tmp_2354 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5944 'bitselect' 'tmp_2354' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5945 [1/1] (0.00ns)   --->   "%tmp_2356 = sext i7 %tmp_2355 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5945 'sext' 'tmp_2356' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5946 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_1)   --->   "%tmp_2358 = trunc i70 %p_Val2_3_20_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 5946 'trunc' 'tmp_2358' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5947 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_1)   --->   "%tmp_654 = or i1 %tmp_2358, %tmp_2354" [S4_4/conv1d.h:1535]   --->   Operation 5947 'or' 'tmp_654' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5948 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_1)   --->   "%tmp_655 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_20_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 5948 'partselect' 'tmp_655' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5949 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_1)   --->   "%tmp_656 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_655, i1 %tmp_654)" [S4_4/conv1d.h:1535]   --->   Operation 5949 'bitconcatenate' 'tmp_656' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5950 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_20_1 = icmp ne i62 %tmp_656, 0" [S4_4/conv1d.h:1535]   --->   Operation 5950 'icmp' 'tmp_20_20_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5951 [1/1] (0.80ns)   --->   "%qb_assign_1_20_1 = and i1 %tmp_20_20_1, %tmp_2357" [S4_4/conv1d.h:1535]   --->   Operation 5951 'and' 'qb_assign_1_20_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5952 [1/1] (0.00ns)   --->   "%tmp_21_20_1 = zext i1 %qb_assign_1_20_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 5952 'zext' 'tmp_21_20_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp162 = add i8 %tmp_21_20_1, %tmp_2356" [S4_4/conv1d.h:1541]   --->   Operation 5953 'add' 'tmp162' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5954 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_20_1 = add i8 %macRegisters_20_V_l_1, %tmp162" [S4_4/conv1d.h:1541]   --->   Operation 5954 'add' 'p_Val2_7_20_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5955 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_20_1, i8* %macRegisters_20_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 5955 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_32 : Operation 5956 [1/2] (8.66ns)   --->   "%p_Val2_3_20_2 = mul i70 %OP2_V_20_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5956 'mul' 'p_Val2_3_20_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5957 [1/1] (0.00ns)   --->   "%tmp_2360 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_20_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5957 'partselect' 'tmp_2360' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5958 [1/1] (0.00ns)   --->   "%tmp_2362 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5958 'bitselect' 'tmp_2362' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5959 [1/1] (0.00ns)   --->   "%OP2_V_20_3_cast = sext i7 %weights25_m_weights_335 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5959 'sext' 'OP2_V_20_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5960 [2/2] (8.66ns)   --->   "%p_Val2_3_20_3 = mul i70 %OP2_V_20_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5960 'mul' 'p_Val2_3_20_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5961 [1/1] (0.00ns)   --->   "%OP2_V_20_4_cast = sext i7 %weights25_m_weights_337 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5961 'sext' 'OP2_V_20_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5962 [2/2] (8.66ns)   --->   "%p_Val2_3_20_4 = mul i70 %OP2_V_20_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5962 'mul' 'p_Val2_3_20_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5963 [1/2] (2.77ns)   --->   "%weights25_m_weights_339 = load i7* %weights25_m_weights_338, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5963 'load' 'weights25_m_weights_339' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5964 [1/2] (2.77ns)   --->   "%weights25_m_weights_341 = load i7* %weights25_m_weights_340, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5964 'load' 'weights25_m_weights_341' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5965 [1/1] (0.00ns)   --->   "%OP2_V_20_7_cast = sext i7 %weights25_m_weights_343 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5965 'sext' 'OP2_V_20_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5966 [2/2] (8.66ns)   --->   "%p_Val2_3_20_7 = mul i70 %OP2_V_20_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5966 'mul' 'p_Val2_3_20_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5967 [1/2] (8.66ns)   --->   "%p_Val2_3_20 = mul i70 %OP2_V_21_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5967 'mul' 'p_Val2_3_20' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5968 [1/1] (0.00ns)   --->   "%tmp_2390 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_20, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5968 'partselect' 'tmp_2390' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5969 [1/1] (0.00ns)   --->   "%tmp_2392 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5969 'bitselect' 'tmp_2392' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5970 [1/2] (8.66ns)   --->   "%p_Val2_3_21_1 = mul i70 %OP2_V_21_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5970 'mul' 'p_Val2_3_21_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5971 [1/1] (0.00ns)   --->   "%tmp_2395 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_21_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 5971 'partselect' 'tmp_2395' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5972 [1/1] (0.00ns)   --->   "%tmp_2397 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 5972 'bitselect' 'tmp_2397' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5973 [1/1] (0.00ns)   --->   "%OP2_V_21_2_cast = sext i7 %weights25_m_weights_349 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5973 'sext' 'OP2_V_21_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5974 [2/2] (8.66ns)   --->   "%p_Val2_3_21_2 = mul i70 %OP2_V_21_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5974 'mul' 'p_Val2_3_21_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5975 [1/2] (2.77ns)   --->   "%weights25_m_weights_351 = load i7* %weights25_m_weights_350, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5975 'load' 'weights25_m_weights_351' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5976 [1/2] (2.77ns)   --->   "%weights25_m_weights_353 = load i7* %weights25_m_weights_352, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5976 'load' 'weights25_m_weights_353' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5977 [1/1] (0.00ns)   --->   "%weights25_m_weights_354 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_20" [S4_4/conv1d.h:1529]   --->   Operation 5977 'getelementptr' 'weights25_m_weights_354' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5978 [2/2] (2.77ns)   --->   "%weights25_m_weights_355 = load i7* %weights25_m_weights_354, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5978 'load' 'weights25_m_weights_355' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5979 [1/1] (0.00ns)   --->   "%weights25_m_weights_356 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_20" [S4_4/conv1d.h:1529]   --->   Operation 5979 'getelementptr' 'weights25_m_weights_356' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5980 [2/2] (2.77ns)   --->   "%weights25_m_weights_357 = load i7* %weights25_m_weights_356, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5980 'load' 'weights25_m_weights_357' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5981 [1/2] (2.77ns)   --->   "%weights25_m_weights_359 = load i7* %weights25_m_weights_358, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5981 'load' 'weights25_m_weights_359' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5982 [1/1] (0.00ns)   --->   "%OP2_V_22_cast = sext i7 %weights25_m_weights_361 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5982 'sext' 'OP2_V_22_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5983 [2/2] (8.66ns)   --->   "%p_Val2_3_21 = mul i70 %OP2_V_22_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5983 'mul' 'p_Val2_3_21' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5984 [1/1] (0.00ns)   --->   "%OP2_V_22_1_cast = sext i7 %weights25_m_weights_363 to i70" [S4_4/conv1d.h:1535]   --->   Operation 5984 'sext' 'OP2_V_22_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5985 [2/2] (8.66ns)   --->   "%p_Val2_3_22_1 = mul i70 %OP2_V_22_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 5985 'mul' 'p_Val2_3_22_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5986 [1/2] (2.77ns)   --->   "%weights25_m_weights_365 = load i7* %weights25_m_weights_364, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5986 'load' 'weights25_m_weights_365' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5987 [1/1] (0.00ns)   --->   "%weights25_m_weights_366 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_21" [S4_4/conv1d.h:1529]   --->   Operation 5987 'getelementptr' 'weights25_m_weights_366' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5988 [2/2] (2.77ns)   --->   "%weights25_m_weights_367 = load i7* %weights25_m_weights_366, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5988 'load' 'weights25_m_weights_367' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5989 [1/1] (0.00ns)   --->   "%weights25_m_weights_368 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_21" [S4_4/conv1d.h:1529]   --->   Operation 5989 'getelementptr' 'weights25_m_weights_368' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5990 [2/2] (2.77ns)   --->   "%weights25_m_weights_369 = load i7* %weights25_m_weights_368, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5990 'load' 'weights25_m_weights_369' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5991 [1/1] (0.00ns)   --->   "%weights25_m_weights_374 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_21" [S4_4/conv1d.h:1529]   --->   Operation 5991 'getelementptr' 'weights25_m_weights_374' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5992 [2/2] (2.77ns)   --->   "%weights25_m_weights_375 = load i7* %weights25_m_weights_374, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5992 'load' 'weights25_m_weights_375' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5993 [1/2] (2.77ns)   --->   "%weights25_m_weights_377 = load i7* %weights25_m_weights_376, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5993 'load' 'weights25_m_weights_377' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5994 [1/2] (2.77ns)   --->   "%weights25_m_weights_379 = load i7* %weights25_m_weights_378, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5994 'load' 'weights25_m_weights_379' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5995 [1/1] (0.00ns)   --->   "%weights25_m_weights_380 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_22" [S4_4/conv1d.h:1529]   --->   Operation 5995 'getelementptr' 'weights25_m_weights_380' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5996 [2/2] (2.77ns)   --->   "%weights25_m_weights_381 = load i7* %weights25_m_weights_380, align 1" [S4_4/conv1d.h:1529]   --->   Operation 5996 'load' 'weights25_m_weights_381' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 5997 [1/1] (0.00ns)   --->   "%tmp_9_23_cast = sext i9 %tmp_9_3 to i10" [S4_4/conv1d.h:1529]   --->   Operation 5997 'sext' 'tmp_9_23_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5998 [1/1] (0.00ns)   --->   "%tmp_10_23 = zext i10 %tmp_9_23_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 5998 'zext' 'tmp_10_23' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 5999 [1/1] (0.00ns)   --->   "%weights25_m_weights_392 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_23" [S4_4/conv1d.h:1529]   --->   Operation 5999 'getelementptr' 'weights25_m_weights_392' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 6000 [2/2] (2.77ns)   --->   "%weights25_m_weights_393 = load i7* %weights25_m_weights_392, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6000 'load' 'weights25_m_weights_393' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_32 : Operation 6001 [1/1] (0.00ns)   --->   "%weights25_m_weights_394 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_23" [S4_4/conv1d.h:1529]   --->   Operation 6001 'getelementptr' 'weights25_m_weights_394' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_32 : Operation 6002 [2/2] (2.77ns)   --->   "%weights25_m_weights_395 = load i7* %weights25_m_weights_394, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6002 'load' 'weights25_m_weights_395' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 33 <SV = 29> <Delay = 8.66>
ST_33 : Operation 6003 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_17_3, i8* %macRegisters_17_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6003 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_33 : Operation 6004 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_5)   --->   "%tmp_2294 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6004 'bitselect' 'tmp_2294' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6005 [1/1] (0.00ns)   --->   "%tmp_2296 = sext i7 %tmp_2295 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6005 'sext' 'tmp_2296' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6006 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_5)   --->   "%tmp_2298 = trunc i70 %p_Val2_3_18_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6006 'trunc' 'tmp_2298' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6007 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_5)   --->   "%tmp_606 = or i1 %tmp_2298, %tmp_2294" [S4_4/conv1d.h:1535]   --->   Operation 6007 'or' 'tmp_606' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6008 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_5)   --->   "%tmp_607 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_18_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6008 'partselect' 'tmp_607' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6009 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_5)   --->   "%tmp_608 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_607, i1 %tmp_606)" [S4_4/conv1d.h:1535]   --->   Operation 6009 'bitconcatenate' 'tmp_608' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6010 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_18_5 = icmp ne i62 %tmp_608, 0" [S4_4/conv1d.h:1535]   --->   Operation 6010 'icmp' 'tmp_20_18_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6011 [1/1] (0.80ns)   --->   "%qb_assign_1_18_5 = and i1 %tmp_20_18_5, %tmp_2297" [S4_4/conv1d.h:1535]   --->   Operation 6011 'and' 'qb_assign_1_18_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6012 [1/1] (0.00ns)   --->   "%tmp_21_18_5 = zext i1 %qb_assign_1_18_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6012 'zext' 'tmp_21_18_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp150 = add i8 %tmp_21_18_5, %tmp_2296" [S4_4/conv1d.h:1541]   --->   Operation 6013 'add' 'tmp150' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6014 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_18_5 = add i8 %macRegisters_18_V_l_5, %tmp150" [S4_4/conv1d.h:1541]   --->   Operation 6014 'add' 'p_Val2_7_18_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6015 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_18_5, i8* %macRegisters_18_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6015 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_33 : Operation 6016 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_6)   --->   "%tmp_2299 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_18_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6016 'bitselect' 'tmp_2299' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6017 [1/1] (0.00ns)   --->   "%tmp_2301 = sext i7 %tmp_2300 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6017 'sext' 'tmp_2301' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6018 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_6)   --->   "%tmp_2303 = trunc i70 %p_Val2_3_18_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6018 'trunc' 'tmp_2303' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6019 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_6)   --->   "%tmp_610 = or i1 %tmp_2303, %tmp_2299" [S4_4/conv1d.h:1535]   --->   Operation 6019 'or' 'tmp_610' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6020 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_6)   --->   "%tmp_611 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_18_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6020 'partselect' 'tmp_611' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6021 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_18_6)   --->   "%tmp_612 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_611, i1 %tmp_610)" [S4_4/conv1d.h:1535]   --->   Operation 6021 'bitconcatenate' 'tmp_612' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6022 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_18_6 = icmp ne i62 %tmp_612, 0" [S4_4/conv1d.h:1535]   --->   Operation 6022 'icmp' 'tmp_20_18_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6023 [1/1] (0.80ns)   --->   "%qb_assign_1_18_6 = and i1 %tmp_20_18_6, %tmp_2302" [S4_4/conv1d.h:1535]   --->   Operation 6023 'and' 'qb_assign_1_18_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6024 [1/1] (0.00ns)   --->   "%tmp_21_18_6 = zext i1 %qb_assign_1_18_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6024 'zext' 'tmp_21_18_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp151 = add i8 %tmp_21_18_6, %tmp_2301" [S4_4/conv1d.h:1541]   --->   Operation 6025 'add' 'tmp151' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6026 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_18_6 = add i8 %macRegisters_18_V_l_6, %tmp151" [S4_4/conv1d.h:1541]   --->   Operation 6026 'add' 'p_Val2_7_18_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6027 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_18_6, i8* %macRegisters_18_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6027 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_33 : Operation 6028 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_3)   --->   "%tmp_2324 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6028 'bitselect' 'tmp_2324' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6029 [1/1] (0.00ns)   --->   "%tmp_2326 = sext i7 %tmp_2325 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6029 'sext' 'tmp_2326' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6030 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_3)   --->   "%tmp_2328 = trunc i70 %p_Val2_3_19_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6030 'trunc' 'tmp_2328' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_3)   --->   "%tmp_630 = or i1 %tmp_2328, %tmp_2324" [S4_4/conv1d.h:1535]   --->   Operation 6031 'or' 'tmp_630' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6032 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_3)   --->   "%tmp_631 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_19_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6032 'partselect' 'tmp_631' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6033 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_3)   --->   "%tmp_632 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_631, i1 %tmp_630)" [S4_4/conv1d.h:1535]   --->   Operation 6033 'bitconcatenate' 'tmp_632' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6034 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_19_3 = icmp ne i62 %tmp_632, 0" [S4_4/conv1d.h:1535]   --->   Operation 6034 'icmp' 'tmp_20_19_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6035 [1/1] (0.80ns)   --->   "%qb_assign_1_19_3 = and i1 %tmp_20_19_3, %tmp_2327" [S4_4/conv1d.h:1535]   --->   Operation 6035 'and' 'qb_assign_1_19_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6036 [1/1] (0.00ns)   --->   "%tmp_21_19_3 = zext i1 %qb_assign_1_19_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6036 'zext' 'tmp_21_19_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp156 = add i8 %tmp_21_19_3, %tmp_2326" [S4_4/conv1d.h:1541]   --->   Operation 6037 'add' 'tmp156' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6038 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_19_3 = add i8 %macRegisters_19_V_l_3, %tmp156" [S4_4/conv1d.h:1541]   --->   Operation 6038 'add' 'p_Val2_7_19_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6039 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_4)   --->   "%tmp_2329 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6039 'bitselect' 'tmp_2329' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6040 [1/1] (0.00ns)   --->   "%tmp_2331 = sext i7 %tmp_2330 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6040 'sext' 'tmp_2331' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6041 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_4)   --->   "%tmp_2333 = trunc i70 %p_Val2_3_19_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6041 'trunc' 'tmp_2333' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6042 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_4)   --->   "%tmp_634 = or i1 %tmp_2333, %tmp_2329" [S4_4/conv1d.h:1535]   --->   Operation 6042 'or' 'tmp_634' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6043 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_4)   --->   "%tmp_635 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_19_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6043 'partselect' 'tmp_635' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6044 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_4)   --->   "%tmp_636 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_635, i1 %tmp_634)" [S4_4/conv1d.h:1535]   --->   Operation 6044 'bitconcatenate' 'tmp_636' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6045 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_19_4 = icmp ne i62 %tmp_636, 0" [S4_4/conv1d.h:1535]   --->   Operation 6045 'icmp' 'tmp_20_19_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6046 [1/1] (0.80ns)   --->   "%qb_assign_1_19_4 = and i1 %tmp_20_19_4, %tmp_2332" [S4_4/conv1d.h:1535]   --->   Operation 6046 'and' 'qb_assign_1_19_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6047 [1/1] (0.00ns)   --->   "%tmp_21_19_4 = zext i1 %qb_assign_1_19_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6047 'zext' 'tmp_21_19_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp157 = add i8 %tmp_21_19_4, %tmp_2331" [S4_4/conv1d.h:1541]   --->   Operation 6048 'add' 'tmp157' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6049 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_19_4 = add i8 %macRegisters_19_V_l_4, %tmp157" [S4_4/conv1d.h:1541]   --->   Operation 6049 'add' 'p_Val2_7_19_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6050 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_19_4, i8* %macRegisters_19_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6050 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_33 : Operation 6051 [1/2] (8.66ns)   --->   "%p_Val2_3_19_5 = mul i70 %OP2_V_19_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6051 'mul' 'p_Val2_3_19_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6052 [1/1] (0.00ns)   --->   "%tmp_2335 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_19_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6052 'partselect' 'tmp_2335' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6053 [1/1] (0.00ns)   --->   "%tmp_2337 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6053 'bitselect' 'tmp_2337' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6054 [1/2] (8.66ns)   --->   "%p_Val2_3_19_6 = mul i70 %OP2_V_19_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6054 'mul' 'p_Val2_3_19_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6055 [1/1] (0.00ns)   --->   "%tmp_2340 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_19_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6055 'partselect' 'tmp_2340' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6056 [1/1] (0.00ns)   --->   "%tmp_2342 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6056 'bitselect' 'tmp_2342' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_7)   --->   "%tmp_2344 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6057 'bitselect' 'tmp_2344' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6058 [1/1] (0.00ns)   --->   "%tmp_2346 = sext i7 %tmp_2345 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6058 'sext' 'tmp_2346' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6059 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_7)   --->   "%tmp_2348 = trunc i70 %p_Val2_3_19_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6059 'trunc' 'tmp_2348' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6060 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_7)   --->   "%tmp_646 = or i1 %tmp_2348, %tmp_2344" [S4_4/conv1d.h:1535]   --->   Operation 6060 'or' 'tmp_646' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6061 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_7)   --->   "%tmp_647 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_19_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6061 'partselect' 'tmp_647' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6062 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_7)   --->   "%tmp_648 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_647, i1 %tmp_646)" [S4_4/conv1d.h:1535]   --->   Operation 6062 'bitconcatenate' 'tmp_648' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6063 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_19_7 = icmp ne i62 %tmp_648, 0" [S4_4/conv1d.h:1535]   --->   Operation 6063 'icmp' 'tmp_20_19_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6064 [1/1] (0.80ns)   --->   "%qb_assign_1_19_7 = and i1 %tmp_20_19_7, %tmp_2347" [S4_4/conv1d.h:1535]   --->   Operation 6064 'and' 'qb_assign_1_19_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6065 [1/1] (0.00ns)   --->   "%tmp_21_19_7 = zext i1 %qb_assign_1_19_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6065 'zext' 'tmp_21_19_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp160 = add i8 %tmp_21_19_7, %tmp_2346" [S4_4/conv1d.h:1541]   --->   Operation 6066 'add' 'tmp160' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6067 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_19_7 = add i8 %macRegisters_19_V_l_7, %tmp160" [S4_4/conv1d.h:1541]   --->   Operation 6067 'add' 'p_Val2_7_19_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6068 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_19_7, i8* %macRegisters_19_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6068 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_33 : Operation 6069 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_2)   --->   "%tmp_2359 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6069 'bitselect' 'tmp_2359' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6070 [1/1] (0.00ns)   --->   "%tmp_2361 = sext i7 %tmp_2360 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6070 'sext' 'tmp_2361' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6071 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_2)   --->   "%tmp_2363 = trunc i70 %p_Val2_3_20_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6071 'trunc' 'tmp_2363' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6072 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_2)   --->   "%tmp_658 = or i1 %tmp_2363, %tmp_2359" [S4_4/conv1d.h:1535]   --->   Operation 6072 'or' 'tmp_658' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6073 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_2)   --->   "%tmp_659 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_20_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6073 'partselect' 'tmp_659' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6074 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_2)   --->   "%tmp_660 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_659, i1 %tmp_658)" [S4_4/conv1d.h:1535]   --->   Operation 6074 'bitconcatenate' 'tmp_660' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6075 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_20_2 = icmp ne i62 %tmp_660, 0" [S4_4/conv1d.h:1535]   --->   Operation 6075 'icmp' 'tmp_20_20_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6076 [1/1] (0.80ns)   --->   "%qb_assign_1_20_2 = and i1 %tmp_20_20_2, %tmp_2362" [S4_4/conv1d.h:1535]   --->   Operation 6076 'and' 'qb_assign_1_20_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6077 [1/1] (0.00ns)   --->   "%tmp_21_20_2 = zext i1 %qb_assign_1_20_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6077 'zext' 'tmp_21_20_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp163 = add i8 %tmp_21_20_2, %tmp_2361" [S4_4/conv1d.h:1541]   --->   Operation 6078 'add' 'tmp163' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6079 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_20_2 = add i8 %macRegisters_20_V_l_2, %tmp163" [S4_4/conv1d.h:1541]   --->   Operation 6079 'add' 'p_Val2_7_20_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6080 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_20_2, i8* %macRegisters_20_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6080 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_33 : Operation 6081 [1/2] (8.66ns)   --->   "%p_Val2_3_20_3 = mul i70 %OP2_V_20_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6081 'mul' 'p_Val2_3_20_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6082 [1/1] (0.00ns)   --->   "%tmp_2365 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_20_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6082 'partselect' 'tmp_2365' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6083 [1/1] (0.00ns)   --->   "%tmp_2367 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6083 'bitselect' 'tmp_2367' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6084 [1/2] (8.66ns)   --->   "%p_Val2_3_20_4 = mul i70 %OP2_V_20_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6084 'mul' 'p_Val2_3_20_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6085 [1/1] (0.00ns)   --->   "%tmp_2370 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_20_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6085 'partselect' 'tmp_2370' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6086 [1/1] (0.00ns)   --->   "%tmp_2372 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6086 'bitselect' 'tmp_2372' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6087 [1/1] (0.00ns)   --->   "%OP2_V_20_5_cast = sext i7 %weights25_m_weights_339 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6087 'sext' 'OP2_V_20_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6088 [2/2] (8.66ns)   --->   "%p_Val2_3_20_5 = mul i70 %OP2_V_20_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6088 'mul' 'p_Val2_3_20_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6089 [1/1] (0.00ns)   --->   "%OP2_V_20_6_cast = sext i7 %weights25_m_weights_341 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6089 'sext' 'OP2_V_20_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6090 [2/2] (8.66ns)   --->   "%p_Val2_3_20_6 = mul i70 %OP2_V_20_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6090 'mul' 'p_Val2_3_20_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6091 [1/2] (8.66ns)   --->   "%p_Val2_3_20_7 = mul i70 %OP2_V_20_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6091 'mul' 'p_Val2_3_20_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6092 [1/1] (0.00ns)   --->   "%tmp_2385 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_20_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6092 'partselect' 'tmp_2385' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6093 [1/1] (0.00ns)   --->   "%tmp_2387 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6093 'bitselect' 'tmp_2387' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6094 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20)   --->   "%tmp_2389 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6094 'bitselect' 'tmp_2389' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6095 [1/1] (0.00ns)   --->   "%tmp_2391 = sext i7 %tmp_2390 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6095 'sext' 'tmp_2391' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6096 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20)   --->   "%tmp_2393 = trunc i70 %p_Val2_3_20 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6096 'trunc' 'tmp_2393' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6097 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20)   --->   "%tmp_682 = or i1 %tmp_2393, %tmp_2389" [S4_4/conv1d.h:1535]   --->   Operation 6097 'or' 'tmp_682' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20)   --->   "%tmp_683 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_20, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6098 'partselect' 'tmp_683' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6099 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20)   --->   "%tmp_684 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_683, i1 %tmp_682)" [S4_4/conv1d.h:1535]   --->   Operation 6099 'bitconcatenate' 'tmp_684' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6100 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_20 = icmp ne i62 %tmp_684, 0" [S4_4/conv1d.h:1535]   --->   Operation 6100 'icmp' 'tmp_20_20' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6101 [1/1] (0.80ns)   --->   "%qb_assign_1_20 = and i1 %tmp_20_20, %tmp_2392" [S4_4/conv1d.h:1535]   --->   Operation 6101 'and' 'qb_assign_1_20' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6102 [1/1] (0.00ns)   --->   "%tmp_21_20 = zext i1 %qb_assign_1_20 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6102 'zext' 'tmp_21_20' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp169 = add i8 %tmp_21_20, %tmp_2391" [S4_4/conv1d.h:1541]   --->   Operation 6103 'add' 'tmp169' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6104 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_20 = add i8 %macRegisters_21_V_l, %tmp169" [S4_4/conv1d.h:1541]   --->   Operation 6104 'add' 'p_Val2_7_20' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6105 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_20, i8* %macRegisters_21_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6105 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_33 : Operation 6106 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_1)   --->   "%tmp_2394 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6106 'bitselect' 'tmp_2394' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6107 [1/1] (0.00ns)   --->   "%tmp_2396 = sext i7 %tmp_2395 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6107 'sext' 'tmp_2396' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6108 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_1)   --->   "%tmp_2398 = trunc i70 %p_Val2_3_21_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6108 'trunc' 'tmp_2398' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6109 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_1)   --->   "%tmp_686 = or i1 %tmp_2398, %tmp_2394" [S4_4/conv1d.h:1535]   --->   Operation 6109 'or' 'tmp_686' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6110 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_1)   --->   "%tmp_687 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_21_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6110 'partselect' 'tmp_687' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6111 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_1)   --->   "%tmp_688 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_687, i1 %tmp_686)" [S4_4/conv1d.h:1535]   --->   Operation 6111 'bitconcatenate' 'tmp_688' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6112 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_21_1 = icmp ne i62 %tmp_688, 0" [S4_4/conv1d.h:1535]   --->   Operation 6112 'icmp' 'tmp_20_21_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6113 [1/1] (0.80ns)   --->   "%qb_assign_1_21_1 = and i1 %tmp_20_21_1, %tmp_2397" [S4_4/conv1d.h:1535]   --->   Operation 6113 'and' 'qb_assign_1_21_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6114 [1/1] (0.00ns)   --->   "%tmp_21_21_1 = zext i1 %qb_assign_1_21_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6114 'zext' 'tmp_21_21_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp170 = add i8 %tmp_21_21_1, %tmp_2396" [S4_4/conv1d.h:1541]   --->   Operation 6115 'add' 'tmp170' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6116 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_21_1 = add i8 %macRegisters_21_V_l_1, %tmp170" [S4_4/conv1d.h:1541]   --->   Operation 6116 'add' 'p_Val2_7_21_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 6117 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_21_1, i8* %macRegisters_21_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6117 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_33 : Operation 6118 [1/2] (8.66ns)   --->   "%p_Val2_3_21_2 = mul i70 %OP2_V_21_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6118 'mul' 'p_Val2_3_21_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6119 [1/1] (0.00ns)   --->   "%tmp_2400 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_21_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6119 'partselect' 'tmp_2400' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6120 [1/1] (0.00ns)   --->   "%tmp_3084 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6120 'bitselect' 'tmp_3084' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6121 [1/1] (0.00ns)   --->   "%OP2_V_21_3_cast = sext i7 %weights25_m_weights_351 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6121 'sext' 'OP2_V_21_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6122 [2/2] (8.66ns)   --->   "%p_Val2_3_21_3 = mul i70 %OP2_V_21_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6122 'mul' 'p_Val2_3_21_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6123 [1/1] (0.00ns)   --->   "%OP2_V_21_4_cast = sext i7 %weights25_m_weights_353 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6123 'sext' 'OP2_V_21_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6124 [2/2] (8.66ns)   --->   "%p_Val2_3_21_4 = mul i70 %OP2_V_21_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6124 'mul' 'p_Val2_3_21_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6125 [1/2] (2.77ns)   --->   "%weights25_m_weights_355 = load i7* %weights25_m_weights_354, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6125 'load' 'weights25_m_weights_355' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6126 [1/2] (2.77ns)   --->   "%weights25_m_weights_357 = load i7* %weights25_m_weights_356, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6126 'load' 'weights25_m_weights_357' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6127 [1/1] (0.00ns)   --->   "%OP2_V_21_7_cast = sext i7 %weights25_m_weights_359 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6127 'sext' 'OP2_V_21_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6128 [2/2] (8.66ns)   --->   "%p_Val2_3_21_7 = mul i70 %OP2_V_21_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6128 'mul' 'p_Val2_3_21_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6129 [1/2] (8.66ns)   --->   "%p_Val2_3_21 = mul i70 %OP2_V_22_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6129 'mul' 'p_Val2_3_21' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6130 [1/1] (0.00ns)   --->   "%tmp_2412 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_21, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6130 'partselect' 'tmp_2412' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6131 [1/1] (0.00ns)   --->   "%tmp_3102 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6131 'bitselect' 'tmp_3102' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6132 [1/2] (8.66ns)   --->   "%p_Val2_3_22_1 = mul i70 %OP2_V_22_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6132 'mul' 'p_Val2_3_22_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6133 [1/1] (0.00ns)   --->   "%tmp_2414 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_22_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6133 'partselect' 'tmp_2414' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6134 [1/1] (0.00ns)   --->   "%tmp_3105 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6134 'bitselect' 'tmp_3105' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6135 [1/1] (0.00ns)   --->   "%OP2_V_22_2_cast = sext i7 %weights25_m_weights_365 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6135 'sext' 'OP2_V_22_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6136 [2/2] (8.66ns)   --->   "%p_Val2_3_22_2 = mul i70 %OP2_V_22_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6136 'mul' 'p_Val2_3_22_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6137 [1/2] (2.77ns)   --->   "%weights25_m_weights_367 = load i7* %weights25_m_weights_366, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6137 'load' 'weights25_m_weights_367' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6138 [1/2] (2.77ns)   --->   "%weights25_m_weights_369 = load i7* %weights25_m_weights_368, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6138 'load' 'weights25_m_weights_369' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6139 [1/1] (0.00ns)   --->   "%weights25_m_weights_370 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_21" [S4_4/conv1d.h:1529]   --->   Operation 6139 'getelementptr' 'weights25_m_weights_370' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6140 [2/2] (2.77ns)   --->   "%weights25_m_weights_371 = load i7* %weights25_m_weights_370, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6140 'load' 'weights25_m_weights_371' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6141 [1/1] (0.00ns)   --->   "%weights25_m_weights_372 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_21" [S4_4/conv1d.h:1529]   --->   Operation 6141 'getelementptr' 'weights25_m_weights_372' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6142 [2/2] (2.77ns)   --->   "%weights25_m_weights_373 = load i7* %weights25_m_weights_372, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6142 'load' 'weights25_m_weights_373' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6143 [1/2] (2.77ns)   --->   "%weights25_m_weights_375 = load i7* %weights25_m_weights_374, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6143 'load' 'weights25_m_weights_375' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6144 [1/1] (0.00ns)   --->   "%OP2_V_23_cast = sext i7 %weights25_m_weights_377 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6144 'sext' 'OP2_V_23_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6145 [2/2] (8.66ns)   --->   "%p_Val2_3_22 = mul i70 %OP2_V_23_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6145 'mul' 'p_Val2_3_22' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6146 [1/1] (0.00ns)   --->   "%OP2_V_23_1_cast = sext i7 %weights25_m_weights_379 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6146 'sext' 'OP2_V_23_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6147 [2/2] (8.66ns)   --->   "%p_Val2_3_23_1 = mul i70 %OP2_V_23_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6147 'mul' 'p_Val2_3_23_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 6148 [1/2] (2.77ns)   --->   "%weights25_m_weights_381 = load i7* %weights25_m_weights_380, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6148 'load' 'weights25_m_weights_381' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6149 [1/1] (0.00ns)   --->   "%weights25_m_weights_382 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_22" [S4_4/conv1d.h:1529]   --->   Operation 6149 'getelementptr' 'weights25_m_weights_382' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6150 [2/2] (2.77ns)   --->   "%weights25_m_weights_383 = load i7* %weights25_m_weights_382, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6150 'load' 'weights25_m_weights_383' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6151 [1/1] (0.00ns)   --->   "%weights25_m_weights_384 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_22" [S4_4/conv1d.h:1529]   --->   Operation 6151 'getelementptr' 'weights25_m_weights_384' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6152 [2/2] (2.77ns)   --->   "%weights25_m_weights_385 = load i7* %weights25_m_weights_384, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6152 'load' 'weights25_m_weights_385' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6153 [1/1] (0.00ns)   --->   "%weights25_m_weights_390 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_22" [S4_4/conv1d.h:1529]   --->   Operation 6153 'getelementptr' 'weights25_m_weights_390' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6154 [2/2] (2.77ns)   --->   "%weights25_m_weights_391 = load i7* %weights25_m_weights_390, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6154 'load' 'weights25_m_weights_391' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6155 [1/2] (2.77ns)   --->   "%weights25_m_weights_393 = load i7* %weights25_m_weights_392, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6155 'load' 'weights25_m_weights_393' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6156 [1/2] (2.77ns)   --->   "%weights25_m_weights_395 = load i7* %weights25_m_weights_394, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6156 'load' 'weights25_m_weights_395' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6157 [1/1] (0.00ns)   --->   "%weights25_m_weights_396 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_23" [S4_4/conv1d.h:1529]   --->   Operation 6157 'getelementptr' 'weights25_m_weights_396' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6158 [2/2] (2.77ns)   --->   "%weights25_m_weights_397 = load i7* %weights25_m_weights_396, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6158 'load' 'weights25_m_weights_397' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6159 [1/1] (0.00ns)   --->   "%tmp_9_24_cast = sext i9 %tmp_9_9 to i10" [S4_4/conv1d.h:1529]   --->   Operation 6159 'sext' 'tmp_9_24_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6160 [1/1] (0.00ns)   --->   "%tmp_10_24 = zext i10 %tmp_9_24_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 6160 'zext' 'tmp_10_24' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6161 [1/1] (0.00ns)   --->   "%weights25_m_weights_408 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_24" [S4_4/conv1d.h:1529]   --->   Operation 6161 'getelementptr' 'weights25_m_weights_408' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6162 [2/2] (2.77ns)   --->   "%weights25_m_weights_409 = load i7* %weights25_m_weights_408, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6162 'load' 'weights25_m_weights_409' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_33 : Operation 6163 [1/1] (0.00ns)   --->   "%weights25_m_weights_410 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_24" [S4_4/conv1d.h:1529]   --->   Operation 6163 'getelementptr' 'weights25_m_weights_410' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_33 : Operation 6164 [2/2] (2.77ns)   --->   "%weights25_m_weights_411 = load i7* %weights25_m_weights_410, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6164 'load' 'weights25_m_weights_411' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 34 <SV = 30> <Delay = 8.66>
ST_34 : Operation 6165 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_18_3, i8* %macRegisters_18_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6165 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_34 : Operation 6166 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_5)   --->   "%tmp_2334 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6166 'bitselect' 'tmp_2334' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6167 [1/1] (0.00ns)   --->   "%tmp_2336 = sext i7 %tmp_2335 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6167 'sext' 'tmp_2336' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6168 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_5)   --->   "%tmp_2338 = trunc i70 %p_Val2_3_19_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6168 'trunc' 'tmp_2338' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6169 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_5)   --->   "%tmp_638 = or i1 %tmp_2338, %tmp_2334" [S4_4/conv1d.h:1535]   --->   Operation 6169 'or' 'tmp_638' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6170 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_5)   --->   "%tmp_639 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_19_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6170 'partselect' 'tmp_639' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6171 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_5)   --->   "%tmp_640 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_639, i1 %tmp_638)" [S4_4/conv1d.h:1535]   --->   Operation 6171 'bitconcatenate' 'tmp_640' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6172 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_19_5 = icmp ne i62 %tmp_640, 0" [S4_4/conv1d.h:1535]   --->   Operation 6172 'icmp' 'tmp_20_19_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6173 [1/1] (0.80ns)   --->   "%qb_assign_1_19_5 = and i1 %tmp_20_19_5, %tmp_2337" [S4_4/conv1d.h:1535]   --->   Operation 6173 'and' 'qb_assign_1_19_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6174 [1/1] (0.00ns)   --->   "%tmp_21_19_5 = zext i1 %qb_assign_1_19_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6174 'zext' 'tmp_21_19_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp158 = add i8 %tmp_21_19_5, %tmp_2336" [S4_4/conv1d.h:1541]   --->   Operation 6175 'add' 'tmp158' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6176 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_19_5 = add i8 %macRegisters_19_V_l_5, %tmp158" [S4_4/conv1d.h:1541]   --->   Operation 6176 'add' 'p_Val2_7_19_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6177 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_19_5, i8* %macRegisters_19_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6177 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_34 : Operation 6178 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_6)   --->   "%tmp_2339 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_19_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6178 'bitselect' 'tmp_2339' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6179 [1/1] (0.00ns)   --->   "%tmp_2341 = sext i7 %tmp_2340 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6179 'sext' 'tmp_2341' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6180 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_6)   --->   "%tmp_2343 = trunc i70 %p_Val2_3_19_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6180 'trunc' 'tmp_2343' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6181 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_6)   --->   "%tmp_642 = or i1 %tmp_2343, %tmp_2339" [S4_4/conv1d.h:1535]   --->   Operation 6181 'or' 'tmp_642' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6182 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_6)   --->   "%tmp_643 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_19_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6182 'partselect' 'tmp_643' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6183 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_19_6)   --->   "%tmp_644 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_643, i1 %tmp_642)" [S4_4/conv1d.h:1535]   --->   Operation 6183 'bitconcatenate' 'tmp_644' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6184 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_19_6 = icmp ne i62 %tmp_644, 0" [S4_4/conv1d.h:1535]   --->   Operation 6184 'icmp' 'tmp_20_19_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6185 [1/1] (0.80ns)   --->   "%qb_assign_1_19_6 = and i1 %tmp_20_19_6, %tmp_2342" [S4_4/conv1d.h:1535]   --->   Operation 6185 'and' 'qb_assign_1_19_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6186 [1/1] (0.00ns)   --->   "%tmp_21_19_6 = zext i1 %qb_assign_1_19_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6186 'zext' 'tmp_21_19_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp159 = add i8 %tmp_21_19_6, %tmp_2341" [S4_4/conv1d.h:1541]   --->   Operation 6187 'add' 'tmp159' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6188 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_19_6 = add i8 %macRegisters_19_V_l_6, %tmp159" [S4_4/conv1d.h:1541]   --->   Operation 6188 'add' 'p_Val2_7_19_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6189 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_19_6, i8* %macRegisters_19_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6189 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_34 : Operation 6190 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_3)   --->   "%tmp_2364 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6190 'bitselect' 'tmp_2364' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6191 [1/1] (0.00ns)   --->   "%tmp_2366 = sext i7 %tmp_2365 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6191 'sext' 'tmp_2366' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6192 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_3)   --->   "%tmp_2368 = trunc i70 %p_Val2_3_20_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6192 'trunc' 'tmp_2368' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6193 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_3)   --->   "%tmp_662 = or i1 %tmp_2368, %tmp_2364" [S4_4/conv1d.h:1535]   --->   Operation 6193 'or' 'tmp_662' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6194 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_3)   --->   "%tmp_663 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_20_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6194 'partselect' 'tmp_663' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6195 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_3)   --->   "%tmp_664 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_663, i1 %tmp_662)" [S4_4/conv1d.h:1535]   --->   Operation 6195 'bitconcatenate' 'tmp_664' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6196 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_20_3 = icmp ne i62 %tmp_664, 0" [S4_4/conv1d.h:1535]   --->   Operation 6196 'icmp' 'tmp_20_20_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6197 [1/1] (0.80ns)   --->   "%qb_assign_1_20_3 = and i1 %tmp_20_20_3, %tmp_2367" [S4_4/conv1d.h:1535]   --->   Operation 6197 'and' 'qb_assign_1_20_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6198 [1/1] (0.00ns)   --->   "%tmp_21_20_3 = zext i1 %qb_assign_1_20_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6198 'zext' 'tmp_21_20_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp164 = add i8 %tmp_21_20_3, %tmp_2366" [S4_4/conv1d.h:1541]   --->   Operation 6199 'add' 'tmp164' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6200 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_20_3 = add i8 %macRegisters_20_V_l_3, %tmp164" [S4_4/conv1d.h:1541]   --->   Operation 6200 'add' 'p_Val2_7_20_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6201 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_4)   --->   "%tmp_2369 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6201 'bitselect' 'tmp_2369' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6202 [1/1] (0.00ns)   --->   "%tmp_2371 = sext i7 %tmp_2370 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6202 'sext' 'tmp_2371' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6203 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_4)   --->   "%tmp_2373 = trunc i70 %p_Val2_3_20_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6203 'trunc' 'tmp_2373' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6204 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_4)   --->   "%tmp_666 = or i1 %tmp_2373, %tmp_2369" [S4_4/conv1d.h:1535]   --->   Operation 6204 'or' 'tmp_666' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6205 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_4)   --->   "%tmp_667 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_20_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6205 'partselect' 'tmp_667' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6206 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_4)   --->   "%tmp_668 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_667, i1 %tmp_666)" [S4_4/conv1d.h:1535]   --->   Operation 6206 'bitconcatenate' 'tmp_668' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6207 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_20_4 = icmp ne i62 %tmp_668, 0" [S4_4/conv1d.h:1535]   --->   Operation 6207 'icmp' 'tmp_20_20_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6208 [1/1] (0.80ns)   --->   "%qb_assign_1_20_4 = and i1 %tmp_20_20_4, %tmp_2372" [S4_4/conv1d.h:1535]   --->   Operation 6208 'and' 'qb_assign_1_20_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6209 [1/1] (0.00ns)   --->   "%tmp_21_20_4 = zext i1 %qb_assign_1_20_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6209 'zext' 'tmp_21_20_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp165 = add i8 %tmp_21_20_4, %tmp_2371" [S4_4/conv1d.h:1541]   --->   Operation 6210 'add' 'tmp165' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6211 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_20_4 = add i8 %macRegisters_20_V_l_4, %tmp165" [S4_4/conv1d.h:1541]   --->   Operation 6211 'add' 'p_Val2_7_20_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6212 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_20_4, i8* %macRegisters_20_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6212 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_34 : Operation 6213 [1/2] (8.66ns)   --->   "%p_Val2_3_20_5 = mul i70 %OP2_V_20_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6213 'mul' 'p_Val2_3_20_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6214 [1/1] (0.00ns)   --->   "%tmp_2375 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_20_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6214 'partselect' 'tmp_2375' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6215 [1/1] (0.00ns)   --->   "%tmp_2377 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6215 'bitselect' 'tmp_2377' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6216 [1/2] (8.66ns)   --->   "%p_Val2_3_20_6 = mul i70 %OP2_V_20_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6216 'mul' 'p_Val2_3_20_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6217 [1/1] (0.00ns)   --->   "%tmp_2380 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_20_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6217 'partselect' 'tmp_2380' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6218 [1/1] (0.00ns)   --->   "%tmp_2382 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6218 'bitselect' 'tmp_2382' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6219 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_7)   --->   "%tmp_2384 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6219 'bitselect' 'tmp_2384' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6220 [1/1] (0.00ns)   --->   "%tmp_2386 = sext i7 %tmp_2385 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6220 'sext' 'tmp_2386' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6221 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_7)   --->   "%tmp_2388 = trunc i70 %p_Val2_3_20_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6221 'trunc' 'tmp_2388' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6222 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_7)   --->   "%tmp_678 = or i1 %tmp_2388, %tmp_2384" [S4_4/conv1d.h:1535]   --->   Operation 6222 'or' 'tmp_678' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_7)   --->   "%tmp_679 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_20_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6223 'partselect' 'tmp_679' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6224 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_7)   --->   "%tmp_680 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_679, i1 %tmp_678)" [S4_4/conv1d.h:1535]   --->   Operation 6224 'bitconcatenate' 'tmp_680' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6225 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_20_7 = icmp ne i62 %tmp_680, 0" [S4_4/conv1d.h:1535]   --->   Operation 6225 'icmp' 'tmp_20_20_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6226 [1/1] (0.80ns)   --->   "%qb_assign_1_20_7 = and i1 %tmp_20_20_7, %tmp_2387" [S4_4/conv1d.h:1535]   --->   Operation 6226 'and' 'qb_assign_1_20_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6227 [1/1] (0.00ns)   --->   "%tmp_21_20_7 = zext i1 %qb_assign_1_20_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6227 'zext' 'tmp_21_20_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp168 = add i8 %tmp_21_20_7, %tmp_2386" [S4_4/conv1d.h:1541]   --->   Operation 6228 'add' 'tmp168' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6229 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_20_7 = add i8 %macRegisters_20_V_l_7, %tmp168" [S4_4/conv1d.h:1541]   --->   Operation 6229 'add' 'p_Val2_7_20_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6230 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_20_7, i8* %macRegisters_20_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6230 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_34 : Operation 6231 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_2)   --->   "%tmp_2399 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6231 'bitselect' 'tmp_2399' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6232 [1/1] (0.00ns)   --->   "%tmp_2401 = sext i7 %tmp_2400 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6232 'sext' 'tmp_2401' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6233 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_2)   --->   "%tmp_3085 = trunc i70 %p_Val2_3_21_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6233 'trunc' 'tmp_3085' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6234 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_2)   --->   "%tmp_690 = or i1 %tmp_3085, %tmp_2399" [S4_4/conv1d.h:1535]   --->   Operation 6234 'or' 'tmp_690' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6235 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_2)   --->   "%tmp_691 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_21_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6235 'partselect' 'tmp_691' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6236 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_2)   --->   "%tmp_692 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_691, i1 %tmp_690)" [S4_4/conv1d.h:1535]   --->   Operation 6236 'bitconcatenate' 'tmp_692' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6237 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_21_2 = icmp ne i62 %tmp_692, 0" [S4_4/conv1d.h:1535]   --->   Operation 6237 'icmp' 'tmp_20_21_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6238 [1/1] (0.80ns)   --->   "%qb_assign_1_21_2 = and i1 %tmp_20_21_2, %tmp_3084" [S4_4/conv1d.h:1535]   --->   Operation 6238 'and' 'qb_assign_1_21_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6239 [1/1] (0.00ns)   --->   "%tmp_21_21_2 = zext i1 %qb_assign_1_21_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6239 'zext' 'tmp_21_21_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp171 = add i8 %tmp_21_21_2, %tmp_2401" [S4_4/conv1d.h:1541]   --->   Operation 6240 'add' 'tmp171' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6241 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_21_2 = add i8 %macRegisters_21_V_l_2, %tmp171" [S4_4/conv1d.h:1541]   --->   Operation 6241 'add' 'p_Val2_7_21_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6242 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_21_2, i8* %macRegisters_21_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6242 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_34 : Operation 6243 [1/2] (8.66ns)   --->   "%p_Val2_3_21_3 = mul i70 %OP2_V_21_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6243 'mul' 'p_Val2_3_21_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6244 [1/1] (0.00ns)   --->   "%tmp_2402 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_21_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6244 'partselect' 'tmp_2402' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6245 [1/1] (0.00ns)   --->   "%tmp_3087 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6245 'bitselect' 'tmp_3087' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6246 [1/2] (8.66ns)   --->   "%p_Val2_3_21_4 = mul i70 %OP2_V_21_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6246 'mul' 'p_Val2_3_21_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6247 [1/1] (0.00ns)   --->   "%tmp_2404 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_21_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6247 'partselect' 'tmp_2404' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6248 [1/1] (0.00ns)   --->   "%tmp_3090 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6248 'bitselect' 'tmp_3090' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6249 [1/1] (0.00ns)   --->   "%OP2_V_21_5_cast = sext i7 %weights25_m_weights_355 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6249 'sext' 'OP2_V_21_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6250 [2/2] (8.66ns)   --->   "%p_Val2_3_21_5 = mul i70 %OP2_V_21_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6250 'mul' 'p_Val2_3_21_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6251 [1/1] (0.00ns)   --->   "%OP2_V_21_6_cast = sext i7 %weights25_m_weights_357 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6251 'sext' 'OP2_V_21_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6252 [2/2] (8.66ns)   --->   "%p_Val2_3_21_6 = mul i70 %OP2_V_21_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6252 'mul' 'p_Val2_3_21_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6253 [1/2] (8.66ns)   --->   "%p_Val2_3_21_7 = mul i70 %OP2_V_21_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6253 'mul' 'p_Val2_3_21_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6254 [1/1] (0.00ns)   --->   "%tmp_2410 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_21_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6254 'partselect' 'tmp_2410' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6255 [1/1] (0.00ns)   --->   "%tmp_3099 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6255 'bitselect' 'tmp_3099' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6256 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21)   --->   "%tmp_3101 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6256 'bitselect' 'tmp_3101' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6257 [1/1] (0.00ns)   --->   "%tmp_2413 = sext i7 %tmp_2412 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6257 'sext' 'tmp_2413' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6258 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21)   --->   "%tmp_3103 = trunc i70 %p_Val2_3_21 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6258 'trunc' 'tmp_3103' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6259 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21)   --->   "%tmp_714 = or i1 %tmp_3103, %tmp_3101" [S4_4/conv1d.h:1535]   --->   Operation 6259 'or' 'tmp_714' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21)   --->   "%tmp_715 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_21, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6260 'partselect' 'tmp_715' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6261 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21)   --->   "%tmp_716 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_715, i1 %tmp_714)" [S4_4/conv1d.h:1535]   --->   Operation 6261 'bitconcatenate' 'tmp_716' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6262 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_21 = icmp ne i62 %tmp_716, 0" [S4_4/conv1d.h:1535]   --->   Operation 6262 'icmp' 'tmp_20_21' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6263 [1/1] (0.80ns)   --->   "%qb_assign_1_21 = and i1 %tmp_20_21, %tmp_3102" [S4_4/conv1d.h:1535]   --->   Operation 6263 'and' 'qb_assign_1_21' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6264 [1/1] (0.00ns)   --->   "%tmp_21_21 = zext i1 %qb_assign_1_21 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6264 'zext' 'tmp_21_21' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp177 = add i8 %tmp_21_21, %tmp_2413" [S4_4/conv1d.h:1541]   --->   Operation 6265 'add' 'tmp177' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6266 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_21 = add i8 %macRegisters_22_V_l, %tmp177" [S4_4/conv1d.h:1541]   --->   Operation 6266 'add' 'p_Val2_7_21' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6267 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_21, i8* %macRegisters_22_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6267 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_34 : Operation 6268 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_1)   --->   "%tmp_3104 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6268 'bitselect' 'tmp_3104' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6269 [1/1] (0.00ns)   --->   "%tmp_2415 = sext i7 %tmp_2414 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6269 'sext' 'tmp_2415' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6270 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_1)   --->   "%tmp_3106 = trunc i70 %p_Val2_3_22_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6270 'trunc' 'tmp_3106' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6271 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_1)   --->   "%tmp_718 = or i1 %tmp_3106, %tmp_3104" [S4_4/conv1d.h:1535]   --->   Operation 6271 'or' 'tmp_718' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6272 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_1)   --->   "%tmp_719 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_22_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6272 'partselect' 'tmp_719' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6273 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_1)   --->   "%tmp_720 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_719, i1 %tmp_718)" [S4_4/conv1d.h:1535]   --->   Operation 6273 'bitconcatenate' 'tmp_720' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6274 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_22_1 = icmp ne i62 %tmp_720, 0" [S4_4/conv1d.h:1535]   --->   Operation 6274 'icmp' 'tmp_20_22_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6275 [1/1] (0.80ns)   --->   "%qb_assign_1_22_1 = and i1 %tmp_20_22_1, %tmp_3105" [S4_4/conv1d.h:1535]   --->   Operation 6275 'and' 'qb_assign_1_22_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6276 [1/1] (0.00ns)   --->   "%tmp_21_22_1 = zext i1 %qb_assign_1_22_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6276 'zext' 'tmp_21_22_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp178 = add i8 %tmp_21_22_1, %tmp_2415" [S4_4/conv1d.h:1541]   --->   Operation 6277 'add' 'tmp178' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6278 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_22_1 = add i8 %macRegisters_22_V_l_1, %tmp178" [S4_4/conv1d.h:1541]   --->   Operation 6278 'add' 'p_Val2_7_22_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 6279 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_22_1, i8* %macRegisters_22_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6279 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_34 : Operation 6280 [1/2] (8.66ns)   --->   "%p_Val2_3_22_2 = mul i70 %OP2_V_22_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6280 'mul' 'p_Val2_3_22_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6281 [1/1] (0.00ns)   --->   "%tmp_2416 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_22_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6281 'partselect' 'tmp_2416' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6282 [1/1] (0.00ns)   --->   "%tmp_3108 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6282 'bitselect' 'tmp_3108' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6283 [1/1] (0.00ns)   --->   "%OP2_V_22_3_cast = sext i7 %weights25_m_weights_367 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6283 'sext' 'OP2_V_22_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6284 [2/2] (8.66ns)   --->   "%p_Val2_3_22_3 = mul i70 %OP2_V_22_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6284 'mul' 'p_Val2_3_22_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6285 [1/1] (0.00ns)   --->   "%OP2_V_22_4_cast = sext i7 %weights25_m_weights_369 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6285 'sext' 'OP2_V_22_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6286 [2/2] (8.66ns)   --->   "%p_Val2_3_22_4 = mul i70 %OP2_V_22_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6286 'mul' 'p_Val2_3_22_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6287 [1/2] (2.77ns)   --->   "%weights25_m_weights_371 = load i7* %weights25_m_weights_370, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6287 'load' 'weights25_m_weights_371' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6288 [1/2] (2.77ns)   --->   "%weights25_m_weights_373 = load i7* %weights25_m_weights_372, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6288 'load' 'weights25_m_weights_373' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6289 [1/1] (0.00ns)   --->   "%OP2_V_22_7_cast = sext i7 %weights25_m_weights_375 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6289 'sext' 'OP2_V_22_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6290 [2/2] (8.66ns)   --->   "%p_Val2_3_22_7 = mul i70 %OP2_V_22_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6290 'mul' 'p_Val2_3_22_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6291 [1/2] (8.66ns)   --->   "%p_Val2_3_22 = mul i70 %OP2_V_23_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6291 'mul' 'p_Val2_3_22' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6292 [1/1] (0.00ns)   --->   "%tmp_2428 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_22, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6292 'partselect' 'tmp_2428' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6293 [1/1] (0.00ns)   --->   "%tmp_3126 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6293 'bitselect' 'tmp_3126' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6294 [1/2] (8.66ns)   --->   "%p_Val2_3_23_1 = mul i70 %OP2_V_23_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6294 'mul' 'p_Val2_3_23_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6295 [1/1] (0.00ns)   --->   "%tmp_2430 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_23_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6295 'partselect' 'tmp_2430' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6296 [1/1] (0.00ns)   --->   "%tmp_3129 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6296 'bitselect' 'tmp_3129' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6297 [1/1] (0.00ns)   --->   "%OP2_V_23_2_cast = sext i7 %weights25_m_weights_381 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6297 'sext' 'OP2_V_23_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6298 [2/2] (8.66ns)   --->   "%p_Val2_3_23_2 = mul i70 %OP2_V_23_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6298 'mul' 'p_Val2_3_23_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6299 [1/2] (2.77ns)   --->   "%weights25_m_weights_383 = load i7* %weights25_m_weights_382, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6299 'load' 'weights25_m_weights_383' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6300 [1/2] (2.77ns)   --->   "%weights25_m_weights_385 = load i7* %weights25_m_weights_384, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6300 'load' 'weights25_m_weights_385' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6301 [1/1] (0.00ns)   --->   "%weights25_m_weights_386 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_22" [S4_4/conv1d.h:1529]   --->   Operation 6301 'getelementptr' 'weights25_m_weights_386' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6302 [2/2] (2.77ns)   --->   "%weights25_m_weights_387 = load i7* %weights25_m_weights_386, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6302 'load' 'weights25_m_weights_387' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6303 [1/1] (0.00ns)   --->   "%weights25_m_weights_388 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_22" [S4_4/conv1d.h:1529]   --->   Operation 6303 'getelementptr' 'weights25_m_weights_388' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6304 [2/2] (2.77ns)   --->   "%weights25_m_weights_389 = load i7* %weights25_m_weights_388, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6304 'load' 'weights25_m_weights_389' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6305 [1/2] (2.77ns)   --->   "%weights25_m_weights_391 = load i7* %weights25_m_weights_390, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6305 'load' 'weights25_m_weights_391' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6306 [1/1] (0.00ns)   --->   "%OP2_V_24_cast = sext i7 %weights25_m_weights_393 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6306 'sext' 'OP2_V_24_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6307 [2/2] (8.66ns)   --->   "%p_Val2_3_23 = mul i70 %OP2_V_24_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6307 'mul' 'p_Val2_3_23' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6308 [1/1] (0.00ns)   --->   "%OP2_V_24_1_cast = sext i7 %weights25_m_weights_395 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6308 'sext' 'OP2_V_24_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6309 [2/2] (8.66ns)   --->   "%p_Val2_3_24_1 = mul i70 %OP2_V_24_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6309 'mul' 'p_Val2_3_24_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 6310 [1/2] (2.77ns)   --->   "%weights25_m_weights_397 = load i7* %weights25_m_weights_396, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6310 'load' 'weights25_m_weights_397' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6311 [1/1] (0.00ns)   --->   "%weights25_m_weights_398 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_23" [S4_4/conv1d.h:1529]   --->   Operation 6311 'getelementptr' 'weights25_m_weights_398' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6312 [2/2] (2.77ns)   --->   "%weights25_m_weights_399 = load i7* %weights25_m_weights_398, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6312 'load' 'weights25_m_weights_399' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6313 [1/1] (0.00ns)   --->   "%weights25_m_weights_400 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_23" [S4_4/conv1d.h:1529]   --->   Operation 6313 'getelementptr' 'weights25_m_weights_400' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6314 [2/2] (2.77ns)   --->   "%weights25_m_weights_401 = load i7* %weights25_m_weights_400, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6314 'load' 'weights25_m_weights_401' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6315 [1/1] (0.00ns)   --->   "%weights25_m_weights_406 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_23" [S4_4/conv1d.h:1529]   --->   Operation 6315 'getelementptr' 'weights25_m_weights_406' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6316 [2/2] (2.77ns)   --->   "%weights25_m_weights_407 = load i7* %weights25_m_weights_406, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6316 'load' 'weights25_m_weights_407' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6317 [1/2] (2.77ns)   --->   "%weights25_m_weights_409 = load i7* %weights25_m_weights_408, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6317 'load' 'weights25_m_weights_409' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6318 [1/2] (2.77ns)   --->   "%weights25_m_weights_411 = load i7* %weights25_m_weights_410, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6318 'load' 'weights25_m_weights_411' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6319 [1/1] (0.00ns)   --->   "%weights25_m_weights_412 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_24" [S4_4/conv1d.h:1529]   --->   Operation 6319 'getelementptr' 'weights25_m_weights_412' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6320 [2/2] (2.77ns)   --->   "%weights25_m_weights_413 = load i7* %weights25_m_weights_412, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6320 'load' 'weights25_m_weights_413' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6321 [1/1] (0.00ns)   --->   "%tmp_9_25_cast = sext i9 %tmp_9_4 to i10" [S4_4/conv1d.h:1529]   --->   Operation 6321 'sext' 'tmp_9_25_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6322 [1/1] (0.00ns)   --->   "%tmp_10_25 = zext i10 %tmp_9_25_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 6322 'zext' 'tmp_10_25' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6323 [1/1] (0.00ns)   --->   "%weights25_m_weights_424 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_25" [S4_4/conv1d.h:1529]   --->   Operation 6323 'getelementptr' 'weights25_m_weights_424' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6324 [2/2] (2.77ns)   --->   "%weights25_m_weights_425 = load i7* %weights25_m_weights_424, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6324 'load' 'weights25_m_weights_425' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_34 : Operation 6325 [1/1] (0.00ns)   --->   "%weights25_m_weights_426 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_25" [S4_4/conv1d.h:1529]   --->   Operation 6325 'getelementptr' 'weights25_m_weights_426' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_34 : Operation 6326 [2/2] (2.77ns)   --->   "%weights25_m_weights_427 = load i7* %weights25_m_weights_426, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6326 'load' 'weights25_m_weights_427' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 35 <SV = 31> <Delay = 8.66>
ST_35 : Operation 6327 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_19_3, i8* %macRegisters_19_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6327 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_35 : Operation 6328 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_5)   --->   "%tmp_2374 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6328 'bitselect' 'tmp_2374' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6329 [1/1] (0.00ns)   --->   "%tmp_2376 = sext i7 %tmp_2375 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6329 'sext' 'tmp_2376' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6330 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_5)   --->   "%tmp_2378 = trunc i70 %p_Val2_3_20_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6330 'trunc' 'tmp_2378' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6331 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_5)   --->   "%tmp_670 = or i1 %tmp_2378, %tmp_2374" [S4_4/conv1d.h:1535]   --->   Operation 6331 'or' 'tmp_670' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6332 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_5)   --->   "%tmp_671 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_20_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6332 'partselect' 'tmp_671' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6333 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_5)   --->   "%tmp_672 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_671, i1 %tmp_670)" [S4_4/conv1d.h:1535]   --->   Operation 6333 'bitconcatenate' 'tmp_672' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6334 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_20_5 = icmp ne i62 %tmp_672, 0" [S4_4/conv1d.h:1535]   --->   Operation 6334 'icmp' 'tmp_20_20_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6335 [1/1] (0.80ns)   --->   "%qb_assign_1_20_5 = and i1 %tmp_20_20_5, %tmp_2377" [S4_4/conv1d.h:1535]   --->   Operation 6335 'and' 'qb_assign_1_20_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6336 [1/1] (0.00ns)   --->   "%tmp_21_20_5 = zext i1 %qb_assign_1_20_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6336 'zext' 'tmp_21_20_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp166 = add i8 %tmp_21_20_5, %tmp_2376" [S4_4/conv1d.h:1541]   --->   Operation 6337 'add' 'tmp166' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6338 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_20_5 = add i8 %macRegisters_20_V_l_5, %tmp166" [S4_4/conv1d.h:1541]   --->   Operation 6338 'add' 'p_Val2_7_20_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6339 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_20_5, i8* %macRegisters_20_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6339 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_35 : Operation 6340 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_6)   --->   "%tmp_2379 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_20_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6340 'bitselect' 'tmp_2379' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6341 [1/1] (0.00ns)   --->   "%tmp_2381 = sext i7 %tmp_2380 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6341 'sext' 'tmp_2381' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6342 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_6)   --->   "%tmp_2383 = trunc i70 %p_Val2_3_20_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6342 'trunc' 'tmp_2383' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6343 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_6)   --->   "%tmp_674 = or i1 %tmp_2383, %tmp_2379" [S4_4/conv1d.h:1535]   --->   Operation 6343 'or' 'tmp_674' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6344 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_6)   --->   "%tmp_675 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_20_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6344 'partselect' 'tmp_675' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6345 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_20_6)   --->   "%tmp_676 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_675, i1 %tmp_674)" [S4_4/conv1d.h:1535]   --->   Operation 6345 'bitconcatenate' 'tmp_676' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6346 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_20_6 = icmp ne i62 %tmp_676, 0" [S4_4/conv1d.h:1535]   --->   Operation 6346 'icmp' 'tmp_20_20_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6347 [1/1] (0.80ns)   --->   "%qb_assign_1_20_6 = and i1 %tmp_20_20_6, %tmp_2382" [S4_4/conv1d.h:1535]   --->   Operation 6347 'and' 'qb_assign_1_20_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6348 [1/1] (0.00ns)   --->   "%tmp_21_20_6 = zext i1 %qb_assign_1_20_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6348 'zext' 'tmp_21_20_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp167 = add i8 %tmp_21_20_6, %tmp_2381" [S4_4/conv1d.h:1541]   --->   Operation 6349 'add' 'tmp167' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6350 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_20_6 = add i8 %macRegisters_20_V_l_6, %tmp167" [S4_4/conv1d.h:1541]   --->   Operation 6350 'add' 'p_Val2_7_20_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6351 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_20_6, i8* %macRegisters_20_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6351 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_35 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_3)   --->   "%tmp_3086 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6352 'bitselect' 'tmp_3086' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6353 [1/1] (0.00ns)   --->   "%tmp_2403 = sext i7 %tmp_2402 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6353 'sext' 'tmp_2403' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6354 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_3)   --->   "%tmp_3088 = trunc i70 %p_Val2_3_21_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6354 'trunc' 'tmp_3088' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6355 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_3)   --->   "%tmp_694 = or i1 %tmp_3088, %tmp_3086" [S4_4/conv1d.h:1535]   --->   Operation 6355 'or' 'tmp_694' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6356 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_3)   --->   "%tmp_695 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_21_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6356 'partselect' 'tmp_695' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6357 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_3)   --->   "%tmp_696 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_695, i1 %tmp_694)" [S4_4/conv1d.h:1535]   --->   Operation 6357 'bitconcatenate' 'tmp_696' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6358 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_21_3 = icmp ne i62 %tmp_696, 0" [S4_4/conv1d.h:1535]   --->   Operation 6358 'icmp' 'tmp_20_21_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6359 [1/1] (0.80ns)   --->   "%qb_assign_1_21_3 = and i1 %tmp_20_21_3, %tmp_3087" [S4_4/conv1d.h:1535]   --->   Operation 6359 'and' 'qb_assign_1_21_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6360 [1/1] (0.00ns)   --->   "%tmp_21_21_3 = zext i1 %qb_assign_1_21_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6360 'zext' 'tmp_21_21_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp172 = add i8 %tmp_21_21_3, %tmp_2403" [S4_4/conv1d.h:1541]   --->   Operation 6361 'add' 'tmp172' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6362 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_21_3 = add i8 %macRegisters_21_V_l_3, %tmp172" [S4_4/conv1d.h:1541]   --->   Operation 6362 'add' 'p_Val2_7_21_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6363 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_4)   --->   "%tmp_3089 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6363 'bitselect' 'tmp_3089' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6364 [1/1] (0.00ns)   --->   "%tmp_2405 = sext i7 %tmp_2404 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6364 'sext' 'tmp_2405' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6365 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_4)   --->   "%tmp_3091 = trunc i70 %p_Val2_3_21_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6365 'trunc' 'tmp_3091' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6366 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_4)   --->   "%tmp_698 = or i1 %tmp_3091, %tmp_3089" [S4_4/conv1d.h:1535]   --->   Operation 6366 'or' 'tmp_698' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6367 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_4)   --->   "%tmp_699 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_21_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6367 'partselect' 'tmp_699' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6368 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_4)   --->   "%tmp_700 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_699, i1 %tmp_698)" [S4_4/conv1d.h:1535]   --->   Operation 6368 'bitconcatenate' 'tmp_700' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6369 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_21_4 = icmp ne i62 %tmp_700, 0" [S4_4/conv1d.h:1535]   --->   Operation 6369 'icmp' 'tmp_20_21_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6370 [1/1] (0.80ns)   --->   "%qb_assign_1_21_4 = and i1 %tmp_20_21_4, %tmp_3090" [S4_4/conv1d.h:1535]   --->   Operation 6370 'and' 'qb_assign_1_21_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6371 [1/1] (0.00ns)   --->   "%tmp_21_21_4 = zext i1 %qb_assign_1_21_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6371 'zext' 'tmp_21_21_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp173 = add i8 %tmp_21_21_4, %tmp_2405" [S4_4/conv1d.h:1541]   --->   Operation 6372 'add' 'tmp173' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6373 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_21_4 = add i8 %macRegisters_21_V_l_4, %tmp173" [S4_4/conv1d.h:1541]   --->   Operation 6373 'add' 'p_Val2_7_21_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6374 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_21_4, i8* %macRegisters_21_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6374 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_35 : Operation 6375 [1/2] (8.66ns)   --->   "%p_Val2_3_21_5 = mul i70 %OP2_V_21_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6375 'mul' 'p_Val2_3_21_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6376 [1/1] (0.00ns)   --->   "%tmp_2406 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_21_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6376 'partselect' 'tmp_2406' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6377 [1/1] (0.00ns)   --->   "%tmp_3093 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6377 'bitselect' 'tmp_3093' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6378 [1/2] (8.66ns)   --->   "%p_Val2_3_21_6 = mul i70 %OP2_V_21_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6378 'mul' 'p_Val2_3_21_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6379 [1/1] (0.00ns)   --->   "%tmp_2408 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_21_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6379 'partselect' 'tmp_2408' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6380 [1/1] (0.00ns)   --->   "%tmp_3096 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6380 'bitselect' 'tmp_3096' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6381 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_7)   --->   "%tmp_3098 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6381 'bitselect' 'tmp_3098' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6382 [1/1] (0.00ns)   --->   "%tmp_2411 = sext i7 %tmp_2410 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6382 'sext' 'tmp_2411' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6383 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_7)   --->   "%tmp_3100 = trunc i70 %p_Val2_3_21_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6383 'trunc' 'tmp_3100' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6384 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_7)   --->   "%tmp_710 = or i1 %tmp_3100, %tmp_3098" [S4_4/conv1d.h:1535]   --->   Operation 6384 'or' 'tmp_710' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6385 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_7)   --->   "%tmp_711 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_21_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6385 'partselect' 'tmp_711' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6386 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_7)   --->   "%tmp_712 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_711, i1 %tmp_710)" [S4_4/conv1d.h:1535]   --->   Operation 6386 'bitconcatenate' 'tmp_712' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6387 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_21_7 = icmp ne i62 %tmp_712, 0" [S4_4/conv1d.h:1535]   --->   Operation 6387 'icmp' 'tmp_20_21_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6388 [1/1] (0.80ns)   --->   "%qb_assign_1_21_7 = and i1 %tmp_20_21_7, %tmp_3099" [S4_4/conv1d.h:1535]   --->   Operation 6388 'and' 'qb_assign_1_21_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6389 [1/1] (0.00ns)   --->   "%tmp_21_21_7 = zext i1 %qb_assign_1_21_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6389 'zext' 'tmp_21_21_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp176 = add i8 %tmp_21_21_7, %tmp_2411" [S4_4/conv1d.h:1541]   --->   Operation 6390 'add' 'tmp176' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6391 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_21_7 = add i8 %macRegisters_21_V_l_7, %tmp176" [S4_4/conv1d.h:1541]   --->   Operation 6391 'add' 'p_Val2_7_21_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6392 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_21_7, i8* %macRegisters_21_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6392 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_35 : Operation 6393 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_2)   --->   "%tmp_3107 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6393 'bitselect' 'tmp_3107' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6394 [1/1] (0.00ns)   --->   "%tmp_2417 = sext i7 %tmp_2416 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6394 'sext' 'tmp_2417' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6395 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_2)   --->   "%tmp_3109 = trunc i70 %p_Val2_3_22_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6395 'trunc' 'tmp_3109' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6396 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_2)   --->   "%tmp_722 = or i1 %tmp_3109, %tmp_3107" [S4_4/conv1d.h:1535]   --->   Operation 6396 'or' 'tmp_722' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6397 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_2)   --->   "%tmp_723 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_22_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6397 'partselect' 'tmp_723' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6398 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_2)   --->   "%tmp_724 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_723, i1 %tmp_722)" [S4_4/conv1d.h:1535]   --->   Operation 6398 'bitconcatenate' 'tmp_724' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6399 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_22_2 = icmp ne i62 %tmp_724, 0" [S4_4/conv1d.h:1535]   --->   Operation 6399 'icmp' 'tmp_20_22_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6400 [1/1] (0.80ns)   --->   "%qb_assign_1_22_2 = and i1 %tmp_20_22_2, %tmp_3108" [S4_4/conv1d.h:1535]   --->   Operation 6400 'and' 'qb_assign_1_22_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6401 [1/1] (0.00ns)   --->   "%tmp_21_22_2 = zext i1 %qb_assign_1_22_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6401 'zext' 'tmp_21_22_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp179 = add i8 %tmp_21_22_2, %tmp_2417" [S4_4/conv1d.h:1541]   --->   Operation 6402 'add' 'tmp179' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6403 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_22_2 = add i8 %macRegisters_22_V_l_2, %tmp179" [S4_4/conv1d.h:1541]   --->   Operation 6403 'add' 'p_Val2_7_22_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6404 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_22_2, i8* %macRegisters_22_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6404 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_35 : Operation 6405 [1/2] (8.66ns)   --->   "%p_Val2_3_22_3 = mul i70 %OP2_V_22_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6405 'mul' 'p_Val2_3_22_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6406 [1/1] (0.00ns)   --->   "%tmp_2418 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_22_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6406 'partselect' 'tmp_2418' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6407 [1/1] (0.00ns)   --->   "%tmp_3111 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6407 'bitselect' 'tmp_3111' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6408 [1/2] (8.66ns)   --->   "%p_Val2_3_22_4 = mul i70 %OP2_V_22_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6408 'mul' 'p_Val2_3_22_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6409 [1/1] (0.00ns)   --->   "%tmp_2420 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_22_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6409 'partselect' 'tmp_2420' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6410 [1/1] (0.00ns)   --->   "%tmp_3114 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6410 'bitselect' 'tmp_3114' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6411 [1/1] (0.00ns)   --->   "%OP2_V_22_5_cast = sext i7 %weights25_m_weights_371 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6411 'sext' 'OP2_V_22_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6412 [2/2] (8.66ns)   --->   "%p_Val2_3_22_5 = mul i70 %OP2_V_22_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6412 'mul' 'p_Val2_3_22_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6413 [1/1] (0.00ns)   --->   "%OP2_V_22_6_cast = sext i7 %weights25_m_weights_373 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6413 'sext' 'OP2_V_22_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6414 [2/2] (8.66ns)   --->   "%p_Val2_3_22_6 = mul i70 %OP2_V_22_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6414 'mul' 'p_Val2_3_22_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6415 [1/2] (8.66ns)   --->   "%p_Val2_3_22_7 = mul i70 %OP2_V_22_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6415 'mul' 'p_Val2_3_22_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6416 [1/1] (0.00ns)   --->   "%tmp_2426 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_22_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6416 'partselect' 'tmp_2426' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6417 [1/1] (0.00ns)   --->   "%tmp_3123 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6417 'bitselect' 'tmp_3123' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6418 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22)   --->   "%tmp_3125 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6418 'bitselect' 'tmp_3125' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6419 [1/1] (0.00ns)   --->   "%tmp_2429 = sext i7 %tmp_2428 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6419 'sext' 'tmp_2429' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6420 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22)   --->   "%tmp_3127 = trunc i70 %p_Val2_3_22 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6420 'trunc' 'tmp_3127' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6421 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22)   --->   "%tmp_746 = or i1 %tmp_3127, %tmp_3125" [S4_4/conv1d.h:1535]   --->   Operation 6421 'or' 'tmp_746' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6422 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22)   --->   "%tmp_747 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_22, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6422 'partselect' 'tmp_747' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6423 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22)   --->   "%tmp_748 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_747, i1 %tmp_746)" [S4_4/conv1d.h:1535]   --->   Operation 6423 'bitconcatenate' 'tmp_748' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6424 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_22 = icmp ne i62 %tmp_748, 0" [S4_4/conv1d.h:1535]   --->   Operation 6424 'icmp' 'tmp_20_22' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6425 [1/1] (0.80ns)   --->   "%qb_assign_1_22 = and i1 %tmp_20_22, %tmp_3126" [S4_4/conv1d.h:1535]   --->   Operation 6425 'and' 'qb_assign_1_22' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6426 [1/1] (0.00ns)   --->   "%tmp_21_22 = zext i1 %qb_assign_1_22 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6426 'zext' 'tmp_21_22' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp185 = add i8 %tmp_21_22, %tmp_2429" [S4_4/conv1d.h:1541]   --->   Operation 6427 'add' 'tmp185' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6428 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_22 = add i8 %macRegisters_23_V_l, %tmp185" [S4_4/conv1d.h:1541]   --->   Operation 6428 'add' 'p_Val2_7_22' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6429 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_22, i8* %macRegisters_23_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6429 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_35 : Operation 6430 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_1)   --->   "%tmp_3128 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6430 'bitselect' 'tmp_3128' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6431 [1/1] (0.00ns)   --->   "%tmp_2431 = sext i7 %tmp_2430 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6431 'sext' 'tmp_2431' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6432 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_1)   --->   "%tmp_3130 = trunc i70 %p_Val2_3_23_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6432 'trunc' 'tmp_3130' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6433 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_1)   --->   "%tmp_750 = or i1 %tmp_3130, %tmp_3128" [S4_4/conv1d.h:1535]   --->   Operation 6433 'or' 'tmp_750' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6434 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_1)   --->   "%tmp_751 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_23_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6434 'partselect' 'tmp_751' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6435 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_1)   --->   "%tmp_752 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_751, i1 %tmp_750)" [S4_4/conv1d.h:1535]   --->   Operation 6435 'bitconcatenate' 'tmp_752' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6436 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_23_1 = icmp ne i62 %tmp_752, 0" [S4_4/conv1d.h:1535]   --->   Operation 6436 'icmp' 'tmp_20_23_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6437 [1/1] (0.80ns)   --->   "%qb_assign_1_23_1 = and i1 %tmp_20_23_1, %tmp_3129" [S4_4/conv1d.h:1535]   --->   Operation 6437 'and' 'qb_assign_1_23_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6438 [1/1] (0.00ns)   --->   "%tmp_21_23_1 = zext i1 %qb_assign_1_23_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6438 'zext' 'tmp_21_23_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp186 = add i8 %tmp_21_23_1, %tmp_2431" [S4_4/conv1d.h:1541]   --->   Operation 6439 'add' 'tmp186' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6440 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_23_1 = add i8 %macRegisters_23_V_l_1, %tmp186" [S4_4/conv1d.h:1541]   --->   Operation 6440 'add' 'p_Val2_7_23_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6441 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_23_1, i8* %macRegisters_23_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6441 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_35 : Operation 6442 [1/2] (8.66ns)   --->   "%p_Val2_3_23_2 = mul i70 %OP2_V_23_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6442 'mul' 'p_Val2_3_23_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6443 [1/1] (0.00ns)   --->   "%tmp_2432 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_23_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6443 'partselect' 'tmp_2432' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6444 [1/1] (0.00ns)   --->   "%tmp_3132 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6444 'bitselect' 'tmp_3132' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6445 [1/1] (0.00ns)   --->   "%OP2_V_23_3_cast = sext i7 %weights25_m_weights_383 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6445 'sext' 'OP2_V_23_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6446 [2/2] (8.66ns)   --->   "%p_Val2_3_23_3 = mul i70 %OP2_V_23_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6446 'mul' 'p_Val2_3_23_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6447 [1/1] (0.00ns)   --->   "%OP2_V_23_4_cast = sext i7 %weights25_m_weights_385 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6447 'sext' 'OP2_V_23_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6448 [2/2] (8.66ns)   --->   "%p_Val2_3_23_4 = mul i70 %OP2_V_23_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6448 'mul' 'p_Val2_3_23_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6449 [1/2] (2.77ns)   --->   "%weights25_m_weights_387 = load i7* %weights25_m_weights_386, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6449 'load' 'weights25_m_weights_387' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6450 [1/2] (2.77ns)   --->   "%weights25_m_weights_389 = load i7* %weights25_m_weights_388, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6450 'load' 'weights25_m_weights_389' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6451 [1/1] (0.00ns)   --->   "%OP2_V_23_7_cast = sext i7 %weights25_m_weights_391 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6451 'sext' 'OP2_V_23_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6452 [2/2] (8.66ns)   --->   "%p_Val2_3_23_7 = mul i70 %OP2_V_23_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6452 'mul' 'p_Val2_3_23_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6453 [1/2] (8.66ns)   --->   "%p_Val2_3_23 = mul i70 %OP2_V_24_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6453 'mul' 'p_Val2_3_23' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6454 [1/1] (0.00ns)   --->   "%tmp_2444 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_23, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6454 'partselect' 'tmp_2444' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6455 [1/1] (0.00ns)   --->   "%tmp_3150 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6455 'bitselect' 'tmp_3150' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6456 [1/2] (8.66ns)   --->   "%p_Val2_3_24_1 = mul i70 %OP2_V_24_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6456 'mul' 'p_Val2_3_24_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6457 [1/1] (0.00ns)   --->   "%tmp_2446 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_24_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6457 'partselect' 'tmp_2446' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6458 [1/1] (0.00ns)   --->   "%tmp_3153 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6458 'bitselect' 'tmp_3153' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6459 [1/1] (0.00ns)   --->   "%OP2_V_24_2_cast = sext i7 %weights25_m_weights_397 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6459 'sext' 'OP2_V_24_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6460 [2/2] (8.66ns)   --->   "%p_Val2_3_24_2 = mul i70 %OP2_V_24_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6460 'mul' 'p_Val2_3_24_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6461 [1/2] (2.77ns)   --->   "%weights25_m_weights_399 = load i7* %weights25_m_weights_398, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6461 'load' 'weights25_m_weights_399' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6462 [1/2] (2.77ns)   --->   "%weights25_m_weights_401 = load i7* %weights25_m_weights_400, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6462 'load' 'weights25_m_weights_401' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6463 [1/1] (0.00ns)   --->   "%weights25_m_weights_402 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_23" [S4_4/conv1d.h:1529]   --->   Operation 6463 'getelementptr' 'weights25_m_weights_402' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6464 [2/2] (2.77ns)   --->   "%weights25_m_weights_403 = load i7* %weights25_m_weights_402, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6464 'load' 'weights25_m_weights_403' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6465 [1/1] (0.00ns)   --->   "%weights25_m_weights_404 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_23" [S4_4/conv1d.h:1529]   --->   Operation 6465 'getelementptr' 'weights25_m_weights_404' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6466 [2/2] (2.77ns)   --->   "%weights25_m_weights_405 = load i7* %weights25_m_weights_404, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6466 'load' 'weights25_m_weights_405' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6467 [1/2] (2.77ns)   --->   "%weights25_m_weights_407 = load i7* %weights25_m_weights_406, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6467 'load' 'weights25_m_weights_407' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6468 [1/1] (0.00ns)   --->   "%OP2_V_25_cast = sext i7 %weights25_m_weights_409 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6468 'sext' 'OP2_V_25_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6469 [2/2] (8.66ns)   --->   "%p_Val2_3_24 = mul i70 %OP2_V_25_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6469 'mul' 'p_Val2_3_24' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6470 [1/1] (0.00ns)   --->   "%OP2_V_25_1_cast = sext i7 %weights25_m_weights_411 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6470 'sext' 'OP2_V_25_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6471 [2/2] (8.66ns)   --->   "%p_Val2_3_25_1 = mul i70 %OP2_V_25_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6471 'mul' 'p_Val2_3_25_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6472 [1/2] (2.77ns)   --->   "%weights25_m_weights_413 = load i7* %weights25_m_weights_412, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6472 'load' 'weights25_m_weights_413' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6473 [1/1] (0.00ns)   --->   "%weights25_m_weights_414 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_24" [S4_4/conv1d.h:1529]   --->   Operation 6473 'getelementptr' 'weights25_m_weights_414' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6474 [2/2] (2.77ns)   --->   "%weights25_m_weights_415 = load i7* %weights25_m_weights_414, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6474 'load' 'weights25_m_weights_415' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6475 [1/1] (0.00ns)   --->   "%weights25_m_weights_416 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_24" [S4_4/conv1d.h:1529]   --->   Operation 6475 'getelementptr' 'weights25_m_weights_416' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6476 [2/2] (2.77ns)   --->   "%weights25_m_weights_417 = load i7* %weights25_m_weights_416, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6476 'load' 'weights25_m_weights_417' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6477 [1/1] (0.00ns)   --->   "%weights25_m_weights_422 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_24" [S4_4/conv1d.h:1529]   --->   Operation 6477 'getelementptr' 'weights25_m_weights_422' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6478 [2/2] (2.77ns)   --->   "%weights25_m_weights_423 = load i7* %weights25_m_weights_422, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6478 'load' 'weights25_m_weights_423' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6479 [1/2] (2.77ns)   --->   "%weights25_m_weights_425 = load i7* %weights25_m_weights_424, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6479 'load' 'weights25_m_weights_425' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6480 [1/2] (2.77ns)   --->   "%weights25_m_weights_427 = load i7* %weights25_m_weights_426, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6480 'load' 'weights25_m_weights_427' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6481 [1/1] (0.00ns)   --->   "%weights25_m_weights_428 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_25" [S4_4/conv1d.h:1529]   --->   Operation 6481 'getelementptr' 'weights25_m_weights_428' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6482 [2/2] (2.77ns)   --->   "%weights25_m_weights_429 = load i7* %weights25_m_weights_428, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6482 'load' 'weights25_m_weights_429' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6483 [1/1] (0.00ns)   --->   "%tmp_9_26_cast = sext i9 %tmp_9_6 to i10" [S4_4/conv1d.h:1529]   --->   Operation 6483 'sext' 'tmp_9_26_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6484 [1/1] (0.00ns)   --->   "%tmp_10_26 = zext i10 %tmp_9_26_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 6484 'zext' 'tmp_10_26' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6485 [1/1] (0.00ns)   --->   "%weights25_m_weights_440 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_26" [S4_4/conv1d.h:1529]   --->   Operation 6485 'getelementptr' 'weights25_m_weights_440' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6486 [2/2] (2.77ns)   --->   "%weights25_m_weights_441 = load i7* %weights25_m_weights_440, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6486 'load' 'weights25_m_weights_441' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_35 : Operation 6487 [1/1] (0.00ns)   --->   "%weights25_m_weights_442 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_26" [S4_4/conv1d.h:1529]   --->   Operation 6487 'getelementptr' 'weights25_m_weights_442' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_35 : Operation 6488 [2/2] (2.77ns)   --->   "%weights25_m_weights_443 = load i7* %weights25_m_weights_442, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6488 'load' 'weights25_m_weights_443' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 36 <SV = 32> <Delay = 8.66>
ST_36 : Operation 6489 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_20_3, i8* %macRegisters_20_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6489 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_36 : Operation 6490 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_5)   --->   "%tmp_3092 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6490 'bitselect' 'tmp_3092' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6491 [1/1] (0.00ns)   --->   "%tmp_2407 = sext i7 %tmp_2406 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6491 'sext' 'tmp_2407' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6492 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_5)   --->   "%tmp_3094 = trunc i70 %p_Val2_3_21_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6492 'trunc' 'tmp_3094' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6493 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_5)   --->   "%tmp_702 = or i1 %tmp_3094, %tmp_3092" [S4_4/conv1d.h:1535]   --->   Operation 6493 'or' 'tmp_702' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6494 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_5)   --->   "%tmp_703 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_21_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6494 'partselect' 'tmp_703' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6495 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_5)   --->   "%tmp_704 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_703, i1 %tmp_702)" [S4_4/conv1d.h:1535]   --->   Operation 6495 'bitconcatenate' 'tmp_704' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6496 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_21_5 = icmp ne i62 %tmp_704, 0" [S4_4/conv1d.h:1535]   --->   Operation 6496 'icmp' 'tmp_20_21_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6497 [1/1] (0.80ns)   --->   "%qb_assign_1_21_5 = and i1 %tmp_20_21_5, %tmp_3093" [S4_4/conv1d.h:1535]   --->   Operation 6497 'and' 'qb_assign_1_21_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6498 [1/1] (0.00ns)   --->   "%tmp_21_21_5 = zext i1 %qb_assign_1_21_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6498 'zext' 'tmp_21_21_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp174 = add i8 %tmp_21_21_5, %tmp_2407" [S4_4/conv1d.h:1541]   --->   Operation 6499 'add' 'tmp174' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6500 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_21_5 = add i8 %macRegisters_21_V_l_5, %tmp174" [S4_4/conv1d.h:1541]   --->   Operation 6500 'add' 'p_Val2_7_21_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6501 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_21_5, i8* %macRegisters_21_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6501 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_36 : Operation 6502 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_6)   --->   "%tmp_3095 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_21_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6502 'bitselect' 'tmp_3095' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6503 [1/1] (0.00ns)   --->   "%tmp_2409 = sext i7 %tmp_2408 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6503 'sext' 'tmp_2409' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6504 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_6)   --->   "%tmp_3097 = trunc i70 %p_Val2_3_21_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6504 'trunc' 'tmp_3097' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6505 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_6)   --->   "%tmp_706 = or i1 %tmp_3097, %tmp_3095" [S4_4/conv1d.h:1535]   --->   Operation 6505 'or' 'tmp_706' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6506 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_6)   --->   "%tmp_707 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_21_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6506 'partselect' 'tmp_707' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6507 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_21_6)   --->   "%tmp_708 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_707, i1 %tmp_706)" [S4_4/conv1d.h:1535]   --->   Operation 6507 'bitconcatenate' 'tmp_708' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6508 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_21_6 = icmp ne i62 %tmp_708, 0" [S4_4/conv1d.h:1535]   --->   Operation 6508 'icmp' 'tmp_20_21_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6509 [1/1] (0.80ns)   --->   "%qb_assign_1_21_6 = and i1 %tmp_20_21_6, %tmp_3096" [S4_4/conv1d.h:1535]   --->   Operation 6509 'and' 'qb_assign_1_21_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6510 [1/1] (0.00ns)   --->   "%tmp_21_21_6 = zext i1 %qb_assign_1_21_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6510 'zext' 'tmp_21_21_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp175 = add i8 %tmp_21_21_6, %tmp_2409" [S4_4/conv1d.h:1541]   --->   Operation 6511 'add' 'tmp175' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6512 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_21_6 = add i8 %macRegisters_21_V_l_6, %tmp175" [S4_4/conv1d.h:1541]   --->   Operation 6512 'add' 'p_Val2_7_21_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6513 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_21_6, i8* %macRegisters_21_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6513 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_36 : Operation 6514 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_3)   --->   "%tmp_3110 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6514 'bitselect' 'tmp_3110' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6515 [1/1] (0.00ns)   --->   "%tmp_2419 = sext i7 %tmp_2418 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6515 'sext' 'tmp_2419' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6516 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_3)   --->   "%tmp_3112 = trunc i70 %p_Val2_3_22_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6516 'trunc' 'tmp_3112' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6517 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_3)   --->   "%tmp_726 = or i1 %tmp_3112, %tmp_3110" [S4_4/conv1d.h:1535]   --->   Operation 6517 'or' 'tmp_726' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6518 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_3)   --->   "%tmp_727 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_22_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6518 'partselect' 'tmp_727' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6519 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_3)   --->   "%tmp_728 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_727, i1 %tmp_726)" [S4_4/conv1d.h:1535]   --->   Operation 6519 'bitconcatenate' 'tmp_728' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6520 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_22_3 = icmp ne i62 %tmp_728, 0" [S4_4/conv1d.h:1535]   --->   Operation 6520 'icmp' 'tmp_20_22_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6521 [1/1] (0.80ns)   --->   "%qb_assign_1_22_3 = and i1 %tmp_20_22_3, %tmp_3111" [S4_4/conv1d.h:1535]   --->   Operation 6521 'and' 'qb_assign_1_22_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6522 [1/1] (0.00ns)   --->   "%tmp_21_22_3 = zext i1 %qb_assign_1_22_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6522 'zext' 'tmp_21_22_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp180 = add i8 %tmp_21_22_3, %tmp_2419" [S4_4/conv1d.h:1541]   --->   Operation 6523 'add' 'tmp180' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6524 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_22_3 = add i8 %macRegisters_22_V_l_3, %tmp180" [S4_4/conv1d.h:1541]   --->   Operation 6524 'add' 'p_Val2_7_22_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6525 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_4)   --->   "%tmp_3113 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6525 'bitselect' 'tmp_3113' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6526 [1/1] (0.00ns)   --->   "%tmp_2421 = sext i7 %tmp_2420 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6526 'sext' 'tmp_2421' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6527 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_4)   --->   "%tmp_3115 = trunc i70 %p_Val2_3_22_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6527 'trunc' 'tmp_3115' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6528 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_4)   --->   "%tmp_730 = or i1 %tmp_3115, %tmp_3113" [S4_4/conv1d.h:1535]   --->   Operation 6528 'or' 'tmp_730' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6529 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_4)   --->   "%tmp_731 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_22_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6529 'partselect' 'tmp_731' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6530 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_4)   --->   "%tmp_732 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_731, i1 %tmp_730)" [S4_4/conv1d.h:1535]   --->   Operation 6530 'bitconcatenate' 'tmp_732' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6531 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_22_4 = icmp ne i62 %tmp_732, 0" [S4_4/conv1d.h:1535]   --->   Operation 6531 'icmp' 'tmp_20_22_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6532 [1/1] (0.80ns)   --->   "%qb_assign_1_22_4 = and i1 %tmp_20_22_4, %tmp_3114" [S4_4/conv1d.h:1535]   --->   Operation 6532 'and' 'qb_assign_1_22_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6533 [1/1] (0.00ns)   --->   "%tmp_21_22_4 = zext i1 %qb_assign_1_22_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6533 'zext' 'tmp_21_22_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp181 = add i8 %tmp_21_22_4, %tmp_2421" [S4_4/conv1d.h:1541]   --->   Operation 6534 'add' 'tmp181' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6535 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_22_4 = add i8 %macRegisters_22_V_l_4, %tmp181" [S4_4/conv1d.h:1541]   --->   Operation 6535 'add' 'p_Val2_7_22_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6536 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_22_4, i8* %macRegisters_22_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6536 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_36 : Operation 6537 [1/2] (8.66ns)   --->   "%p_Val2_3_22_5 = mul i70 %OP2_V_22_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6537 'mul' 'p_Val2_3_22_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6538 [1/1] (0.00ns)   --->   "%tmp_2422 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_22_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6538 'partselect' 'tmp_2422' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6539 [1/1] (0.00ns)   --->   "%tmp_3117 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6539 'bitselect' 'tmp_3117' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6540 [1/2] (8.66ns)   --->   "%p_Val2_3_22_6 = mul i70 %OP2_V_22_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6540 'mul' 'p_Val2_3_22_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6541 [1/1] (0.00ns)   --->   "%tmp_2424 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_22_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6541 'partselect' 'tmp_2424' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6542 [1/1] (0.00ns)   --->   "%tmp_3120 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6542 'bitselect' 'tmp_3120' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6543 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_7)   --->   "%tmp_3122 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6543 'bitselect' 'tmp_3122' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6544 [1/1] (0.00ns)   --->   "%tmp_2427 = sext i7 %tmp_2426 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6544 'sext' 'tmp_2427' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6545 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_7)   --->   "%tmp_3124 = trunc i70 %p_Val2_3_22_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6545 'trunc' 'tmp_3124' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6546 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_7)   --->   "%tmp_742 = or i1 %tmp_3124, %tmp_3122" [S4_4/conv1d.h:1535]   --->   Operation 6546 'or' 'tmp_742' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6547 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_7)   --->   "%tmp_743 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_22_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6547 'partselect' 'tmp_743' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6548 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_7)   --->   "%tmp_744 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_743, i1 %tmp_742)" [S4_4/conv1d.h:1535]   --->   Operation 6548 'bitconcatenate' 'tmp_744' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6549 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_22_7 = icmp ne i62 %tmp_744, 0" [S4_4/conv1d.h:1535]   --->   Operation 6549 'icmp' 'tmp_20_22_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6550 [1/1] (0.80ns)   --->   "%qb_assign_1_22_7 = and i1 %tmp_20_22_7, %tmp_3123" [S4_4/conv1d.h:1535]   --->   Operation 6550 'and' 'qb_assign_1_22_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6551 [1/1] (0.00ns)   --->   "%tmp_21_22_7 = zext i1 %qb_assign_1_22_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6551 'zext' 'tmp_21_22_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp184 = add i8 %tmp_21_22_7, %tmp_2427" [S4_4/conv1d.h:1541]   --->   Operation 6552 'add' 'tmp184' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6553 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_22_7 = add i8 %macRegisters_22_V_l_7, %tmp184" [S4_4/conv1d.h:1541]   --->   Operation 6553 'add' 'p_Val2_7_22_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6554 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_22_7, i8* %macRegisters_22_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6554 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_36 : Operation 6555 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_2)   --->   "%tmp_3131 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6555 'bitselect' 'tmp_3131' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6556 [1/1] (0.00ns)   --->   "%tmp_2433 = sext i7 %tmp_2432 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6556 'sext' 'tmp_2433' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6557 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_2)   --->   "%tmp_3133 = trunc i70 %p_Val2_3_23_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6557 'trunc' 'tmp_3133' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6558 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_2)   --->   "%tmp_754 = or i1 %tmp_3133, %tmp_3131" [S4_4/conv1d.h:1535]   --->   Operation 6558 'or' 'tmp_754' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6559 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_2)   --->   "%tmp_755 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_23_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6559 'partselect' 'tmp_755' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6560 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_2)   --->   "%tmp_756 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_755, i1 %tmp_754)" [S4_4/conv1d.h:1535]   --->   Operation 6560 'bitconcatenate' 'tmp_756' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6561 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_23_2 = icmp ne i62 %tmp_756, 0" [S4_4/conv1d.h:1535]   --->   Operation 6561 'icmp' 'tmp_20_23_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6562 [1/1] (0.80ns)   --->   "%qb_assign_1_23_2 = and i1 %tmp_20_23_2, %tmp_3132" [S4_4/conv1d.h:1535]   --->   Operation 6562 'and' 'qb_assign_1_23_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6563 [1/1] (0.00ns)   --->   "%tmp_21_23_2 = zext i1 %qb_assign_1_23_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6563 'zext' 'tmp_21_23_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp187 = add i8 %tmp_21_23_2, %tmp_2433" [S4_4/conv1d.h:1541]   --->   Operation 6564 'add' 'tmp187' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6565 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_23_2 = add i8 %macRegisters_23_V_l_2, %tmp187" [S4_4/conv1d.h:1541]   --->   Operation 6565 'add' 'p_Val2_7_23_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6566 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_23_2, i8* %macRegisters_23_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6566 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_36 : Operation 6567 [1/2] (8.66ns)   --->   "%p_Val2_3_23_3 = mul i70 %OP2_V_23_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6567 'mul' 'p_Val2_3_23_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6568 [1/1] (0.00ns)   --->   "%tmp_2434 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_23_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6568 'partselect' 'tmp_2434' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6569 [1/1] (0.00ns)   --->   "%tmp_3135 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6569 'bitselect' 'tmp_3135' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6570 [1/2] (8.66ns)   --->   "%p_Val2_3_23_4 = mul i70 %OP2_V_23_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6570 'mul' 'p_Val2_3_23_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6571 [1/1] (0.00ns)   --->   "%tmp_2436 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_23_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6571 'partselect' 'tmp_2436' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6572 [1/1] (0.00ns)   --->   "%tmp_3138 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6572 'bitselect' 'tmp_3138' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6573 [1/1] (0.00ns)   --->   "%OP2_V_23_5_cast = sext i7 %weights25_m_weights_387 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6573 'sext' 'OP2_V_23_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6574 [2/2] (8.66ns)   --->   "%p_Val2_3_23_5 = mul i70 %OP2_V_23_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6574 'mul' 'p_Val2_3_23_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6575 [1/1] (0.00ns)   --->   "%OP2_V_23_6_cast = sext i7 %weights25_m_weights_389 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6575 'sext' 'OP2_V_23_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6576 [2/2] (8.66ns)   --->   "%p_Val2_3_23_6 = mul i70 %OP2_V_23_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6576 'mul' 'p_Val2_3_23_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6577 [1/2] (8.66ns)   --->   "%p_Val2_3_23_7 = mul i70 %OP2_V_23_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6577 'mul' 'p_Val2_3_23_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6578 [1/1] (0.00ns)   --->   "%tmp_2442 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_23_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6578 'partselect' 'tmp_2442' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6579 [1/1] (0.00ns)   --->   "%tmp_3147 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6579 'bitselect' 'tmp_3147' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6580 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23)   --->   "%tmp_3149 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6580 'bitselect' 'tmp_3149' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6581 [1/1] (0.00ns)   --->   "%tmp_2445 = sext i7 %tmp_2444 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6581 'sext' 'tmp_2445' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6582 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23)   --->   "%tmp_3151 = trunc i70 %p_Val2_3_23 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6582 'trunc' 'tmp_3151' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6583 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23)   --->   "%tmp_778 = or i1 %tmp_3151, %tmp_3149" [S4_4/conv1d.h:1535]   --->   Operation 6583 'or' 'tmp_778' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6584 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23)   --->   "%tmp_779 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_23, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6584 'partselect' 'tmp_779' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6585 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23)   --->   "%tmp_780 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_779, i1 %tmp_778)" [S4_4/conv1d.h:1535]   --->   Operation 6585 'bitconcatenate' 'tmp_780' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6586 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_23 = icmp ne i62 %tmp_780, 0" [S4_4/conv1d.h:1535]   --->   Operation 6586 'icmp' 'tmp_20_23' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6587 [1/1] (0.80ns)   --->   "%qb_assign_1_23 = and i1 %tmp_20_23, %tmp_3150" [S4_4/conv1d.h:1535]   --->   Operation 6587 'and' 'qb_assign_1_23' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6588 [1/1] (0.00ns)   --->   "%tmp_21_23 = zext i1 %qb_assign_1_23 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6588 'zext' 'tmp_21_23' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp193 = add i8 %tmp_21_23, %tmp_2445" [S4_4/conv1d.h:1541]   --->   Operation 6589 'add' 'tmp193' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6590 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_23 = add i8 %macRegisters_24_V_l, %tmp193" [S4_4/conv1d.h:1541]   --->   Operation 6590 'add' 'p_Val2_7_23' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6591 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_23, i8* %macRegisters_24_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6591 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_36 : Operation 6592 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_1)   --->   "%tmp_3152 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6592 'bitselect' 'tmp_3152' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6593 [1/1] (0.00ns)   --->   "%tmp_2447 = sext i7 %tmp_2446 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6593 'sext' 'tmp_2447' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6594 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_1)   --->   "%tmp_3154 = trunc i70 %p_Val2_3_24_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6594 'trunc' 'tmp_3154' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6595 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_1)   --->   "%tmp_782 = or i1 %tmp_3154, %tmp_3152" [S4_4/conv1d.h:1535]   --->   Operation 6595 'or' 'tmp_782' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6596 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_1)   --->   "%tmp_783 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_24_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6596 'partselect' 'tmp_783' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6597 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_1)   --->   "%tmp_784 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_783, i1 %tmp_782)" [S4_4/conv1d.h:1535]   --->   Operation 6597 'bitconcatenate' 'tmp_784' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6598 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_24_1 = icmp ne i62 %tmp_784, 0" [S4_4/conv1d.h:1535]   --->   Operation 6598 'icmp' 'tmp_20_24_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6599 [1/1] (0.80ns)   --->   "%qb_assign_1_24_1 = and i1 %tmp_20_24_1, %tmp_3153" [S4_4/conv1d.h:1535]   --->   Operation 6599 'and' 'qb_assign_1_24_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6600 [1/1] (0.00ns)   --->   "%tmp_21_24_1 = zext i1 %qb_assign_1_24_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6600 'zext' 'tmp_21_24_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp194 = add i8 %tmp_21_24_1, %tmp_2447" [S4_4/conv1d.h:1541]   --->   Operation 6601 'add' 'tmp194' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6602 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_24_1 = add i8 %macRegisters_24_V_l_1, %tmp194" [S4_4/conv1d.h:1541]   --->   Operation 6602 'add' 'p_Val2_7_24_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6603 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_24_1, i8* %macRegisters_24_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6603 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_36 : Operation 6604 [1/2] (8.66ns)   --->   "%p_Val2_3_24_2 = mul i70 %OP2_V_24_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6604 'mul' 'p_Val2_3_24_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6605 [1/1] (0.00ns)   --->   "%tmp_2448 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_24_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6605 'partselect' 'tmp_2448' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6606 [1/1] (0.00ns)   --->   "%tmp_3156 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6606 'bitselect' 'tmp_3156' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6607 [1/1] (0.00ns)   --->   "%OP2_V_24_3_cast = sext i7 %weights25_m_weights_399 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6607 'sext' 'OP2_V_24_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6608 [2/2] (8.66ns)   --->   "%p_Val2_3_24_3 = mul i70 %OP2_V_24_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6608 'mul' 'p_Val2_3_24_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6609 [1/1] (0.00ns)   --->   "%OP2_V_24_4_cast = sext i7 %weights25_m_weights_401 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6609 'sext' 'OP2_V_24_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6610 [2/2] (8.66ns)   --->   "%p_Val2_3_24_4 = mul i70 %OP2_V_24_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6610 'mul' 'p_Val2_3_24_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6611 [1/2] (2.77ns)   --->   "%weights25_m_weights_403 = load i7* %weights25_m_weights_402, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6611 'load' 'weights25_m_weights_403' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6612 [1/2] (2.77ns)   --->   "%weights25_m_weights_405 = load i7* %weights25_m_weights_404, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6612 'load' 'weights25_m_weights_405' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6613 [1/1] (0.00ns)   --->   "%OP2_V_24_7_cast = sext i7 %weights25_m_weights_407 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6613 'sext' 'OP2_V_24_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6614 [2/2] (8.66ns)   --->   "%p_Val2_3_24_7 = mul i70 %OP2_V_24_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6614 'mul' 'p_Val2_3_24_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6615 [1/2] (8.66ns)   --->   "%p_Val2_3_24 = mul i70 %OP2_V_25_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6615 'mul' 'p_Val2_3_24' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6616 [1/1] (0.00ns)   --->   "%tmp_2460 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_24, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6616 'partselect' 'tmp_2460' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6617 [1/1] (0.00ns)   --->   "%tmp_3174 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6617 'bitselect' 'tmp_3174' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6618 [1/2] (8.66ns)   --->   "%p_Val2_3_25_1 = mul i70 %OP2_V_25_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6618 'mul' 'p_Val2_3_25_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6619 [1/1] (0.00ns)   --->   "%tmp_2462 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_25_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6619 'partselect' 'tmp_2462' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6620 [1/1] (0.00ns)   --->   "%tmp_3177 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6620 'bitselect' 'tmp_3177' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6621 [1/1] (0.00ns)   --->   "%OP2_V_25_2_cast = sext i7 %weights25_m_weights_413 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6621 'sext' 'OP2_V_25_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6622 [2/2] (8.66ns)   --->   "%p_Val2_3_25_2 = mul i70 %OP2_V_25_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6622 'mul' 'p_Val2_3_25_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6623 [1/2] (2.77ns)   --->   "%weights25_m_weights_415 = load i7* %weights25_m_weights_414, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6623 'load' 'weights25_m_weights_415' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6624 [1/2] (2.77ns)   --->   "%weights25_m_weights_417 = load i7* %weights25_m_weights_416, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6624 'load' 'weights25_m_weights_417' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6625 [1/1] (0.00ns)   --->   "%weights25_m_weights_418 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_24" [S4_4/conv1d.h:1529]   --->   Operation 6625 'getelementptr' 'weights25_m_weights_418' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6626 [2/2] (2.77ns)   --->   "%weights25_m_weights_419 = load i7* %weights25_m_weights_418, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6626 'load' 'weights25_m_weights_419' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6627 [1/1] (0.00ns)   --->   "%weights25_m_weights_420 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_24" [S4_4/conv1d.h:1529]   --->   Operation 6627 'getelementptr' 'weights25_m_weights_420' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6628 [2/2] (2.77ns)   --->   "%weights25_m_weights_421 = load i7* %weights25_m_weights_420, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6628 'load' 'weights25_m_weights_421' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6629 [1/2] (2.77ns)   --->   "%weights25_m_weights_423 = load i7* %weights25_m_weights_422, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6629 'load' 'weights25_m_weights_423' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6630 [1/1] (0.00ns)   --->   "%OP2_V_26_cast = sext i7 %weights25_m_weights_425 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6630 'sext' 'OP2_V_26_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6631 [2/2] (8.66ns)   --->   "%p_Val2_3_25 = mul i70 %OP2_V_26_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6631 'mul' 'p_Val2_3_25' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6632 [1/1] (0.00ns)   --->   "%OP2_V_26_1_cast = sext i7 %weights25_m_weights_427 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6632 'sext' 'OP2_V_26_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6633 [2/2] (8.66ns)   --->   "%p_Val2_3_26_1 = mul i70 %OP2_V_26_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6633 'mul' 'p_Val2_3_26_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6634 [1/2] (2.77ns)   --->   "%weights25_m_weights_429 = load i7* %weights25_m_weights_428, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6634 'load' 'weights25_m_weights_429' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6635 [1/1] (0.00ns)   --->   "%weights25_m_weights_430 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_25" [S4_4/conv1d.h:1529]   --->   Operation 6635 'getelementptr' 'weights25_m_weights_430' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6636 [2/2] (2.77ns)   --->   "%weights25_m_weights_431 = load i7* %weights25_m_weights_430, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6636 'load' 'weights25_m_weights_431' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6637 [1/1] (0.00ns)   --->   "%weights25_m_weights_432 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_25" [S4_4/conv1d.h:1529]   --->   Operation 6637 'getelementptr' 'weights25_m_weights_432' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6638 [2/2] (2.77ns)   --->   "%weights25_m_weights_433 = load i7* %weights25_m_weights_432, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6638 'load' 'weights25_m_weights_433' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6639 [1/1] (0.00ns)   --->   "%weights25_m_weights_438 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_25" [S4_4/conv1d.h:1529]   --->   Operation 6639 'getelementptr' 'weights25_m_weights_438' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6640 [2/2] (2.77ns)   --->   "%weights25_m_weights_439 = load i7* %weights25_m_weights_438, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6640 'load' 'weights25_m_weights_439' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6641 [1/2] (2.77ns)   --->   "%weights25_m_weights_441 = load i7* %weights25_m_weights_440, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6641 'load' 'weights25_m_weights_441' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6642 [1/2] (2.77ns)   --->   "%weights25_m_weights_443 = load i7* %weights25_m_weights_442, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6642 'load' 'weights25_m_weights_443' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6643 [1/1] (0.00ns)   --->   "%weights25_m_weights_444 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_26" [S4_4/conv1d.h:1529]   --->   Operation 6643 'getelementptr' 'weights25_m_weights_444' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6644 [2/2] (2.77ns)   --->   "%weights25_m_weights_445 = load i7* %weights25_m_weights_444, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6644 'load' 'weights25_m_weights_445' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6645 [1/1] (0.00ns)   --->   "%tmp_9_27_cast = sext i8 %tmp_9_2 to i10" [S4_4/conv1d.h:1529]   --->   Operation 6645 'sext' 'tmp_9_27_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6646 [1/1] (0.00ns)   --->   "%tmp_10_27 = zext i10 %tmp_9_27_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 6646 'zext' 'tmp_10_27' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6647 [1/1] (0.00ns)   --->   "%weights25_m_weights_456 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_27" [S4_4/conv1d.h:1529]   --->   Operation 6647 'getelementptr' 'weights25_m_weights_456' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6648 [2/2] (2.77ns)   --->   "%weights25_m_weights_457 = load i7* %weights25_m_weights_456, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6648 'load' 'weights25_m_weights_457' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_36 : Operation 6649 [1/1] (0.00ns)   --->   "%weights25_m_weights_458 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_27" [S4_4/conv1d.h:1529]   --->   Operation 6649 'getelementptr' 'weights25_m_weights_458' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_36 : Operation 6650 [2/2] (2.77ns)   --->   "%weights25_m_weights_459 = load i7* %weights25_m_weights_458, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6650 'load' 'weights25_m_weights_459' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 37 <SV = 33> <Delay = 8.66>
ST_37 : Operation 6651 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_21_3, i8* %macRegisters_21_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6651 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_37 : Operation 6652 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_5)   --->   "%tmp_3116 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6652 'bitselect' 'tmp_3116' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6653 [1/1] (0.00ns)   --->   "%tmp_2423 = sext i7 %tmp_2422 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6653 'sext' 'tmp_2423' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6654 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_5)   --->   "%tmp_3118 = trunc i70 %p_Val2_3_22_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6654 'trunc' 'tmp_3118' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6655 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_5)   --->   "%tmp_734 = or i1 %tmp_3118, %tmp_3116" [S4_4/conv1d.h:1535]   --->   Operation 6655 'or' 'tmp_734' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6656 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_5)   --->   "%tmp_735 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_22_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6656 'partselect' 'tmp_735' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6657 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_5)   --->   "%tmp_736 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_735, i1 %tmp_734)" [S4_4/conv1d.h:1535]   --->   Operation 6657 'bitconcatenate' 'tmp_736' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6658 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_22_5 = icmp ne i62 %tmp_736, 0" [S4_4/conv1d.h:1535]   --->   Operation 6658 'icmp' 'tmp_20_22_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6659 [1/1] (0.80ns)   --->   "%qb_assign_1_22_5 = and i1 %tmp_20_22_5, %tmp_3117" [S4_4/conv1d.h:1535]   --->   Operation 6659 'and' 'qb_assign_1_22_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6660 [1/1] (0.00ns)   --->   "%tmp_21_22_5 = zext i1 %qb_assign_1_22_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6660 'zext' 'tmp_21_22_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp182 = add i8 %tmp_21_22_5, %tmp_2423" [S4_4/conv1d.h:1541]   --->   Operation 6661 'add' 'tmp182' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6662 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_22_5 = add i8 %macRegisters_22_V_l_5, %tmp182" [S4_4/conv1d.h:1541]   --->   Operation 6662 'add' 'p_Val2_7_22_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6663 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_22_5, i8* %macRegisters_22_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6663 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_37 : Operation 6664 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_6)   --->   "%tmp_3119 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_22_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6664 'bitselect' 'tmp_3119' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6665 [1/1] (0.00ns)   --->   "%tmp_2425 = sext i7 %tmp_2424 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6665 'sext' 'tmp_2425' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6666 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_6)   --->   "%tmp_3121 = trunc i70 %p_Val2_3_22_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6666 'trunc' 'tmp_3121' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6667 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_6)   --->   "%tmp_738 = or i1 %tmp_3121, %tmp_3119" [S4_4/conv1d.h:1535]   --->   Operation 6667 'or' 'tmp_738' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6668 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_6)   --->   "%tmp_739 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_22_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6668 'partselect' 'tmp_739' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6669 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_22_6)   --->   "%tmp_740 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_739, i1 %tmp_738)" [S4_4/conv1d.h:1535]   --->   Operation 6669 'bitconcatenate' 'tmp_740' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6670 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_22_6 = icmp ne i62 %tmp_740, 0" [S4_4/conv1d.h:1535]   --->   Operation 6670 'icmp' 'tmp_20_22_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6671 [1/1] (0.80ns)   --->   "%qb_assign_1_22_6 = and i1 %tmp_20_22_6, %tmp_3120" [S4_4/conv1d.h:1535]   --->   Operation 6671 'and' 'qb_assign_1_22_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6672 [1/1] (0.00ns)   --->   "%tmp_21_22_6 = zext i1 %qb_assign_1_22_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6672 'zext' 'tmp_21_22_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp183 = add i8 %tmp_21_22_6, %tmp_2425" [S4_4/conv1d.h:1541]   --->   Operation 6673 'add' 'tmp183' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6674 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_22_6 = add i8 %macRegisters_22_V_l_6, %tmp183" [S4_4/conv1d.h:1541]   --->   Operation 6674 'add' 'p_Val2_7_22_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6675 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_22_6, i8* %macRegisters_22_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6675 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_37 : Operation 6676 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_3)   --->   "%tmp_3134 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6676 'bitselect' 'tmp_3134' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6677 [1/1] (0.00ns)   --->   "%tmp_2435 = sext i7 %tmp_2434 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6677 'sext' 'tmp_2435' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6678 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_3)   --->   "%tmp_3136 = trunc i70 %p_Val2_3_23_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6678 'trunc' 'tmp_3136' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6679 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_3)   --->   "%tmp_758 = or i1 %tmp_3136, %tmp_3134" [S4_4/conv1d.h:1535]   --->   Operation 6679 'or' 'tmp_758' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6680 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_3)   --->   "%tmp_759 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_23_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6680 'partselect' 'tmp_759' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6681 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_3)   --->   "%tmp_760 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_759, i1 %tmp_758)" [S4_4/conv1d.h:1535]   --->   Operation 6681 'bitconcatenate' 'tmp_760' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6682 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_23_3 = icmp ne i62 %tmp_760, 0" [S4_4/conv1d.h:1535]   --->   Operation 6682 'icmp' 'tmp_20_23_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6683 [1/1] (0.80ns)   --->   "%qb_assign_1_23_3 = and i1 %tmp_20_23_3, %tmp_3135" [S4_4/conv1d.h:1535]   --->   Operation 6683 'and' 'qb_assign_1_23_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6684 [1/1] (0.00ns)   --->   "%tmp_21_23_3 = zext i1 %qb_assign_1_23_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6684 'zext' 'tmp_21_23_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp188 = add i8 %tmp_21_23_3, %tmp_2435" [S4_4/conv1d.h:1541]   --->   Operation 6685 'add' 'tmp188' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6686 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_23_3 = add i8 %macRegisters_23_V_l_3, %tmp188" [S4_4/conv1d.h:1541]   --->   Operation 6686 'add' 'p_Val2_7_23_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6687 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_4)   --->   "%tmp_3137 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6687 'bitselect' 'tmp_3137' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6688 [1/1] (0.00ns)   --->   "%tmp_2437 = sext i7 %tmp_2436 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6688 'sext' 'tmp_2437' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6689 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_4)   --->   "%tmp_3139 = trunc i70 %p_Val2_3_23_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6689 'trunc' 'tmp_3139' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6690 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_4)   --->   "%tmp_762 = or i1 %tmp_3139, %tmp_3137" [S4_4/conv1d.h:1535]   --->   Operation 6690 'or' 'tmp_762' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6691 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_4)   --->   "%tmp_763 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_23_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6691 'partselect' 'tmp_763' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6692 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_4)   --->   "%tmp_764 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_763, i1 %tmp_762)" [S4_4/conv1d.h:1535]   --->   Operation 6692 'bitconcatenate' 'tmp_764' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6693 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_23_4 = icmp ne i62 %tmp_764, 0" [S4_4/conv1d.h:1535]   --->   Operation 6693 'icmp' 'tmp_20_23_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6694 [1/1] (0.80ns)   --->   "%qb_assign_1_23_4 = and i1 %tmp_20_23_4, %tmp_3138" [S4_4/conv1d.h:1535]   --->   Operation 6694 'and' 'qb_assign_1_23_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6695 [1/1] (0.00ns)   --->   "%tmp_21_23_4 = zext i1 %qb_assign_1_23_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6695 'zext' 'tmp_21_23_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp189 = add i8 %tmp_21_23_4, %tmp_2437" [S4_4/conv1d.h:1541]   --->   Operation 6696 'add' 'tmp189' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6697 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_23_4 = add i8 %macRegisters_23_V_l_4, %tmp189" [S4_4/conv1d.h:1541]   --->   Operation 6697 'add' 'p_Val2_7_23_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6698 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_23_4, i8* %macRegisters_23_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6698 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_37 : Operation 6699 [1/2] (8.66ns)   --->   "%p_Val2_3_23_5 = mul i70 %OP2_V_23_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6699 'mul' 'p_Val2_3_23_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6700 [1/1] (0.00ns)   --->   "%tmp_2438 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_23_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6700 'partselect' 'tmp_2438' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6701 [1/1] (0.00ns)   --->   "%tmp_3141 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6701 'bitselect' 'tmp_3141' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6702 [1/2] (8.66ns)   --->   "%p_Val2_3_23_6 = mul i70 %OP2_V_23_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6702 'mul' 'p_Val2_3_23_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6703 [1/1] (0.00ns)   --->   "%tmp_2440 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_23_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6703 'partselect' 'tmp_2440' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6704 [1/1] (0.00ns)   --->   "%tmp_3144 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6704 'bitselect' 'tmp_3144' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6705 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_7)   --->   "%tmp_3146 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6705 'bitselect' 'tmp_3146' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6706 [1/1] (0.00ns)   --->   "%tmp_2443 = sext i7 %tmp_2442 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6706 'sext' 'tmp_2443' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6707 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_7)   --->   "%tmp_3148 = trunc i70 %p_Val2_3_23_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6707 'trunc' 'tmp_3148' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6708 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_7)   --->   "%tmp_774 = or i1 %tmp_3148, %tmp_3146" [S4_4/conv1d.h:1535]   --->   Operation 6708 'or' 'tmp_774' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6709 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_7)   --->   "%tmp_775 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_23_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6709 'partselect' 'tmp_775' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6710 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_7)   --->   "%tmp_776 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_775, i1 %tmp_774)" [S4_4/conv1d.h:1535]   --->   Operation 6710 'bitconcatenate' 'tmp_776' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6711 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_23_7 = icmp ne i62 %tmp_776, 0" [S4_4/conv1d.h:1535]   --->   Operation 6711 'icmp' 'tmp_20_23_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6712 [1/1] (0.80ns)   --->   "%qb_assign_1_23_7 = and i1 %tmp_20_23_7, %tmp_3147" [S4_4/conv1d.h:1535]   --->   Operation 6712 'and' 'qb_assign_1_23_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6713 [1/1] (0.00ns)   --->   "%tmp_21_23_7 = zext i1 %qb_assign_1_23_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6713 'zext' 'tmp_21_23_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp192 = add i8 %tmp_21_23_7, %tmp_2443" [S4_4/conv1d.h:1541]   --->   Operation 6714 'add' 'tmp192' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6715 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_23_7 = add i8 %macRegisters_23_V_l_7, %tmp192" [S4_4/conv1d.h:1541]   --->   Operation 6715 'add' 'p_Val2_7_23_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6716 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_23_7, i8* %macRegisters_23_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6716 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_37 : Operation 6717 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_2)   --->   "%tmp_3155 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6717 'bitselect' 'tmp_3155' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6718 [1/1] (0.00ns)   --->   "%tmp_2449 = sext i7 %tmp_2448 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6718 'sext' 'tmp_2449' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6719 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_2)   --->   "%tmp_3157 = trunc i70 %p_Val2_3_24_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6719 'trunc' 'tmp_3157' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6720 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_2)   --->   "%tmp_786 = or i1 %tmp_3157, %tmp_3155" [S4_4/conv1d.h:1535]   --->   Operation 6720 'or' 'tmp_786' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6721 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_2)   --->   "%tmp_787 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_24_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6721 'partselect' 'tmp_787' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6722 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_2)   --->   "%tmp_788 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_787, i1 %tmp_786)" [S4_4/conv1d.h:1535]   --->   Operation 6722 'bitconcatenate' 'tmp_788' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6723 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_24_2 = icmp ne i62 %tmp_788, 0" [S4_4/conv1d.h:1535]   --->   Operation 6723 'icmp' 'tmp_20_24_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6724 [1/1] (0.80ns)   --->   "%qb_assign_1_24_2 = and i1 %tmp_20_24_2, %tmp_3156" [S4_4/conv1d.h:1535]   --->   Operation 6724 'and' 'qb_assign_1_24_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6725 [1/1] (0.00ns)   --->   "%tmp_21_24_2 = zext i1 %qb_assign_1_24_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6725 'zext' 'tmp_21_24_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp195 = add i8 %tmp_21_24_2, %tmp_2449" [S4_4/conv1d.h:1541]   --->   Operation 6726 'add' 'tmp195' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6727 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_24_2 = add i8 %macRegisters_24_V_l_2, %tmp195" [S4_4/conv1d.h:1541]   --->   Operation 6727 'add' 'p_Val2_7_24_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6728 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_24_2, i8* %macRegisters_24_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6728 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_37 : Operation 6729 [1/2] (8.66ns)   --->   "%p_Val2_3_24_3 = mul i70 %OP2_V_24_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6729 'mul' 'p_Val2_3_24_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6730 [1/1] (0.00ns)   --->   "%tmp_2450 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_24_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6730 'partselect' 'tmp_2450' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6731 [1/1] (0.00ns)   --->   "%tmp_3159 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6731 'bitselect' 'tmp_3159' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6732 [1/2] (8.66ns)   --->   "%p_Val2_3_24_4 = mul i70 %OP2_V_24_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6732 'mul' 'p_Val2_3_24_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6733 [1/1] (0.00ns)   --->   "%tmp_2452 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_24_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6733 'partselect' 'tmp_2452' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6734 [1/1] (0.00ns)   --->   "%tmp_3162 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6734 'bitselect' 'tmp_3162' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6735 [1/1] (0.00ns)   --->   "%OP2_V_24_5_cast = sext i7 %weights25_m_weights_403 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6735 'sext' 'OP2_V_24_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6736 [2/2] (8.66ns)   --->   "%p_Val2_3_24_5 = mul i70 %OP2_V_24_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6736 'mul' 'p_Val2_3_24_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6737 [1/1] (0.00ns)   --->   "%OP2_V_24_6_cast = sext i7 %weights25_m_weights_405 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6737 'sext' 'OP2_V_24_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6738 [2/2] (8.66ns)   --->   "%p_Val2_3_24_6 = mul i70 %OP2_V_24_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6738 'mul' 'p_Val2_3_24_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6739 [1/2] (8.66ns)   --->   "%p_Val2_3_24_7 = mul i70 %OP2_V_24_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6739 'mul' 'p_Val2_3_24_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6740 [1/1] (0.00ns)   --->   "%tmp_2458 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_24_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6740 'partselect' 'tmp_2458' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6741 [1/1] (0.00ns)   --->   "%tmp_3171 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6741 'bitselect' 'tmp_3171' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6742 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24)   --->   "%tmp_3173 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6742 'bitselect' 'tmp_3173' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6743 [1/1] (0.00ns)   --->   "%tmp_2461 = sext i7 %tmp_2460 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6743 'sext' 'tmp_2461' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6744 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24)   --->   "%tmp_3175 = trunc i70 %p_Val2_3_24 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6744 'trunc' 'tmp_3175' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6745 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24)   --->   "%tmp_810 = or i1 %tmp_3175, %tmp_3173" [S4_4/conv1d.h:1535]   --->   Operation 6745 'or' 'tmp_810' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6746 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24)   --->   "%tmp_811 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_24, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6746 'partselect' 'tmp_811' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6747 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24)   --->   "%tmp_812 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_811, i1 %tmp_810)" [S4_4/conv1d.h:1535]   --->   Operation 6747 'bitconcatenate' 'tmp_812' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6748 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_24 = icmp ne i62 %tmp_812, 0" [S4_4/conv1d.h:1535]   --->   Operation 6748 'icmp' 'tmp_20_24' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6749 [1/1] (0.80ns)   --->   "%qb_assign_1_24 = and i1 %tmp_20_24, %tmp_3174" [S4_4/conv1d.h:1535]   --->   Operation 6749 'and' 'qb_assign_1_24' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6750 [1/1] (0.00ns)   --->   "%tmp_21_24 = zext i1 %qb_assign_1_24 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6750 'zext' 'tmp_21_24' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp201 = add i8 %tmp_21_24, %tmp_2461" [S4_4/conv1d.h:1541]   --->   Operation 6751 'add' 'tmp201' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6752 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_24 = add i8 %macRegisters_25_V_l, %tmp201" [S4_4/conv1d.h:1541]   --->   Operation 6752 'add' 'p_Val2_7_24' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6753 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_24, i8* %macRegisters_25_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6753 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_37 : Operation 6754 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_1)   --->   "%tmp_3176 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6754 'bitselect' 'tmp_3176' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6755 [1/1] (0.00ns)   --->   "%tmp_2463 = sext i7 %tmp_2462 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6755 'sext' 'tmp_2463' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6756 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_1)   --->   "%tmp_3178 = trunc i70 %p_Val2_3_25_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6756 'trunc' 'tmp_3178' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6757 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_1)   --->   "%tmp_814 = or i1 %tmp_3178, %tmp_3176" [S4_4/conv1d.h:1535]   --->   Operation 6757 'or' 'tmp_814' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6758 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_1)   --->   "%tmp_815 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_25_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6758 'partselect' 'tmp_815' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6759 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_1)   --->   "%tmp_816 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_815, i1 %tmp_814)" [S4_4/conv1d.h:1535]   --->   Operation 6759 'bitconcatenate' 'tmp_816' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6760 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_25_1 = icmp ne i62 %tmp_816, 0" [S4_4/conv1d.h:1535]   --->   Operation 6760 'icmp' 'tmp_20_25_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6761 [1/1] (0.80ns)   --->   "%qb_assign_1_25_1 = and i1 %tmp_20_25_1, %tmp_3177" [S4_4/conv1d.h:1535]   --->   Operation 6761 'and' 'qb_assign_1_25_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6762 [1/1] (0.00ns)   --->   "%tmp_21_25_1 = zext i1 %qb_assign_1_25_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6762 'zext' 'tmp_21_25_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp202 = add i8 %tmp_21_25_1, %tmp_2463" [S4_4/conv1d.h:1541]   --->   Operation 6763 'add' 'tmp202' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6764 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_25_1 = add i8 %macRegisters_25_V_l_1, %tmp202" [S4_4/conv1d.h:1541]   --->   Operation 6764 'add' 'p_Val2_7_25_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6765 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_25_1, i8* %macRegisters_25_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6765 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_37 : Operation 6766 [1/2] (8.66ns)   --->   "%p_Val2_3_25_2 = mul i70 %OP2_V_25_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6766 'mul' 'p_Val2_3_25_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6767 [1/1] (0.00ns)   --->   "%tmp_2464 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_25_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6767 'partselect' 'tmp_2464' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6768 [1/1] (0.00ns)   --->   "%tmp_3180 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6768 'bitselect' 'tmp_3180' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6769 [1/1] (0.00ns)   --->   "%OP2_V_25_3_cast = sext i7 %weights25_m_weights_415 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6769 'sext' 'OP2_V_25_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6770 [2/2] (8.66ns)   --->   "%p_Val2_3_25_3 = mul i70 %OP2_V_25_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6770 'mul' 'p_Val2_3_25_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6771 [1/1] (0.00ns)   --->   "%OP2_V_25_4_cast = sext i7 %weights25_m_weights_417 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6771 'sext' 'OP2_V_25_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6772 [2/2] (8.66ns)   --->   "%p_Val2_3_25_4 = mul i70 %OP2_V_25_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6772 'mul' 'p_Val2_3_25_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6773 [1/2] (2.77ns)   --->   "%weights25_m_weights_419 = load i7* %weights25_m_weights_418, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6773 'load' 'weights25_m_weights_419' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6774 [1/2] (2.77ns)   --->   "%weights25_m_weights_421 = load i7* %weights25_m_weights_420, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6774 'load' 'weights25_m_weights_421' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6775 [1/1] (0.00ns)   --->   "%OP2_V_25_7_cast = sext i7 %weights25_m_weights_423 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6775 'sext' 'OP2_V_25_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6776 [2/2] (8.66ns)   --->   "%p_Val2_3_25_7 = mul i70 %OP2_V_25_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6776 'mul' 'p_Val2_3_25_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6777 [1/2] (8.66ns)   --->   "%p_Val2_3_25 = mul i70 %OP2_V_26_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6777 'mul' 'p_Val2_3_25' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6778 [1/1] (0.00ns)   --->   "%tmp_2476 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_25, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6778 'partselect' 'tmp_2476' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6779 [1/1] (0.00ns)   --->   "%tmp_3198 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6779 'bitselect' 'tmp_3198' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6780 [1/2] (8.66ns)   --->   "%p_Val2_3_26_1 = mul i70 %OP2_V_26_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6780 'mul' 'p_Val2_3_26_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6781 [1/1] (0.00ns)   --->   "%tmp_2478 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_26_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6781 'partselect' 'tmp_2478' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6782 [1/1] (0.00ns)   --->   "%tmp_3201 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6782 'bitselect' 'tmp_3201' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6783 [1/1] (0.00ns)   --->   "%OP2_V_26_2_cast = sext i7 %weights25_m_weights_429 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6783 'sext' 'OP2_V_26_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6784 [2/2] (8.66ns)   --->   "%p_Val2_3_26_2 = mul i70 %OP2_V_26_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6784 'mul' 'p_Val2_3_26_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6785 [1/2] (2.77ns)   --->   "%weights25_m_weights_431 = load i7* %weights25_m_weights_430, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6785 'load' 'weights25_m_weights_431' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6786 [1/2] (2.77ns)   --->   "%weights25_m_weights_433 = load i7* %weights25_m_weights_432, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6786 'load' 'weights25_m_weights_433' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6787 [1/1] (0.00ns)   --->   "%weights25_m_weights_434 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_25" [S4_4/conv1d.h:1529]   --->   Operation 6787 'getelementptr' 'weights25_m_weights_434' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6788 [2/2] (2.77ns)   --->   "%weights25_m_weights_435 = load i7* %weights25_m_weights_434, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6788 'load' 'weights25_m_weights_435' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6789 [1/1] (0.00ns)   --->   "%weights25_m_weights_436 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_25" [S4_4/conv1d.h:1529]   --->   Operation 6789 'getelementptr' 'weights25_m_weights_436' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6790 [2/2] (2.77ns)   --->   "%weights25_m_weights_437 = load i7* %weights25_m_weights_436, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6790 'load' 'weights25_m_weights_437' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6791 [1/2] (2.77ns)   --->   "%weights25_m_weights_439 = load i7* %weights25_m_weights_438, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6791 'load' 'weights25_m_weights_439' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6792 [1/1] (0.00ns)   --->   "%OP2_V_27_cast = sext i7 %weights25_m_weights_441 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6792 'sext' 'OP2_V_27_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6793 [2/2] (8.66ns)   --->   "%p_Val2_3_26 = mul i70 %OP2_V_27_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6793 'mul' 'p_Val2_3_26' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6794 [1/1] (0.00ns)   --->   "%OP2_V_27_1_cast = sext i7 %weights25_m_weights_443 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6794 'sext' 'OP2_V_27_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6795 [2/2] (8.66ns)   --->   "%p_Val2_3_27_1 = mul i70 %OP2_V_27_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6795 'mul' 'p_Val2_3_27_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6796 [1/2] (2.77ns)   --->   "%weights25_m_weights_445 = load i7* %weights25_m_weights_444, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6796 'load' 'weights25_m_weights_445' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6797 [1/1] (0.00ns)   --->   "%weights25_m_weights_446 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_26" [S4_4/conv1d.h:1529]   --->   Operation 6797 'getelementptr' 'weights25_m_weights_446' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6798 [2/2] (2.77ns)   --->   "%weights25_m_weights_447 = load i7* %weights25_m_weights_446, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6798 'load' 'weights25_m_weights_447' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6799 [1/1] (0.00ns)   --->   "%weights25_m_weights_448 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_26" [S4_4/conv1d.h:1529]   --->   Operation 6799 'getelementptr' 'weights25_m_weights_448' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6800 [2/2] (2.77ns)   --->   "%weights25_m_weights_449 = load i7* %weights25_m_weights_448, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6800 'load' 'weights25_m_weights_449' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6801 [1/1] (0.00ns)   --->   "%weights25_m_weights_454 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_26" [S4_4/conv1d.h:1529]   --->   Operation 6801 'getelementptr' 'weights25_m_weights_454' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6802 [2/2] (2.77ns)   --->   "%weights25_m_weights_455 = load i7* %weights25_m_weights_454, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6802 'load' 'weights25_m_weights_455' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6803 [1/2] (2.77ns)   --->   "%weights25_m_weights_457 = load i7* %weights25_m_weights_456, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6803 'load' 'weights25_m_weights_457' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6804 [1/2] (2.77ns)   --->   "%weights25_m_weights_459 = load i7* %weights25_m_weights_458, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6804 'load' 'weights25_m_weights_459' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6805 [1/1] (0.00ns)   --->   "%weights25_m_weights_460 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_27" [S4_4/conv1d.h:1529]   --->   Operation 6805 'getelementptr' 'weights25_m_weights_460' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6806 [2/2] (2.77ns)   --->   "%weights25_m_weights_461 = load i7* %weights25_m_weights_460, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6806 'load' 'weights25_m_weights_461' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6807 [1/1] (0.00ns)   --->   "%tmp_9_28_cast = sext i8 %tmp_9_5 to i10" [S4_4/conv1d.h:1529]   --->   Operation 6807 'sext' 'tmp_9_28_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6808 [1/1] (0.00ns)   --->   "%tmp_10_28 = zext i10 %tmp_9_28_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 6808 'zext' 'tmp_10_28' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6809 [1/1] (0.00ns)   --->   "%weights25_m_weights_472 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_28" [S4_4/conv1d.h:1529]   --->   Operation 6809 'getelementptr' 'weights25_m_weights_472' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6810 [2/2] (2.77ns)   --->   "%weights25_m_weights_473 = load i7* %weights25_m_weights_472, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6810 'load' 'weights25_m_weights_473' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_37 : Operation 6811 [1/1] (0.00ns)   --->   "%weights25_m_weights_474 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_28" [S4_4/conv1d.h:1529]   --->   Operation 6811 'getelementptr' 'weights25_m_weights_474' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_37 : Operation 6812 [2/2] (2.77ns)   --->   "%weights25_m_weights_475 = load i7* %weights25_m_weights_474, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6812 'load' 'weights25_m_weights_475' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 38 <SV = 34> <Delay = 8.66>
ST_38 : Operation 6813 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_22_3, i8* %macRegisters_22_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6813 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_38 : Operation 6814 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_5)   --->   "%tmp_3140 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6814 'bitselect' 'tmp_3140' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6815 [1/1] (0.00ns)   --->   "%tmp_2439 = sext i7 %tmp_2438 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6815 'sext' 'tmp_2439' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6816 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_5)   --->   "%tmp_3142 = trunc i70 %p_Val2_3_23_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6816 'trunc' 'tmp_3142' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6817 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_5)   --->   "%tmp_766 = or i1 %tmp_3142, %tmp_3140" [S4_4/conv1d.h:1535]   --->   Operation 6817 'or' 'tmp_766' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6818 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_5)   --->   "%tmp_767 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_23_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6818 'partselect' 'tmp_767' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6819 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_5)   --->   "%tmp_768 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_767, i1 %tmp_766)" [S4_4/conv1d.h:1535]   --->   Operation 6819 'bitconcatenate' 'tmp_768' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6820 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_23_5 = icmp ne i62 %tmp_768, 0" [S4_4/conv1d.h:1535]   --->   Operation 6820 'icmp' 'tmp_20_23_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6821 [1/1] (0.80ns)   --->   "%qb_assign_1_23_5 = and i1 %tmp_20_23_5, %tmp_3141" [S4_4/conv1d.h:1535]   --->   Operation 6821 'and' 'qb_assign_1_23_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6822 [1/1] (0.00ns)   --->   "%tmp_21_23_5 = zext i1 %qb_assign_1_23_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6822 'zext' 'tmp_21_23_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp190 = add i8 %tmp_21_23_5, %tmp_2439" [S4_4/conv1d.h:1541]   --->   Operation 6823 'add' 'tmp190' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6824 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_23_5 = add i8 %macRegisters_23_V_l_5, %tmp190" [S4_4/conv1d.h:1541]   --->   Operation 6824 'add' 'p_Val2_7_23_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6825 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_23_5, i8* %macRegisters_23_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6825 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_38 : Operation 6826 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_6)   --->   "%tmp_3143 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_23_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6826 'bitselect' 'tmp_3143' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6827 [1/1] (0.00ns)   --->   "%tmp_2441 = sext i7 %tmp_2440 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6827 'sext' 'tmp_2441' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6828 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_6)   --->   "%tmp_3145 = trunc i70 %p_Val2_3_23_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6828 'trunc' 'tmp_3145' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6829 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_6)   --->   "%tmp_770 = or i1 %tmp_3145, %tmp_3143" [S4_4/conv1d.h:1535]   --->   Operation 6829 'or' 'tmp_770' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6830 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_6)   --->   "%tmp_771 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_23_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6830 'partselect' 'tmp_771' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6831 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_23_6)   --->   "%tmp_772 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_771, i1 %tmp_770)" [S4_4/conv1d.h:1535]   --->   Operation 6831 'bitconcatenate' 'tmp_772' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6832 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_23_6 = icmp ne i62 %tmp_772, 0" [S4_4/conv1d.h:1535]   --->   Operation 6832 'icmp' 'tmp_20_23_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6833 [1/1] (0.80ns)   --->   "%qb_assign_1_23_6 = and i1 %tmp_20_23_6, %tmp_3144" [S4_4/conv1d.h:1535]   --->   Operation 6833 'and' 'qb_assign_1_23_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6834 [1/1] (0.00ns)   --->   "%tmp_21_23_6 = zext i1 %qb_assign_1_23_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6834 'zext' 'tmp_21_23_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp191 = add i8 %tmp_21_23_6, %tmp_2441" [S4_4/conv1d.h:1541]   --->   Operation 6835 'add' 'tmp191' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6836 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_23_6 = add i8 %macRegisters_23_V_l_6, %tmp191" [S4_4/conv1d.h:1541]   --->   Operation 6836 'add' 'p_Val2_7_23_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6837 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_23_6, i8* %macRegisters_23_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6837 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_38 : Operation 6838 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_3)   --->   "%tmp_3158 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6838 'bitselect' 'tmp_3158' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6839 [1/1] (0.00ns)   --->   "%tmp_2451 = sext i7 %tmp_2450 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6839 'sext' 'tmp_2451' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6840 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_3)   --->   "%tmp_3160 = trunc i70 %p_Val2_3_24_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6840 'trunc' 'tmp_3160' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6841 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_3)   --->   "%tmp_790 = or i1 %tmp_3160, %tmp_3158" [S4_4/conv1d.h:1535]   --->   Operation 6841 'or' 'tmp_790' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6842 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_3)   --->   "%tmp_791 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_24_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6842 'partselect' 'tmp_791' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6843 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_3)   --->   "%tmp_792 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_791, i1 %tmp_790)" [S4_4/conv1d.h:1535]   --->   Operation 6843 'bitconcatenate' 'tmp_792' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6844 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_24_3 = icmp ne i62 %tmp_792, 0" [S4_4/conv1d.h:1535]   --->   Operation 6844 'icmp' 'tmp_20_24_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6845 [1/1] (0.80ns)   --->   "%qb_assign_1_24_3 = and i1 %tmp_20_24_3, %tmp_3159" [S4_4/conv1d.h:1535]   --->   Operation 6845 'and' 'qb_assign_1_24_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6846 [1/1] (0.00ns)   --->   "%tmp_21_24_3 = zext i1 %qb_assign_1_24_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6846 'zext' 'tmp_21_24_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp196 = add i8 %tmp_21_24_3, %tmp_2451" [S4_4/conv1d.h:1541]   --->   Operation 6847 'add' 'tmp196' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6848 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_24_3 = add i8 %macRegisters_24_V_l_3, %tmp196" [S4_4/conv1d.h:1541]   --->   Operation 6848 'add' 'p_Val2_7_24_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6849 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_4)   --->   "%tmp_3161 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6849 'bitselect' 'tmp_3161' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6850 [1/1] (0.00ns)   --->   "%tmp_2453 = sext i7 %tmp_2452 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6850 'sext' 'tmp_2453' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6851 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_4)   --->   "%tmp_3163 = trunc i70 %p_Val2_3_24_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6851 'trunc' 'tmp_3163' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6852 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_4)   --->   "%tmp_794 = or i1 %tmp_3163, %tmp_3161" [S4_4/conv1d.h:1535]   --->   Operation 6852 'or' 'tmp_794' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6853 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_4)   --->   "%tmp_795 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_24_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6853 'partselect' 'tmp_795' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6854 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_4)   --->   "%tmp_796 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_795, i1 %tmp_794)" [S4_4/conv1d.h:1535]   --->   Operation 6854 'bitconcatenate' 'tmp_796' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6855 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_24_4 = icmp ne i62 %tmp_796, 0" [S4_4/conv1d.h:1535]   --->   Operation 6855 'icmp' 'tmp_20_24_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6856 [1/1] (0.80ns)   --->   "%qb_assign_1_24_4 = and i1 %tmp_20_24_4, %tmp_3162" [S4_4/conv1d.h:1535]   --->   Operation 6856 'and' 'qb_assign_1_24_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6857 [1/1] (0.00ns)   --->   "%tmp_21_24_4 = zext i1 %qb_assign_1_24_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6857 'zext' 'tmp_21_24_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp197 = add i8 %tmp_21_24_4, %tmp_2453" [S4_4/conv1d.h:1541]   --->   Operation 6858 'add' 'tmp197' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6859 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_24_4 = add i8 %macRegisters_24_V_l_4, %tmp197" [S4_4/conv1d.h:1541]   --->   Operation 6859 'add' 'p_Val2_7_24_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6860 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_24_4, i8* %macRegisters_24_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6860 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_38 : Operation 6861 [1/2] (8.66ns)   --->   "%p_Val2_3_24_5 = mul i70 %OP2_V_24_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6861 'mul' 'p_Val2_3_24_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6862 [1/1] (0.00ns)   --->   "%tmp_2454 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_24_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6862 'partselect' 'tmp_2454' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6863 [1/1] (0.00ns)   --->   "%tmp_3165 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6863 'bitselect' 'tmp_3165' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6864 [1/2] (8.66ns)   --->   "%p_Val2_3_24_6 = mul i70 %OP2_V_24_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6864 'mul' 'p_Val2_3_24_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6865 [1/1] (0.00ns)   --->   "%tmp_2456 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_24_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6865 'partselect' 'tmp_2456' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6866 [1/1] (0.00ns)   --->   "%tmp_3168 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6866 'bitselect' 'tmp_3168' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6867 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_7)   --->   "%tmp_3170 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6867 'bitselect' 'tmp_3170' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6868 [1/1] (0.00ns)   --->   "%tmp_2459 = sext i7 %tmp_2458 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6868 'sext' 'tmp_2459' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6869 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_7)   --->   "%tmp_3172 = trunc i70 %p_Val2_3_24_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6869 'trunc' 'tmp_3172' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6870 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_7)   --->   "%tmp_806 = or i1 %tmp_3172, %tmp_3170" [S4_4/conv1d.h:1535]   --->   Operation 6870 'or' 'tmp_806' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6871 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_7)   --->   "%tmp_807 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_24_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6871 'partselect' 'tmp_807' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6872 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_7)   --->   "%tmp_808 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_807, i1 %tmp_806)" [S4_4/conv1d.h:1535]   --->   Operation 6872 'bitconcatenate' 'tmp_808' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6873 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_24_7 = icmp ne i62 %tmp_808, 0" [S4_4/conv1d.h:1535]   --->   Operation 6873 'icmp' 'tmp_20_24_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6874 [1/1] (0.80ns)   --->   "%qb_assign_1_24_7 = and i1 %tmp_20_24_7, %tmp_3171" [S4_4/conv1d.h:1535]   --->   Operation 6874 'and' 'qb_assign_1_24_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6875 [1/1] (0.00ns)   --->   "%tmp_21_24_7 = zext i1 %qb_assign_1_24_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6875 'zext' 'tmp_21_24_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp200 = add i8 %tmp_21_24_7, %tmp_2459" [S4_4/conv1d.h:1541]   --->   Operation 6876 'add' 'tmp200' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6877 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_24_7 = add i8 %macRegisters_24_V_l_7, %tmp200" [S4_4/conv1d.h:1541]   --->   Operation 6877 'add' 'p_Val2_7_24_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6878 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_24_7, i8* %macRegisters_24_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6878 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_38 : Operation 6879 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_2)   --->   "%tmp_3179 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6879 'bitselect' 'tmp_3179' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6880 [1/1] (0.00ns)   --->   "%tmp_2465 = sext i7 %tmp_2464 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6880 'sext' 'tmp_2465' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6881 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_2)   --->   "%tmp_3181 = trunc i70 %p_Val2_3_25_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6881 'trunc' 'tmp_3181' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6882 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_2)   --->   "%tmp_818 = or i1 %tmp_3181, %tmp_3179" [S4_4/conv1d.h:1535]   --->   Operation 6882 'or' 'tmp_818' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6883 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_2)   --->   "%tmp_819 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_25_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6883 'partselect' 'tmp_819' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6884 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_2)   --->   "%tmp_820 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_819, i1 %tmp_818)" [S4_4/conv1d.h:1535]   --->   Operation 6884 'bitconcatenate' 'tmp_820' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6885 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_25_2 = icmp ne i62 %tmp_820, 0" [S4_4/conv1d.h:1535]   --->   Operation 6885 'icmp' 'tmp_20_25_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6886 [1/1] (0.80ns)   --->   "%qb_assign_1_25_2 = and i1 %tmp_20_25_2, %tmp_3180" [S4_4/conv1d.h:1535]   --->   Operation 6886 'and' 'qb_assign_1_25_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6887 [1/1] (0.00ns)   --->   "%tmp_21_25_2 = zext i1 %qb_assign_1_25_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6887 'zext' 'tmp_21_25_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp203 = add i8 %tmp_21_25_2, %tmp_2465" [S4_4/conv1d.h:1541]   --->   Operation 6888 'add' 'tmp203' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6889 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_25_2 = add i8 %macRegisters_25_V_l_2, %tmp203" [S4_4/conv1d.h:1541]   --->   Operation 6889 'add' 'p_Val2_7_25_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6890 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_25_2, i8* %macRegisters_25_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6890 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_38 : Operation 6891 [1/2] (8.66ns)   --->   "%p_Val2_3_25_3 = mul i70 %OP2_V_25_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6891 'mul' 'p_Val2_3_25_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6892 [1/1] (0.00ns)   --->   "%tmp_2466 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_25_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6892 'partselect' 'tmp_2466' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6893 [1/1] (0.00ns)   --->   "%tmp_3183 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6893 'bitselect' 'tmp_3183' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6894 [1/2] (8.66ns)   --->   "%p_Val2_3_25_4 = mul i70 %OP2_V_25_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6894 'mul' 'p_Val2_3_25_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6895 [1/1] (0.00ns)   --->   "%tmp_2468 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_25_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6895 'partselect' 'tmp_2468' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6896 [1/1] (0.00ns)   --->   "%tmp_3186 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6896 'bitselect' 'tmp_3186' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6897 [1/1] (0.00ns)   --->   "%OP2_V_25_5_cast = sext i7 %weights25_m_weights_419 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6897 'sext' 'OP2_V_25_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6898 [2/2] (8.66ns)   --->   "%p_Val2_3_25_5 = mul i70 %OP2_V_25_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6898 'mul' 'p_Val2_3_25_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6899 [1/1] (0.00ns)   --->   "%OP2_V_25_6_cast = sext i7 %weights25_m_weights_421 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6899 'sext' 'OP2_V_25_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6900 [2/2] (8.66ns)   --->   "%p_Val2_3_25_6 = mul i70 %OP2_V_25_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6900 'mul' 'p_Val2_3_25_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6901 [1/2] (8.66ns)   --->   "%p_Val2_3_25_7 = mul i70 %OP2_V_25_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6901 'mul' 'p_Val2_3_25_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6902 [1/1] (0.00ns)   --->   "%tmp_2474 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_25_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6902 'partselect' 'tmp_2474' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6903 [1/1] (0.00ns)   --->   "%tmp_3195 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6903 'bitselect' 'tmp_3195' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6904 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25)   --->   "%tmp_3197 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6904 'bitselect' 'tmp_3197' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6905 [1/1] (0.00ns)   --->   "%tmp_2477 = sext i7 %tmp_2476 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6905 'sext' 'tmp_2477' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6906 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25)   --->   "%tmp_3199 = trunc i70 %p_Val2_3_25 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6906 'trunc' 'tmp_3199' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6907 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25)   --->   "%tmp_842 = or i1 %tmp_3199, %tmp_3197" [S4_4/conv1d.h:1535]   --->   Operation 6907 'or' 'tmp_842' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6908 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25)   --->   "%tmp_843 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_25, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6908 'partselect' 'tmp_843' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6909 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25)   --->   "%tmp_844 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_843, i1 %tmp_842)" [S4_4/conv1d.h:1535]   --->   Operation 6909 'bitconcatenate' 'tmp_844' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6910 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_25 = icmp ne i62 %tmp_844, 0" [S4_4/conv1d.h:1535]   --->   Operation 6910 'icmp' 'tmp_20_25' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6911 [1/1] (0.80ns)   --->   "%qb_assign_1_25 = and i1 %tmp_20_25, %tmp_3198" [S4_4/conv1d.h:1535]   --->   Operation 6911 'and' 'qb_assign_1_25' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6912 [1/1] (0.00ns)   --->   "%tmp_21_25 = zext i1 %qb_assign_1_25 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6912 'zext' 'tmp_21_25' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp209 = add i8 %tmp_21_25, %tmp_2477" [S4_4/conv1d.h:1541]   --->   Operation 6913 'add' 'tmp209' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6914 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_25 = add i8 %macRegisters_26_V_l, %tmp209" [S4_4/conv1d.h:1541]   --->   Operation 6914 'add' 'p_Val2_7_25' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6915 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_25, i8* %macRegisters_26_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6915 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_38 : Operation 6916 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_1)   --->   "%tmp_3200 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6916 'bitselect' 'tmp_3200' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6917 [1/1] (0.00ns)   --->   "%tmp_2479 = sext i7 %tmp_2478 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6917 'sext' 'tmp_2479' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6918 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_1)   --->   "%tmp_3202 = trunc i70 %p_Val2_3_26_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6918 'trunc' 'tmp_3202' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6919 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_1)   --->   "%tmp_846 = or i1 %tmp_3202, %tmp_3200" [S4_4/conv1d.h:1535]   --->   Operation 6919 'or' 'tmp_846' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6920 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_1)   --->   "%tmp_847 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_26_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6920 'partselect' 'tmp_847' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6921 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_1)   --->   "%tmp_848 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_847, i1 %tmp_846)" [S4_4/conv1d.h:1535]   --->   Operation 6921 'bitconcatenate' 'tmp_848' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6922 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_26_1 = icmp ne i62 %tmp_848, 0" [S4_4/conv1d.h:1535]   --->   Operation 6922 'icmp' 'tmp_20_26_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6923 [1/1] (0.80ns)   --->   "%qb_assign_1_26_1 = and i1 %tmp_20_26_1, %tmp_3201" [S4_4/conv1d.h:1535]   --->   Operation 6923 'and' 'qb_assign_1_26_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6924 [1/1] (0.00ns)   --->   "%tmp_21_26_1 = zext i1 %qb_assign_1_26_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6924 'zext' 'tmp_21_26_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp210 = add i8 %tmp_21_26_1, %tmp_2479" [S4_4/conv1d.h:1541]   --->   Operation 6925 'add' 'tmp210' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6926 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_26_1 = add i8 %macRegisters_26_V_l_1, %tmp210" [S4_4/conv1d.h:1541]   --->   Operation 6926 'add' 'p_Val2_7_26_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6927 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_26_1, i8* %macRegisters_26_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6927 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_38 : Operation 6928 [1/2] (8.66ns)   --->   "%p_Val2_3_26_2 = mul i70 %OP2_V_26_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6928 'mul' 'p_Val2_3_26_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6929 [1/1] (0.00ns)   --->   "%tmp_2480 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_26_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6929 'partselect' 'tmp_2480' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6930 [1/1] (0.00ns)   --->   "%tmp_3204 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6930 'bitselect' 'tmp_3204' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6931 [1/1] (0.00ns)   --->   "%OP2_V_26_3_cast = sext i7 %weights25_m_weights_431 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6931 'sext' 'OP2_V_26_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6932 [2/2] (8.66ns)   --->   "%p_Val2_3_26_3 = mul i70 %OP2_V_26_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6932 'mul' 'p_Val2_3_26_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6933 [1/1] (0.00ns)   --->   "%OP2_V_26_4_cast = sext i7 %weights25_m_weights_433 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6933 'sext' 'OP2_V_26_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6934 [2/2] (8.66ns)   --->   "%p_Val2_3_26_4 = mul i70 %OP2_V_26_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6934 'mul' 'p_Val2_3_26_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6935 [1/2] (2.77ns)   --->   "%weights25_m_weights_435 = load i7* %weights25_m_weights_434, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6935 'load' 'weights25_m_weights_435' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6936 [1/2] (2.77ns)   --->   "%weights25_m_weights_437 = load i7* %weights25_m_weights_436, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6936 'load' 'weights25_m_weights_437' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6937 [1/1] (0.00ns)   --->   "%OP2_V_26_7_cast = sext i7 %weights25_m_weights_439 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6937 'sext' 'OP2_V_26_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6938 [2/2] (8.66ns)   --->   "%p_Val2_3_26_7 = mul i70 %OP2_V_26_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6938 'mul' 'p_Val2_3_26_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6939 [1/2] (8.66ns)   --->   "%p_Val2_3_26 = mul i70 %OP2_V_27_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6939 'mul' 'p_Val2_3_26' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6940 [1/1] (0.00ns)   --->   "%tmp_2492 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_26, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6940 'partselect' 'tmp_2492' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6941 [1/1] (0.00ns)   --->   "%tmp_3222 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6941 'bitselect' 'tmp_3222' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6942 [1/2] (8.66ns)   --->   "%p_Val2_3_27_1 = mul i70 %OP2_V_27_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6942 'mul' 'p_Val2_3_27_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6943 [1/1] (0.00ns)   --->   "%tmp_2494 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_27_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6943 'partselect' 'tmp_2494' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6944 [1/1] (0.00ns)   --->   "%tmp_3225 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 6944 'bitselect' 'tmp_3225' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6945 [1/1] (0.00ns)   --->   "%OP2_V_27_2_cast = sext i7 %weights25_m_weights_445 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6945 'sext' 'OP2_V_27_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6946 [2/2] (8.66ns)   --->   "%p_Val2_3_27_2 = mul i70 %OP2_V_27_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6946 'mul' 'p_Val2_3_27_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6947 [1/2] (2.77ns)   --->   "%weights25_m_weights_447 = load i7* %weights25_m_weights_446, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6947 'load' 'weights25_m_weights_447' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6948 [1/2] (2.77ns)   --->   "%weights25_m_weights_449 = load i7* %weights25_m_weights_448, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6948 'load' 'weights25_m_weights_449' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6949 [1/1] (0.00ns)   --->   "%weights25_m_weights_450 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_26" [S4_4/conv1d.h:1529]   --->   Operation 6949 'getelementptr' 'weights25_m_weights_450' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6950 [2/2] (2.77ns)   --->   "%weights25_m_weights_451 = load i7* %weights25_m_weights_450, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6950 'load' 'weights25_m_weights_451' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6951 [1/1] (0.00ns)   --->   "%weights25_m_weights_452 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_26" [S4_4/conv1d.h:1529]   --->   Operation 6951 'getelementptr' 'weights25_m_weights_452' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6952 [2/2] (2.77ns)   --->   "%weights25_m_weights_453 = load i7* %weights25_m_weights_452, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6952 'load' 'weights25_m_weights_453' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6953 [1/2] (2.77ns)   --->   "%weights25_m_weights_455 = load i7* %weights25_m_weights_454, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6953 'load' 'weights25_m_weights_455' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6954 [1/1] (0.00ns)   --->   "%OP2_V_28_cast = sext i7 %weights25_m_weights_457 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6954 'sext' 'OP2_V_28_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6955 [2/2] (8.66ns)   --->   "%p_Val2_3_27 = mul i70 %OP2_V_28_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6955 'mul' 'p_Val2_3_27' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6956 [1/1] (0.00ns)   --->   "%OP2_V_28_1_cast = sext i7 %weights25_m_weights_459 to i70" [S4_4/conv1d.h:1535]   --->   Operation 6956 'sext' 'OP2_V_28_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6957 [2/2] (8.66ns)   --->   "%p_Val2_3_28_1 = mul i70 %OP2_V_28_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 6957 'mul' 'p_Val2_3_28_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6958 [1/2] (2.77ns)   --->   "%weights25_m_weights_461 = load i7* %weights25_m_weights_460, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6958 'load' 'weights25_m_weights_461' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6959 [1/1] (0.00ns)   --->   "%weights25_m_weights_462 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_27" [S4_4/conv1d.h:1529]   --->   Operation 6959 'getelementptr' 'weights25_m_weights_462' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6960 [2/2] (2.77ns)   --->   "%weights25_m_weights_463 = load i7* %weights25_m_weights_462, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6960 'load' 'weights25_m_weights_463' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6961 [1/1] (0.00ns)   --->   "%weights25_m_weights_464 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_27" [S4_4/conv1d.h:1529]   --->   Operation 6961 'getelementptr' 'weights25_m_weights_464' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6962 [2/2] (2.77ns)   --->   "%weights25_m_weights_465 = load i7* %weights25_m_weights_464, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6962 'load' 'weights25_m_weights_465' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6963 [1/1] (0.00ns)   --->   "%weights25_m_weights_470 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_27" [S4_4/conv1d.h:1529]   --->   Operation 6963 'getelementptr' 'weights25_m_weights_470' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6964 [2/2] (2.77ns)   --->   "%weights25_m_weights_471 = load i7* %weights25_m_weights_470, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6964 'load' 'weights25_m_weights_471' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6965 [1/2] (2.77ns)   --->   "%weights25_m_weights_473 = load i7* %weights25_m_weights_472, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6965 'load' 'weights25_m_weights_473' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6966 [1/2] (2.77ns)   --->   "%weights25_m_weights_475 = load i7* %weights25_m_weights_474, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6966 'load' 'weights25_m_weights_475' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6967 [1/1] (0.00ns)   --->   "%weights25_m_weights_476 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_28" [S4_4/conv1d.h:1529]   --->   Operation 6967 'getelementptr' 'weights25_m_weights_476' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6968 [2/2] (2.77ns)   --->   "%weights25_m_weights_477 = load i7* %weights25_m_weights_476, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6968 'load' 'weights25_m_weights_477' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6969 [1/1] (0.00ns)   --->   "%tmp_9_29_cast = sext i7 %tmp_9_s to i10" [S4_4/conv1d.h:1529]   --->   Operation 6969 'sext' 'tmp_9_29_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6970 [1/1] (0.00ns)   --->   "%tmp_10_29 = zext i10 %tmp_9_29_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 6970 'zext' 'tmp_10_29' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6971 [1/1] (0.00ns)   --->   "%weights25_m_weights_488 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_29" [S4_4/conv1d.h:1529]   --->   Operation 6971 'getelementptr' 'weights25_m_weights_488' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6972 [2/2] (2.77ns)   --->   "%weights25_m_weights_489 = load i7* %weights25_m_weights_488, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6972 'load' 'weights25_m_weights_489' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_38 : Operation 6973 [1/1] (0.00ns)   --->   "%weights25_m_weights_490 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_29" [S4_4/conv1d.h:1529]   --->   Operation 6973 'getelementptr' 'weights25_m_weights_490' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_38 : Operation 6974 [2/2] (2.77ns)   --->   "%weights25_m_weights_491 = load i7* %weights25_m_weights_490, align 1" [S4_4/conv1d.h:1529]   --->   Operation 6974 'load' 'weights25_m_weights_491' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 39 <SV = 35> <Delay = 8.66>
ST_39 : Operation 6975 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_23_3, i8* %macRegisters_23_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6975 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_39 : Operation 6976 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_5)   --->   "%tmp_3164 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6976 'bitselect' 'tmp_3164' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6977 [1/1] (0.00ns)   --->   "%tmp_2455 = sext i7 %tmp_2454 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6977 'sext' 'tmp_2455' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6978 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_5)   --->   "%tmp_3166 = trunc i70 %p_Val2_3_24_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6978 'trunc' 'tmp_3166' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6979 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_5)   --->   "%tmp_798 = or i1 %tmp_3166, %tmp_3164" [S4_4/conv1d.h:1535]   --->   Operation 6979 'or' 'tmp_798' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6980 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_5)   --->   "%tmp_799 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_24_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6980 'partselect' 'tmp_799' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6981 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_5)   --->   "%tmp_800 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_799, i1 %tmp_798)" [S4_4/conv1d.h:1535]   --->   Operation 6981 'bitconcatenate' 'tmp_800' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6982 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_24_5 = icmp ne i62 %tmp_800, 0" [S4_4/conv1d.h:1535]   --->   Operation 6982 'icmp' 'tmp_20_24_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6983 [1/1] (0.80ns)   --->   "%qb_assign_1_24_5 = and i1 %tmp_20_24_5, %tmp_3165" [S4_4/conv1d.h:1535]   --->   Operation 6983 'and' 'qb_assign_1_24_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6984 [1/1] (0.00ns)   --->   "%tmp_21_24_5 = zext i1 %qb_assign_1_24_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6984 'zext' 'tmp_21_24_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp198 = add i8 %tmp_21_24_5, %tmp_2455" [S4_4/conv1d.h:1541]   --->   Operation 6985 'add' 'tmp198' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 6986 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_24_5 = add i8 %macRegisters_24_V_l_5, %tmp198" [S4_4/conv1d.h:1541]   --->   Operation 6986 'add' 'p_Val2_7_24_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 6987 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_24_5, i8* %macRegisters_24_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6987 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_39 : Operation 6988 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_6)   --->   "%tmp_3167 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_24_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 6988 'bitselect' 'tmp_3167' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6989 [1/1] (0.00ns)   --->   "%tmp_2457 = sext i7 %tmp_2456 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6989 'sext' 'tmp_2457' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6990 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_6)   --->   "%tmp_3169 = trunc i70 %p_Val2_3_24_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 6990 'trunc' 'tmp_3169' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6991 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_6)   --->   "%tmp_802 = or i1 %tmp_3169, %tmp_3167" [S4_4/conv1d.h:1535]   --->   Operation 6991 'or' 'tmp_802' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6992 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_6)   --->   "%tmp_803 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_24_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 6992 'partselect' 'tmp_803' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6993 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_24_6)   --->   "%tmp_804 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_803, i1 %tmp_802)" [S4_4/conv1d.h:1535]   --->   Operation 6993 'bitconcatenate' 'tmp_804' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6994 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_24_6 = icmp ne i62 %tmp_804, 0" [S4_4/conv1d.h:1535]   --->   Operation 6994 'icmp' 'tmp_20_24_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6995 [1/1] (0.80ns)   --->   "%qb_assign_1_24_6 = and i1 %tmp_20_24_6, %tmp_3168" [S4_4/conv1d.h:1535]   --->   Operation 6995 'and' 'qb_assign_1_24_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6996 [1/1] (0.00ns)   --->   "%tmp_21_24_6 = zext i1 %qb_assign_1_24_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 6996 'zext' 'tmp_21_24_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 6997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp199 = add i8 %tmp_21_24_6, %tmp_2457" [S4_4/conv1d.h:1541]   --->   Operation 6997 'add' 'tmp199' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 6998 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_24_6 = add i8 %macRegisters_24_V_l_6, %tmp199" [S4_4/conv1d.h:1541]   --->   Operation 6998 'add' 'p_Val2_7_24_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 6999 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_24_6, i8* %macRegisters_24_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 6999 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_39 : Operation 7000 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_3)   --->   "%tmp_3182 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7000 'bitselect' 'tmp_3182' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7001 [1/1] (0.00ns)   --->   "%tmp_2467 = sext i7 %tmp_2466 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7001 'sext' 'tmp_2467' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7002 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_3)   --->   "%tmp_3184 = trunc i70 %p_Val2_3_25_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7002 'trunc' 'tmp_3184' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7003 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_3)   --->   "%tmp_822 = or i1 %tmp_3184, %tmp_3182" [S4_4/conv1d.h:1535]   --->   Operation 7003 'or' 'tmp_822' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7004 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_3)   --->   "%tmp_823 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_25_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7004 'partselect' 'tmp_823' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7005 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_3)   --->   "%tmp_824 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_823, i1 %tmp_822)" [S4_4/conv1d.h:1535]   --->   Operation 7005 'bitconcatenate' 'tmp_824' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7006 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_25_3 = icmp ne i62 %tmp_824, 0" [S4_4/conv1d.h:1535]   --->   Operation 7006 'icmp' 'tmp_20_25_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7007 [1/1] (0.80ns)   --->   "%qb_assign_1_25_3 = and i1 %tmp_20_25_3, %tmp_3183" [S4_4/conv1d.h:1535]   --->   Operation 7007 'and' 'qb_assign_1_25_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7008 [1/1] (0.00ns)   --->   "%tmp_21_25_3 = zext i1 %qb_assign_1_25_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7008 'zext' 'tmp_21_25_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp204 = add i8 %tmp_21_25_3, %tmp_2467" [S4_4/conv1d.h:1541]   --->   Operation 7009 'add' 'tmp204' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7010 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_25_3 = add i8 %macRegisters_25_V_l_3, %tmp204" [S4_4/conv1d.h:1541]   --->   Operation 7010 'add' 'p_Val2_7_25_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7011 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_4)   --->   "%tmp_3185 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7011 'bitselect' 'tmp_3185' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7012 [1/1] (0.00ns)   --->   "%tmp_2469 = sext i7 %tmp_2468 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7012 'sext' 'tmp_2469' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7013 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_4)   --->   "%tmp_3187 = trunc i70 %p_Val2_3_25_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7013 'trunc' 'tmp_3187' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7014 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_4)   --->   "%tmp_826 = or i1 %tmp_3187, %tmp_3185" [S4_4/conv1d.h:1535]   --->   Operation 7014 'or' 'tmp_826' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7015 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_4)   --->   "%tmp_827 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_25_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7015 'partselect' 'tmp_827' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7016 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_4)   --->   "%tmp_828 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_827, i1 %tmp_826)" [S4_4/conv1d.h:1535]   --->   Operation 7016 'bitconcatenate' 'tmp_828' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7017 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_25_4 = icmp ne i62 %tmp_828, 0" [S4_4/conv1d.h:1535]   --->   Operation 7017 'icmp' 'tmp_20_25_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7018 [1/1] (0.80ns)   --->   "%qb_assign_1_25_4 = and i1 %tmp_20_25_4, %tmp_3186" [S4_4/conv1d.h:1535]   --->   Operation 7018 'and' 'qb_assign_1_25_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7019 [1/1] (0.00ns)   --->   "%tmp_21_25_4 = zext i1 %qb_assign_1_25_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7019 'zext' 'tmp_21_25_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp205 = add i8 %tmp_21_25_4, %tmp_2469" [S4_4/conv1d.h:1541]   --->   Operation 7020 'add' 'tmp205' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7021 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_25_4 = add i8 %macRegisters_25_V_l_4, %tmp205" [S4_4/conv1d.h:1541]   --->   Operation 7021 'add' 'p_Val2_7_25_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7022 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_25_4, i8* %macRegisters_25_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7022 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_39 : Operation 7023 [1/2] (8.66ns)   --->   "%p_Val2_3_25_5 = mul i70 %OP2_V_25_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7023 'mul' 'p_Val2_3_25_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7024 [1/1] (0.00ns)   --->   "%tmp_2470 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_25_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7024 'partselect' 'tmp_2470' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7025 [1/1] (0.00ns)   --->   "%tmp_3189 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7025 'bitselect' 'tmp_3189' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7026 [1/2] (8.66ns)   --->   "%p_Val2_3_25_6 = mul i70 %OP2_V_25_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7026 'mul' 'p_Val2_3_25_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7027 [1/1] (0.00ns)   --->   "%tmp_2472 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_25_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7027 'partselect' 'tmp_2472' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7028 [1/1] (0.00ns)   --->   "%tmp_3192 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7028 'bitselect' 'tmp_3192' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7029 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_7)   --->   "%tmp_3194 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7029 'bitselect' 'tmp_3194' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7030 [1/1] (0.00ns)   --->   "%tmp_2475 = sext i7 %tmp_2474 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7030 'sext' 'tmp_2475' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7031 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_7)   --->   "%tmp_3196 = trunc i70 %p_Val2_3_25_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7031 'trunc' 'tmp_3196' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7032 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_7)   --->   "%tmp_838 = or i1 %tmp_3196, %tmp_3194" [S4_4/conv1d.h:1535]   --->   Operation 7032 'or' 'tmp_838' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7033 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_7)   --->   "%tmp_839 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_25_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7033 'partselect' 'tmp_839' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7034 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_7)   --->   "%tmp_840 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_839, i1 %tmp_838)" [S4_4/conv1d.h:1535]   --->   Operation 7034 'bitconcatenate' 'tmp_840' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7035 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_25_7 = icmp ne i62 %tmp_840, 0" [S4_4/conv1d.h:1535]   --->   Operation 7035 'icmp' 'tmp_20_25_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7036 [1/1] (0.80ns)   --->   "%qb_assign_1_25_7 = and i1 %tmp_20_25_7, %tmp_3195" [S4_4/conv1d.h:1535]   --->   Operation 7036 'and' 'qb_assign_1_25_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7037 [1/1] (0.00ns)   --->   "%tmp_21_25_7 = zext i1 %qb_assign_1_25_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7037 'zext' 'tmp_21_25_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp208 = add i8 %tmp_21_25_7, %tmp_2475" [S4_4/conv1d.h:1541]   --->   Operation 7038 'add' 'tmp208' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7039 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_25_7 = add i8 %macRegisters_25_V_l_7, %tmp208" [S4_4/conv1d.h:1541]   --->   Operation 7039 'add' 'p_Val2_7_25_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7040 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_25_7, i8* %macRegisters_25_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7040 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_39 : Operation 7041 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_2)   --->   "%tmp_3203 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7041 'bitselect' 'tmp_3203' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7042 [1/1] (0.00ns)   --->   "%tmp_2481 = sext i7 %tmp_2480 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7042 'sext' 'tmp_2481' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7043 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_2)   --->   "%tmp_3205 = trunc i70 %p_Val2_3_26_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7043 'trunc' 'tmp_3205' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7044 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_2)   --->   "%tmp_850 = or i1 %tmp_3205, %tmp_3203" [S4_4/conv1d.h:1535]   --->   Operation 7044 'or' 'tmp_850' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7045 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_2)   --->   "%tmp_851 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_26_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7045 'partselect' 'tmp_851' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7046 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_2)   --->   "%tmp_852 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_851, i1 %tmp_850)" [S4_4/conv1d.h:1535]   --->   Operation 7046 'bitconcatenate' 'tmp_852' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7047 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_26_2 = icmp ne i62 %tmp_852, 0" [S4_4/conv1d.h:1535]   --->   Operation 7047 'icmp' 'tmp_20_26_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7048 [1/1] (0.80ns)   --->   "%qb_assign_1_26_2 = and i1 %tmp_20_26_2, %tmp_3204" [S4_4/conv1d.h:1535]   --->   Operation 7048 'and' 'qb_assign_1_26_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7049 [1/1] (0.00ns)   --->   "%tmp_21_26_2 = zext i1 %qb_assign_1_26_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7049 'zext' 'tmp_21_26_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp211 = add i8 %tmp_21_26_2, %tmp_2481" [S4_4/conv1d.h:1541]   --->   Operation 7050 'add' 'tmp211' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7051 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_26_2 = add i8 %macRegisters_26_V_l_2, %tmp211" [S4_4/conv1d.h:1541]   --->   Operation 7051 'add' 'p_Val2_7_26_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7052 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_26_2, i8* %macRegisters_26_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7052 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_39 : Operation 7053 [1/2] (8.66ns)   --->   "%p_Val2_3_26_3 = mul i70 %OP2_V_26_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7053 'mul' 'p_Val2_3_26_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7054 [1/1] (0.00ns)   --->   "%tmp_2482 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_26_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7054 'partselect' 'tmp_2482' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7055 [1/1] (0.00ns)   --->   "%tmp_3207 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7055 'bitselect' 'tmp_3207' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7056 [1/2] (8.66ns)   --->   "%p_Val2_3_26_4 = mul i70 %OP2_V_26_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7056 'mul' 'p_Val2_3_26_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7057 [1/1] (0.00ns)   --->   "%tmp_2484 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_26_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7057 'partselect' 'tmp_2484' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7058 [1/1] (0.00ns)   --->   "%tmp_3210 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7058 'bitselect' 'tmp_3210' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7059 [1/1] (0.00ns)   --->   "%OP2_V_26_5_cast = sext i7 %weights25_m_weights_435 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7059 'sext' 'OP2_V_26_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7060 [2/2] (8.66ns)   --->   "%p_Val2_3_26_5 = mul i70 %OP2_V_26_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7060 'mul' 'p_Val2_3_26_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7061 [1/1] (0.00ns)   --->   "%OP2_V_26_6_cast = sext i7 %weights25_m_weights_437 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7061 'sext' 'OP2_V_26_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7062 [2/2] (8.66ns)   --->   "%p_Val2_3_26_6 = mul i70 %OP2_V_26_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7062 'mul' 'p_Val2_3_26_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7063 [1/2] (8.66ns)   --->   "%p_Val2_3_26_7 = mul i70 %OP2_V_26_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7063 'mul' 'p_Val2_3_26_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7064 [1/1] (0.00ns)   --->   "%tmp_2490 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_26_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7064 'partselect' 'tmp_2490' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7065 [1/1] (0.00ns)   --->   "%tmp_3219 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7065 'bitselect' 'tmp_3219' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7066 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26)   --->   "%tmp_3221 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7066 'bitselect' 'tmp_3221' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7067 [1/1] (0.00ns)   --->   "%tmp_2493 = sext i7 %tmp_2492 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7067 'sext' 'tmp_2493' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7068 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26)   --->   "%tmp_3223 = trunc i70 %p_Val2_3_26 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7068 'trunc' 'tmp_3223' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7069 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26)   --->   "%tmp_874 = or i1 %tmp_3223, %tmp_3221" [S4_4/conv1d.h:1535]   --->   Operation 7069 'or' 'tmp_874' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7070 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26)   --->   "%tmp_875 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_26, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7070 'partselect' 'tmp_875' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7071 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26)   --->   "%tmp_876 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_875, i1 %tmp_874)" [S4_4/conv1d.h:1535]   --->   Operation 7071 'bitconcatenate' 'tmp_876' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7072 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_26 = icmp ne i62 %tmp_876, 0" [S4_4/conv1d.h:1535]   --->   Operation 7072 'icmp' 'tmp_20_26' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7073 [1/1] (0.80ns)   --->   "%qb_assign_1_26 = and i1 %tmp_20_26, %tmp_3222" [S4_4/conv1d.h:1535]   --->   Operation 7073 'and' 'qb_assign_1_26' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7074 [1/1] (0.00ns)   --->   "%tmp_21_26 = zext i1 %qb_assign_1_26 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7074 'zext' 'tmp_21_26' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp217 = add i8 %tmp_21_26, %tmp_2493" [S4_4/conv1d.h:1541]   --->   Operation 7075 'add' 'tmp217' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7076 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_26 = add i8 %macRegisters_27_V_l, %tmp217" [S4_4/conv1d.h:1541]   --->   Operation 7076 'add' 'p_Val2_7_26' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7077 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_26, i8* %macRegisters_27_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7077 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_39 : Operation 7078 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_1)   --->   "%tmp_3224 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7078 'bitselect' 'tmp_3224' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7079 [1/1] (0.00ns)   --->   "%tmp_2495 = sext i7 %tmp_2494 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7079 'sext' 'tmp_2495' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7080 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_1)   --->   "%tmp_3226 = trunc i70 %p_Val2_3_27_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7080 'trunc' 'tmp_3226' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7081 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_1)   --->   "%tmp_878 = or i1 %tmp_3226, %tmp_3224" [S4_4/conv1d.h:1535]   --->   Operation 7081 'or' 'tmp_878' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7082 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_1)   --->   "%tmp_879 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_27_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7082 'partselect' 'tmp_879' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7083 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_1)   --->   "%tmp_880 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_879, i1 %tmp_878)" [S4_4/conv1d.h:1535]   --->   Operation 7083 'bitconcatenate' 'tmp_880' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7084 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_27_1 = icmp ne i62 %tmp_880, 0" [S4_4/conv1d.h:1535]   --->   Operation 7084 'icmp' 'tmp_20_27_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7085 [1/1] (0.80ns)   --->   "%qb_assign_1_27_1 = and i1 %tmp_20_27_1, %tmp_3225" [S4_4/conv1d.h:1535]   --->   Operation 7085 'and' 'qb_assign_1_27_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7086 [1/1] (0.00ns)   --->   "%tmp_21_27_1 = zext i1 %qb_assign_1_27_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7086 'zext' 'tmp_21_27_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp218 = add i8 %tmp_21_27_1, %tmp_2495" [S4_4/conv1d.h:1541]   --->   Operation 7087 'add' 'tmp218' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7088 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_27_1 = add i8 %macRegisters_27_V_l_1, %tmp218" [S4_4/conv1d.h:1541]   --->   Operation 7088 'add' 'p_Val2_7_27_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 7089 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_27_1, i8* %macRegisters_27_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7089 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_39 : Operation 7090 [1/2] (8.66ns)   --->   "%p_Val2_3_27_2 = mul i70 %OP2_V_27_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7090 'mul' 'p_Val2_3_27_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7091 [1/1] (0.00ns)   --->   "%tmp_2496 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_27_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7091 'partselect' 'tmp_2496' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7092 [1/1] (0.00ns)   --->   "%tmp_3228 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7092 'bitselect' 'tmp_3228' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7093 [1/1] (0.00ns)   --->   "%OP2_V_27_3_cast = sext i7 %weights25_m_weights_447 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7093 'sext' 'OP2_V_27_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7094 [2/2] (8.66ns)   --->   "%p_Val2_3_27_3 = mul i70 %OP2_V_27_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7094 'mul' 'p_Val2_3_27_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7095 [1/1] (0.00ns)   --->   "%OP2_V_27_4_cast = sext i7 %weights25_m_weights_449 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7095 'sext' 'OP2_V_27_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7096 [2/2] (8.66ns)   --->   "%p_Val2_3_27_4 = mul i70 %OP2_V_27_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7096 'mul' 'p_Val2_3_27_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7097 [1/2] (2.77ns)   --->   "%weights25_m_weights_451 = load i7* %weights25_m_weights_450, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7097 'load' 'weights25_m_weights_451' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7098 [1/2] (2.77ns)   --->   "%weights25_m_weights_453 = load i7* %weights25_m_weights_452, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7098 'load' 'weights25_m_weights_453' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7099 [1/1] (0.00ns)   --->   "%OP2_V_27_7_cast = sext i7 %weights25_m_weights_455 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7099 'sext' 'OP2_V_27_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7100 [2/2] (8.66ns)   --->   "%p_Val2_3_27_7 = mul i70 %OP2_V_27_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7100 'mul' 'p_Val2_3_27_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7101 [1/2] (8.66ns)   --->   "%p_Val2_3_27 = mul i70 %OP2_V_28_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7101 'mul' 'p_Val2_3_27' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7102 [1/1] (0.00ns)   --->   "%tmp_2508 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_27, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7102 'partselect' 'tmp_2508' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7103 [1/1] (0.00ns)   --->   "%tmp_3246 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7103 'bitselect' 'tmp_3246' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7104 [1/2] (8.66ns)   --->   "%p_Val2_3_28_1 = mul i70 %OP2_V_28_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7104 'mul' 'p_Val2_3_28_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7105 [1/1] (0.00ns)   --->   "%tmp_2510 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_28_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7105 'partselect' 'tmp_2510' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7106 [1/1] (0.00ns)   --->   "%tmp_3249 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7106 'bitselect' 'tmp_3249' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7107 [1/1] (0.00ns)   --->   "%OP2_V_28_2_cast = sext i7 %weights25_m_weights_461 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7107 'sext' 'OP2_V_28_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7108 [2/2] (8.66ns)   --->   "%p_Val2_3_28_2 = mul i70 %OP2_V_28_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7108 'mul' 'p_Val2_3_28_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7109 [1/2] (2.77ns)   --->   "%weights25_m_weights_463 = load i7* %weights25_m_weights_462, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7109 'load' 'weights25_m_weights_463' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7110 [1/2] (2.77ns)   --->   "%weights25_m_weights_465 = load i7* %weights25_m_weights_464, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7110 'load' 'weights25_m_weights_465' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7111 [1/1] (0.00ns)   --->   "%weights25_m_weights_466 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_27" [S4_4/conv1d.h:1529]   --->   Operation 7111 'getelementptr' 'weights25_m_weights_466' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7112 [2/2] (2.77ns)   --->   "%weights25_m_weights_467 = load i7* %weights25_m_weights_466, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7112 'load' 'weights25_m_weights_467' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7113 [1/1] (0.00ns)   --->   "%weights25_m_weights_468 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_27" [S4_4/conv1d.h:1529]   --->   Operation 7113 'getelementptr' 'weights25_m_weights_468' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7114 [2/2] (2.77ns)   --->   "%weights25_m_weights_469 = load i7* %weights25_m_weights_468, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7114 'load' 'weights25_m_weights_469' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7115 [1/2] (2.77ns)   --->   "%weights25_m_weights_471 = load i7* %weights25_m_weights_470, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7115 'load' 'weights25_m_weights_471' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7116 [1/1] (0.00ns)   --->   "%OP2_V_29_cast = sext i7 %weights25_m_weights_473 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7116 'sext' 'OP2_V_29_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7117 [2/2] (8.66ns)   --->   "%p_Val2_3_28 = mul i70 %OP2_V_29_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7117 'mul' 'p_Val2_3_28' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7118 [1/1] (0.00ns)   --->   "%OP2_V_29_1_cast = sext i7 %weights25_m_weights_475 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7118 'sext' 'OP2_V_29_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7119 [2/2] (8.66ns)   --->   "%p_Val2_3_29_1 = mul i70 %OP2_V_29_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7119 'mul' 'p_Val2_3_29_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 7120 [1/2] (2.77ns)   --->   "%weights25_m_weights_477 = load i7* %weights25_m_weights_476, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7120 'load' 'weights25_m_weights_477' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7121 [1/1] (0.00ns)   --->   "%weights25_m_weights_478 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_28" [S4_4/conv1d.h:1529]   --->   Operation 7121 'getelementptr' 'weights25_m_weights_478' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7122 [2/2] (2.77ns)   --->   "%weights25_m_weights_479 = load i7* %weights25_m_weights_478, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7122 'load' 'weights25_m_weights_479' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7123 [1/1] (0.00ns)   --->   "%weights25_m_weights_480 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_28" [S4_4/conv1d.h:1529]   --->   Operation 7123 'getelementptr' 'weights25_m_weights_480' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7124 [2/2] (2.77ns)   --->   "%weights25_m_weights_481 = load i7* %weights25_m_weights_480, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7124 'load' 'weights25_m_weights_481' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7125 [1/1] (0.00ns)   --->   "%weights25_m_weights_486 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_28" [S4_4/conv1d.h:1529]   --->   Operation 7125 'getelementptr' 'weights25_m_weights_486' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7126 [2/2] (2.77ns)   --->   "%weights25_m_weights_487 = load i7* %weights25_m_weights_486, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7126 'load' 'weights25_m_weights_487' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7127 [1/2] (2.77ns)   --->   "%weights25_m_weights_489 = load i7* %weights25_m_weights_488, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7127 'load' 'weights25_m_weights_489' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7128 [1/2] (2.77ns)   --->   "%weights25_m_weights_491 = load i7* %weights25_m_weights_490, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7128 'load' 'weights25_m_weights_491' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7129 [1/1] (0.00ns)   --->   "%weights25_m_weights_492 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_29" [S4_4/conv1d.h:1529]   --->   Operation 7129 'getelementptr' 'weights25_m_weights_492' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7130 [2/2] (2.77ns)   --->   "%weights25_m_weights_493 = load i7* %weights25_m_weights_492, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7130 'load' 'weights25_m_weights_493' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7131 [1/1] (0.00ns)   --->   "%tmp_9_30_cast = sext i6 %tmp_9_1 to i10" [S4_4/conv1d.h:1529]   --->   Operation 7131 'sext' 'tmp_9_30_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7132 [1/1] (0.00ns)   --->   "%tmp_10_30 = zext i10 %tmp_9_30_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 7132 'zext' 'tmp_10_30' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7133 [1/1] (0.00ns)   --->   "%weights25_m_weights_504 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_30" [S4_4/conv1d.h:1529]   --->   Operation 7133 'getelementptr' 'weights25_m_weights_504' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7134 [2/2] (2.77ns)   --->   "%weights25_m_weights_505 = load i7* %weights25_m_weights_504, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7134 'load' 'weights25_m_weights_505' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_39 : Operation 7135 [1/1] (0.00ns)   --->   "%weights25_m_weights_506 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_30" [S4_4/conv1d.h:1529]   --->   Operation 7135 'getelementptr' 'weights25_m_weights_506' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_39 : Operation 7136 [2/2] (2.77ns)   --->   "%weights25_m_weights_507 = load i7* %weights25_m_weights_506, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7136 'load' 'weights25_m_weights_507' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 40 <SV = 36> <Delay = 8.66>
ST_40 : Operation 7137 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_24_3, i8* %macRegisters_24_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7137 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_40 : Operation 7138 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_5)   --->   "%tmp_3188 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7138 'bitselect' 'tmp_3188' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7139 [1/1] (0.00ns)   --->   "%tmp_2471 = sext i7 %tmp_2470 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7139 'sext' 'tmp_2471' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7140 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_5)   --->   "%tmp_3190 = trunc i70 %p_Val2_3_25_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7140 'trunc' 'tmp_3190' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7141 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_5)   --->   "%tmp_830 = or i1 %tmp_3190, %tmp_3188" [S4_4/conv1d.h:1535]   --->   Operation 7141 'or' 'tmp_830' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7142 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_5)   --->   "%tmp_831 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_25_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7142 'partselect' 'tmp_831' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7143 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_5)   --->   "%tmp_832 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_831, i1 %tmp_830)" [S4_4/conv1d.h:1535]   --->   Operation 7143 'bitconcatenate' 'tmp_832' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7144 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_25_5 = icmp ne i62 %tmp_832, 0" [S4_4/conv1d.h:1535]   --->   Operation 7144 'icmp' 'tmp_20_25_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7145 [1/1] (0.80ns)   --->   "%qb_assign_1_25_5 = and i1 %tmp_20_25_5, %tmp_3189" [S4_4/conv1d.h:1535]   --->   Operation 7145 'and' 'qb_assign_1_25_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7146 [1/1] (0.00ns)   --->   "%tmp_21_25_5 = zext i1 %qb_assign_1_25_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7146 'zext' 'tmp_21_25_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp206 = add i8 %tmp_21_25_5, %tmp_2471" [S4_4/conv1d.h:1541]   --->   Operation 7147 'add' 'tmp206' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7148 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_25_5 = add i8 %macRegisters_25_V_l_5, %tmp206" [S4_4/conv1d.h:1541]   --->   Operation 7148 'add' 'p_Val2_7_25_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7149 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_25_5, i8* %macRegisters_25_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7149 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_40 : Operation 7150 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_6)   --->   "%tmp_3191 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_25_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7150 'bitselect' 'tmp_3191' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7151 [1/1] (0.00ns)   --->   "%tmp_2473 = sext i7 %tmp_2472 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7151 'sext' 'tmp_2473' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7152 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_6)   --->   "%tmp_3193 = trunc i70 %p_Val2_3_25_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7152 'trunc' 'tmp_3193' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7153 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_6)   --->   "%tmp_834 = or i1 %tmp_3193, %tmp_3191" [S4_4/conv1d.h:1535]   --->   Operation 7153 'or' 'tmp_834' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7154 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_6)   --->   "%tmp_835 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_25_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7154 'partselect' 'tmp_835' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7155 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_25_6)   --->   "%tmp_836 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_835, i1 %tmp_834)" [S4_4/conv1d.h:1535]   --->   Operation 7155 'bitconcatenate' 'tmp_836' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7156 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_25_6 = icmp ne i62 %tmp_836, 0" [S4_4/conv1d.h:1535]   --->   Operation 7156 'icmp' 'tmp_20_25_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7157 [1/1] (0.80ns)   --->   "%qb_assign_1_25_6 = and i1 %tmp_20_25_6, %tmp_3192" [S4_4/conv1d.h:1535]   --->   Operation 7157 'and' 'qb_assign_1_25_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7158 [1/1] (0.00ns)   --->   "%tmp_21_25_6 = zext i1 %qb_assign_1_25_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7158 'zext' 'tmp_21_25_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp207 = add i8 %tmp_21_25_6, %tmp_2473" [S4_4/conv1d.h:1541]   --->   Operation 7159 'add' 'tmp207' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7160 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_25_6 = add i8 %macRegisters_25_V_l_6, %tmp207" [S4_4/conv1d.h:1541]   --->   Operation 7160 'add' 'p_Val2_7_25_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7161 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_25_6, i8* %macRegisters_25_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7161 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_40 : Operation 7162 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_3)   --->   "%tmp_3206 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7162 'bitselect' 'tmp_3206' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7163 [1/1] (0.00ns)   --->   "%tmp_2483 = sext i7 %tmp_2482 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7163 'sext' 'tmp_2483' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7164 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_3)   --->   "%tmp_3208 = trunc i70 %p_Val2_3_26_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7164 'trunc' 'tmp_3208' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7165 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_3)   --->   "%tmp_854 = or i1 %tmp_3208, %tmp_3206" [S4_4/conv1d.h:1535]   --->   Operation 7165 'or' 'tmp_854' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7166 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_3)   --->   "%tmp_855 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_26_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7166 'partselect' 'tmp_855' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7167 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_3)   --->   "%tmp_856 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_855, i1 %tmp_854)" [S4_4/conv1d.h:1535]   --->   Operation 7167 'bitconcatenate' 'tmp_856' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7168 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_26_3 = icmp ne i62 %tmp_856, 0" [S4_4/conv1d.h:1535]   --->   Operation 7168 'icmp' 'tmp_20_26_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7169 [1/1] (0.80ns)   --->   "%qb_assign_1_26_3 = and i1 %tmp_20_26_3, %tmp_3207" [S4_4/conv1d.h:1535]   --->   Operation 7169 'and' 'qb_assign_1_26_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7170 [1/1] (0.00ns)   --->   "%tmp_21_26_3 = zext i1 %qb_assign_1_26_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7170 'zext' 'tmp_21_26_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp212 = add i8 %tmp_21_26_3, %tmp_2483" [S4_4/conv1d.h:1541]   --->   Operation 7171 'add' 'tmp212' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7172 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_26_3 = add i8 %macRegisters_26_V_l_3, %tmp212" [S4_4/conv1d.h:1541]   --->   Operation 7172 'add' 'p_Val2_7_26_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7173 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_4)   --->   "%tmp_3209 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7173 'bitselect' 'tmp_3209' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7174 [1/1] (0.00ns)   --->   "%tmp_2485 = sext i7 %tmp_2484 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7174 'sext' 'tmp_2485' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7175 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_4)   --->   "%tmp_3211 = trunc i70 %p_Val2_3_26_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7175 'trunc' 'tmp_3211' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7176 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_4)   --->   "%tmp_858 = or i1 %tmp_3211, %tmp_3209" [S4_4/conv1d.h:1535]   --->   Operation 7176 'or' 'tmp_858' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7177 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_4)   --->   "%tmp_859 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_26_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7177 'partselect' 'tmp_859' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7178 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_4)   --->   "%tmp_860 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_859, i1 %tmp_858)" [S4_4/conv1d.h:1535]   --->   Operation 7178 'bitconcatenate' 'tmp_860' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7179 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_26_4 = icmp ne i62 %tmp_860, 0" [S4_4/conv1d.h:1535]   --->   Operation 7179 'icmp' 'tmp_20_26_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7180 [1/1] (0.80ns)   --->   "%qb_assign_1_26_4 = and i1 %tmp_20_26_4, %tmp_3210" [S4_4/conv1d.h:1535]   --->   Operation 7180 'and' 'qb_assign_1_26_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7181 [1/1] (0.00ns)   --->   "%tmp_21_26_4 = zext i1 %qb_assign_1_26_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7181 'zext' 'tmp_21_26_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp213 = add i8 %tmp_21_26_4, %tmp_2485" [S4_4/conv1d.h:1541]   --->   Operation 7182 'add' 'tmp213' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7183 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_26_4 = add i8 %macRegisters_26_V_l_4, %tmp213" [S4_4/conv1d.h:1541]   --->   Operation 7183 'add' 'p_Val2_7_26_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7184 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_26_4, i8* %macRegisters_26_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7184 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_40 : Operation 7185 [1/2] (8.66ns)   --->   "%p_Val2_3_26_5 = mul i70 %OP2_V_26_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7185 'mul' 'p_Val2_3_26_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7186 [1/1] (0.00ns)   --->   "%tmp_2486 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_26_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7186 'partselect' 'tmp_2486' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7187 [1/1] (0.00ns)   --->   "%tmp_3213 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7187 'bitselect' 'tmp_3213' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7188 [1/2] (8.66ns)   --->   "%p_Val2_3_26_6 = mul i70 %OP2_V_26_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7188 'mul' 'p_Val2_3_26_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7189 [1/1] (0.00ns)   --->   "%tmp_2488 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_26_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7189 'partselect' 'tmp_2488' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7190 [1/1] (0.00ns)   --->   "%tmp_3216 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7190 'bitselect' 'tmp_3216' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7191 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_7)   --->   "%tmp_3218 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7191 'bitselect' 'tmp_3218' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7192 [1/1] (0.00ns)   --->   "%tmp_2491 = sext i7 %tmp_2490 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7192 'sext' 'tmp_2491' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7193 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_7)   --->   "%tmp_3220 = trunc i70 %p_Val2_3_26_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7193 'trunc' 'tmp_3220' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7194 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_7)   --->   "%tmp_870 = or i1 %tmp_3220, %tmp_3218" [S4_4/conv1d.h:1535]   --->   Operation 7194 'or' 'tmp_870' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7195 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_7)   --->   "%tmp_871 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_26_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7195 'partselect' 'tmp_871' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7196 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_7)   --->   "%tmp_872 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_871, i1 %tmp_870)" [S4_4/conv1d.h:1535]   --->   Operation 7196 'bitconcatenate' 'tmp_872' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7197 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_26_7 = icmp ne i62 %tmp_872, 0" [S4_4/conv1d.h:1535]   --->   Operation 7197 'icmp' 'tmp_20_26_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7198 [1/1] (0.80ns)   --->   "%qb_assign_1_26_7 = and i1 %tmp_20_26_7, %tmp_3219" [S4_4/conv1d.h:1535]   --->   Operation 7198 'and' 'qb_assign_1_26_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7199 [1/1] (0.00ns)   --->   "%tmp_21_26_7 = zext i1 %qb_assign_1_26_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7199 'zext' 'tmp_21_26_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp216 = add i8 %tmp_21_26_7, %tmp_2491" [S4_4/conv1d.h:1541]   --->   Operation 7200 'add' 'tmp216' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7201 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_26_7 = add i8 %macRegisters_26_V_l_7, %tmp216" [S4_4/conv1d.h:1541]   --->   Operation 7201 'add' 'p_Val2_7_26_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7202 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_26_7, i8* %macRegisters_26_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7202 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_40 : Operation 7203 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_2)   --->   "%tmp_3227 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7203 'bitselect' 'tmp_3227' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7204 [1/1] (0.00ns)   --->   "%tmp_2497 = sext i7 %tmp_2496 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7204 'sext' 'tmp_2497' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7205 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_2)   --->   "%tmp_3229 = trunc i70 %p_Val2_3_27_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7205 'trunc' 'tmp_3229' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7206 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_2)   --->   "%tmp_882 = or i1 %tmp_3229, %tmp_3227" [S4_4/conv1d.h:1535]   --->   Operation 7206 'or' 'tmp_882' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7207 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_2)   --->   "%tmp_883 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_27_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7207 'partselect' 'tmp_883' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7208 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_2)   --->   "%tmp_884 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_883, i1 %tmp_882)" [S4_4/conv1d.h:1535]   --->   Operation 7208 'bitconcatenate' 'tmp_884' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7209 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_27_2 = icmp ne i62 %tmp_884, 0" [S4_4/conv1d.h:1535]   --->   Operation 7209 'icmp' 'tmp_20_27_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7210 [1/1] (0.80ns)   --->   "%qb_assign_1_27_2 = and i1 %tmp_20_27_2, %tmp_3228" [S4_4/conv1d.h:1535]   --->   Operation 7210 'and' 'qb_assign_1_27_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7211 [1/1] (0.00ns)   --->   "%tmp_21_27_2 = zext i1 %qb_assign_1_27_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7211 'zext' 'tmp_21_27_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp219 = add i8 %tmp_21_27_2, %tmp_2497" [S4_4/conv1d.h:1541]   --->   Operation 7212 'add' 'tmp219' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7213 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_27_2 = add i8 %macRegisters_27_V_l_2, %tmp219" [S4_4/conv1d.h:1541]   --->   Operation 7213 'add' 'p_Val2_7_27_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7214 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_27_2, i8* %macRegisters_27_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7214 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_40 : Operation 7215 [1/2] (8.66ns)   --->   "%p_Val2_3_27_3 = mul i70 %OP2_V_27_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7215 'mul' 'p_Val2_3_27_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7216 [1/1] (0.00ns)   --->   "%tmp_2498 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_27_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7216 'partselect' 'tmp_2498' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7217 [1/1] (0.00ns)   --->   "%tmp_3231 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7217 'bitselect' 'tmp_3231' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7218 [1/2] (8.66ns)   --->   "%p_Val2_3_27_4 = mul i70 %OP2_V_27_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7218 'mul' 'p_Val2_3_27_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7219 [1/1] (0.00ns)   --->   "%tmp_2500 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_27_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7219 'partselect' 'tmp_2500' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7220 [1/1] (0.00ns)   --->   "%tmp_3234 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7220 'bitselect' 'tmp_3234' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7221 [1/1] (0.00ns)   --->   "%OP2_V_27_5_cast = sext i7 %weights25_m_weights_451 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7221 'sext' 'OP2_V_27_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7222 [2/2] (8.66ns)   --->   "%p_Val2_3_27_5 = mul i70 %OP2_V_27_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7222 'mul' 'p_Val2_3_27_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7223 [1/1] (0.00ns)   --->   "%OP2_V_27_6_cast = sext i7 %weights25_m_weights_453 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7223 'sext' 'OP2_V_27_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7224 [2/2] (8.66ns)   --->   "%p_Val2_3_27_6 = mul i70 %OP2_V_27_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7224 'mul' 'p_Val2_3_27_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7225 [1/2] (8.66ns)   --->   "%p_Val2_3_27_7 = mul i70 %OP2_V_27_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7225 'mul' 'p_Val2_3_27_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7226 [1/1] (0.00ns)   --->   "%tmp_2506 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_27_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7226 'partselect' 'tmp_2506' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7227 [1/1] (0.00ns)   --->   "%tmp_3243 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7227 'bitselect' 'tmp_3243' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7228 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27)   --->   "%tmp_3245 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7228 'bitselect' 'tmp_3245' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7229 [1/1] (0.00ns)   --->   "%tmp_2509 = sext i7 %tmp_2508 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7229 'sext' 'tmp_2509' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7230 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27)   --->   "%tmp_3247 = trunc i70 %p_Val2_3_27 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7230 'trunc' 'tmp_3247' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7231 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27)   --->   "%tmp_906 = or i1 %tmp_3247, %tmp_3245" [S4_4/conv1d.h:1535]   --->   Operation 7231 'or' 'tmp_906' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7232 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27)   --->   "%tmp_907 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_27, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7232 'partselect' 'tmp_907' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7233 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27)   --->   "%tmp_908 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_907, i1 %tmp_906)" [S4_4/conv1d.h:1535]   --->   Operation 7233 'bitconcatenate' 'tmp_908' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7234 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_27 = icmp ne i62 %tmp_908, 0" [S4_4/conv1d.h:1535]   --->   Operation 7234 'icmp' 'tmp_20_27' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7235 [1/1] (0.80ns)   --->   "%qb_assign_1_27 = and i1 %tmp_20_27, %tmp_3246" [S4_4/conv1d.h:1535]   --->   Operation 7235 'and' 'qb_assign_1_27' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7236 [1/1] (0.00ns)   --->   "%tmp_21_27 = zext i1 %qb_assign_1_27 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7236 'zext' 'tmp_21_27' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp225 = add i8 %tmp_21_27, %tmp_2509" [S4_4/conv1d.h:1541]   --->   Operation 7237 'add' 'tmp225' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7238 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_27 = add i8 %macRegisters_28_V_l, %tmp225" [S4_4/conv1d.h:1541]   --->   Operation 7238 'add' 'p_Val2_7_27' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7239 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_27, i8* %macRegisters_28_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7239 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_40 : Operation 7240 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_1)   --->   "%tmp_3248 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7240 'bitselect' 'tmp_3248' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7241 [1/1] (0.00ns)   --->   "%tmp_2511 = sext i7 %tmp_2510 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7241 'sext' 'tmp_2511' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7242 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_1)   --->   "%tmp_3250 = trunc i70 %p_Val2_3_28_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7242 'trunc' 'tmp_3250' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7243 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_1)   --->   "%tmp_910 = or i1 %tmp_3250, %tmp_3248" [S4_4/conv1d.h:1535]   --->   Operation 7243 'or' 'tmp_910' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7244 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_1)   --->   "%tmp_911 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_28_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7244 'partselect' 'tmp_911' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7245 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_1)   --->   "%tmp_912 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_911, i1 %tmp_910)" [S4_4/conv1d.h:1535]   --->   Operation 7245 'bitconcatenate' 'tmp_912' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7246 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_28_1 = icmp ne i62 %tmp_912, 0" [S4_4/conv1d.h:1535]   --->   Operation 7246 'icmp' 'tmp_20_28_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7247 [1/1] (0.80ns)   --->   "%qb_assign_1_28_1 = and i1 %tmp_20_28_1, %tmp_3249" [S4_4/conv1d.h:1535]   --->   Operation 7247 'and' 'qb_assign_1_28_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7248 [1/1] (0.00ns)   --->   "%tmp_21_28_1 = zext i1 %qb_assign_1_28_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7248 'zext' 'tmp_21_28_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp226 = add i8 %tmp_21_28_1, %tmp_2511" [S4_4/conv1d.h:1541]   --->   Operation 7249 'add' 'tmp226' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7250 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_28_1 = add i8 %macRegisters_28_V_l_1, %tmp226" [S4_4/conv1d.h:1541]   --->   Operation 7250 'add' 'p_Val2_7_28_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 7251 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_28_1, i8* %macRegisters_28_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7251 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_40 : Operation 7252 [1/2] (8.66ns)   --->   "%p_Val2_3_28_2 = mul i70 %OP2_V_28_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7252 'mul' 'p_Val2_3_28_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7253 [1/1] (0.00ns)   --->   "%tmp_2512 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_28_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7253 'partselect' 'tmp_2512' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7254 [1/1] (0.00ns)   --->   "%tmp_3252 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7254 'bitselect' 'tmp_3252' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7255 [1/1] (0.00ns)   --->   "%OP2_V_28_3_cast = sext i7 %weights25_m_weights_463 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7255 'sext' 'OP2_V_28_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7256 [2/2] (8.66ns)   --->   "%p_Val2_3_28_3 = mul i70 %OP2_V_28_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7256 'mul' 'p_Val2_3_28_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7257 [1/1] (0.00ns)   --->   "%OP2_V_28_4_cast = sext i7 %weights25_m_weights_465 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7257 'sext' 'OP2_V_28_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7258 [2/2] (8.66ns)   --->   "%p_Val2_3_28_4 = mul i70 %OP2_V_28_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7258 'mul' 'p_Val2_3_28_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7259 [1/2] (2.77ns)   --->   "%weights25_m_weights_467 = load i7* %weights25_m_weights_466, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7259 'load' 'weights25_m_weights_467' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7260 [1/2] (2.77ns)   --->   "%weights25_m_weights_469 = load i7* %weights25_m_weights_468, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7260 'load' 'weights25_m_weights_469' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7261 [1/1] (0.00ns)   --->   "%OP2_V_28_7_cast = sext i7 %weights25_m_weights_471 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7261 'sext' 'OP2_V_28_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7262 [2/2] (8.66ns)   --->   "%p_Val2_3_28_7 = mul i70 %OP2_V_28_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7262 'mul' 'p_Val2_3_28_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7263 [1/2] (8.66ns)   --->   "%p_Val2_3_28 = mul i70 %OP2_V_29_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7263 'mul' 'p_Val2_3_28' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7264 [1/1] (0.00ns)   --->   "%tmp_2524 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_28, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7264 'partselect' 'tmp_2524' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7265 [1/1] (0.00ns)   --->   "%tmp_3270 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7265 'bitselect' 'tmp_3270' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7266 [1/2] (8.66ns)   --->   "%p_Val2_3_29_1 = mul i70 %OP2_V_29_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7266 'mul' 'p_Val2_3_29_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7267 [1/1] (0.00ns)   --->   "%tmp_2526 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_29_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7267 'partselect' 'tmp_2526' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7268 [1/1] (0.00ns)   --->   "%tmp_3273 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7268 'bitselect' 'tmp_3273' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7269 [1/1] (0.00ns)   --->   "%OP2_V_29_2_cast = sext i7 %weights25_m_weights_477 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7269 'sext' 'OP2_V_29_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7270 [2/2] (8.66ns)   --->   "%p_Val2_3_29_2 = mul i70 %OP2_V_29_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7270 'mul' 'p_Val2_3_29_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7271 [1/2] (2.77ns)   --->   "%weights25_m_weights_479 = load i7* %weights25_m_weights_478, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7271 'load' 'weights25_m_weights_479' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7272 [1/2] (2.77ns)   --->   "%weights25_m_weights_481 = load i7* %weights25_m_weights_480, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7272 'load' 'weights25_m_weights_481' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7273 [1/1] (0.00ns)   --->   "%weights25_m_weights_482 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_28" [S4_4/conv1d.h:1529]   --->   Operation 7273 'getelementptr' 'weights25_m_weights_482' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7274 [2/2] (2.77ns)   --->   "%weights25_m_weights_483 = load i7* %weights25_m_weights_482, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7274 'load' 'weights25_m_weights_483' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7275 [1/1] (0.00ns)   --->   "%weights25_m_weights_484 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_28" [S4_4/conv1d.h:1529]   --->   Operation 7275 'getelementptr' 'weights25_m_weights_484' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7276 [2/2] (2.77ns)   --->   "%weights25_m_weights_485 = load i7* %weights25_m_weights_484, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7276 'load' 'weights25_m_weights_485' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7277 [1/2] (2.77ns)   --->   "%weights25_m_weights_487 = load i7* %weights25_m_weights_486, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7277 'load' 'weights25_m_weights_487' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7278 [1/1] (0.00ns)   --->   "%OP2_V_30_cast = sext i7 %weights25_m_weights_489 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7278 'sext' 'OP2_V_30_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7279 [2/2] (8.66ns)   --->   "%p_Val2_3_29 = mul i70 %OP2_V_30_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7279 'mul' 'p_Val2_3_29' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7280 [1/1] (0.00ns)   --->   "%OP2_V_30_1_cast = sext i7 %weights25_m_weights_491 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7280 'sext' 'OP2_V_30_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7281 [2/2] (8.66ns)   --->   "%p_Val2_3_30_1 = mul i70 %OP2_V_30_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7281 'mul' 'p_Val2_3_30_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 7282 [1/2] (2.77ns)   --->   "%weights25_m_weights_493 = load i7* %weights25_m_weights_492, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7282 'load' 'weights25_m_weights_493' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7283 [1/1] (0.00ns)   --->   "%weights25_m_weights_494 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_29" [S4_4/conv1d.h:1529]   --->   Operation 7283 'getelementptr' 'weights25_m_weights_494' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7284 [2/2] (2.77ns)   --->   "%weights25_m_weights_495 = load i7* %weights25_m_weights_494, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7284 'load' 'weights25_m_weights_495' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7285 [1/1] (0.00ns)   --->   "%weights25_m_weights_496 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_29" [S4_4/conv1d.h:1529]   --->   Operation 7285 'getelementptr' 'weights25_m_weights_496' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7286 [2/2] (2.77ns)   --->   "%weights25_m_weights_497 = load i7* %weights25_m_weights_496, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7286 'load' 'weights25_m_weights_497' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7287 [1/1] (0.00ns)   --->   "%weights25_m_weights_502 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_29" [S4_4/conv1d.h:1529]   --->   Operation 7287 'getelementptr' 'weights25_m_weights_502' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7288 [2/2] (2.77ns)   --->   "%weights25_m_weights_503 = load i7* %weights25_m_weights_502, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7288 'load' 'weights25_m_weights_503' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7289 [1/2] (2.77ns)   --->   "%weights25_m_weights_505 = load i7* %weights25_m_weights_504, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7289 'load' 'weights25_m_weights_505' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7290 [1/2] (2.77ns)   --->   "%weights25_m_weights_507 = load i7* %weights25_m_weights_506, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7290 'load' 'weights25_m_weights_507' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7291 [1/1] (0.00ns)   --->   "%weights25_m_weights_508 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_30" [S4_4/conv1d.h:1529]   --->   Operation 7291 'getelementptr' 'weights25_m_weights_508' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7292 [2/2] (2.77ns)   --->   "%weights25_m_weights_509 = load i7* %weights25_m_weights_508, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7292 'load' 'weights25_m_weights_509' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7293 [1/1] (0.00ns)   --->   "%tmp_9_16 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 -16, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 7293 'bitconcatenate' 'tmp_9_16' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7294 [1/1] (0.00ns)   --->   "%tmp_10_31 = zext i11 %tmp_9_16 to i64" [S4_4/conv1d.h:1529]   --->   Operation 7294 'zext' 'tmp_10_31' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7295 [1/1] (0.00ns)   --->   "%weights25_m_weights_520 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_31" [S4_4/conv1d.h:1529]   --->   Operation 7295 'getelementptr' 'weights25_m_weights_520' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7296 [2/2] (2.77ns)   --->   "%weights25_m_weights_521 = load i7* %weights25_m_weights_520, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7296 'load' 'weights25_m_weights_521' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_40 : Operation 7297 [1/1] (0.00ns)   --->   "%weights25_m_weights_522 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_31" [S4_4/conv1d.h:1529]   --->   Operation 7297 'getelementptr' 'weights25_m_weights_522' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_40 : Operation 7298 [2/2] (2.77ns)   --->   "%weights25_m_weights_523 = load i7* %weights25_m_weights_522, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7298 'load' 'weights25_m_weights_523' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 41 <SV = 37> <Delay = 8.66>
ST_41 : Operation 7299 [1/1] (0.00ns)   --->   "%sy_cast = zext i6 %sy to i11" [S4_4/conv1d.h:1502]   --->   Operation 7299 'zext' 'sy_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7300 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_25_3, i8* %macRegisters_25_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7300 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_41 : Operation 7301 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_5)   --->   "%tmp_3212 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7301 'bitselect' 'tmp_3212' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7302 [1/1] (0.00ns)   --->   "%tmp_2487 = sext i7 %tmp_2486 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7302 'sext' 'tmp_2487' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7303 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_5)   --->   "%tmp_3214 = trunc i70 %p_Val2_3_26_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7303 'trunc' 'tmp_3214' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7304 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_5)   --->   "%tmp_862 = or i1 %tmp_3214, %tmp_3212" [S4_4/conv1d.h:1535]   --->   Operation 7304 'or' 'tmp_862' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7305 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_5)   --->   "%tmp_863 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_26_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7305 'partselect' 'tmp_863' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7306 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_5)   --->   "%tmp_864 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_863, i1 %tmp_862)" [S4_4/conv1d.h:1535]   --->   Operation 7306 'bitconcatenate' 'tmp_864' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7307 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_26_5 = icmp ne i62 %tmp_864, 0" [S4_4/conv1d.h:1535]   --->   Operation 7307 'icmp' 'tmp_20_26_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7308 [1/1] (0.80ns)   --->   "%qb_assign_1_26_5 = and i1 %tmp_20_26_5, %tmp_3213" [S4_4/conv1d.h:1535]   --->   Operation 7308 'and' 'qb_assign_1_26_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7309 [1/1] (0.00ns)   --->   "%tmp_21_26_5 = zext i1 %qb_assign_1_26_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7309 'zext' 'tmp_21_26_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp214 = add i8 %tmp_21_26_5, %tmp_2487" [S4_4/conv1d.h:1541]   --->   Operation 7310 'add' 'tmp214' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7311 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_26_5 = add i8 %macRegisters_26_V_l_5, %tmp214" [S4_4/conv1d.h:1541]   --->   Operation 7311 'add' 'p_Val2_7_26_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7312 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_26_5, i8* %macRegisters_26_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7312 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_41 : Operation 7313 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_6)   --->   "%tmp_3215 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_26_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7313 'bitselect' 'tmp_3215' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7314 [1/1] (0.00ns)   --->   "%tmp_2489 = sext i7 %tmp_2488 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7314 'sext' 'tmp_2489' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7315 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_6)   --->   "%tmp_3217 = trunc i70 %p_Val2_3_26_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7315 'trunc' 'tmp_3217' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7316 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_6)   --->   "%tmp_866 = or i1 %tmp_3217, %tmp_3215" [S4_4/conv1d.h:1535]   --->   Operation 7316 'or' 'tmp_866' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7317 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_6)   --->   "%tmp_867 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_26_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7317 'partselect' 'tmp_867' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7318 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_26_6)   --->   "%tmp_868 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_867, i1 %tmp_866)" [S4_4/conv1d.h:1535]   --->   Operation 7318 'bitconcatenate' 'tmp_868' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7319 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_26_6 = icmp ne i62 %tmp_868, 0" [S4_4/conv1d.h:1535]   --->   Operation 7319 'icmp' 'tmp_20_26_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7320 [1/1] (0.80ns)   --->   "%qb_assign_1_26_6 = and i1 %tmp_20_26_6, %tmp_3216" [S4_4/conv1d.h:1535]   --->   Operation 7320 'and' 'qb_assign_1_26_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7321 [1/1] (0.00ns)   --->   "%tmp_21_26_6 = zext i1 %qb_assign_1_26_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7321 'zext' 'tmp_21_26_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp215 = add i8 %tmp_21_26_6, %tmp_2489" [S4_4/conv1d.h:1541]   --->   Operation 7322 'add' 'tmp215' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7323 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_26_6 = add i8 %macRegisters_26_V_l_6, %tmp215" [S4_4/conv1d.h:1541]   --->   Operation 7323 'add' 'p_Val2_7_26_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7324 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_26_6, i8* %macRegisters_26_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7324 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_41 : Operation 7325 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_3)   --->   "%tmp_3230 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7325 'bitselect' 'tmp_3230' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7326 [1/1] (0.00ns)   --->   "%tmp_2499 = sext i7 %tmp_2498 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7326 'sext' 'tmp_2499' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7327 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_3)   --->   "%tmp_3232 = trunc i70 %p_Val2_3_27_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7327 'trunc' 'tmp_3232' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7328 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_3)   --->   "%tmp_886 = or i1 %tmp_3232, %tmp_3230" [S4_4/conv1d.h:1535]   --->   Operation 7328 'or' 'tmp_886' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7329 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_3)   --->   "%tmp_887 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_27_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7329 'partselect' 'tmp_887' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7330 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_3)   --->   "%tmp_888 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_887, i1 %tmp_886)" [S4_4/conv1d.h:1535]   --->   Operation 7330 'bitconcatenate' 'tmp_888' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7331 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_27_3 = icmp ne i62 %tmp_888, 0" [S4_4/conv1d.h:1535]   --->   Operation 7331 'icmp' 'tmp_20_27_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7332 [1/1] (0.80ns)   --->   "%qb_assign_1_27_3 = and i1 %tmp_20_27_3, %tmp_3231" [S4_4/conv1d.h:1535]   --->   Operation 7332 'and' 'qb_assign_1_27_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7333 [1/1] (0.00ns)   --->   "%tmp_21_27_3 = zext i1 %qb_assign_1_27_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7333 'zext' 'tmp_21_27_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp220 = add i8 %tmp_21_27_3, %tmp_2499" [S4_4/conv1d.h:1541]   --->   Operation 7334 'add' 'tmp220' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7335 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_27_3 = add i8 %macRegisters_27_V_l_3, %tmp220" [S4_4/conv1d.h:1541]   --->   Operation 7335 'add' 'p_Val2_7_27_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7336 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_4)   --->   "%tmp_3233 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7336 'bitselect' 'tmp_3233' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7337 [1/1] (0.00ns)   --->   "%tmp_2501 = sext i7 %tmp_2500 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7337 'sext' 'tmp_2501' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7338 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_4)   --->   "%tmp_3235 = trunc i70 %p_Val2_3_27_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7338 'trunc' 'tmp_3235' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7339 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_4)   --->   "%tmp_890 = or i1 %tmp_3235, %tmp_3233" [S4_4/conv1d.h:1535]   --->   Operation 7339 'or' 'tmp_890' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7340 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_4)   --->   "%tmp_891 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_27_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7340 'partselect' 'tmp_891' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7341 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_4)   --->   "%tmp_892 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_891, i1 %tmp_890)" [S4_4/conv1d.h:1535]   --->   Operation 7341 'bitconcatenate' 'tmp_892' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7342 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_27_4 = icmp ne i62 %tmp_892, 0" [S4_4/conv1d.h:1535]   --->   Operation 7342 'icmp' 'tmp_20_27_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7343 [1/1] (0.80ns)   --->   "%qb_assign_1_27_4 = and i1 %tmp_20_27_4, %tmp_3234" [S4_4/conv1d.h:1535]   --->   Operation 7343 'and' 'qb_assign_1_27_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7344 [1/1] (0.00ns)   --->   "%tmp_21_27_4 = zext i1 %qb_assign_1_27_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7344 'zext' 'tmp_21_27_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp221 = add i8 %tmp_21_27_4, %tmp_2501" [S4_4/conv1d.h:1541]   --->   Operation 7345 'add' 'tmp221' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7346 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_27_4 = add i8 %macRegisters_27_V_l_4, %tmp221" [S4_4/conv1d.h:1541]   --->   Operation 7346 'add' 'p_Val2_7_27_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7347 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_27_4, i8* %macRegisters_27_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7347 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_41 : Operation 7348 [1/2] (8.66ns)   --->   "%p_Val2_3_27_5 = mul i70 %OP2_V_27_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7348 'mul' 'p_Val2_3_27_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7349 [1/1] (0.00ns)   --->   "%tmp_2502 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_27_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7349 'partselect' 'tmp_2502' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7350 [1/1] (0.00ns)   --->   "%tmp_3237 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7350 'bitselect' 'tmp_3237' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7351 [1/2] (8.66ns)   --->   "%p_Val2_3_27_6 = mul i70 %OP2_V_27_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7351 'mul' 'p_Val2_3_27_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7352 [1/1] (0.00ns)   --->   "%tmp_2504 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_27_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7352 'partselect' 'tmp_2504' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7353 [1/1] (0.00ns)   --->   "%tmp_3240 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7353 'bitselect' 'tmp_3240' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7354 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_7)   --->   "%tmp_3242 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7354 'bitselect' 'tmp_3242' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7355 [1/1] (0.00ns)   --->   "%tmp_2507 = sext i7 %tmp_2506 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7355 'sext' 'tmp_2507' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7356 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_7)   --->   "%tmp_3244 = trunc i70 %p_Val2_3_27_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7356 'trunc' 'tmp_3244' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7357 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_7)   --->   "%tmp_902 = or i1 %tmp_3244, %tmp_3242" [S4_4/conv1d.h:1535]   --->   Operation 7357 'or' 'tmp_902' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7358 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_7)   --->   "%tmp_903 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_27_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7358 'partselect' 'tmp_903' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7359 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_7)   --->   "%tmp_904 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_903, i1 %tmp_902)" [S4_4/conv1d.h:1535]   --->   Operation 7359 'bitconcatenate' 'tmp_904' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7360 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_27_7 = icmp ne i62 %tmp_904, 0" [S4_4/conv1d.h:1535]   --->   Operation 7360 'icmp' 'tmp_20_27_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7361 [1/1] (0.80ns)   --->   "%qb_assign_1_27_7 = and i1 %tmp_20_27_7, %tmp_3243" [S4_4/conv1d.h:1535]   --->   Operation 7361 'and' 'qb_assign_1_27_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7362 [1/1] (0.00ns)   --->   "%tmp_21_27_7 = zext i1 %qb_assign_1_27_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7362 'zext' 'tmp_21_27_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp224 = add i8 %tmp_21_27_7, %tmp_2507" [S4_4/conv1d.h:1541]   --->   Operation 7363 'add' 'tmp224' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7364 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_27_7 = add i8 %macRegisters_27_V_l_7, %tmp224" [S4_4/conv1d.h:1541]   --->   Operation 7364 'add' 'p_Val2_7_27_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7365 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_27_7, i8* %macRegisters_27_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7365 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_41 : Operation 7366 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_2)   --->   "%tmp_3251 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7366 'bitselect' 'tmp_3251' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7367 [1/1] (0.00ns)   --->   "%tmp_2513 = sext i7 %tmp_2512 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7367 'sext' 'tmp_2513' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7368 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_2)   --->   "%tmp_3253 = trunc i70 %p_Val2_3_28_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7368 'trunc' 'tmp_3253' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7369 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_2)   --->   "%tmp_914 = or i1 %tmp_3253, %tmp_3251" [S4_4/conv1d.h:1535]   --->   Operation 7369 'or' 'tmp_914' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7370 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_2)   --->   "%tmp_915 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_28_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7370 'partselect' 'tmp_915' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7371 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_2)   --->   "%tmp_916 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_915, i1 %tmp_914)" [S4_4/conv1d.h:1535]   --->   Operation 7371 'bitconcatenate' 'tmp_916' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7372 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_28_2 = icmp ne i62 %tmp_916, 0" [S4_4/conv1d.h:1535]   --->   Operation 7372 'icmp' 'tmp_20_28_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7373 [1/1] (0.80ns)   --->   "%qb_assign_1_28_2 = and i1 %tmp_20_28_2, %tmp_3252" [S4_4/conv1d.h:1535]   --->   Operation 7373 'and' 'qb_assign_1_28_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7374 [1/1] (0.00ns)   --->   "%tmp_21_28_2 = zext i1 %qb_assign_1_28_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7374 'zext' 'tmp_21_28_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp227 = add i8 %tmp_21_28_2, %tmp_2513" [S4_4/conv1d.h:1541]   --->   Operation 7375 'add' 'tmp227' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7376 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_28_2 = add i8 %macRegisters_28_V_l_2, %tmp227" [S4_4/conv1d.h:1541]   --->   Operation 7376 'add' 'p_Val2_7_28_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7377 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_28_2, i8* %macRegisters_28_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7377 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_41 : Operation 7378 [1/2] (8.66ns)   --->   "%p_Val2_3_28_3 = mul i70 %OP2_V_28_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7378 'mul' 'p_Val2_3_28_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7379 [1/1] (0.00ns)   --->   "%tmp_2514 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_28_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7379 'partselect' 'tmp_2514' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7380 [1/1] (0.00ns)   --->   "%tmp_3255 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7380 'bitselect' 'tmp_3255' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7381 [1/2] (8.66ns)   --->   "%p_Val2_3_28_4 = mul i70 %OP2_V_28_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7381 'mul' 'p_Val2_3_28_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7382 [1/1] (0.00ns)   --->   "%tmp_2516 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_28_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7382 'partselect' 'tmp_2516' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7383 [1/1] (0.00ns)   --->   "%tmp_3258 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7383 'bitselect' 'tmp_3258' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7384 [1/1] (0.00ns)   --->   "%OP2_V_28_5_cast = sext i7 %weights25_m_weights_467 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7384 'sext' 'OP2_V_28_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7385 [2/2] (8.66ns)   --->   "%p_Val2_3_28_5 = mul i70 %OP2_V_28_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7385 'mul' 'p_Val2_3_28_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7386 [1/1] (0.00ns)   --->   "%OP2_V_28_6_cast = sext i7 %weights25_m_weights_469 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7386 'sext' 'OP2_V_28_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7387 [2/2] (8.66ns)   --->   "%p_Val2_3_28_6 = mul i70 %OP2_V_28_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7387 'mul' 'p_Val2_3_28_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7388 [1/2] (8.66ns)   --->   "%p_Val2_3_28_7 = mul i70 %OP2_V_28_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7388 'mul' 'p_Val2_3_28_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7389 [1/1] (0.00ns)   --->   "%tmp_2522 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_28_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7389 'partselect' 'tmp_2522' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7390 [1/1] (0.00ns)   --->   "%tmp_3267 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7390 'bitselect' 'tmp_3267' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7391 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28)   --->   "%tmp_3269 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7391 'bitselect' 'tmp_3269' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7392 [1/1] (0.00ns)   --->   "%tmp_2525 = sext i7 %tmp_2524 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7392 'sext' 'tmp_2525' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7393 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28)   --->   "%tmp_3271 = trunc i70 %p_Val2_3_28 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7393 'trunc' 'tmp_3271' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7394 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28)   --->   "%tmp_938 = or i1 %tmp_3271, %tmp_3269" [S4_4/conv1d.h:1535]   --->   Operation 7394 'or' 'tmp_938' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7395 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28)   --->   "%tmp_939 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_28, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7395 'partselect' 'tmp_939' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7396 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28)   --->   "%tmp_940 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_939, i1 %tmp_938)" [S4_4/conv1d.h:1535]   --->   Operation 7396 'bitconcatenate' 'tmp_940' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7397 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_28 = icmp ne i62 %tmp_940, 0" [S4_4/conv1d.h:1535]   --->   Operation 7397 'icmp' 'tmp_20_28' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7398 [1/1] (0.80ns)   --->   "%qb_assign_1_28 = and i1 %tmp_20_28, %tmp_3270" [S4_4/conv1d.h:1535]   --->   Operation 7398 'and' 'qb_assign_1_28' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7399 [1/1] (0.00ns)   --->   "%tmp_21_28 = zext i1 %qb_assign_1_28 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7399 'zext' 'tmp_21_28' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp233 = add i8 %tmp_21_28, %tmp_2525" [S4_4/conv1d.h:1541]   --->   Operation 7400 'add' 'tmp233' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7401 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_28 = add i8 %macRegisters_29_V_l, %tmp233" [S4_4/conv1d.h:1541]   --->   Operation 7401 'add' 'p_Val2_7_28' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7402 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_28, i8* %macRegisters_29_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7402 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_41 : Operation 7403 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_1)   --->   "%tmp_3272 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7403 'bitselect' 'tmp_3272' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7404 [1/1] (0.00ns)   --->   "%tmp_2527 = sext i7 %tmp_2526 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7404 'sext' 'tmp_2527' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7405 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_1)   --->   "%tmp_3274 = trunc i70 %p_Val2_3_29_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7405 'trunc' 'tmp_3274' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7406 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_1)   --->   "%tmp_942 = or i1 %tmp_3274, %tmp_3272" [S4_4/conv1d.h:1535]   --->   Operation 7406 'or' 'tmp_942' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7407 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_1)   --->   "%tmp_943 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_29_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7407 'partselect' 'tmp_943' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7408 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_1)   --->   "%tmp_944 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_943, i1 %tmp_942)" [S4_4/conv1d.h:1535]   --->   Operation 7408 'bitconcatenate' 'tmp_944' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7409 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_29_1 = icmp ne i62 %tmp_944, 0" [S4_4/conv1d.h:1535]   --->   Operation 7409 'icmp' 'tmp_20_29_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7410 [1/1] (0.80ns)   --->   "%qb_assign_1_29_1 = and i1 %tmp_20_29_1, %tmp_3273" [S4_4/conv1d.h:1535]   --->   Operation 7410 'and' 'qb_assign_1_29_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7411 [1/1] (0.00ns)   --->   "%tmp_21_29_1 = zext i1 %qb_assign_1_29_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7411 'zext' 'tmp_21_29_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp234 = add i8 %tmp_21_29_1, %tmp_2527" [S4_4/conv1d.h:1541]   --->   Operation 7412 'add' 'tmp234' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7413 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_29_1 = add i8 %macRegisters_29_V_l_1, %tmp234" [S4_4/conv1d.h:1541]   --->   Operation 7413 'add' 'p_Val2_7_29_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 7414 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_29_1, i8* %macRegisters_29_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7414 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_41 : Operation 7415 [1/2] (8.66ns)   --->   "%p_Val2_3_29_2 = mul i70 %OP2_V_29_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7415 'mul' 'p_Val2_3_29_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7416 [1/1] (0.00ns)   --->   "%tmp_2528 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_29_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7416 'partselect' 'tmp_2528' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7417 [1/1] (0.00ns)   --->   "%tmp_3276 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7417 'bitselect' 'tmp_3276' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7418 [1/1] (0.00ns)   --->   "%OP2_V_29_3_cast = sext i7 %weights25_m_weights_479 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7418 'sext' 'OP2_V_29_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7419 [2/2] (8.66ns)   --->   "%p_Val2_3_29_3 = mul i70 %OP2_V_29_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7419 'mul' 'p_Val2_3_29_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7420 [1/1] (0.00ns)   --->   "%OP2_V_29_4_cast = sext i7 %weights25_m_weights_481 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7420 'sext' 'OP2_V_29_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7421 [2/2] (8.66ns)   --->   "%p_Val2_3_29_4 = mul i70 %OP2_V_29_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7421 'mul' 'p_Val2_3_29_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7422 [1/2] (2.77ns)   --->   "%weights25_m_weights_483 = load i7* %weights25_m_weights_482, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7422 'load' 'weights25_m_weights_483' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7423 [1/2] (2.77ns)   --->   "%weights25_m_weights_485 = load i7* %weights25_m_weights_484, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7423 'load' 'weights25_m_weights_485' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7424 [1/1] (0.00ns)   --->   "%OP2_V_29_7_cast = sext i7 %weights25_m_weights_487 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7424 'sext' 'OP2_V_29_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7425 [2/2] (8.66ns)   --->   "%p_Val2_3_29_7 = mul i70 %OP2_V_29_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7425 'mul' 'p_Val2_3_29_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7426 [1/2] (8.66ns)   --->   "%p_Val2_3_29 = mul i70 %OP2_V_30_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7426 'mul' 'p_Val2_3_29' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7427 [1/1] (0.00ns)   --->   "%tmp_2540 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_29, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7427 'partselect' 'tmp_2540' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7428 [1/1] (0.00ns)   --->   "%tmp_3294 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7428 'bitselect' 'tmp_3294' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7429 [1/2] (8.66ns)   --->   "%p_Val2_3_30_1 = mul i70 %OP2_V_30_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7429 'mul' 'p_Val2_3_30_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7430 [1/1] (0.00ns)   --->   "%tmp_2542 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_30_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7430 'partselect' 'tmp_2542' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7431 [1/1] (0.00ns)   --->   "%tmp_3297 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7431 'bitselect' 'tmp_3297' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7432 [1/1] (0.00ns)   --->   "%OP2_V_30_2_cast = sext i7 %weights25_m_weights_493 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7432 'sext' 'OP2_V_30_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7433 [2/2] (8.66ns)   --->   "%p_Val2_3_30_2 = mul i70 %OP2_V_30_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7433 'mul' 'p_Val2_3_30_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7434 [1/2] (2.77ns)   --->   "%weights25_m_weights_495 = load i7* %weights25_m_weights_494, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7434 'load' 'weights25_m_weights_495' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7435 [1/2] (2.77ns)   --->   "%weights25_m_weights_497 = load i7* %weights25_m_weights_496, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7435 'load' 'weights25_m_weights_497' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7436 [1/1] (0.00ns)   --->   "%weights25_m_weights_498 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_29" [S4_4/conv1d.h:1529]   --->   Operation 7436 'getelementptr' 'weights25_m_weights_498' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7437 [2/2] (2.77ns)   --->   "%weights25_m_weights_499 = load i7* %weights25_m_weights_498, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7437 'load' 'weights25_m_weights_499' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7438 [1/1] (0.00ns)   --->   "%weights25_m_weights_500 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_29" [S4_4/conv1d.h:1529]   --->   Operation 7438 'getelementptr' 'weights25_m_weights_500' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7439 [2/2] (2.77ns)   --->   "%weights25_m_weights_501 = load i7* %weights25_m_weights_500, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7439 'load' 'weights25_m_weights_501' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7440 [1/2] (2.77ns)   --->   "%weights25_m_weights_503 = load i7* %weights25_m_weights_502, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7440 'load' 'weights25_m_weights_503' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7441 [1/1] (0.00ns)   --->   "%OP2_V_31_cast = sext i7 %weights25_m_weights_505 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7441 'sext' 'OP2_V_31_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7442 [2/2] (8.66ns)   --->   "%p_Val2_3_30 = mul i70 %OP2_V_31_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7442 'mul' 'p_Val2_3_30' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7443 [1/1] (0.00ns)   --->   "%OP2_V_31_1_cast = sext i7 %weights25_m_weights_507 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7443 'sext' 'OP2_V_31_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7444 [2/2] (8.66ns)   --->   "%p_Val2_3_31_1 = mul i70 %OP2_V_31_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7444 'mul' 'p_Val2_3_31_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7445 [1/2] (2.77ns)   --->   "%weights25_m_weights_509 = load i7* %weights25_m_weights_508, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7445 'load' 'weights25_m_weights_509' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7446 [1/1] (0.00ns)   --->   "%weights25_m_weights_510 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_30" [S4_4/conv1d.h:1529]   --->   Operation 7446 'getelementptr' 'weights25_m_weights_510' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7447 [2/2] (2.77ns)   --->   "%weights25_m_weights_511 = load i7* %weights25_m_weights_510, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7447 'load' 'weights25_m_weights_511' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7448 [1/1] (0.00ns)   --->   "%weights25_m_weights_512 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_30" [S4_4/conv1d.h:1529]   --->   Operation 7448 'getelementptr' 'weights25_m_weights_512' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7449 [2/2] (2.77ns)   --->   "%weights25_m_weights_513 = load i7* %weights25_m_weights_512, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7449 'load' 'weights25_m_weights_513' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7450 [1/1] (0.00ns)   --->   "%weights25_m_weights_518 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_30" [S4_4/conv1d.h:1529]   --->   Operation 7450 'getelementptr' 'weights25_m_weights_518' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7451 [2/2] (2.77ns)   --->   "%weights25_m_weights_519 = load i7* %weights25_m_weights_518, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7451 'load' 'weights25_m_weights_519' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7452 [1/2] (2.77ns)   --->   "%weights25_m_weights_521 = load i7* %weights25_m_weights_520, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7452 'load' 'weights25_m_weights_521' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7453 [1/2] (2.77ns)   --->   "%weights25_m_weights_523 = load i7* %weights25_m_weights_522, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7453 'load' 'weights25_m_weights_523' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7454 [1/1] (0.00ns)   --->   "%weights25_m_weights_524 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_31" [S4_4/conv1d.h:1529]   --->   Operation 7454 'getelementptr' 'weights25_m_weights_524' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7455 [2/2] (2.77ns)   --->   "%weights25_m_weights_525 = load i7* %weights25_m_weights_524, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7455 'load' 'weights25_m_weights_525' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7456 [1/1] (1.70ns)   --->   "%tmp_9_17 = add i11 -992, %sy_cast" [S4_4/conv1d.h:1529]   --->   Operation 7456 'add' 'tmp_9_17' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 7457 [1/1] (0.00ns)   --->   "%tmp_10_32 = zext i11 %tmp_9_17 to i64" [S4_4/conv1d.h:1529]   --->   Operation 7457 'zext' 'tmp_10_32' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7458 [1/1] (0.00ns)   --->   "%weights25_m_weights_536 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_32" [S4_4/conv1d.h:1529]   --->   Operation 7458 'getelementptr' 'weights25_m_weights_536' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7459 [2/2] (2.77ns)   --->   "%weights25_m_weights_537 = load i7* %weights25_m_weights_536, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7459 'load' 'weights25_m_weights_537' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_41 : Operation 7460 [1/1] (0.00ns)   --->   "%weights25_m_weights_538 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_32" [S4_4/conv1d.h:1529]   --->   Operation 7460 'getelementptr' 'weights25_m_weights_538' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_41 : Operation 7461 [2/2] (2.77ns)   --->   "%weights25_m_weights_539 = load i7* %weights25_m_weights_538, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7461 'load' 'weights25_m_weights_539' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 42 <SV = 38> <Delay = 8.66>
ST_42 : Operation 7462 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_26_3, i8* %macRegisters_26_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7462 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_42 : Operation 7463 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_5)   --->   "%tmp_3236 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7463 'bitselect' 'tmp_3236' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7464 [1/1] (0.00ns)   --->   "%tmp_2503 = sext i7 %tmp_2502 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7464 'sext' 'tmp_2503' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7465 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_5)   --->   "%tmp_3238 = trunc i70 %p_Val2_3_27_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7465 'trunc' 'tmp_3238' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7466 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_5)   --->   "%tmp_894 = or i1 %tmp_3238, %tmp_3236" [S4_4/conv1d.h:1535]   --->   Operation 7466 'or' 'tmp_894' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7467 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_5)   --->   "%tmp_895 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_27_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7467 'partselect' 'tmp_895' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7468 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_5)   --->   "%tmp_896 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_895, i1 %tmp_894)" [S4_4/conv1d.h:1535]   --->   Operation 7468 'bitconcatenate' 'tmp_896' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7469 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_27_5 = icmp ne i62 %tmp_896, 0" [S4_4/conv1d.h:1535]   --->   Operation 7469 'icmp' 'tmp_20_27_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7470 [1/1] (0.80ns)   --->   "%qb_assign_1_27_5 = and i1 %tmp_20_27_5, %tmp_3237" [S4_4/conv1d.h:1535]   --->   Operation 7470 'and' 'qb_assign_1_27_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7471 [1/1] (0.00ns)   --->   "%tmp_21_27_5 = zext i1 %qb_assign_1_27_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7471 'zext' 'tmp_21_27_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp222 = add i8 %tmp_21_27_5, %tmp_2503" [S4_4/conv1d.h:1541]   --->   Operation 7472 'add' 'tmp222' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7473 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_27_5 = add i8 %macRegisters_27_V_l_5, %tmp222" [S4_4/conv1d.h:1541]   --->   Operation 7473 'add' 'p_Val2_7_27_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7474 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_27_5, i8* %macRegisters_27_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7474 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_42 : Operation 7475 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_6)   --->   "%tmp_3239 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_27_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7475 'bitselect' 'tmp_3239' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7476 [1/1] (0.00ns)   --->   "%tmp_2505 = sext i7 %tmp_2504 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7476 'sext' 'tmp_2505' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7477 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_6)   --->   "%tmp_3241 = trunc i70 %p_Val2_3_27_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7477 'trunc' 'tmp_3241' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7478 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_6)   --->   "%tmp_898 = or i1 %tmp_3241, %tmp_3239" [S4_4/conv1d.h:1535]   --->   Operation 7478 'or' 'tmp_898' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7479 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_6)   --->   "%tmp_899 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_27_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7479 'partselect' 'tmp_899' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7480 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_27_6)   --->   "%tmp_900 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_899, i1 %tmp_898)" [S4_4/conv1d.h:1535]   --->   Operation 7480 'bitconcatenate' 'tmp_900' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7481 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_27_6 = icmp ne i62 %tmp_900, 0" [S4_4/conv1d.h:1535]   --->   Operation 7481 'icmp' 'tmp_20_27_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7482 [1/1] (0.80ns)   --->   "%qb_assign_1_27_6 = and i1 %tmp_20_27_6, %tmp_3240" [S4_4/conv1d.h:1535]   --->   Operation 7482 'and' 'qb_assign_1_27_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7483 [1/1] (0.00ns)   --->   "%tmp_21_27_6 = zext i1 %qb_assign_1_27_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7483 'zext' 'tmp_21_27_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp223 = add i8 %tmp_21_27_6, %tmp_2505" [S4_4/conv1d.h:1541]   --->   Operation 7484 'add' 'tmp223' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7485 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_27_6 = add i8 %macRegisters_27_V_l_6, %tmp223" [S4_4/conv1d.h:1541]   --->   Operation 7485 'add' 'p_Val2_7_27_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7486 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_27_6, i8* %macRegisters_27_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7486 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_42 : Operation 7487 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_3)   --->   "%tmp_3254 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7487 'bitselect' 'tmp_3254' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7488 [1/1] (0.00ns)   --->   "%tmp_2515 = sext i7 %tmp_2514 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7488 'sext' 'tmp_2515' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7489 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_3)   --->   "%tmp_3256 = trunc i70 %p_Val2_3_28_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7489 'trunc' 'tmp_3256' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7490 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_3)   --->   "%tmp_918 = or i1 %tmp_3256, %tmp_3254" [S4_4/conv1d.h:1535]   --->   Operation 7490 'or' 'tmp_918' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7491 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_3)   --->   "%tmp_919 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_28_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7491 'partselect' 'tmp_919' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7492 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_3)   --->   "%tmp_920 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_919, i1 %tmp_918)" [S4_4/conv1d.h:1535]   --->   Operation 7492 'bitconcatenate' 'tmp_920' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7493 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_28_3 = icmp ne i62 %tmp_920, 0" [S4_4/conv1d.h:1535]   --->   Operation 7493 'icmp' 'tmp_20_28_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7494 [1/1] (0.80ns)   --->   "%qb_assign_1_28_3 = and i1 %tmp_20_28_3, %tmp_3255" [S4_4/conv1d.h:1535]   --->   Operation 7494 'and' 'qb_assign_1_28_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7495 [1/1] (0.00ns)   --->   "%tmp_21_28_3 = zext i1 %qb_assign_1_28_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7495 'zext' 'tmp_21_28_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp228 = add i8 %tmp_21_28_3, %tmp_2515" [S4_4/conv1d.h:1541]   --->   Operation 7496 'add' 'tmp228' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7497 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_28_3 = add i8 %macRegisters_28_V_l_3, %tmp228" [S4_4/conv1d.h:1541]   --->   Operation 7497 'add' 'p_Val2_7_28_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7498 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_4)   --->   "%tmp_3257 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7498 'bitselect' 'tmp_3257' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7499 [1/1] (0.00ns)   --->   "%tmp_2517 = sext i7 %tmp_2516 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7499 'sext' 'tmp_2517' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7500 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_4)   --->   "%tmp_3259 = trunc i70 %p_Val2_3_28_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7500 'trunc' 'tmp_3259' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7501 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_4)   --->   "%tmp_922 = or i1 %tmp_3259, %tmp_3257" [S4_4/conv1d.h:1535]   --->   Operation 7501 'or' 'tmp_922' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7502 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_4)   --->   "%tmp_923 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_28_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7502 'partselect' 'tmp_923' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7503 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_4)   --->   "%tmp_924 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_923, i1 %tmp_922)" [S4_4/conv1d.h:1535]   --->   Operation 7503 'bitconcatenate' 'tmp_924' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7504 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_28_4 = icmp ne i62 %tmp_924, 0" [S4_4/conv1d.h:1535]   --->   Operation 7504 'icmp' 'tmp_20_28_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7505 [1/1] (0.80ns)   --->   "%qb_assign_1_28_4 = and i1 %tmp_20_28_4, %tmp_3258" [S4_4/conv1d.h:1535]   --->   Operation 7505 'and' 'qb_assign_1_28_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7506 [1/1] (0.00ns)   --->   "%tmp_21_28_4 = zext i1 %qb_assign_1_28_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7506 'zext' 'tmp_21_28_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp229 = add i8 %tmp_21_28_4, %tmp_2517" [S4_4/conv1d.h:1541]   --->   Operation 7507 'add' 'tmp229' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7508 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_28_4 = add i8 %macRegisters_28_V_l_4, %tmp229" [S4_4/conv1d.h:1541]   --->   Operation 7508 'add' 'p_Val2_7_28_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7509 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_28_4, i8* %macRegisters_28_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7509 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_42 : Operation 7510 [1/2] (8.66ns)   --->   "%p_Val2_3_28_5 = mul i70 %OP2_V_28_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7510 'mul' 'p_Val2_3_28_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7511 [1/1] (0.00ns)   --->   "%tmp_2518 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_28_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7511 'partselect' 'tmp_2518' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7512 [1/1] (0.00ns)   --->   "%tmp_3261 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7512 'bitselect' 'tmp_3261' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7513 [1/2] (8.66ns)   --->   "%p_Val2_3_28_6 = mul i70 %OP2_V_28_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7513 'mul' 'p_Val2_3_28_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7514 [1/1] (0.00ns)   --->   "%tmp_2520 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_28_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7514 'partselect' 'tmp_2520' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7515 [1/1] (0.00ns)   --->   "%tmp_3264 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7515 'bitselect' 'tmp_3264' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7516 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_7)   --->   "%tmp_3266 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7516 'bitselect' 'tmp_3266' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7517 [1/1] (0.00ns)   --->   "%tmp_2523 = sext i7 %tmp_2522 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7517 'sext' 'tmp_2523' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7518 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_7)   --->   "%tmp_3268 = trunc i70 %p_Val2_3_28_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7518 'trunc' 'tmp_3268' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7519 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_7)   --->   "%tmp_934 = or i1 %tmp_3268, %tmp_3266" [S4_4/conv1d.h:1535]   --->   Operation 7519 'or' 'tmp_934' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7520 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_7)   --->   "%tmp_935 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_28_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7520 'partselect' 'tmp_935' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7521 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_7)   --->   "%tmp_936 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_935, i1 %tmp_934)" [S4_4/conv1d.h:1535]   --->   Operation 7521 'bitconcatenate' 'tmp_936' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7522 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_28_7 = icmp ne i62 %tmp_936, 0" [S4_4/conv1d.h:1535]   --->   Operation 7522 'icmp' 'tmp_20_28_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7523 [1/1] (0.80ns)   --->   "%qb_assign_1_28_7 = and i1 %tmp_20_28_7, %tmp_3267" [S4_4/conv1d.h:1535]   --->   Operation 7523 'and' 'qb_assign_1_28_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7524 [1/1] (0.00ns)   --->   "%tmp_21_28_7 = zext i1 %qb_assign_1_28_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7524 'zext' 'tmp_21_28_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp232 = add i8 %tmp_21_28_7, %tmp_2523" [S4_4/conv1d.h:1541]   --->   Operation 7525 'add' 'tmp232' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7526 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_28_7 = add i8 %macRegisters_28_V_l_7, %tmp232" [S4_4/conv1d.h:1541]   --->   Operation 7526 'add' 'p_Val2_7_28_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7527 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_28_7, i8* %macRegisters_28_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7527 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_42 : Operation 7528 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_2)   --->   "%tmp_3275 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7528 'bitselect' 'tmp_3275' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7529 [1/1] (0.00ns)   --->   "%tmp_2529 = sext i7 %tmp_2528 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7529 'sext' 'tmp_2529' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7530 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_2)   --->   "%tmp_3277 = trunc i70 %p_Val2_3_29_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7530 'trunc' 'tmp_3277' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7531 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_2)   --->   "%tmp_946 = or i1 %tmp_3277, %tmp_3275" [S4_4/conv1d.h:1535]   --->   Operation 7531 'or' 'tmp_946' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7532 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_2)   --->   "%tmp_947 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_29_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7532 'partselect' 'tmp_947' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7533 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_2)   --->   "%tmp_948 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_947, i1 %tmp_946)" [S4_4/conv1d.h:1535]   --->   Operation 7533 'bitconcatenate' 'tmp_948' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7534 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_29_2 = icmp ne i62 %tmp_948, 0" [S4_4/conv1d.h:1535]   --->   Operation 7534 'icmp' 'tmp_20_29_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7535 [1/1] (0.80ns)   --->   "%qb_assign_1_29_2 = and i1 %tmp_20_29_2, %tmp_3276" [S4_4/conv1d.h:1535]   --->   Operation 7535 'and' 'qb_assign_1_29_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7536 [1/1] (0.00ns)   --->   "%tmp_21_29_2 = zext i1 %qb_assign_1_29_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7536 'zext' 'tmp_21_29_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp235 = add i8 %tmp_21_29_2, %tmp_2529" [S4_4/conv1d.h:1541]   --->   Operation 7537 'add' 'tmp235' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7538 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_29_2 = add i8 %macRegisters_29_V_l_2, %tmp235" [S4_4/conv1d.h:1541]   --->   Operation 7538 'add' 'p_Val2_7_29_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7539 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_29_2, i8* %macRegisters_29_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7539 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_42 : Operation 7540 [1/2] (8.66ns)   --->   "%p_Val2_3_29_3 = mul i70 %OP2_V_29_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7540 'mul' 'p_Val2_3_29_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7541 [1/1] (0.00ns)   --->   "%tmp_2530 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_29_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7541 'partselect' 'tmp_2530' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7542 [1/1] (0.00ns)   --->   "%tmp_3279 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7542 'bitselect' 'tmp_3279' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7543 [1/2] (8.66ns)   --->   "%p_Val2_3_29_4 = mul i70 %OP2_V_29_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7543 'mul' 'p_Val2_3_29_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7544 [1/1] (0.00ns)   --->   "%tmp_2532 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_29_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7544 'partselect' 'tmp_2532' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7545 [1/1] (0.00ns)   --->   "%tmp_3282 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7545 'bitselect' 'tmp_3282' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7546 [1/1] (0.00ns)   --->   "%OP2_V_29_5_cast = sext i7 %weights25_m_weights_483 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7546 'sext' 'OP2_V_29_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7547 [2/2] (8.66ns)   --->   "%p_Val2_3_29_5 = mul i70 %OP2_V_29_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7547 'mul' 'p_Val2_3_29_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7548 [1/1] (0.00ns)   --->   "%OP2_V_29_6_cast = sext i7 %weights25_m_weights_485 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7548 'sext' 'OP2_V_29_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7549 [2/2] (8.66ns)   --->   "%p_Val2_3_29_6 = mul i70 %OP2_V_29_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7549 'mul' 'p_Val2_3_29_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7550 [1/2] (8.66ns)   --->   "%p_Val2_3_29_7 = mul i70 %OP2_V_29_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7550 'mul' 'p_Val2_3_29_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7551 [1/1] (0.00ns)   --->   "%tmp_2538 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_29_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7551 'partselect' 'tmp_2538' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7552 [1/1] (0.00ns)   --->   "%tmp_3291 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7552 'bitselect' 'tmp_3291' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7553 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29)   --->   "%tmp_3293 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7553 'bitselect' 'tmp_3293' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7554 [1/1] (0.00ns)   --->   "%tmp_2541 = sext i7 %tmp_2540 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7554 'sext' 'tmp_2541' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7555 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29)   --->   "%tmp_3295 = trunc i70 %p_Val2_3_29 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7555 'trunc' 'tmp_3295' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7556 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29)   --->   "%tmp_970 = or i1 %tmp_3295, %tmp_3293" [S4_4/conv1d.h:1535]   --->   Operation 7556 'or' 'tmp_970' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7557 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29)   --->   "%tmp_971 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_29, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7557 'partselect' 'tmp_971' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7558 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29)   --->   "%tmp_972 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_971, i1 %tmp_970)" [S4_4/conv1d.h:1535]   --->   Operation 7558 'bitconcatenate' 'tmp_972' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7559 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_29 = icmp ne i62 %tmp_972, 0" [S4_4/conv1d.h:1535]   --->   Operation 7559 'icmp' 'tmp_20_29' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7560 [1/1] (0.80ns)   --->   "%qb_assign_1_29 = and i1 %tmp_20_29, %tmp_3294" [S4_4/conv1d.h:1535]   --->   Operation 7560 'and' 'qb_assign_1_29' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7561 [1/1] (0.00ns)   --->   "%tmp_21_29 = zext i1 %qb_assign_1_29 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7561 'zext' 'tmp_21_29' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp241 = add i8 %tmp_21_29, %tmp_2541" [S4_4/conv1d.h:1541]   --->   Operation 7562 'add' 'tmp241' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7563 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_29 = add i8 %macRegisters_30_V_l, %tmp241" [S4_4/conv1d.h:1541]   --->   Operation 7563 'add' 'p_Val2_7_29' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7564 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_29, i8* %macRegisters_30_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7564 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_42 : Operation 7565 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_1)   --->   "%tmp_3296 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7565 'bitselect' 'tmp_3296' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7566 [1/1] (0.00ns)   --->   "%tmp_2543 = sext i7 %tmp_2542 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7566 'sext' 'tmp_2543' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7567 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_1)   --->   "%tmp_3298 = trunc i70 %p_Val2_3_30_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7567 'trunc' 'tmp_3298' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7568 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_1)   --->   "%tmp_974 = or i1 %tmp_3298, %tmp_3296" [S4_4/conv1d.h:1535]   --->   Operation 7568 'or' 'tmp_974' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7569 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_1)   --->   "%tmp_975 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_30_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7569 'partselect' 'tmp_975' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7570 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_1)   --->   "%tmp_976 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_975, i1 %tmp_974)" [S4_4/conv1d.h:1535]   --->   Operation 7570 'bitconcatenate' 'tmp_976' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7571 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_30_1 = icmp ne i62 %tmp_976, 0" [S4_4/conv1d.h:1535]   --->   Operation 7571 'icmp' 'tmp_20_30_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7572 [1/1] (0.80ns)   --->   "%qb_assign_1_30_1 = and i1 %tmp_20_30_1, %tmp_3297" [S4_4/conv1d.h:1535]   --->   Operation 7572 'and' 'qb_assign_1_30_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7573 [1/1] (0.00ns)   --->   "%tmp_21_30_1 = zext i1 %qb_assign_1_30_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7573 'zext' 'tmp_21_30_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp242 = add i8 %tmp_21_30_1, %tmp_2543" [S4_4/conv1d.h:1541]   --->   Operation 7574 'add' 'tmp242' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7575 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_30_1 = add i8 %macRegisters_30_V_l_1, %tmp242" [S4_4/conv1d.h:1541]   --->   Operation 7575 'add' 'p_Val2_7_30_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7576 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_30_1, i8* %macRegisters_30_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7576 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_42 : Operation 7577 [1/2] (8.66ns)   --->   "%p_Val2_3_30_2 = mul i70 %OP2_V_30_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7577 'mul' 'p_Val2_3_30_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7578 [1/1] (0.00ns)   --->   "%tmp_2544 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_30_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7578 'partselect' 'tmp_2544' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7579 [1/1] (0.00ns)   --->   "%tmp_3300 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7579 'bitselect' 'tmp_3300' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7580 [1/1] (0.00ns)   --->   "%OP2_V_30_3_cast = sext i7 %weights25_m_weights_495 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7580 'sext' 'OP2_V_30_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7581 [2/2] (8.66ns)   --->   "%p_Val2_3_30_3 = mul i70 %OP2_V_30_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7581 'mul' 'p_Val2_3_30_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7582 [1/1] (0.00ns)   --->   "%OP2_V_30_4_cast = sext i7 %weights25_m_weights_497 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7582 'sext' 'OP2_V_30_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7583 [2/2] (8.66ns)   --->   "%p_Val2_3_30_4 = mul i70 %OP2_V_30_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7583 'mul' 'p_Val2_3_30_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7584 [1/2] (2.77ns)   --->   "%weights25_m_weights_499 = load i7* %weights25_m_weights_498, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7584 'load' 'weights25_m_weights_499' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7585 [1/2] (2.77ns)   --->   "%weights25_m_weights_501 = load i7* %weights25_m_weights_500, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7585 'load' 'weights25_m_weights_501' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7586 [1/1] (0.00ns)   --->   "%OP2_V_30_7_cast = sext i7 %weights25_m_weights_503 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7586 'sext' 'OP2_V_30_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7587 [2/2] (8.66ns)   --->   "%p_Val2_3_30_7 = mul i70 %OP2_V_30_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7587 'mul' 'p_Val2_3_30_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7588 [1/2] (8.66ns)   --->   "%p_Val2_3_30 = mul i70 %OP2_V_31_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7588 'mul' 'p_Val2_3_30' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7589 [1/1] (0.00ns)   --->   "%tmp_2556 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_30, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7589 'partselect' 'tmp_2556' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7590 [1/1] (0.00ns)   --->   "%tmp_3318 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7590 'bitselect' 'tmp_3318' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7591 [1/2] (8.66ns)   --->   "%p_Val2_3_31_1 = mul i70 %OP2_V_31_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7591 'mul' 'p_Val2_3_31_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7592 [1/1] (0.00ns)   --->   "%tmp_2558 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_31_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7592 'partselect' 'tmp_2558' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7593 [1/1] (0.00ns)   --->   "%tmp_3321 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7593 'bitselect' 'tmp_3321' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7594 [1/1] (0.00ns)   --->   "%OP2_V_31_2_cast = sext i7 %weights25_m_weights_509 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7594 'sext' 'OP2_V_31_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7595 [2/2] (8.66ns)   --->   "%p_Val2_3_31_2 = mul i70 %OP2_V_31_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7595 'mul' 'p_Val2_3_31_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7596 [1/2] (2.77ns)   --->   "%weights25_m_weights_511 = load i7* %weights25_m_weights_510, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7596 'load' 'weights25_m_weights_511' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7597 [1/2] (2.77ns)   --->   "%weights25_m_weights_513 = load i7* %weights25_m_weights_512, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7597 'load' 'weights25_m_weights_513' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7598 [1/1] (0.00ns)   --->   "%weights25_m_weights_514 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_30" [S4_4/conv1d.h:1529]   --->   Operation 7598 'getelementptr' 'weights25_m_weights_514' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7599 [2/2] (2.77ns)   --->   "%weights25_m_weights_515 = load i7* %weights25_m_weights_514, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7599 'load' 'weights25_m_weights_515' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7600 [1/1] (0.00ns)   --->   "%weights25_m_weights_516 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_30" [S4_4/conv1d.h:1529]   --->   Operation 7600 'getelementptr' 'weights25_m_weights_516' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7601 [2/2] (2.77ns)   --->   "%weights25_m_weights_517 = load i7* %weights25_m_weights_516, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7601 'load' 'weights25_m_weights_517' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7602 [1/2] (2.77ns)   --->   "%weights25_m_weights_519 = load i7* %weights25_m_weights_518, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7602 'load' 'weights25_m_weights_519' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7603 [1/1] (0.00ns)   --->   "%OP2_V_32_cast = sext i7 %weights25_m_weights_521 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7603 'sext' 'OP2_V_32_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7604 [2/2] (8.66ns)   --->   "%p_Val2_3_31 = mul i70 %OP2_V_32_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7604 'mul' 'p_Val2_3_31' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7605 [1/1] (0.00ns)   --->   "%OP2_V_32_1_cast = sext i7 %weights25_m_weights_523 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7605 'sext' 'OP2_V_32_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7606 [2/2] (8.66ns)   --->   "%p_Val2_3_32_1 = mul i70 %OP2_V_32_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7606 'mul' 'p_Val2_3_32_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7607 [1/2] (2.77ns)   --->   "%weights25_m_weights_525 = load i7* %weights25_m_weights_524, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7607 'load' 'weights25_m_weights_525' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7608 [1/1] (0.00ns)   --->   "%weights25_m_weights_526 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_31" [S4_4/conv1d.h:1529]   --->   Operation 7608 'getelementptr' 'weights25_m_weights_526' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7609 [2/2] (2.77ns)   --->   "%weights25_m_weights_527 = load i7* %weights25_m_weights_526, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7609 'load' 'weights25_m_weights_527' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7610 [1/1] (0.00ns)   --->   "%weights25_m_weights_528 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_31" [S4_4/conv1d.h:1529]   --->   Operation 7610 'getelementptr' 'weights25_m_weights_528' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7611 [2/2] (2.77ns)   --->   "%weights25_m_weights_529 = load i7* %weights25_m_weights_528, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7611 'load' 'weights25_m_weights_529' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7612 [1/1] (0.00ns)   --->   "%weights25_m_weights_534 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_31" [S4_4/conv1d.h:1529]   --->   Operation 7612 'getelementptr' 'weights25_m_weights_534' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7613 [2/2] (2.77ns)   --->   "%weights25_m_weights_535 = load i7* %weights25_m_weights_534, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7613 'load' 'weights25_m_weights_535' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7614 [1/2] (2.77ns)   --->   "%weights25_m_weights_537 = load i7* %weights25_m_weights_536, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7614 'load' 'weights25_m_weights_537' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7615 [1/2] (2.77ns)   --->   "%weights25_m_weights_539 = load i7* %weights25_m_weights_538, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7615 'load' 'weights25_m_weights_539' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7616 [1/1] (0.00ns)   --->   "%weights25_m_weights_540 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_32" [S4_4/conv1d.h:1529]   --->   Operation 7616 'getelementptr' 'weights25_m_weights_540' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7617 [2/2] (2.77ns)   --->   "%weights25_m_weights_541 = load i7* %weights25_m_weights_540, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7617 'load' 'weights25_m_weights_541' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7618 [1/1] (0.00ns)   --->   "%tmp_9_18 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 -15, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 7618 'bitconcatenate' 'tmp_9_18' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7619 [1/1] (0.00ns)   --->   "%tmp_10_33 = zext i11 %tmp_9_18 to i64" [S4_4/conv1d.h:1529]   --->   Operation 7619 'zext' 'tmp_10_33' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7620 [1/1] (0.00ns)   --->   "%weights25_m_weights_552 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_33" [S4_4/conv1d.h:1529]   --->   Operation 7620 'getelementptr' 'weights25_m_weights_552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7621 [2/2] (2.77ns)   --->   "%weights25_m_weights_553 = load i7* %weights25_m_weights_552, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7621 'load' 'weights25_m_weights_553' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_42 : Operation 7622 [1/1] (0.00ns)   --->   "%weights25_m_weights_554 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_33" [S4_4/conv1d.h:1529]   --->   Operation 7622 'getelementptr' 'weights25_m_weights_554' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_42 : Operation 7623 [2/2] (2.77ns)   --->   "%weights25_m_weights_555 = load i7* %weights25_m_weights_554, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7623 'load' 'weights25_m_weights_555' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 43 <SV = 39> <Delay = 8.66>
ST_43 : Operation 7624 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_27_3, i8* %macRegisters_27_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7624 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_43 : Operation 7625 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_5)   --->   "%tmp_3260 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7625 'bitselect' 'tmp_3260' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7626 [1/1] (0.00ns)   --->   "%tmp_2519 = sext i7 %tmp_2518 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7626 'sext' 'tmp_2519' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7627 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_5)   --->   "%tmp_3262 = trunc i70 %p_Val2_3_28_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7627 'trunc' 'tmp_3262' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7628 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_5)   --->   "%tmp_926 = or i1 %tmp_3262, %tmp_3260" [S4_4/conv1d.h:1535]   --->   Operation 7628 'or' 'tmp_926' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7629 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_5)   --->   "%tmp_927 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_28_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7629 'partselect' 'tmp_927' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7630 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_5)   --->   "%tmp_928 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_927, i1 %tmp_926)" [S4_4/conv1d.h:1535]   --->   Operation 7630 'bitconcatenate' 'tmp_928' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7631 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_28_5 = icmp ne i62 %tmp_928, 0" [S4_4/conv1d.h:1535]   --->   Operation 7631 'icmp' 'tmp_20_28_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7632 [1/1] (0.80ns)   --->   "%qb_assign_1_28_5 = and i1 %tmp_20_28_5, %tmp_3261" [S4_4/conv1d.h:1535]   --->   Operation 7632 'and' 'qb_assign_1_28_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7633 [1/1] (0.00ns)   --->   "%tmp_21_28_5 = zext i1 %qb_assign_1_28_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7633 'zext' 'tmp_21_28_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp230 = add i8 %tmp_21_28_5, %tmp_2519" [S4_4/conv1d.h:1541]   --->   Operation 7634 'add' 'tmp230' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7635 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_28_5 = add i8 %macRegisters_28_V_l_5, %tmp230" [S4_4/conv1d.h:1541]   --->   Operation 7635 'add' 'p_Val2_7_28_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7636 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_28_5, i8* %macRegisters_28_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7636 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_43 : Operation 7637 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_6)   --->   "%tmp_3263 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_28_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7637 'bitselect' 'tmp_3263' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7638 [1/1] (0.00ns)   --->   "%tmp_2521 = sext i7 %tmp_2520 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7638 'sext' 'tmp_2521' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7639 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_6)   --->   "%tmp_3265 = trunc i70 %p_Val2_3_28_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7639 'trunc' 'tmp_3265' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7640 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_6)   --->   "%tmp_930 = or i1 %tmp_3265, %tmp_3263" [S4_4/conv1d.h:1535]   --->   Operation 7640 'or' 'tmp_930' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7641 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_6)   --->   "%tmp_931 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_28_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7641 'partselect' 'tmp_931' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7642 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_28_6)   --->   "%tmp_932 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_931, i1 %tmp_930)" [S4_4/conv1d.h:1535]   --->   Operation 7642 'bitconcatenate' 'tmp_932' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7643 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_28_6 = icmp ne i62 %tmp_932, 0" [S4_4/conv1d.h:1535]   --->   Operation 7643 'icmp' 'tmp_20_28_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7644 [1/1] (0.80ns)   --->   "%qb_assign_1_28_6 = and i1 %tmp_20_28_6, %tmp_3264" [S4_4/conv1d.h:1535]   --->   Operation 7644 'and' 'qb_assign_1_28_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7645 [1/1] (0.00ns)   --->   "%tmp_21_28_6 = zext i1 %qb_assign_1_28_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7645 'zext' 'tmp_21_28_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp231 = add i8 %tmp_21_28_6, %tmp_2521" [S4_4/conv1d.h:1541]   --->   Operation 7646 'add' 'tmp231' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7647 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_28_6 = add i8 %macRegisters_28_V_l_6, %tmp231" [S4_4/conv1d.h:1541]   --->   Operation 7647 'add' 'p_Val2_7_28_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7648 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_28_6, i8* %macRegisters_28_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7648 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_43 : Operation 7649 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_3)   --->   "%tmp_3278 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7649 'bitselect' 'tmp_3278' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7650 [1/1] (0.00ns)   --->   "%tmp_2531 = sext i7 %tmp_2530 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7650 'sext' 'tmp_2531' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7651 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_3)   --->   "%tmp_3280 = trunc i70 %p_Val2_3_29_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7651 'trunc' 'tmp_3280' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7652 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_3)   --->   "%tmp_950 = or i1 %tmp_3280, %tmp_3278" [S4_4/conv1d.h:1535]   --->   Operation 7652 'or' 'tmp_950' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7653 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_3)   --->   "%tmp_951 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_29_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7653 'partselect' 'tmp_951' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7654 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_3)   --->   "%tmp_952 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_951, i1 %tmp_950)" [S4_4/conv1d.h:1535]   --->   Operation 7654 'bitconcatenate' 'tmp_952' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7655 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_29_3 = icmp ne i62 %tmp_952, 0" [S4_4/conv1d.h:1535]   --->   Operation 7655 'icmp' 'tmp_20_29_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7656 [1/1] (0.80ns)   --->   "%qb_assign_1_29_3 = and i1 %tmp_20_29_3, %tmp_3279" [S4_4/conv1d.h:1535]   --->   Operation 7656 'and' 'qb_assign_1_29_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7657 [1/1] (0.00ns)   --->   "%tmp_21_29_3 = zext i1 %qb_assign_1_29_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7657 'zext' 'tmp_21_29_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp236 = add i8 %tmp_21_29_3, %tmp_2531" [S4_4/conv1d.h:1541]   --->   Operation 7658 'add' 'tmp236' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7659 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_29_3 = add i8 %macRegisters_29_V_l_3, %tmp236" [S4_4/conv1d.h:1541]   --->   Operation 7659 'add' 'p_Val2_7_29_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7660 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_4)   --->   "%tmp_3281 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7660 'bitselect' 'tmp_3281' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7661 [1/1] (0.00ns)   --->   "%tmp_2533 = sext i7 %tmp_2532 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7661 'sext' 'tmp_2533' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7662 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_4)   --->   "%tmp_3283 = trunc i70 %p_Val2_3_29_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7662 'trunc' 'tmp_3283' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7663 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_4)   --->   "%tmp_954 = or i1 %tmp_3283, %tmp_3281" [S4_4/conv1d.h:1535]   --->   Operation 7663 'or' 'tmp_954' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7664 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_4)   --->   "%tmp_955 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_29_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7664 'partselect' 'tmp_955' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7665 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_4)   --->   "%tmp_956 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_955, i1 %tmp_954)" [S4_4/conv1d.h:1535]   --->   Operation 7665 'bitconcatenate' 'tmp_956' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7666 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_29_4 = icmp ne i62 %tmp_956, 0" [S4_4/conv1d.h:1535]   --->   Operation 7666 'icmp' 'tmp_20_29_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7667 [1/1] (0.80ns)   --->   "%qb_assign_1_29_4 = and i1 %tmp_20_29_4, %tmp_3282" [S4_4/conv1d.h:1535]   --->   Operation 7667 'and' 'qb_assign_1_29_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7668 [1/1] (0.00ns)   --->   "%tmp_21_29_4 = zext i1 %qb_assign_1_29_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7668 'zext' 'tmp_21_29_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp237 = add i8 %tmp_21_29_4, %tmp_2533" [S4_4/conv1d.h:1541]   --->   Operation 7669 'add' 'tmp237' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7670 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_29_4 = add i8 %macRegisters_29_V_l_4, %tmp237" [S4_4/conv1d.h:1541]   --->   Operation 7670 'add' 'p_Val2_7_29_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7671 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_29_4, i8* %macRegisters_29_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7671 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_43 : Operation 7672 [1/2] (8.66ns)   --->   "%p_Val2_3_29_5 = mul i70 %OP2_V_29_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7672 'mul' 'p_Val2_3_29_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7673 [1/1] (0.00ns)   --->   "%tmp_2534 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_29_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7673 'partselect' 'tmp_2534' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7674 [1/1] (0.00ns)   --->   "%tmp_3285 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7674 'bitselect' 'tmp_3285' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7675 [1/2] (8.66ns)   --->   "%p_Val2_3_29_6 = mul i70 %OP2_V_29_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7675 'mul' 'p_Val2_3_29_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7676 [1/1] (0.00ns)   --->   "%tmp_2536 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_29_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7676 'partselect' 'tmp_2536' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7677 [1/1] (0.00ns)   --->   "%tmp_3288 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7677 'bitselect' 'tmp_3288' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7678 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_7)   --->   "%tmp_3290 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7678 'bitselect' 'tmp_3290' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7679 [1/1] (0.00ns)   --->   "%tmp_2539 = sext i7 %tmp_2538 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7679 'sext' 'tmp_2539' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7680 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_7)   --->   "%tmp_3292 = trunc i70 %p_Val2_3_29_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7680 'trunc' 'tmp_3292' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7681 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_7)   --->   "%tmp_966 = or i1 %tmp_3292, %tmp_3290" [S4_4/conv1d.h:1535]   --->   Operation 7681 'or' 'tmp_966' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7682 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_7)   --->   "%tmp_967 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_29_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7682 'partselect' 'tmp_967' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7683 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_7)   --->   "%tmp_968 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_967, i1 %tmp_966)" [S4_4/conv1d.h:1535]   --->   Operation 7683 'bitconcatenate' 'tmp_968' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7684 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_29_7 = icmp ne i62 %tmp_968, 0" [S4_4/conv1d.h:1535]   --->   Operation 7684 'icmp' 'tmp_20_29_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7685 [1/1] (0.80ns)   --->   "%qb_assign_1_29_7 = and i1 %tmp_20_29_7, %tmp_3291" [S4_4/conv1d.h:1535]   --->   Operation 7685 'and' 'qb_assign_1_29_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7686 [1/1] (0.00ns)   --->   "%tmp_21_29_7 = zext i1 %qb_assign_1_29_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7686 'zext' 'tmp_21_29_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp240 = add i8 %tmp_21_29_7, %tmp_2539" [S4_4/conv1d.h:1541]   --->   Operation 7687 'add' 'tmp240' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7688 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_29_7 = add i8 %macRegisters_29_V_l_7, %tmp240" [S4_4/conv1d.h:1541]   --->   Operation 7688 'add' 'p_Val2_7_29_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7689 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_29_7, i8* %macRegisters_29_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7689 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_43 : Operation 7690 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_2)   --->   "%tmp_3299 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7690 'bitselect' 'tmp_3299' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7691 [1/1] (0.00ns)   --->   "%tmp_2545 = sext i7 %tmp_2544 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7691 'sext' 'tmp_2545' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7692 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_2)   --->   "%tmp_3301 = trunc i70 %p_Val2_3_30_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7692 'trunc' 'tmp_3301' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7693 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_2)   --->   "%tmp_978 = or i1 %tmp_3301, %tmp_3299" [S4_4/conv1d.h:1535]   --->   Operation 7693 'or' 'tmp_978' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7694 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_2)   --->   "%tmp_979 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_30_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7694 'partselect' 'tmp_979' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7695 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_2)   --->   "%tmp_980 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_979, i1 %tmp_978)" [S4_4/conv1d.h:1535]   --->   Operation 7695 'bitconcatenate' 'tmp_980' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7696 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_30_2 = icmp ne i62 %tmp_980, 0" [S4_4/conv1d.h:1535]   --->   Operation 7696 'icmp' 'tmp_20_30_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7697 [1/1] (0.80ns)   --->   "%qb_assign_1_30_2 = and i1 %tmp_20_30_2, %tmp_3300" [S4_4/conv1d.h:1535]   --->   Operation 7697 'and' 'qb_assign_1_30_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7698 [1/1] (0.00ns)   --->   "%tmp_21_30_2 = zext i1 %qb_assign_1_30_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7698 'zext' 'tmp_21_30_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp243 = add i8 %tmp_21_30_2, %tmp_2545" [S4_4/conv1d.h:1541]   --->   Operation 7699 'add' 'tmp243' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7700 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_30_2 = add i8 %macRegisters_30_V_l_2, %tmp243" [S4_4/conv1d.h:1541]   --->   Operation 7700 'add' 'p_Val2_7_30_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7701 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_30_2, i8* %macRegisters_30_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7701 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_43 : Operation 7702 [1/2] (8.66ns)   --->   "%p_Val2_3_30_3 = mul i70 %OP2_V_30_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7702 'mul' 'p_Val2_3_30_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7703 [1/1] (0.00ns)   --->   "%tmp_2546 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_30_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7703 'partselect' 'tmp_2546' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7704 [1/1] (0.00ns)   --->   "%tmp_3303 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7704 'bitselect' 'tmp_3303' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7705 [1/2] (8.66ns)   --->   "%p_Val2_3_30_4 = mul i70 %OP2_V_30_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7705 'mul' 'p_Val2_3_30_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7706 [1/1] (0.00ns)   --->   "%tmp_2548 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_30_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7706 'partselect' 'tmp_2548' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7707 [1/1] (0.00ns)   --->   "%tmp_3306 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7707 'bitselect' 'tmp_3306' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7708 [1/1] (0.00ns)   --->   "%OP2_V_30_5_cast = sext i7 %weights25_m_weights_499 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7708 'sext' 'OP2_V_30_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7709 [2/2] (8.66ns)   --->   "%p_Val2_3_30_5 = mul i70 %OP2_V_30_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7709 'mul' 'p_Val2_3_30_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7710 [1/1] (0.00ns)   --->   "%OP2_V_30_6_cast = sext i7 %weights25_m_weights_501 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7710 'sext' 'OP2_V_30_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7711 [2/2] (8.66ns)   --->   "%p_Val2_3_30_6 = mul i70 %OP2_V_30_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7711 'mul' 'p_Val2_3_30_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7712 [1/2] (8.66ns)   --->   "%p_Val2_3_30_7 = mul i70 %OP2_V_30_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7712 'mul' 'p_Val2_3_30_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7713 [1/1] (0.00ns)   --->   "%tmp_2554 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_30_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7713 'partselect' 'tmp_2554' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7714 [1/1] (0.00ns)   --->   "%tmp_3315 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7714 'bitselect' 'tmp_3315' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7715 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30)   --->   "%tmp_3317 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7715 'bitselect' 'tmp_3317' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7716 [1/1] (0.00ns)   --->   "%tmp_2557 = sext i7 %tmp_2556 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7716 'sext' 'tmp_2557' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7717 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30)   --->   "%tmp_3319 = trunc i70 %p_Val2_3_30 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7717 'trunc' 'tmp_3319' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7718 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30)   --->   "%tmp_1002 = or i1 %tmp_3319, %tmp_3317" [S4_4/conv1d.h:1535]   --->   Operation 7718 'or' 'tmp_1002' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7719 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30)   --->   "%tmp_1003 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_30, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7719 'partselect' 'tmp_1003' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7720 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30)   --->   "%tmp_1004 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1003, i1 %tmp_1002)" [S4_4/conv1d.h:1535]   --->   Operation 7720 'bitconcatenate' 'tmp_1004' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7721 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_30 = icmp ne i62 %tmp_1004, 0" [S4_4/conv1d.h:1535]   --->   Operation 7721 'icmp' 'tmp_20_30' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7722 [1/1] (0.80ns)   --->   "%qb_assign_1_30 = and i1 %tmp_20_30, %tmp_3318" [S4_4/conv1d.h:1535]   --->   Operation 7722 'and' 'qb_assign_1_30' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7723 [1/1] (0.00ns)   --->   "%tmp_21_30 = zext i1 %qb_assign_1_30 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7723 'zext' 'tmp_21_30' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp249 = add i8 %tmp_21_30, %tmp_2557" [S4_4/conv1d.h:1541]   --->   Operation 7724 'add' 'tmp249' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7725 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_30 = add i8 %macRegisters_31_V_l, %tmp249" [S4_4/conv1d.h:1541]   --->   Operation 7725 'add' 'p_Val2_7_30' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7726 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_30, i8* %macRegisters_31_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7726 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_43 : Operation 7727 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_1)   --->   "%tmp_3320 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7727 'bitselect' 'tmp_3320' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7728 [1/1] (0.00ns)   --->   "%tmp_2559 = sext i7 %tmp_2558 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7728 'sext' 'tmp_2559' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7729 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_1)   --->   "%tmp_3322 = trunc i70 %p_Val2_3_31_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7729 'trunc' 'tmp_3322' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7730 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_1)   --->   "%tmp_1006 = or i1 %tmp_3322, %tmp_3320" [S4_4/conv1d.h:1535]   --->   Operation 7730 'or' 'tmp_1006' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7731 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_1)   --->   "%tmp_1007 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_31_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7731 'partselect' 'tmp_1007' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7732 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_1)   --->   "%tmp_1008 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1007, i1 %tmp_1006)" [S4_4/conv1d.h:1535]   --->   Operation 7732 'bitconcatenate' 'tmp_1008' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7733 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_31_1 = icmp ne i62 %tmp_1008, 0" [S4_4/conv1d.h:1535]   --->   Operation 7733 'icmp' 'tmp_20_31_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7734 [1/1] (0.80ns)   --->   "%qb_assign_1_31_1 = and i1 %tmp_20_31_1, %tmp_3321" [S4_4/conv1d.h:1535]   --->   Operation 7734 'and' 'qb_assign_1_31_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7735 [1/1] (0.00ns)   --->   "%tmp_21_31_1 = zext i1 %qb_assign_1_31_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7735 'zext' 'tmp_21_31_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp250 = add i8 %tmp_21_31_1, %tmp_2559" [S4_4/conv1d.h:1541]   --->   Operation 7736 'add' 'tmp250' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7737 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_31_1 = add i8 %macRegisters_31_V_l_1, %tmp250" [S4_4/conv1d.h:1541]   --->   Operation 7737 'add' 'p_Val2_7_31_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 7738 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_31_1, i8* %macRegisters_31_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7738 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_43 : Operation 7739 [1/2] (8.66ns)   --->   "%p_Val2_3_31_2 = mul i70 %OP2_V_31_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7739 'mul' 'p_Val2_3_31_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7740 [1/1] (0.00ns)   --->   "%tmp_2560 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_31_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7740 'partselect' 'tmp_2560' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7741 [1/1] (0.00ns)   --->   "%tmp_3324 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7741 'bitselect' 'tmp_3324' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7742 [1/1] (0.00ns)   --->   "%OP2_V_31_3_cast = sext i7 %weights25_m_weights_511 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7742 'sext' 'OP2_V_31_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7743 [2/2] (8.66ns)   --->   "%p_Val2_3_31_3 = mul i70 %OP2_V_31_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7743 'mul' 'p_Val2_3_31_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7744 [1/1] (0.00ns)   --->   "%OP2_V_31_4_cast = sext i7 %weights25_m_weights_513 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7744 'sext' 'OP2_V_31_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7745 [2/2] (8.66ns)   --->   "%p_Val2_3_31_4 = mul i70 %OP2_V_31_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7745 'mul' 'p_Val2_3_31_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7746 [1/2] (2.77ns)   --->   "%weights25_m_weights_515 = load i7* %weights25_m_weights_514, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7746 'load' 'weights25_m_weights_515' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7747 [1/2] (2.77ns)   --->   "%weights25_m_weights_517 = load i7* %weights25_m_weights_516, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7747 'load' 'weights25_m_weights_517' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7748 [1/1] (0.00ns)   --->   "%OP2_V_31_7_cast = sext i7 %weights25_m_weights_519 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7748 'sext' 'OP2_V_31_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7749 [2/2] (8.66ns)   --->   "%p_Val2_3_31_7 = mul i70 %OP2_V_31_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7749 'mul' 'p_Val2_3_31_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7750 [1/2] (8.66ns)   --->   "%p_Val2_3_31 = mul i70 %OP2_V_32_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7750 'mul' 'p_Val2_3_31' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7751 [1/1] (0.00ns)   --->   "%tmp_2572 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_31, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7751 'partselect' 'tmp_2572' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7752 [1/1] (0.00ns)   --->   "%tmp_3342 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7752 'bitselect' 'tmp_3342' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7753 [1/2] (8.66ns)   --->   "%p_Val2_3_32_1 = mul i70 %OP2_V_32_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7753 'mul' 'p_Val2_3_32_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7754 [1/1] (0.00ns)   --->   "%tmp_2574 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_32_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7754 'partselect' 'tmp_2574' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7755 [1/1] (0.00ns)   --->   "%tmp_3345 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7755 'bitselect' 'tmp_3345' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7756 [1/1] (0.00ns)   --->   "%OP2_V_32_2_cast = sext i7 %weights25_m_weights_525 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7756 'sext' 'OP2_V_32_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7757 [2/2] (8.66ns)   --->   "%p_Val2_3_32_2 = mul i70 %OP2_V_32_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7757 'mul' 'p_Val2_3_32_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7758 [1/2] (2.77ns)   --->   "%weights25_m_weights_527 = load i7* %weights25_m_weights_526, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7758 'load' 'weights25_m_weights_527' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7759 [1/2] (2.77ns)   --->   "%weights25_m_weights_529 = load i7* %weights25_m_weights_528, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7759 'load' 'weights25_m_weights_529' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7760 [1/1] (0.00ns)   --->   "%weights25_m_weights_530 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_31" [S4_4/conv1d.h:1529]   --->   Operation 7760 'getelementptr' 'weights25_m_weights_530' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7761 [2/2] (2.77ns)   --->   "%weights25_m_weights_531 = load i7* %weights25_m_weights_530, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7761 'load' 'weights25_m_weights_531' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7762 [1/1] (0.00ns)   --->   "%weights25_m_weights_532 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_31" [S4_4/conv1d.h:1529]   --->   Operation 7762 'getelementptr' 'weights25_m_weights_532' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7763 [2/2] (2.77ns)   --->   "%weights25_m_weights_533 = load i7* %weights25_m_weights_532, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7763 'load' 'weights25_m_weights_533' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7764 [1/2] (2.77ns)   --->   "%weights25_m_weights_535 = load i7* %weights25_m_weights_534, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7764 'load' 'weights25_m_weights_535' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7765 [1/1] (0.00ns)   --->   "%OP2_V_33_cast = sext i7 %weights25_m_weights_537 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7765 'sext' 'OP2_V_33_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7766 [2/2] (8.66ns)   --->   "%p_Val2_3_32 = mul i70 %OP2_V_33_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7766 'mul' 'p_Val2_3_32' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7767 [1/1] (0.00ns)   --->   "%OP2_V_33_1_cast = sext i7 %weights25_m_weights_539 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7767 'sext' 'OP2_V_33_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7768 [2/2] (8.66ns)   --->   "%p_Val2_3_33_1 = mul i70 %OP2_V_33_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7768 'mul' 'p_Val2_3_33_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7769 [1/2] (2.77ns)   --->   "%weights25_m_weights_541 = load i7* %weights25_m_weights_540, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7769 'load' 'weights25_m_weights_541' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7770 [1/1] (0.00ns)   --->   "%weights25_m_weights_542 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_32" [S4_4/conv1d.h:1529]   --->   Operation 7770 'getelementptr' 'weights25_m_weights_542' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7771 [2/2] (2.77ns)   --->   "%weights25_m_weights_543 = load i7* %weights25_m_weights_542, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7771 'load' 'weights25_m_weights_543' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7772 [1/1] (0.00ns)   --->   "%weights25_m_weights_544 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_32" [S4_4/conv1d.h:1529]   --->   Operation 7772 'getelementptr' 'weights25_m_weights_544' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7773 [2/2] (2.77ns)   --->   "%weights25_m_weights_545 = load i7* %weights25_m_weights_544, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7773 'load' 'weights25_m_weights_545' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7774 [1/1] (0.00ns)   --->   "%weights25_m_weights_550 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_32" [S4_4/conv1d.h:1529]   --->   Operation 7774 'getelementptr' 'weights25_m_weights_550' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7775 [2/2] (2.77ns)   --->   "%weights25_m_weights_551 = load i7* %weights25_m_weights_550, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7775 'load' 'weights25_m_weights_551' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7776 [1/2] (2.77ns)   --->   "%weights25_m_weights_553 = load i7* %weights25_m_weights_552, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7776 'load' 'weights25_m_weights_553' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7777 [1/2] (2.77ns)   --->   "%weights25_m_weights_555 = load i7* %weights25_m_weights_554, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7777 'load' 'weights25_m_weights_555' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7778 [1/1] (0.00ns)   --->   "%weights25_m_weights_556 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_33" [S4_4/conv1d.h:1529]   --->   Operation 7778 'getelementptr' 'weights25_m_weights_556' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7779 [2/2] (2.77ns)   --->   "%weights25_m_weights_557 = load i7* %weights25_m_weights_556, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7779 'load' 'weights25_m_weights_557' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7780 [1/1] (1.70ns)   --->   "%tmp_9_19 = add i11 -928, %sy_cast" [S4_4/conv1d.h:1529]   --->   Operation 7780 'add' 'tmp_9_19' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7781 [1/1] (0.00ns)   --->   "%tmp_10_34 = zext i11 %tmp_9_19 to i64" [S4_4/conv1d.h:1529]   --->   Operation 7781 'zext' 'tmp_10_34' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7782 [1/1] (0.00ns)   --->   "%weights25_m_weights_568 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_34" [S4_4/conv1d.h:1529]   --->   Operation 7782 'getelementptr' 'weights25_m_weights_568' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7783 [2/2] (2.77ns)   --->   "%weights25_m_weights_569 = load i7* %weights25_m_weights_568, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7783 'load' 'weights25_m_weights_569' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_43 : Operation 7784 [1/1] (0.00ns)   --->   "%weights25_m_weights_570 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_34" [S4_4/conv1d.h:1529]   --->   Operation 7784 'getelementptr' 'weights25_m_weights_570' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_43 : Operation 7785 [2/2] (2.77ns)   --->   "%weights25_m_weights_571 = load i7* %weights25_m_weights_570, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7785 'load' 'weights25_m_weights_571' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 44 <SV = 40> <Delay = 8.66>
ST_44 : Operation 7786 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_28_3, i8* %macRegisters_28_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7786 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 7787 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_5)   --->   "%tmp_3284 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7787 'bitselect' 'tmp_3284' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7788 [1/1] (0.00ns)   --->   "%tmp_2535 = sext i7 %tmp_2534 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7788 'sext' 'tmp_2535' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7789 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_5)   --->   "%tmp_3286 = trunc i70 %p_Val2_3_29_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7789 'trunc' 'tmp_3286' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7790 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_5)   --->   "%tmp_958 = or i1 %tmp_3286, %tmp_3284" [S4_4/conv1d.h:1535]   --->   Operation 7790 'or' 'tmp_958' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7791 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_5)   --->   "%tmp_959 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_29_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7791 'partselect' 'tmp_959' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7792 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_5)   --->   "%tmp_960 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_959, i1 %tmp_958)" [S4_4/conv1d.h:1535]   --->   Operation 7792 'bitconcatenate' 'tmp_960' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7793 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_29_5 = icmp ne i62 %tmp_960, 0" [S4_4/conv1d.h:1535]   --->   Operation 7793 'icmp' 'tmp_20_29_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7794 [1/1] (0.80ns)   --->   "%qb_assign_1_29_5 = and i1 %tmp_20_29_5, %tmp_3285" [S4_4/conv1d.h:1535]   --->   Operation 7794 'and' 'qb_assign_1_29_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7795 [1/1] (0.00ns)   --->   "%tmp_21_29_5 = zext i1 %qb_assign_1_29_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7795 'zext' 'tmp_21_29_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp238 = add i8 %tmp_21_29_5, %tmp_2535" [S4_4/conv1d.h:1541]   --->   Operation 7796 'add' 'tmp238' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7797 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_29_5 = add i8 %macRegisters_29_V_l_5, %tmp238" [S4_4/conv1d.h:1541]   --->   Operation 7797 'add' 'p_Val2_7_29_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7798 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_29_5, i8* %macRegisters_29_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7798 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 7799 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_6)   --->   "%tmp_3287 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_29_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7799 'bitselect' 'tmp_3287' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7800 [1/1] (0.00ns)   --->   "%tmp_2537 = sext i7 %tmp_2536 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7800 'sext' 'tmp_2537' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7801 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_6)   --->   "%tmp_3289 = trunc i70 %p_Val2_3_29_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7801 'trunc' 'tmp_3289' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7802 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_6)   --->   "%tmp_962 = or i1 %tmp_3289, %tmp_3287" [S4_4/conv1d.h:1535]   --->   Operation 7802 'or' 'tmp_962' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7803 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_6)   --->   "%tmp_963 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_29_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7803 'partselect' 'tmp_963' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7804 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_29_6)   --->   "%tmp_964 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_963, i1 %tmp_962)" [S4_4/conv1d.h:1535]   --->   Operation 7804 'bitconcatenate' 'tmp_964' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7805 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_29_6 = icmp ne i62 %tmp_964, 0" [S4_4/conv1d.h:1535]   --->   Operation 7805 'icmp' 'tmp_20_29_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7806 [1/1] (0.80ns)   --->   "%qb_assign_1_29_6 = and i1 %tmp_20_29_6, %tmp_3288" [S4_4/conv1d.h:1535]   --->   Operation 7806 'and' 'qb_assign_1_29_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7807 [1/1] (0.00ns)   --->   "%tmp_21_29_6 = zext i1 %qb_assign_1_29_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7807 'zext' 'tmp_21_29_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp239 = add i8 %tmp_21_29_6, %tmp_2537" [S4_4/conv1d.h:1541]   --->   Operation 7808 'add' 'tmp239' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7809 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_29_6 = add i8 %macRegisters_29_V_l_6, %tmp239" [S4_4/conv1d.h:1541]   --->   Operation 7809 'add' 'p_Val2_7_29_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7810 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_29_6, i8* %macRegisters_29_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7810 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 7811 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_3)   --->   "%tmp_3302 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7811 'bitselect' 'tmp_3302' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7812 [1/1] (0.00ns)   --->   "%tmp_2547 = sext i7 %tmp_2546 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7812 'sext' 'tmp_2547' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7813 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_3)   --->   "%tmp_3304 = trunc i70 %p_Val2_3_30_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7813 'trunc' 'tmp_3304' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7814 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_3)   --->   "%tmp_982 = or i1 %tmp_3304, %tmp_3302" [S4_4/conv1d.h:1535]   --->   Operation 7814 'or' 'tmp_982' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7815 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_3)   --->   "%tmp_983 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_30_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7815 'partselect' 'tmp_983' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7816 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_3)   --->   "%tmp_984 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_983, i1 %tmp_982)" [S4_4/conv1d.h:1535]   --->   Operation 7816 'bitconcatenate' 'tmp_984' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7817 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_30_3 = icmp ne i62 %tmp_984, 0" [S4_4/conv1d.h:1535]   --->   Operation 7817 'icmp' 'tmp_20_30_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7818 [1/1] (0.80ns)   --->   "%qb_assign_1_30_3 = and i1 %tmp_20_30_3, %tmp_3303" [S4_4/conv1d.h:1535]   --->   Operation 7818 'and' 'qb_assign_1_30_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7819 [1/1] (0.00ns)   --->   "%tmp_21_30_3 = zext i1 %qb_assign_1_30_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7819 'zext' 'tmp_21_30_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp244 = add i8 %tmp_21_30_3, %tmp_2547" [S4_4/conv1d.h:1541]   --->   Operation 7820 'add' 'tmp244' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7821 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_30_3 = add i8 %macRegisters_30_V_l_3, %tmp244" [S4_4/conv1d.h:1541]   --->   Operation 7821 'add' 'p_Val2_7_30_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7822 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_4)   --->   "%tmp_3305 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7822 'bitselect' 'tmp_3305' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7823 [1/1] (0.00ns)   --->   "%tmp_2549 = sext i7 %tmp_2548 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7823 'sext' 'tmp_2549' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7824 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_4)   --->   "%tmp_3307 = trunc i70 %p_Val2_3_30_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7824 'trunc' 'tmp_3307' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7825 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_4)   --->   "%tmp_986 = or i1 %tmp_3307, %tmp_3305" [S4_4/conv1d.h:1535]   --->   Operation 7825 'or' 'tmp_986' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7826 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_4)   --->   "%tmp_987 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_30_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7826 'partselect' 'tmp_987' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7827 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_4)   --->   "%tmp_988 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_987, i1 %tmp_986)" [S4_4/conv1d.h:1535]   --->   Operation 7827 'bitconcatenate' 'tmp_988' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7828 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_30_4 = icmp ne i62 %tmp_988, 0" [S4_4/conv1d.h:1535]   --->   Operation 7828 'icmp' 'tmp_20_30_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7829 [1/1] (0.80ns)   --->   "%qb_assign_1_30_4 = and i1 %tmp_20_30_4, %tmp_3306" [S4_4/conv1d.h:1535]   --->   Operation 7829 'and' 'qb_assign_1_30_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7830 [1/1] (0.00ns)   --->   "%tmp_21_30_4 = zext i1 %qb_assign_1_30_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7830 'zext' 'tmp_21_30_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp245 = add i8 %tmp_21_30_4, %tmp_2549" [S4_4/conv1d.h:1541]   --->   Operation 7831 'add' 'tmp245' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7832 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_30_4 = add i8 %macRegisters_30_V_l_4, %tmp245" [S4_4/conv1d.h:1541]   --->   Operation 7832 'add' 'p_Val2_7_30_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7833 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_30_4, i8* %macRegisters_30_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7833 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 7834 [1/2] (8.66ns)   --->   "%p_Val2_3_30_5 = mul i70 %OP2_V_30_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7834 'mul' 'p_Val2_3_30_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7835 [1/1] (0.00ns)   --->   "%tmp_2550 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_30_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7835 'partselect' 'tmp_2550' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7836 [1/1] (0.00ns)   --->   "%tmp_3309 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7836 'bitselect' 'tmp_3309' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7837 [1/2] (8.66ns)   --->   "%p_Val2_3_30_6 = mul i70 %OP2_V_30_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7837 'mul' 'p_Val2_3_30_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7838 [1/1] (0.00ns)   --->   "%tmp_2552 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_30_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7838 'partselect' 'tmp_2552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7839 [1/1] (0.00ns)   --->   "%tmp_3312 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7839 'bitselect' 'tmp_3312' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7840 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_7)   --->   "%tmp_3314 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7840 'bitselect' 'tmp_3314' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7841 [1/1] (0.00ns)   --->   "%tmp_2555 = sext i7 %tmp_2554 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7841 'sext' 'tmp_2555' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7842 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_7)   --->   "%tmp_3316 = trunc i70 %p_Val2_3_30_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7842 'trunc' 'tmp_3316' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7843 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_7)   --->   "%tmp_998 = or i1 %tmp_3316, %tmp_3314" [S4_4/conv1d.h:1535]   --->   Operation 7843 'or' 'tmp_998' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7844 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_7)   --->   "%tmp_999 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_30_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7844 'partselect' 'tmp_999' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7845 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_7)   --->   "%tmp_1000 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_999, i1 %tmp_998)" [S4_4/conv1d.h:1535]   --->   Operation 7845 'bitconcatenate' 'tmp_1000' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7846 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_30_7 = icmp ne i62 %tmp_1000, 0" [S4_4/conv1d.h:1535]   --->   Operation 7846 'icmp' 'tmp_20_30_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7847 [1/1] (0.80ns)   --->   "%qb_assign_1_30_7 = and i1 %tmp_20_30_7, %tmp_3315" [S4_4/conv1d.h:1535]   --->   Operation 7847 'and' 'qb_assign_1_30_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7848 [1/1] (0.00ns)   --->   "%tmp_21_30_7 = zext i1 %qb_assign_1_30_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7848 'zext' 'tmp_21_30_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp248 = add i8 %tmp_21_30_7, %tmp_2555" [S4_4/conv1d.h:1541]   --->   Operation 7849 'add' 'tmp248' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7850 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_30_7 = add i8 %macRegisters_30_V_l_7, %tmp248" [S4_4/conv1d.h:1541]   --->   Operation 7850 'add' 'p_Val2_7_30_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7851 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_30_7, i8* %macRegisters_30_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7851 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 7852 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_2)   --->   "%tmp_3323 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7852 'bitselect' 'tmp_3323' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7853 [1/1] (0.00ns)   --->   "%tmp_2561 = sext i7 %tmp_2560 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7853 'sext' 'tmp_2561' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7854 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_2)   --->   "%tmp_3325 = trunc i70 %p_Val2_3_31_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7854 'trunc' 'tmp_3325' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7855 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_2)   --->   "%tmp_1010 = or i1 %tmp_3325, %tmp_3323" [S4_4/conv1d.h:1535]   --->   Operation 7855 'or' 'tmp_1010' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7856 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_2)   --->   "%tmp_1011 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_31_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7856 'partselect' 'tmp_1011' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7857 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_2)   --->   "%tmp_1012 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1011, i1 %tmp_1010)" [S4_4/conv1d.h:1535]   --->   Operation 7857 'bitconcatenate' 'tmp_1012' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7858 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_31_2 = icmp ne i62 %tmp_1012, 0" [S4_4/conv1d.h:1535]   --->   Operation 7858 'icmp' 'tmp_20_31_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7859 [1/1] (0.80ns)   --->   "%qb_assign_1_31_2 = and i1 %tmp_20_31_2, %tmp_3324" [S4_4/conv1d.h:1535]   --->   Operation 7859 'and' 'qb_assign_1_31_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7860 [1/1] (0.00ns)   --->   "%tmp_21_31_2 = zext i1 %qb_assign_1_31_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7860 'zext' 'tmp_21_31_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp251 = add i8 %tmp_21_31_2, %tmp_2561" [S4_4/conv1d.h:1541]   --->   Operation 7861 'add' 'tmp251' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7862 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_31_2 = add i8 %macRegisters_31_V_l_2, %tmp251" [S4_4/conv1d.h:1541]   --->   Operation 7862 'add' 'p_Val2_7_31_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7863 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_31_2, i8* %macRegisters_31_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7863 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 7864 [1/2] (8.66ns)   --->   "%p_Val2_3_31_3 = mul i70 %OP2_V_31_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7864 'mul' 'p_Val2_3_31_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7865 [1/1] (0.00ns)   --->   "%tmp_2562 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_31_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7865 'partselect' 'tmp_2562' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7866 [1/1] (0.00ns)   --->   "%tmp_3327 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7866 'bitselect' 'tmp_3327' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7867 [1/2] (8.66ns)   --->   "%p_Val2_3_31_4 = mul i70 %OP2_V_31_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7867 'mul' 'p_Val2_3_31_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7868 [1/1] (0.00ns)   --->   "%tmp_2564 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_31_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7868 'partselect' 'tmp_2564' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7869 [1/1] (0.00ns)   --->   "%tmp_3330 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7869 'bitselect' 'tmp_3330' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7870 [1/1] (0.00ns)   --->   "%OP2_V_31_5_cast = sext i7 %weights25_m_weights_515 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7870 'sext' 'OP2_V_31_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7871 [2/2] (8.66ns)   --->   "%p_Val2_3_31_5 = mul i70 %OP2_V_31_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7871 'mul' 'p_Val2_3_31_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7872 [1/1] (0.00ns)   --->   "%OP2_V_31_6_cast = sext i7 %weights25_m_weights_517 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7872 'sext' 'OP2_V_31_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7873 [2/2] (8.66ns)   --->   "%p_Val2_3_31_6 = mul i70 %OP2_V_31_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7873 'mul' 'p_Val2_3_31_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7874 [1/2] (8.66ns)   --->   "%p_Val2_3_31_7 = mul i70 %OP2_V_31_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7874 'mul' 'p_Val2_3_31_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7875 [1/1] (0.00ns)   --->   "%tmp_2570 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_31_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7875 'partselect' 'tmp_2570' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7876 [1/1] (0.00ns)   --->   "%tmp_3339 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7876 'bitselect' 'tmp_3339' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7877 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31)   --->   "%tmp_3341 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7877 'bitselect' 'tmp_3341' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7878 [1/1] (0.00ns)   --->   "%tmp_2573 = sext i7 %tmp_2572 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7878 'sext' 'tmp_2573' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7879 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31)   --->   "%tmp_3343 = trunc i70 %p_Val2_3_31 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7879 'trunc' 'tmp_3343' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7880 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31)   --->   "%tmp_1034 = or i1 %tmp_3343, %tmp_3341" [S4_4/conv1d.h:1535]   --->   Operation 7880 'or' 'tmp_1034' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7881 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31)   --->   "%tmp_1035 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_31, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7881 'partselect' 'tmp_1035' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7882 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31)   --->   "%tmp_1036 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1035, i1 %tmp_1034)" [S4_4/conv1d.h:1535]   --->   Operation 7882 'bitconcatenate' 'tmp_1036' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7883 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_31 = icmp ne i62 %tmp_1036, 0" [S4_4/conv1d.h:1535]   --->   Operation 7883 'icmp' 'tmp_20_31' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7884 [1/1] (0.80ns)   --->   "%qb_assign_1_31 = and i1 %tmp_20_31, %tmp_3342" [S4_4/conv1d.h:1535]   --->   Operation 7884 'and' 'qb_assign_1_31' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7885 [1/1] (0.00ns)   --->   "%tmp_21_31 = zext i1 %qb_assign_1_31 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7885 'zext' 'tmp_21_31' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp257 = add i8 %tmp_21_31, %tmp_2573" [S4_4/conv1d.h:1541]   --->   Operation 7886 'add' 'tmp257' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7887 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_31 = add i8 %macRegisters_32_V_l, %tmp257" [S4_4/conv1d.h:1541]   --->   Operation 7887 'add' 'p_Val2_7_31' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7888 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_31, i8* %macRegisters_32_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7888 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 7889 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_1)   --->   "%tmp_3344 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7889 'bitselect' 'tmp_3344' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7890 [1/1] (0.00ns)   --->   "%tmp_2575 = sext i7 %tmp_2574 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7890 'sext' 'tmp_2575' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7891 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_1)   --->   "%tmp_3346 = trunc i70 %p_Val2_3_32_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7891 'trunc' 'tmp_3346' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7892 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_1)   --->   "%tmp_1038 = or i1 %tmp_3346, %tmp_3344" [S4_4/conv1d.h:1535]   --->   Operation 7892 'or' 'tmp_1038' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7893 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_1)   --->   "%tmp_1039 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_32_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7893 'partselect' 'tmp_1039' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7894 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_1)   --->   "%tmp_1040 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1039, i1 %tmp_1038)" [S4_4/conv1d.h:1535]   --->   Operation 7894 'bitconcatenate' 'tmp_1040' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7895 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_32_1 = icmp ne i62 %tmp_1040, 0" [S4_4/conv1d.h:1535]   --->   Operation 7895 'icmp' 'tmp_20_32_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7896 [1/1] (0.80ns)   --->   "%qb_assign_1_32_1 = and i1 %tmp_20_32_1, %tmp_3345" [S4_4/conv1d.h:1535]   --->   Operation 7896 'and' 'qb_assign_1_32_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7897 [1/1] (0.00ns)   --->   "%tmp_21_32_1 = zext i1 %qb_assign_1_32_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7897 'zext' 'tmp_21_32_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp258 = add i8 %tmp_21_32_1, %tmp_2575" [S4_4/conv1d.h:1541]   --->   Operation 7898 'add' 'tmp258' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7899 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_32_1 = add i8 %macRegisters_32_V_l_1, %tmp258" [S4_4/conv1d.h:1541]   --->   Operation 7899 'add' 'p_Val2_7_32_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 7900 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_32_1, i8* %macRegisters_32_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7900 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 7901 [1/2] (8.66ns)   --->   "%p_Val2_3_32_2 = mul i70 %OP2_V_32_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7901 'mul' 'p_Val2_3_32_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7902 [1/1] (0.00ns)   --->   "%tmp_2576 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_32_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7902 'partselect' 'tmp_2576' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7903 [1/1] (0.00ns)   --->   "%tmp_3348 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7903 'bitselect' 'tmp_3348' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7904 [1/1] (0.00ns)   --->   "%OP2_V_32_3_cast = sext i7 %weights25_m_weights_527 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7904 'sext' 'OP2_V_32_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7905 [2/2] (8.66ns)   --->   "%p_Val2_3_32_3 = mul i70 %OP2_V_32_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7905 'mul' 'p_Val2_3_32_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7906 [1/1] (0.00ns)   --->   "%OP2_V_32_4_cast = sext i7 %weights25_m_weights_529 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7906 'sext' 'OP2_V_32_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7907 [2/2] (8.66ns)   --->   "%p_Val2_3_32_4 = mul i70 %OP2_V_32_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7907 'mul' 'p_Val2_3_32_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7908 [1/2] (2.77ns)   --->   "%weights25_m_weights_531 = load i7* %weights25_m_weights_530, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7908 'load' 'weights25_m_weights_531' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7909 [1/2] (2.77ns)   --->   "%weights25_m_weights_533 = load i7* %weights25_m_weights_532, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7909 'load' 'weights25_m_weights_533' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7910 [1/1] (0.00ns)   --->   "%OP2_V_32_7_cast = sext i7 %weights25_m_weights_535 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7910 'sext' 'OP2_V_32_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7911 [2/2] (8.66ns)   --->   "%p_Val2_3_32_7 = mul i70 %OP2_V_32_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7911 'mul' 'p_Val2_3_32_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7912 [1/2] (8.66ns)   --->   "%p_Val2_3_32 = mul i70 %OP2_V_33_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7912 'mul' 'p_Val2_3_32' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7913 [1/1] (0.00ns)   --->   "%tmp_2588 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_32, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7913 'partselect' 'tmp_2588' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7914 [1/1] (0.00ns)   --->   "%tmp_3366 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7914 'bitselect' 'tmp_3366' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7915 [1/2] (8.66ns)   --->   "%p_Val2_3_33_1 = mul i70 %OP2_V_33_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7915 'mul' 'p_Val2_3_33_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7916 [1/1] (0.00ns)   --->   "%tmp_2590 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_33_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7916 'partselect' 'tmp_2590' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7917 [1/1] (0.00ns)   --->   "%tmp_3369 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7917 'bitselect' 'tmp_3369' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7918 [1/1] (0.00ns)   --->   "%OP2_V_33_2_cast = sext i7 %weights25_m_weights_541 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7918 'sext' 'OP2_V_33_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7919 [2/2] (8.66ns)   --->   "%p_Val2_3_33_2 = mul i70 %OP2_V_33_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7919 'mul' 'p_Val2_3_33_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7920 [1/2] (2.77ns)   --->   "%weights25_m_weights_543 = load i7* %weights25_m_weights_542, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7920 'load' 'weights25_m_weights_543' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7921 [1/2] (2.77ns)   --->   "%weights25_m_weights_545 = load i7* %weights25_m_weights_544, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7921 'load' 'weights25_m_weights_545' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7922 [1/1] (0.00ns)   --->   "%weights25_m_weights_546 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_32" [S4_4/conv1d.h:1529]   --->   Operation 7922 'getelementptr' 'weights25_m_weights_546' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7923 [2/2] (2.77ns)   --->   "%weights25_m_weights_547 = load i7* %weights25_m_weights_546, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7923 'load' 'weights25_m_weights_547' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7924 [1/1] (0.00ns)   --->   "%weights25_m_weights_548 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_32" [S4_4/conv1d.h:1529]   --->   Operation 7924 'getelementptr' 'weights25_m_weights_548' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7925 [2/2] (2.77ns)   --->   "%weights25_m_weights_549 = load i7* %weights25_m_weights_548, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7925 'load' 'weights25_m_weights_549' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7926 [1/2] (2.77ns)   --->   "%weights25_m_weights_551 = load i7* %weights25_m_weights_550, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7926 'load' 'weights25_m_weights_551' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7927 [1/1] (0.00ns)   --->   "%OP2_V_34_cast = sext i7 %weights25_m_weights_553 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7927 'sext' 'OP2_V_34_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7928 [2/2] (8.66ns)   --->   "%p_Val2_3_33 = mul i70 %OP2_V_34_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7928 'mul' 'p_Val2_3_33' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7929 [1/1] (0.00ns)   --->   "%OP2_V_34_1_cast = sext i7 %weights25_m_weights_555 to i70" [S4_4/conv1d.h:1535]   --->   Operation 7929 'sext' 'OP2_V_34_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7930 [2/2] (8.66ns)   --->   "%p_Val2_3_34_1 = mul i70 %OP2_V_34_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7930 'mul' 'p_Val2_3_34_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 7931 [1/2] (2.77ns)   --->   "%weights25_m_weights_557 = load i7* %weights25_m_weights_556, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7931 'load' 'weights25_m_weights_557' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7932 [1/1] (0.00ns)   --->   "%weights25_m_weights_558 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_33" [S4_4/conv1d.h:1529]   --->   Operation 7932 'getelementptr' 'weights25_m_weights_558' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7933 [2/2] (2.77ns)   --->   "%weights25_m_weights_559 = load i7* %weights25_m_weights_558, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7933 'load' 'weights25_m_weights_559' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7934 [1/1] (0.00ns)   --->   "%weights25_m_weights_560 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_33" [S4_4/conv1d.h:1529]   --->   Operation 7934 'getelementptr' 'weights25_m_weights_560' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7935 [2/2] (2.77ns)   --->   "%weights25_m_weights_561 = load i7* %weights25_m_weights_560, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7935 'load' 'weights25_m_weights_561' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7936 [1/1] (0.00ns)   --->   "%weights25_m_weights_566 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_33" [S4_4/conv1d.h:1529]   --->   Operation 7936 'getelementptr' 'weights25_m_weights_566' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7937 [2/2] (2.77ns)   --->   "%weights25_m_weights_567 = load i7* %weights25_m_weights_566, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7937 'load' 'weights25_m_weights_567' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7938 [1/2] (2.77ns)   --->   "%weights25_m_weights_569 = load i7* %weights25_m_weights_568, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7938 'load' 'weights25_m_weights_569' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7939 [1/2] (2.77ns)   --->   "%weights25_m_weights_571 = load i7* %weights25_m_weights_570, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7939 'load' 'weights25_m_weights_571' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7940 [1/1] (0.00ns)   --->   "%weights25_m_weights_572 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_34" [S4_4/conv1d.h:1529]   --->   Operation 7940 'getelementptr' 'weights25_m_weights_572' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7941 [2/2] (2.77ns)   --->   "%weights25_m_weights_573 = load i7* %weights25_m_weights_572, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7941 'load' 'weights25_m_weights_573' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7942 [1/1] (0.00ns)   --->   "%tmp_9_20 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 -14, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 7942 'bitconcatenate' 'tmp_9_20' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7943 [1/1] (0.00ns)   --->   "%tmp_10_35 = zext i11 %tmp_9_20 to i64" [S4_4/conv1d.h:1529]   --->   Operation 7943 'zext' 'tmp_10_35' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7944 [1/1] (0.00ns)   --->   "%weights25_m_weights_584 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_35" [S4_4/conv1d.h:1529]   --->   Operation 7944 'getelementptr' 'weights25_m_weights_584' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7945 [2/2] (2.77ns)   --->   "%weights25_m_weights_585 = load i7* %weights25_m_weights_584, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7945 'load' 'weights25_m_weights_585' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_44 : Operation 7946 [1/1] (0.00ns)   --->   "%weights25_m_weights_586 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_35" [S4_4/conv1d.h:1529]   --->   Operation 7946 'getelementptr' 'weights25_m_weights_586' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_44 : Operation 7947 [2/2] (2.77ns)   --->   "%weights25_m_weights_587 = load i7* %weights25_m_weights_586, align 1" [S4_4/conv1d.h:1529]   --->   Operation 7947 'load' 'weights25_m_weights_587' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 45 <SV = 41> <Delay = 8.66>
ST_45 : Operation 7948 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_29_3, i8* %macRegisters_29_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7948 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 7949 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_5)   --->   "%tmp_3308 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7949 'bitselect' 'tmp_3308' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7950 [1/1] (0.00ns)   --->   "%tmp_2551 = sext i7 %tmp_2550 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7950 'sext' 'tmp_2551' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7951 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_5)   --->   "%tmp_3310 = trunc i70 %p_Val2_3_30_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7951 'trunc' 'tmp_3310' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7952 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_5)   --->   "%tmp_990 = or i1 %tmp_3310, %tmp_3308" [S4_4/conv1d.h:1535]   --->   Operation 7952 'or' 'tmp_990' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7953 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_5)   --->   "%tmp_991 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_30_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7953 'partselect' 'tmp_991' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7954 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_5)   --->   "%tmp_992 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_991, i1 %tmp_990)" [S4_4/conv1d.h:1535]   --->   Operation 7954 'bitconcatenate' 'tmp_992' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7955 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_30_5 = icmp ne i62 %tmp_992, 0" [S4_4/conv1d.h:1535]   --->   Operation 7955 'icmp' 'tmp_20_30_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7956 [1/1] (0.80ns)   --->   "%qb_assign_1_30_5 = and i1 %tmp_20_30_5, %tmp_3309" [S4_4/conv1d.h:1535]   --->   Operation 7956 'and' 'qb_assign_1_30_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7957 [1/1] (0.00ns)   --->   "%tmp_21_30_5 = zext i1 %qb_assign_1_30_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7957 'zext' 'tmp_21_30_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp246 = add i8 %tmp_21_30_5, %tmp_2551" [S4_4/conv1d.h:1541]   --->   Operation 7958 'add' 'tmp246' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 7959 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_30_5 = add i8 %macRegisters_30_V_l_5, %tmp246" [S4_4/conv1d.h:1541]   --->   Operation 7959 'add' 'p_Val2_7_30_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 7960 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_30_5, i8* %macRegisters_30_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7960 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 7961 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_6)   --->   "%tmp_3311 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_30_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7961 'bitselect' 'tmp_3311' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7962 [1/1] (0.00ns)   --->   "%tmp_2553 = sext i7 %tmp_2552 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7962 'sext' 'tmp_2553' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7963 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_6)   --->   "%tmp_3313 = trunc i70 %p_Val2_3_30_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7963 'trunc' 'tmp_3313' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7964 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_6)   --->   "%tmp_994 = or i1 %tmp_3313, %tmp_3311" [S4_4/conv1d.h:1535]   --->   Operation 7964 'or' 'tmp_994' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7965 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_6)   --->   "%tmp_995 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_30_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7965 'partselect' 'tmp_995' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7966 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_30_6)   --->   "%tmp_996 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_995, i1 %tmp_994)" [S4_4/conv1d.h:1535]   --->   Operation 7966 'bitconcatenate' 'tmp_996' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7967 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_30_6 = icmp ne i62 %tmp_996, 0" [S4_4/conv1d.h:1535]   --->   Operation 7967 'icmp' 'tmp_20_30_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7968 [1/1] (0.80ns)   --->   "%qb_assign_1_30_6 = and i1 %tmp_20_30_6, %tmp_3312" [S4_4/conv1d.h:1535]   --->   Operation 7968 'and' 'qb_assign_1_30_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7969 [1/1] (0.00ns)   --->   "%tmp_21_30_6 = zext i1 %qb_assign_1_30_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7969 'zext' 'tmp_21_30_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp247 = add i8 %tmp_21_30_6, %tmp_2553" [S4_4/conv1d.h:1541]   --->   Operation 7970 'add' 'tmp247' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 7971 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_30_6 = add i8 %macRegisters_30_V_l_6, %tmp247" [S4_4/conv1d.h:1541]   --->   Operation 7971 'add' 'p_Val2_7_30_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 7972 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_30_6, i8* %macRegisters_30_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7972 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 7973 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_3)   --->   "%tmp_3326 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7973 'bitselect' 'tmp_3326' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7974 [1/1] (0.00ns)   --->   "%tmp_2563 = sext i7 %tmp_2562 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7974 'sext' 'tmp_2563' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7975 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_3)   --->   "%tmp_3328 = trunc i70 %p_Val2_3_31_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7975 'trunc' 'tmp_3328' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7976 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_3)   --->   "%tmp_1014 = or i1 %tmp_3328, %tmp_3326" [S4_4/conv1d.h:1535]   --->   Operation 7976 'or' 'tmp_1014' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7977 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_3)   --->   "%tmp_1015 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_31_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7977 'partselect' 'tmp_1015' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7978 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_3)   --->   "%tmp_1016 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1015, i1 %tmp_1014)" [S4_4/conv1d.h:1535]   --->   Operation 7978 'bitconcatenate' 'tmp_1016' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7979 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_31_3 = icmp ne i62 %tmp_1016, 0" [S4_4/conv1d.h:1535]   --->   Operation 7979 'icmp' 'tmp_20_31_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7980 [1/1] (0.80ns)   --->   "%qb_assign_1_31_3 = and i1 %tmp_20_31_3, %tmp_3327" [S4_4/conv1d.h:1535]   --->   Operation 7980 'and' 'qb_assign_1_31_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7981 [1/1] (0.00ns)   --->   "%tmp_21_31_3 = zext i1 %qb_assign_1_31_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7981 'zext' 'tmp_21_31_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp252 = add i8 %tmp_21_31_3, %tmp_2563" [S4_4/conv1d.h:1541]   --->   Operation 7982 'add' 'tmp252' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 7983 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_31_3 = add i8 %macRegisters_31_V_l_3, %tmp252" [S4_4/conv1d.h:1541]   --->   Operation 7983 'add' 'p_Val2_7_31_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 7984 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_4)   --->   "%tmp_3329 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7984 'bitselect' 'tmp_3329' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7985 [1/1] (0.00ns)   --->   "%tmp_2565 = sext i7 %tmp_2564 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7985 'sext' 'tmp_2565' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7986 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_4)   --->   "%tmp_3331 = trunc i70 %p_Val2_3_31_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 7986 'trunc' 'tmp_3331' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7987 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_4)   --->   "%tmp_1018 = or i1 %tmp_3331, %tmp_3329" [S4_4/conv1d.h:1535]   --->   Operation 7987 'or' 'tmp_1018' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7988 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_4)   --->   "%tmp_1019 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_31_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 7988 'partselect' 'tmp_1019' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7989 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_4)   --->   "%tmp_1020 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1019, i1 %tmp_1018)" [S4_4/conv1d.h:1535]   --->   Operation 7989 'bitconcatenate' 'tmp_1020' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7990 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_31_4 = icmp ne i62 %tmp_1020, 0" [S4_4/conv1d.h:1535]   --->   Operation 7990 'icmp' 'tmp_20_31_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7991 [1/1] (0.80ns)   --->   "%qb_assign_1_31_4 = and i1 %tmp_20_31_4, %tmp_3330" [S4_4/conv1d.h:1535]   --->   Operation 7991 'and' 'qb_assign_1_31_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7992 [1/1] (0.00ns)   --->   "%tmp_21_31_4 = zext i1 %qb_assign_1_31_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 7992 'zext' 'tmp_21_31_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp253 = add i8 %tmp_21_31_4, %tmp_2565" [S4_4/conv1d.h:1541]   --->   Operation 7993 'add' 'tmp253' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 7994 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_31_4 = add i8 %macRegisters_31_V_l_4, %tmp253" [S4_4/conv1d.h:1541]   --->   Operation 7994 'add' 'p_Val2_7_31_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 7995 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_31_4, i8* %macRegisters_31_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 7995 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 7996 [1/2] (8.66ns)   --->   "%p_Val2_3_31_5 = mul i70 %OP2_V_31_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7996 'mul' 'p_Val2_3_31_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 7997 [1/1] (0.00ns)   --->   "%tmp_2566 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_31_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 7997 'partselect' 'tmp_2566' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7998 [1/1] (0.00ns)   --->   "%tmp_3333 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 7998 'bitselect' 'tmp_3333' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 7999 [1/2] (8.66ns)   --->   "%p_Val2_3_31_6 = mul i70 %OP2_V_31_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 7999 'mul' 'p_Val2_3_31_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8000 [1/1] (0.00ns)   --->   "%tmp_2568 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_31_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8000 'partselect' 'tmp_2568' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8001 [1/1] (0.00ns)   --->   "%tmp_3336 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8001 'bitselect' 'tmp_3336' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8002 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_7)   --->   "%tmp_3338 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8002 'bitselect' 'tmp_3338' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8003 [1/1] (0.00ns)   --->   "%tmp_2571 = sext i7 %tmp_2570 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8003 'sext' 'tmp_2571' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8004 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_7)   --->   "%tmp_3340 = trunc i70 %p_Val2_3_31_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8004 'trunc' 'tmp_3340' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8005 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_7)   --->   "%tmp_1030 = or i1 %tmp_3340, %tmp_3338" [S4_4/conv1d.h:1535]   --->   Operation 8005 'or' 'tmp_1030' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8006 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_7)   --->   "%tmp_1031 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_31_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8006 'partselect' 'tmp_1031' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8007 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_7)   --->   "%tmp_1032 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1031, i1 %tmp_1030)" [S4_4/conv1d.h:1535]   --->   Operation 8007 'bitconcatenate' 'tmp_1032' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8008 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_31_7 = icmp ne i62 %tmp_1032, 0" [S4_4/conv1d.h:1535]   --->   Operation 8008 'icmp' 'tmp_20_31_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8009 [1/1] (0.80ns)   --->   "%qb_assign_1_31_7 = and i1 %tmp_20_31_7, %tmp_3339" [S4_4/conv1d.h:1535]   --->   Operation 8009 'and' 'qb_assign_1_31_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8010 [1/1] (0.00ns)   --->   "%tmp_21_31_7 = zext i1 %qb_assign_1_31_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8010 'zext' 'tmp_21_31_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp256 = add i8 %tmp_21_31_7, %tmp_2571" [S4_4/conv1d.h:1541]   --->   Operation 8011 'add' 'tmp256' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8012 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_31_7 = add i8 %macRegisters_31_V_l_7, %tmp256" [S4_4/conv1d.h:1541]   --->   Operation 8012 'add' 'p_Val2_7_31_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8013 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_31_7, i8* %macRegisters_31_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8013 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 8014 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_2)   --->   "%tmp_3347 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8014 'bitselect' 'tmp_3347' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8015 [1/1] (0.00ns)   --->   "%tmp_2577 = sext i7 %tmp_2576 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8015 'sext' 'tmp_2577' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8016 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_2)   --->   "%tmp_3349 = trunc i70 %p_Val2_3_32_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8016 'trunc' 'tmp_3349' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8017 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_2)   --->   "%tmp_1042 = or i1 %tmp_3349, %tmp_3347" [S4_4/conv1d.h:1535]   --->   Operation 8017 'or' 'tmp_1042' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8018 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_2)   --->   "%tmp_1043 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_32_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8018 'partselect' 'tmp_1043' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8019 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_2)   --->   "%tmp_1044 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1043, i1 %tmp_1042)" [S4_4/conv1d.h:1535]   --->   Operation 8019 'bitconcatenate' 'tmp_1044' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8020 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_32_2 = icmp ne i62 %tmp_1044, 0" [S4_4/conv1d.h:1535]   --->   Operation 8020 'icmp' 'tmp_20_32_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8021 [1/1] (0.80ns)   --->   "%qb_assign_1_32_2 = and i1 %tmp_20_32_2, %tmp_3348" [S4_4/conv1d.h:1535]   --->   Operation 8021 'and' 'qb_assign_1_32_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8022 [1/1] (0.00ns)   --->   "%tmp_21_32_2 = zext i1 %qb_assign_1_32_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8022 'zext' 'tmp_21_32_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp259 = add i8 %tmp_21_32_2, %tmp_2577" [S4_4/conv1d.h:1541]   --->   Operation 8023 'add' 'tmp259' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8024 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_32_2 = add i8 %macRegisters_32_V_l_2, %tmp259" [S4_4/conv1d.h:1541]   --->   Operation 8024 'add' 'p_Val2_7_32_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8025 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_32_2, i8* %macRegisters_32_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8025 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 8026 [1/2] (8.66ns)   --->   "%p_Val2_3_32_3 = mul i70 %OP2_V_32_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8026 'mul' 'p_Val2_3_32_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8027 [1/1] (0.00ns)   --->   "%tmp_2578 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_32_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8027 'partselect' 'tmp_2578' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8028 [1/1] (0.00ns)   --->   "%tmp_3351 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8028 'bitselect' 'tmp_3351' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8029 [1/2] (8.66ns)   --->   "%p_Val2_3_32_4 = mul i70 %OP2_V_32_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8029 'mul' 'p_Val2_3_32_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8030 [1/1] (0.00ns)   --->   "%tmp_2580 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_32_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8030 'partselect' 'tmp_2580' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8031 [1/1] (0.00ns)   --->   "%tmp_3354 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8031 'bitselect' 'tmp_3354' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8032 [1/1] (0.00ns)   --->   "%OP2_V_32_5_cast = sext i7 %weights25_m_weights_531 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8032 'sext' 'OP2_V_32_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8033 [2/2] (8.66ns)   --->   "%p_Val2_3_32_5 = mul i70 %OP2_V_32_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8033 'mul' 'p_Val2_3_32_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8034 [1/1] (0.00ns)   --->   "%OP2_V_32_6_cast = sext i7 %weights25_m_weights_533 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8034 'sext' 'OP2_V_32_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8035 [2/2] (8.66ns)   --->   "%p_Val2_3_32_6 = mul i70 %OP2_V_32_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8035 'mul' 'p_Val2_3_32_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8036 [1/2] (8.66ns)   --->   "%p_Val2_3_32_7 = mul i70 %OP2_V_32_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8036 'mul' 'p_Val2_3_32_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8037 [1/1] (0.00ns)   --->   "%tmp_2586 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_32_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8037 'partselect' 'tmp_2586' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8038 [1/1] (0.00ns)   --->   "%tmp_3363 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8038 'bitselect' 'tmp_3363' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8039 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32)   --->   "%tmp_3365 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8039 'bitselect' 'tmp_3365' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8040 [1/1] (0.00ns)   --->   "%tmp_2589 = sext i7 %tmp_2588 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8040 'sext' 'tmp_2589' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8041 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32)   --->   "%tmp_3367 = trunc i70 %p_Val2_3_32 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8041 'trunc' 'tmp_3367' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8042 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32)   --->   "%tmp_1066 = or i1 %tmp_3367, %tmp_3365" [S4_4/conv1d.h:1535]   --->   Operation 8042 'or' 'tmp_1066' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8043 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32)   --->   "%tmp_1067 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_32, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8043 'partselect' 'tmp_1067' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8044 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32)   --->   "%tmp_1068 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1067, i1 %tmp_1066)" [S4_4/conv1d.h:1535]   --->   Operation 8044 'bitconcatenate' 'tmp_1068' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8045 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_32 = icmp ne i62 %tmp_1068, 0" [S4_4/conv1d.h:1535]   --->   Operation 8045 'icmp' 'tmp_20_32' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8046 [1/1] (0.80ns)   --->   "%qb_assign_1_32 = and i1 %tmp_20_32, %tmp_3366" [S4_4/conv1d.h:1535]   --->   Operation 8046 'and' 'qb_assign_1_32' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8047 [1/1] (0.00ns)   --->   "%tmp_21_32 = zext i1 %qb_assign_1_32 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8047 'zext' 'tmp_21_32' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp265 = add i8 %tmp_21_32, %tmp_2589" [S4_4/conv1d.h:1541]   --->   Operation 8048 'add' 'tmp265' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8049 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_32 = add i8 %macRegisters_33_V_l, %tmp265" [S4_4/conv1d.h:1541]   --->   Operation 8049 'add' 'p_Val2_7_32' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8050 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_32, i8* %macRegisters_33_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8050 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 8051 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_1)   --->   "%tmp_3368 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8051 'bitselect' 'tmp_3368' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8052 [1/1] (0.00ns)   --->   "%tmp_2591 = sext i7 %tmp_2590 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8052 'sext' 'tmp_2591' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8053 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_1)   --->   "%tmp_3370 = trunc i70 %p_Val2_3_33_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8053 'trunc' 'tmp_3370' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8054 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_1)   --->   "%tmp_1070 = or i1 %tmp_3370, %tmp_3368" [S4_4/conv1d.h:1535]   --->   Operation 8054 'or' 'tmp_1070' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8055 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_1)   --->   "%tmp_1071 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_33_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8055 'partselect' 'tmp_1071' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8056 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_1)   --->   "%tmp_1072 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1071, i1 %tmp_1070)" [S4_4/conv1d.h:1535]   --->   Operation 8056 'bitconcatenate' 'tmp_1072' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8057 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_33_1 = icmp ne i62 %tmp_1072, 0" [S4_4/conv1d.h:1535]   --->   Operation 8057 'icmp' 'tmp_20_33_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8058 [1/1] (0.80ns)   --->   "%qb_assign_1_33_1 = and i1 %tmp_20_33_1, %tmp_3369" [S4_4/conv1d.h:1535]   --->   Operation 8058 'and' 'qb_assign_1_33_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8059 [1/1] (0.00ns)   --->   "%tmp_21_33_1 = zext i1 %qb_assign_1_33_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8059 'zext' 'tmp_21_33_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp266 = add i8 %tmp_21_33_1, %tmp_2591" [S4_4/conv1d.h:1541]   --->   Operation 8060 'add' 'tmp266' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8061 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_33_1 = add i8 %macRegisters_33_V_l_1, %tmp266" [S4_4/conv1d.h:1541]   --->   Operation 8061 'add' 'p_Val2_7_33_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 8062 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_33_1, i8* %macRegisters_33_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8062 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 8063 [1/2] (8.66ns)   --->   "%p_Val2_3_33_2 = mul i70 %OP2_V_33_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8063 'mul' 'p_Val2_3_33_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8064 [1/1] (0.00ns)   --->   "%tmp_2592 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_33_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8064 'partselect' 'tmp_2592' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8065 [1/1] (0.00ns)   --->   "%tmp_3372 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8065 'bitselect' 'tmp_3372' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8066 [1/1] (0.00ns)   --->   "%OP2_V_33_3_cast = sext i7 %weights25_m_weights_543 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8066 'sext' 'OP2_V_33_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8067 [2/2] (8.66ns)   --->   "%p_Val2_3_33_3 = mul i70 %OP2_V_33_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8067 'mul' 'p_Val2_3_33_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8068 [1/1] (0.00ns)   --->   "%OP2_V_33_4_cast = sext i7 %weights25_m_weights_545 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8068 'sext' 'OP2_V_33_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8069 [2/2] (8.66ns)   --->   "%p_Val2_3_33_4 = mul i70 %OP2_V_33_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8069 'mul' 'p_Val2_3_33_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8070 [1/2] (2.77ns)   --->   "%weights25_m_weights_547 = load i7* %weights25_m_weights_546, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8070 'load' 'weights25_m_weights_547' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8071 [1/2] (2.77ns)   --->   "%weights25_m_weights_549 = load i7* %weights25_m_weights_548, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8071 'load' 'weights25_m_weights_549' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8072 [1/1] (0.00ns)   --->   "%OP2_V_33_7_cast = sext i7 %weights25_m_weights_551 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8072 'sext' 'OP2_V_33_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8073 [2/2] (8.66ns)   --->   "%p_Val2_3_33_7 = mul i70 %OP2_V_33_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8073 'mul' 'p_Val2_3_33_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8074 [1/2] (8.66ns)   --->   "%p_Val2_3_33 = mul i70 %OP2_V_34_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8074 'mul' 'p_Val2_3_33' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8075 [1/1] (0.00ns)   --->   "%tmp_2604 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_33, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8075 'partselect' 'tmp_2604' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8076 [1/1] (0.00ns)   --->   "%tmp_3390 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8076 'bitselect' 'tmp_3390' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8077 [1/2] (8.66ns)   --->   "%p_Val2_3_34_1 = mul i70 %OP2_V_34_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8077 'mul' 'p_Val2_3_34_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8078 [1/1] (0.00ns)   --->   "%tmp_2606 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_34_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8078 'partselect' 'tmp_2606' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8079 [1/1] (0.00ns)   --->   "%tmp_3393 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8079 'bitselect' 'tmp_3393' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8080 [1/1] (0.00ns)   --->   "%OP2_V_34_2_cast = sext i7 %weights25_m_weights_557 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8080 'sext' 'OP2_V_34_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8081 [2/2] (8.66ns)   --->   "%p_Val2_3_34_2 = mul i70 %OP2_V_34_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8081 'mul' 'p_Val2_3_34_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8082 [1/2] (2.77ns)   --->   "%weights25_m_weights_559 = load i7* %weights25_m_weights_558, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8082 'load' 'weights25_m_weights_559' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8083 [1/2] (2.77ns)   --->   "%weights25_m_weights_561 = load i7* %weights25_m_weights_560, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8083 'load' 'weights25_m_weights_561' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8084 [1/1] (0.00ns)   --->   "%weights25_m_weights_562 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_33" [S4_4/conv1d.h:1529]   --->   Operation 8084 'getelementptr' 'weights25_m_weights_562' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8085 [2/2] (2.77ns)   --->   "%weights25_m_weights_563 = load i7* %weights25_m_weights_562, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8085 'load' 'weights25_m_weights_563' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8086 [1/1] (0.00ns)   --->   "%weights25_m_weights_564 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_33" [S4_4/conv1d.h:1529]   --->   Operation 8086 'getelementptr' 'weights25_m_weights_564' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8087 [2/2] (2.77ns)   --->   "%weights25_m_weights_565 = load i7* %weights25_m_weights_564, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8087 'load' 'weights25_m_weights_565' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8088 [1/2] (2.77ns)   --->   "%weights25_m_weights_567 = load i7* %weights25_m_weights_566, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8088 'load' 'weights25_m_weights_567' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8089 [1/1] (0.00ns)   --->   "%OP2_V_35_cast = sext i7 %weights25_m_weights_569 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8089 'sext' 'OP2_V_35_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8090 [2/2] (8.66ns)   --->   "%p_Val2_3_34 = mul i70 %OP2_V_35_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8090 'mul' 'p_Val2_3_34' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8091 [1/1] (0.00ns)   --->   "%OP2_V_35_1_cast = sext i7 %weights25_m_weights_571 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8091 'sext' 'OP2_V_35_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8092 [2/2] (8.66ns)   --->   "%p_Val2_3_35_1 = mul i70 %OP2_V_35_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8092 'mul' 'p_Val2_3_35_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8093 [1/2] (2.77ns)   --->   "%weights25_m_weights_573 = load i7* %weights25_m_weights_572, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8093 'load' 'weights25_m_weights_573' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8094 [1/1] (0.00ns)   --->   "%weights25_m_weights_574 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_34" [S4_4/conv1d.h:1529]   --->   Operation 8094 'getelementptr' 'weights25_m_weights_574' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8095 [2/2] (2.77ns)   --->   "%weights25_m_weights_575 = load i7* %weights25_m_weights_574, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8095 'load' 'weights25_m_weights_575' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8096 [1/1] (0.00ns)   --->   "%weights25_m_weights_576 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_34" [S4_4/conv1d.h:1529]   --->   Operation 8096 'getelementptr' 'weights25_m_weights_576' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8097 [2/2] (2.77ns)   --->   "%weights25_m_weights_577 = load i7* %weights25_m_weights_576, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8097 'load' 'weights25_m_weights_577' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8098 [1/1] (0.00ns)   --->   "%weights25_m_weights_582 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_34" [S4_4/conv1d.h:1529]   --->   Operation 8098 'getelementptr' 'weights25_m_weights_582' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8099 [2/2] (2.77ns)   --->   "%weights25_m_weights_583 = load i7* %weights25_m_weights_582, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8099 'load' 'weights25_m_weights_583' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8100 [1/2] (2.77ns)   --->   "%weights25_m_weights_585 = load i7* %weights25_m_weights_584, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8100 'load' 'weights25_m_weights_585' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8101 [1/2] (2.77ns)   --->   "%weights25_m_weights_587 = load i7* %weights25_m_weights_586, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8101 'load' 'weights25_m_weights_587' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8102 [1/1] (0.00ns)   --->   "%weights25_m_weights_588 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_35" [S4_4/conv1d.h:1529]   --->   Operation 8102 'getelementptr' 'weights25_m_weights_588' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8103 [2/2] (2.77ns)   --->   "%weights25_m_weights_589 = load i7* %weights25_m_weights_588, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8103 'load' 'weights25_m_weights_589' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8104 [1/1] (1.70ns)   --->   "%tmp_9_21 = add i11 -864, %sy_cast" [S4_4/conv1d.h:1529]   --->   Operation 8104 'add' 'tmp_9_21' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 8105 [1/1] (0.00ns)   --->   "%tmp_10_36 = zext i11 %tmp_9_21 to i64" [S4_4/conv1d.h:1529]   --->   Operation 8105 'zext' 'tmp_10_36' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8106 [1/1] (0.00ns)   --->   "%weights25_m_weights_600 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_36" [S4_4/conv1d.h:1529]   --->   Operation 8106 'getelementptr' 'weights25_m_weights_600' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8107 [2/2] (2.77ns)   --->   "%weights25_m_weights_601 = load i7* %weights25_m_weights_600, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8107 'load' 'weights25_m_weights_601' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_45 : Operation 8108 [1/1] (0.00ns)   --->   "%weights25_m_weights_602 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_36" [S4_4/conv1d.h:1529]   --->   Operation 8108 'getelementptr' 'weights25_m_weights_602' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_45 : Operation 8109 [2/2] (2.77ns)   --->   "%weights25_m_weights_603 = load i7* %weights25_m_weights_602, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8109 'load' 'weights25_m_weights_603' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 46 <SV = 42> <Delay = 8.66>
ST_46 : Operation 8110 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_30_3, i8* %macRegisters_30_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8110 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 8111 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_5)   --->   "%tmp_3332 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8111 'bitselect' 'tmp_3332' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8112 [1/1] (0.00ns)   --->   "%tmp_2567 = sext i7 %tmp_2566 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8112 'sext' 'tmp_2567' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8113 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_5)   --->   "%tmp_3334 = trunc i70 %p_Val2_3_31_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8113 'trunc' 'tmp_3334' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8114 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_5)   --->   "%tmp_1022 = or i1 %tmp_3334, %tmp_3332" [S4_4/conv1d.h:1535]   --->   Operation 8114 'or' 'tmp_1022' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8115 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_5)   --->   "%tmp_1023 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_31_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8115 'partselect' 'tmp_1023' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8116 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_5)   --->   "%tmp_1024 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1023, i1 %tmp_1022)" [S4_4/conv1d.h:1535]   --->   Operation 8116 'bitconcatenate' 'tmp_1024' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8117 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_31_5 = icmp ne i62 %tmp_1024, 0" [S4_4/conv1d.h:1535]   --->   Operation 8117 'icmp' 'tmp_20_31_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8118 [1/1] (0.80ns)   --->   "%qb_assign_1_31_5 = and i1 %tmp_20_31_5, %tmp_3333" [S4_4/conv1d.h:1535]   --->   Operation 8118 'and' 'qb_assign_1_31_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8119 [1/1] (0.00ns)   --->   "%tmp_21_31_5 = zext i1 %qb_assign_1_31_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8119 'zext' 'tmp_21_31_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp254 = add i8 %tmp_21_31_5, %tmp_2567" [S4_4/conv1d.h:1541]   --->   Operation 8120 'add' 'tmp254' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8121 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_31_5 = add i8 %macRegisters_31_V_l_5, %tmp254" [S4_4/conv1d.h:1541]   --->   Operation 8121 'add' 'p_Val2_7_31_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8122 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_31_5, i8* %macRegisters_31_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8122 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 8123 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_6)   --->   "%tmp_3335 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_31_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8123 'bitselect' 'tmp_3335' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8124 [1/1] (0.00ns)   --->   "%tmp_2569 = sext i7 %tmp_2568 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8124 'sext' 'tmp_2569' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8125 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_6)   --->   "%tmp_3337 = trunc i70 %p_Val2_3_31_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8125 'trunc' 'tmp_3337' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8126 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_6)   --->   "%tmp_1026 = or i1 %tmp_3337, %tmp_3335" [S4_4/conv1d.h:1535]   --->   Operation 8126 'or' 'tmp_1026' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8127 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_6)   --->   "%tmp_1027 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_31_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8127 'partselect' 'tmp_1027' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8128 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_31_6)   --->   "%tmp_1028 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1027, i1 %tmp_1026)" [S4_4/conv1d.h:1535]   --->   Operation 8128 'bitconcatenate' 'tmp_1028' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8129 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_31_6 = icmp ne i62 %tmp_1028, 0" [S4_4/conv1d.h:1535]   --->   Operation 8129 'icmp' 'tmp_20_31_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8130 [1/1] (0.80ns)   --->   "%qb_assign_1_31_6 = and i1 %tmp_20_31_6, %tmp_3336" [S4_4/conv1d.h:1535]   --->   Operation 8130 'and' 'qb_assign_1_31_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8131 [1/1] (0.00ns)   --->   "%tmp_21_31_6 = zext i1 %qb_assign_1_31_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8131 'zext' 'tmp_21_31_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp255 = add i8 %tmp_21_31_6, %tmp_2569" [S4_4/conv1d.h:1541]   --->   Operation 8132 'add' 'tmp255' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8133 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_31_6 = add i8 %macRegisters_31_V_l_6, %tmp255" [S4_4/conv1d.h:1541]   --->   Operation 8133 'add' 'p_Val2_7_31_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8134 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_31_6, i8* %macRegisters_31_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8134 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 8135 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_3)   --->   "%tmp_3350 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8135 'bitselect' 'tmp_3350' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8136 [1/1] (0.00ns)   --->   "%tmp_2579 = sext i7 %tmp_2578 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8136 'sext' 'tmp_2579' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8137 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_3)   --->   "%tmp_3352 = trunc i70 %p_Val2_3_32_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8137 'trunc' 'tmp_3352' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8138 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_3)   --->   "%tmp_1046 = or i1 %tmp_3352, %tmp_3350" [S4_4/conv1d.h:1535]   --->   Operation 8138 'or' 'tmp_1046' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8139 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_3)   --->   "%tmp_1047 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_32_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8139 'partselect' 'tmp_1047' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8140 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_3)   --->   "%tmp_1048 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1047, i1 %tmp_1046)" [S4_4/conv1d.h:1535]   --->   Operation 8140 'bitconcatenate' 'tmp_1048' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8141 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_32_3 = icmp ne i62 %tmp_1048, 0" [S4_4/conv1d.h:1535]   --->   Operation 8141 'icmp' 'tmp_20_32_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8142 [1/1] (0.80ns)   --->   "%qb_assign_1_32_3 = and i1 %tmp_20_32_3, %tmp_3351" [S4_4/conv1d.h:1535]   --->   Operation 8142 'and' 'qb_assign_1_32_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8143 [1/1] (0.00ns)   --->   "%tmp_21_32_3 = zext i1 %qb_assign_1_32_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8143 'zext' 'tmp_21_32_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp260 = add i8 %tmp_21_32_3, %tmp_2579" [S4_4/conv1d.h:1541]   --->   Operation 8144 'add' 'tmp260' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8145 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_32_3 = add i8 %macRegisters_32_V_l_3, %tmp260" [S4_4/conv1d.h:1541]   --->   Operation 8145 'add' 'p_Val2_7_32_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8146 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_4)   --->   "%tmp_3353 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8146 'bitselect' 'tmp_3353' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8147 [1/1] (0.00ns)   --->   "%tmp_2581 = sext i7 %tmp_2580 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8147 'sext' 'tmp_2581' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8148 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_4)   --->   "%tmp_3355 = trunc i70 %p_Val2_3_32_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8148 'trunc' 'tmp_3355' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8149 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_4)   --->   "%tmp_1050 = or i1 %tmp_3355, %tmp_3353" [S4_4/conv1d.h:1535]   --->   Operation 8149 'or' 'tmp_1050' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8150 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_4)   --->   "%tmp_1051 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_32_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8150 'partselect' 'tmp_1051' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8151 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_4)   --->   "%tmp_1052 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1051, i1 %tmp_1050)" [S4_4/conv1d.h:1535]   --->   Operation 8151 'bitconcatenate' 'tmp_1052' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8152 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_32_4 = icmp ne i62 %tmp_1052, 0" [S4_4/conv1d.h:1535]   --->   Operation 8152 'icmp' 'tmp_20_32_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8153 [1/1] (0.80ns)   --->   "%qb_assign_1_32_4 = and i1 %tmp_20_32_4, %tmp_3354" [S4_4/conv1d.h:1535]   --->   Operation 8153 'and' 'qb_assign_1_32_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8154 [1/1] (0.00ns)   --->   "%tmp_21_32_4 = zext i1 %qb_assign_1_32_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8154 'zext' 'tmp_21_32_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp261 = add i8 %tmp_21_32_4, %tmp_2581" [S4_4/conv1d.h:1541]   --->   Operation 8155 'add' 'tmp261' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8156 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_32_4 = add i8 %macRegisters_32_V_l_4, %tmp261" [S4_4/conv1d.h:1541]   --->   Operation 8156 'add' 'p_Val2_7_32_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8157 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_32_4, i8* %macRegisters_32_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8157 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 8158 [1/2] (8.66ns)   --->   "%p_Val2_3_32_5 = mul i70 %OP2_V_32_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8158 'mul' 'p_Val2_3_32_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8159 [1/1] (0.00ns)   --->   "%tmp_2582 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_32_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8159 'partselect' 'tmp_2582' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8160 [1/1] (0.00ns)   --->   "%tmp_3357 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8160 'bitselect' 'tmp_3357' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8161 [1/2] (8.66ns)   --->   "%p_Val2_3_32_6 = mul i70 %OP2_V_32_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8161 'mul' 'p_Val2_3_32_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8162 [1/1] (0.00ns)   --->   "%tmp_2584 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_32_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8162 'partselect' 'tmp_2584' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8163 [1/1] (0.00ns)   --->   "%tmp_3360 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8163 'bitselect' 'tmp_3360' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8164 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_7)   --->   "%tmp_3362 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8164 'bitselect' 'tmp_3362' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8165 [1/1] (0.00ns)   --->   "%tmp_2587 = sext i7 %tmp_2586 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8165 'sext' 'tmp_2587' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8166 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_7)   --->   "%tmp_3364 = trunc i70 %p_Val2_3_32_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8166 'trunc' 'tmp_3364' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8167 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_7)   --->   "%tmp_1062 = or i1 %tmp_3364, %tmp_3362" [S4_4/conv1d.h:1535]   --->   Operation 8167 'or' 'tmp_1062' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8168 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_7)   --->   "%tmp_1063 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_32_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8168 'partselect' 'tmp_1063' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8169 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_7)   --->   "%tmp_1064 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1063, i1 %tmp_1062)" [S4_4/conv1d.h:1535]   --->   Operation 8169 'bitconcatenate' 'tmp_1064' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8170 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_32_7 = icmp ne i62 %tmp_1064, 0" [S4_4/conv1d.h:1535]   --->   Operation 8170 'icmp' 'tmp_20_32_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8171 [1/1] (0.80ns)   --->   "%qb_assign_1_32_7 = and i1 %tmp_20_32_7, %tmp_3363" [S4_4/conv1d.h:1535]   --->   Operation 8171 'and' 'qb_assign_1_32_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8172 [1/1] (0.00ns)   --->   "%tmp_21_32_7 = zext i1 %qb_assign_1_32_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8172 'zext' 'tmp_21_32_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp264 = add i8 %tmp_21_32_7, %tmp_2587" [S4_4/conv1d.h:1541]   --->   Operation 8173 'add' 'tmp264' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8174 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_32_7 = add i8 %macRegisters_32_V_l_7, %tmp264" [S4_4/conv1d.h:1541]   --->   Operation 8174 'add' 'p_Val2_7_32_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8175 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_32_7, i8* %macRegisters_32_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8175 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 8176 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_2)   --->   "%tmp_3371 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8176 'bitselect' 'tmp_3371' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8177 [1/1] (0.00ns)   --->   "%tmp_2593 = sext i7 %tmp_2592 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8177 'sext' 'tmp_2593' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8178 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_2)   --->   "%tmp_3373 = trunc i70 %p_Val2_3_33_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8178 'trunc' 'tmp_3373' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8179 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_2)   --->   "%tmp_1074 = or i1 %tmp_3373, %tmp_3371" [S4_4/conv1d.h:1535]   --->   Operation 8179 'or' 'tmp_1074' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8180 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_2)   --->   "%tmp_1075 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_33_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8180 'partselect' 'tmp_1075' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8181 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_2)   --->   "%tmp_1076 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1075, i1 %tmp_1074)" [S4_4/conv1d.h:1535]   --->   Operation 8181 'bitconcatenate' 'tmp_1076' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8182 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_33_2 = icmp ne i62 %tmp_1076, 0" [S4_4/conv1d.h:1535]   --->   Operation 8182 'icmp' 'tmp_20_33_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8183 [1/1] (0.80ns)   --->   "%qb_assign_1_33_2 = and i1 %tmp_20_33_2, %tmp_3372" [S4_4/conv1d.h:1535]   --->   Operation 8183 'and' 'qb_assign_1_33_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8184 [1/1] (0.00ns)   --->   "%tmp_21_33_2 = zext i1 %qb_assign_1_33_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8184 'zext' 'tmp_21_33_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp267 = add i8 %tmp_21_33_2, %tmp_2593" [S4_4/conv1d.h:1541]   --->   Operation 8185 'add' 'tmp267' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8186 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_33_2 = add i8 %macRegisters_33_V_l_2, %tmp267" [S4_4/conv1d.h:1541]   --->   Operation 8186 'add' 'p_Val2_7_33_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8187 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_33_2, i8* %macRegisters_33_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8187 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 8188 [1/2] (8.66ns)   --->   "%p_Val2_3_33_3 = mul i70 %OP2_V_33_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8188 'mul' 'p_Val2_3_33_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8189 [1/1] (0.00ns)   --->   "%tmp_2594 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_33_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8189 'partselect' 'tmp_2594' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8190 [1/1] (0.00ns)   --->   "%tmp_3375 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8190 'bitselect' 'tmp_3375' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8191 [1/2] (8.66ns)   --->   "%p_Val2_3_33_4 = mul i70 %OP2_V_33_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8191 'mul' 'p_Val2_3_33_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8192 [1/1] (0.00ns)   --->   "%tmp_2596 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_33_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8192 'partselect' 'tmp_2596' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8193 [1/1] (0.00ns)   --->   "%tmp_3378 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8193 'bitselect' 'tmp_3378' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8194 [1/1] (0.00ns)   --->   "%OP2_V_33_5_cast = sext i7 %weights25_m_weights_547 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8194 'sext' 'OP2_V_33_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8195 [2/2] (8.66ns)   --->   "%p_Val2_3_33_5 = mul i70 %OP2_V_33_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8195 'mul' 'p_Val2_3_33_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8196 [1/1] (0.00ns)   --->   "%OP2_V_33_6_cast = sext i7 %weights25_m_weights_549 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8196 'sext' 'OP2_V_33_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8197 [2/2] (8.66ns)   --->   "%p_Val2_3_33_6 = mul i70 %OP2_V_33_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8197 'mul' 'p_Val2_3_33_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8198 [1/2] (8.66ns)   --->   "%p_Val2_3_33_7 = mul i70 %OP2_V_33_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8198 'mul' 'p_Val2_3_33_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8199 [1/1] (0.00ns)   --->   "%tmp_2602 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_33_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8199 'partselect' 'tmp_2602' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8200 [1/1] (0.00ns)   --->   "%tmp_3387 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8200 'bitselect' 'tmp_3387' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8201 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33)   --->   "%tmp_3389 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8201 'bitselect' 'tmp_3389' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8202 [1/1] (0.00ns)   --->   "%tmp_2605 = sext i7 %tmp_2604 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8202 'sext' 'tmp_2605' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8203 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33)   --->   "%tmp_3391 = trunc i70 %p_Val2_3_33 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8203 'trunc' 'tmp_3391' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8204 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33)   --->   "%tmp_1098 = or i1 %tmp_3391, %tmp_3389" [S4_4/conv1d.h:1535]   --->   Operation 8204 'or' 'tmp_1098' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8205 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33)   --->   "%tmp_1099 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_33, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8205 'partselect' 'tmp_1099' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8206 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33)   --->   "%tmp_1100 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1099, i1 %tmp_1098)" [S4_4/conv1d.h:1535]   --->   Operation 8206 'bitconcatenate' 'tmp_1100' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8207 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_33 = icmp ne i62 %tmp_1100, 0" [S4_4/conv1d.h:1535]   --->   Operation 8207 'icmp' 'tmp_20_33' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8208 [1/1] (0.80ns)   --->   "%qb_assign_1_33 = and i1 %tmp_20_33, %tmp_3390" [S4_4/conv1d.h:1535]   --->   Operation 8208 'and' 'qb_assign_1_33' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8209 [1/1] (0.00ns)   --->   "%tmp_21_33 = zext i1 %qb_assign_1_33 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8209 'zext' 'tmp_21_33' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp273 = add i8 %tmp_21_33, %tmp_2605" [S4_4/conv1d.h:1541]   --->   Operation 8210 'add' 'tmp273' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8211 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_33 = add i8 %macRegisters_34_V_l, %tmp273" [S4_4/conv1d.h:1541]   --->   Operation 8211 'add' 'p_Val2_7_33' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8212 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_33, i8* %macRegisters_34_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8212 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 8213 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_1)   --->   "%tmp_3392 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8213 'bitselect' 'tmp_3392' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8214 [1/1] (0.00ns)   --->   "%tmp_2607 = sext i7 %tmp_2606 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8214 'sext' 'tmp_2607' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8215 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_1)   --->   "%tmp_3394 = trunc i70 %p_Val2_3_34_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8215 'trunc' 'tmp_3394' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8216 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_1)   --->   "%tmp_1102 = or i1 %tmp_3394, %tmp_3392" [S4_4/conv1d.h:1535]   --->   Operation 8216 'or' 'tmp_1102' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8217 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_1)   --->   "%tmp_1103 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_34_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8217 'partselect' 'tmp_1103' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8218 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_1)   --->   "%tmp_1104 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1103, i1 %tmp_1102)" [S4_4/conv1d.h:1535]   --->   Operation 8218 'bitconcatenate' 'tmp_1104' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8219 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_34_1 = icmp ne i62 %tmp_1104, 0" [S4_4/conv1d.h:1535]   --->   Operation 8219 'icmp' 'tmp_20_34_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8220 [1/1] (0.80ns)   --->   "%qb_assign_1_34_1 = and i1 %tmp_20_34_1, %tmp_3393" [S4_4/conv1d.h:1535]   --->   Operation 8220 'and' 'qb_assign_1_34_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8221 [1/1] (0.00ns)   --->   "%tmp_21_34_1 = zext i1 %qb_assign_1_34_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8221 'zext' 'tmp_21_34_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp274 = add i8 %tmp_21_34_1, %tmp_2607" [S4_4/conv1d.h:1541]   --->   Operation 8222 'add' 'tmp274' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8223 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_34_1 = add i8 %macRegisters_34_V_l_1, %tmp274" [S4_4/conv1d.h:1541]   --->   Operation 8223 'add' 'p_Val2_7_34_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 8224 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_34_1, i8* %macRegisters_34_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8224 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 8225 [1/2] (8.66ns)   --->   "%p_Val2_3_34_2 = mul i70 %OP2_V_34_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8225 'mul' 'p_Val2_3_34_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8226 [1/1] (0.00ns)   --->   "%tmp_2608 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_34_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8226 'partselect' 'tmp_2608' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8227 [1/1] (0.00ns)   --->   "%tmp_3396 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8227 'bitselect' 'tmp_3396' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8228 [1/1] (0.00ns)   --->   "%OP2_V_34_3_cast = sext i7 %weights25_m_weights_559 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8228 'sext' 'OP2_V_34_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8229 [2/2] (8.66ns)   --->   "%p_Val2_3_34_3 = mul i70 %OP2_V_34_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8229 'mul' 'p_Val2_3_34_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8230 [1/1] (0.00ns)   --->   "%OP2_V_34_4_cast = sext i7 %weights25_m_weights_561 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8230 'sext' 'OP2_V_34_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8231 [2/2] (8.66ns)   --->   "%p_Val2_3_34_4 = mul i70 %OP2_V_34_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8231 'mul' 'p_Val2_3_34_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8232 [1/2] (2.77ns)   --->   "%weights25_m_weights_563 = load i7* %weights25_m_weights_562, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8232 'load' 'weights25_m_weights_563' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8233 [1/2] (2.77ns)   --->   "%weights25_m_weights_565 = load i7* %weights25_m_weights_564, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8233 'load' 'weights25_m_weights_565' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8234 [1/1] (0.00ns)   --->   "%OP2_V_34_7_cast = sext i7 %weights25_m_weights_567 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8234 'sext' 'OP2_V_34_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8235 [2/2] (8.66ns)   --->   "%p_Val2_3_34_7 = mul i70 %OP2_V_34_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8235 'mul' 'p_Val2_3_34_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8236 [1/2] (8.66ns)   --->   "%p_Val2_3_34 = mul i70 %OP2_V_35_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8236 'mul' 'p_Val2_3_34' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8237 [1/1] (0.00ns)   --->   "%tmp_2620 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_34, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8237 'partselect' 'tmp_2620' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8238 [1/1] (0.00ns)   --->   "%tmp_3414 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8238 'bitselect' 'tmp_3414' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8239 [1/2] (8.66ns)   --->   "%p_Val2_3_35_1 = mul i70 %OP2_V_35_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8239 'mul' 'p_Val2_3_35_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8240 [1/1] (0.00ns)   --->   "%tmp_2622 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_35_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8240 'partselect' 'tmp_2622' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8241 [1/1] (0.00ns)   --->   "%tmp_3417 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8241 'bitselect' 'tmp_3417' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8242 [1/1] (0.00ns)   --->   "%OP2_V_35_2_cast = sext i7 %weights25_m_weights_573 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8242 'sext' 'OP2_V_35_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8243 [2/2] (8.66ns)   --->   "%p_Val2_3_35_2 = mul i70 %OP2_V_35_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8243 'mul' 'p_Val2_3_35_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8244 [1/2] (2.77ns)   --->   "%weights25_m_weights_575 = load i7* %weights25_m_weights_574, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8244 'load' 'weights25_m_weights_575' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8245 [1/2] (2.77ns)   --->   "%weights25_m_weights_577 = load i7* %weights25_m_weights_576, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8245 'load' 'weights25_m_weights_577' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8246 [1/1] (0.00ns)   --->   "%weights25_m_weights_578 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_34" [S4_4/conv1d.h:1529]   --->   Operation 8246 'getelementptr' 'weights25_m_weights_578' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8247 [2/2] (2.77ns)   --->   "%weights25_m_weights_579 = load i7* %weights25_m_weights_578, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8247 'load' 'weights25_m_weights_579' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8248 [1/1] (0.00ns)   --->   "%weights25_m_weights_580 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_34" [S4_4/conv1d.h:1529]   --->   Operation 8248 'getelementptr' 'weights25_m_weights_580' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8249 [2/2] (2.77ns)   --->   "%weights25_m_weights_581 = load i7* %weights25_m_weights_580, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8249 'load' 'weights25_m_weights_581' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8250 [1/2] (2.77ns)   --->   "%weights25_m_weights_583 = load i7* %weights25_m_weights_582, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8250 'load' 'weights25_m_weights_583' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8251 [1/1] (0.00ns)   --->   "%OP2_V_36_cast = sext i7 %weights25_m_weights_585 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8251 'sext' 'OP2_V_36_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8252 [2/2] (8.66ns)   --->   "%p_Val2_3_35 = mul i70 %OP2_V_36_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8252 'mul' 'p_Val2_3_35' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8253 [1/1] (0.00ns)   --->   "%OP2_V_36_1_cast = sext i7 %weights25_m_weights_587 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8253 'sext' 'OP2_V_36_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8254 [2/2] (8.66ns)   --->   "%p_Val2_3_36_1 = mul i70 %OP2_V_36_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8254 'mul' 'p_Val2_3_36_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 8255 [1/2] (2.77ns)   --->   "%weights25_m_weights_589 = load i7* %weights25_m_weights_588, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8255 'load' 'weights25_m_weights_589' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8256 [1/1] (0.00ns)   --->   "%weights25_m_weights_590 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_35" [S4_4/conv1d.h:1529]   --->   Operation 8256 'getelementptr' 'weights25_m_weights_590' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8257 [2/2] (2.77ns)   --->   "%weights25_m_weights_591 = load i7* %weights25_m_weights_590, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8257 'load' 'weights25_m_weights_591' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8258 [1/1] (0.00ns)   --->   "%weights25_m_weights_592 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_35" [S4_4/conv1d.h:1529]   --->   Operation 8258 'getelementptr' 'weights25_m_weights_592' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8259 [2/2] (2.77ns)   --->   "%weights25_m_weights_593 = load i7* %weights25_m_weights_592, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8259 'load' 'weights25_m_weights_593' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8260 [1/1] (0.00ns)   --->   "%weights25_m_weights_598 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_35" [S4_4/conv1d.h:1529]   --->   Operation 8260 'getelementptr' 'weights25_m_weights_598' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8261 [2/2] (2.77ns)   --->   "%weights25_m_weights_599 = load i7* %weights25_m_weights_598, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8261 'load' 'weights25_m_weights_599' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8262 [1/2] (2.77ns)   --->   "%weights25_m_weights_601 = load i7* %weights25_m_weights_600, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8262 'load' 'weights25_m_weights_601' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8263 [1/2] (2.77ns)   --->   "%weights25_m_weights_603 = load i7* %weights25_m_weights_602, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8263 'load' 'weights25_m_weights_603' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8264 [1/1] (0.00ns)   --->   "%weights25_m_weights_604 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_36" [S4_4/conv1d.h:1529]   --->   Operation 8264 'getelementptr' 'weights25_m_weights_604' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8265 [2/2] (2.77ns)   --->   "%weights25_m_weights_605 = load i7* %weights25_m_weights_604, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8265 'load' 'weights25_m_weights_605' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8266 [1/1] (0.00ns)   --->   "%tmp_9_22 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 -13, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 8266 'bitconcatenate' 'tmp_9_22' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8267 [1/1] (0.00ns)   --->   "%tmp_10_37 = zext i11 %tmp_9_22 to i64" [S4_4/conv1d.h:1529]   --->   Operation 8267 'zext' 'tmp_10_37' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8268 [1/1] (0.00ns)   --->   "%weights25_m_weights_616 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_37" [S4_4/conv1d.h:1529]   --->   Operation 8268 'getelementptr' 'weights25_m_weights_616' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8269 [2/2] (2.77ns)   --->   "%weights25_m_weights_617 = load i7* %weights25_m_weights_616, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8269 'load' 'weights25_m_weights_617' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_46 : Operation 8270 [1/1] (0.00ns)   --->   "%weights25_m_weights_618 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_37" [S4_4/conv1d.h:1529]   --->   Operation 8270 'getelementptr' 'weights25_m_weights_618' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_46 : Operation 8271 [2/2] (2.77ns)   --->   "%weights25_m_weights_619 = load i7* %weights25_m_weights_618, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8271 'load' 'weights25_m_weights_619' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 47 <SV = 43> <Delay = 8.66>
ST_47 : Operation 8272 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_31_3, i8* %macRegisters_31_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8272 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_47 : Operation 8273 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_5)   --->   "%tmp_3356 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8273 'bitselect' 'tmp_3356' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8274 [1/1] (0.00ns)   --->   "%tmp_2583 = sext i7 %tmp_2582 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8274 'sext' 'tmp_2583' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8275 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_5)   --->   "%tmp_3358 = trunc i70 %p_Val2_3_32_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8275 'trunc' 'tmp_3358' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8276 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_5)   --->   "%tmp_1054 = or i1 %tmp_3358, %tmp_3356" [S4_4/conv1d.h:1535]   --->   Operation 8276 'or' 'tmp_1054' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8277 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_5)   --->   "%tmp_1055 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_32_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8277 'partselect' 'tmp_1055' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8278 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_5)   --->   "%tmp_1056 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1055, i1 %tmp_1054)" [S4_4/conv1d.h:1535]   --->   Operation 8278 'bitconcatenate' 'tmp_1056' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8279 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_32_5 = icmp ne i62 %tmp_1056, 0" [S4_4/conv1d.h:1535]   --->   Operation 8279 'icmp' 'tmp_20_32_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8280 [1/1] (0.80ns)   --->   "%qb_assign_1_32_5 = and i1 %tmp_20_32_5, %tmp_3357" [S4_4/conv1d.h:1535]   --->   Operation 8280 'and' 'qb_assign_1_32_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8281 [1/1] (0.00ns)   --->   "%tmp_21_32_5 = zext i1 %qb_assign_1_32_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8281 'zext' 'tmp_21_32_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp262 = add i8 %tmp_21_32_5, %tmp_2583" [S4_4/conv1d.h:1541]   --->   Operation 8282 'add' 'tmp262' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8283 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_32_5 = add i8 %macRegisters_32_V_l_5, %tmp262" [S4_4/conv1d.h:1541]   --->   Operation 8283 'add' 'p_Val2_7_32_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8284 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_32_5, i8* %macRegisters_32_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8284 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_47 : Operation 8285 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_6)   --->   "%tmp_3359 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_32_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8285 'bitselect' 'tmp_3359' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8286 [1/1] (0.00ns)   --->   "%tmp_2585 = sext i7 %tmp_2584 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8286 'sext' 'tmp_2585' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8287 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_6)   --->   "%tmp_3361 = trunc i70 %p_Val2_3_32_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8287 'trunc' 'tmp_3361' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8288 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_6)   --->   "%tmp_1058 = or i1 %tmp_3361, %tmp_3359" [S4_4/conv1d.h:1535]   --->   Operation 8288 'or' 'tmp_1058' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8289 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_6)   --->   "%tmp_1059 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_32_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8289 'partselect' 'tmp_1059' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8290 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_32_6)   --->   "%tmp_1060 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1059, i1 %tmp_1058)" [S4_4/conv1d.h:1535]   --->   Operation 8290 'bitconcatenate' 'tmp_1060' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8291 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_32_6 = icmp ne i62 %tmp_1060, 0" [S4_4/conv1d.h:1535]   --->   Operation 8291 'icmp' 'tmp_20_32_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8292 [1/1] (0.80ns)   --->   "%qb_assign_1_32_6 = and i1 %tmp_20_32_6, %tmp_3360" [S4_4/conv1d.h:1535]   --->   Operation 8292 'and' 'qb_assign_1_32_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8293 [1/1] (0.00ns)   --->   "%tmp_21_32_6 = zext i1 %qb_assign_1_32_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8293 'zext' 'tmp_21_32_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp263 = add i8 %tmp_21_32_6, %tmp_2585" [S4_4/conv1d.h:1541]   --->   Operation 8294 'add' 'tmp263' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8295 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_32_6 = add i8 %macRegisters_32_V_l_6, %tmp263" [S4_4/conv1d.h:1541]   --->   Operation 8295 'add' 'p_Val2_7_32_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8296 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_32_6, i8* %macRegisters_32_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8296 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_47 : Operation 8297 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_3)   --->   "%tmp_3374 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8297 'bitselect' 'tmp_3374' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8298 [1/1] (0.00ns)   --->   "%tmp_2595 = sext i7 %tmp_2594 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8298 'sext' 'tmp_2595' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8299 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_3)   --->   "%tmp_3376 = trunc i70 %p_Val2_3_33_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8299 'trunc' 'tmp_3376' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8300 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_3)   --->   "%tmp_1078 = or i1 %tmp_3376, %tmp_3374" [S4_4/conv1d.h:1535]   --->   Operation 8300 'or' 'tmp_1078' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8301 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_3)   --->   "%tmp_1079 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_33_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8301 'partselect' 'tmp_1079' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8302 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_3)   --->   "%tmp_1080 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1079, i1 %tmp_1078)" [S4_4/conv1d.h:1535]   --->   Operation 8302 'bitconcatenate' 'tmp_1080' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8303 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_33_3 = icmp ne i62 %tmp_1080, 0" [S4_4/conv1d.h:1535]   --->   Operation 8303 'icmp' 'tmp_20_33_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8304 [1/1] (0.80ns)   --->   "%qb_assign_1_33_3 = and i1 %tmp_20_33_3, %tmp_3375" [S4_4/conv1d.h:1535]   --->   Operation 8304 'and' 'qb_assign_1_33_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8305 [1/1] (0.00ns)   --->   "%tmp_21_33_3 = zext i1 %qb_assign_1_33_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8305 'zext' 'tmp_21_33_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp268 = add i8 %tmp_21_33_3, %tmp_2595" [S4_4/conv1d.h:1541]   --->   Operation 8306 'add' 'tmp268' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8307 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_33_3 = add i8 %macRegisters_33_V_l_3, %tmp268" [S4_4/conv1d.h:1541]   --->   Operation 8307 'add' 'p_Val2_7_33_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8308 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_4)   --->   "%tmp_3377 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8308 'bitselect' 'tmp_3377' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8309 [1/1] (0.00ns)   --->   "%tmp_2597 = sext i7 %tmp_2596 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8309 'sext' 'tmp_2597' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8310 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_4)   --->   "%tmp_3379 = trunc i70 %p_Val2_3_33_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8310 'trunc' 'tmp_3379' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8311 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_4)   --->   "%tmp_1082 = or i1 %tmp_3379, %tmp_3377" [S4_4/conv1d.h:1535]   --->   Operation 8311 'or' 'tmp_1082' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8312 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_4)   --->   "%tmp_1083 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_33_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8312 'partselect' 'tmp_1083' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8313 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_4)   --->   "%tmp_1084 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1083, i1 %tmp_1082)" [S4_4/conv1d.h:1535]   --->   Operation 8313 'bitconcatenate' 'tmp_1084' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8314 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_33_4 = icmp ne i62 %tmp_1084, 0" [S4_4/conv1d.h:1535]   --->   Operation 8314 'icmp' 'tmp_20_33_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8315 [1/1] (0.80ns)   --->   "%qb_assign_1_33_4 = and i1 %tmp_20_33_4, %tmp_3378" [S4_4/conv1d.h:1535]   --->   Operation 8315 'and' 'qb_assign_1_33_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8316 [1/1] (0.00ns)   --->   "%tmp_21_33_4 = zext i1 %qb_assign_1_33_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8316 'zext' 'tmp_21_33_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp269 = add i8 %tmp_21_33_4, %tmp_2597" [S4_4/conv1d.h:1541]   --->   Operation 8317 'add' 'tmp269' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8318 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_33_4 = add i8 %macRegisters_33_V_l_4, %tmp269" [S4_4/conv1d.h:1541]   --->   Operation 8318 'add' 'p_Val2_7_33_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8319 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_33_4, i8* %macRegisters_33_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8319 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_47 : Operation 8320 [1/2] (8.66ns)   --->   "%p_Val2_3_33_5 = mul i70 %OP2_V_33_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8320 'mul' 'p_Val2_3_33_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8321 [1/1] (0.00ns)   --->   "%tmp_2598 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_33_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8321 'partselect' 'tmp_2598' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8322 [1/1] (0.00ns)   --->   "%tmp_3381 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8322 'bitselect' 'tmp_3381' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8323 [1/2] (8.66ns)   --->   "%p_Val2_3_33_6 = mul i70 %OP2_V_33_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8323 'mul' 'p_Val2_3_33_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8324 [1/1] (0.00ns)   --->   "%tmp_2600 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_33_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8324 'partselect' 'tmp_2600' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8325 [1/1] (0.00ns)   --->   "%tmp_3384 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8325 'bitselect' 'tmp_3384' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8326 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_7)   --->   "%tmp_3386 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8326 'bitselect' 'tmp_3386' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8327 [1/1] (0.00ns)   --->   "%tmp_2603 = sext i7 %tmp_2602 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8327 'sext' 'tmp_2603' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8328 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_7)   --->   "%tmp_3388 = trunc i70 %p_Val2_3_33_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8328 'trunc' 'tmp_3388' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8329 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_7)   --->   "%tmp_1094 = or i1 %tmp_3388, %tmp_3386" [S4_4/conv1d.h:1535]   --->   Operation 8329 'or' 'tmp_1094' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8330 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_7)   --->   "%tmp_1095 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_33_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8330 'partselect' 'tmp_1095' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8331 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_7)   --->   "%tmp_1096 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1095, i1 %tmp_1094)" [S4_4/conv1d.h:1535]   --->   Operation 8331 'bitconcatenate' 'tmp_1096' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8332 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_33_7 = icmp ne i62 %tmp_1096, 0" [S4_4/conv1d.h:1535]   --->   Operation 8332 'icmp' 'tmp_20_33_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8333 [1/1] (0.80ns)   --->   "%qb_assign_1_33_7 = and i1 %tmp_20_33_7, %tmp_3387" [S4_4/conv1d.h:1535]   --->   Operation 8333 'and' 'qb_assign_1_33_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8334 [1/1] (0.00ns)   --->   "%tmp_21_33_7 = zext i1 %qb_assign_1_33_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8334 'zext' 'tmp_21_33_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp272 = add i8 %tmp_21_33_7, %tmp_2603" [S4_4/conv1d.h:1541]   --->   Operation 8335 'add' 'tmp272' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8336 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_33_7 = add i8 %macRegisters_33_V_l_7, %tmp272" [S4_4/conv1d.h:1541]   --->   Operation 8336 'add' 'p_Val2_7_33_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8337 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_33_7, i8* %macRegisters_33_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8337 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_47 : Operation 8338 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_2)   --->   "%tmp_3395 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8338 'bitselect' 'tmp_3395' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8339 [1/1] (0.00ns)   --->   "%tmp_2609 = sext i7 %tmp_2608 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8339 'sext' 'tmp_2609' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8340 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_2)   --->   "%tmp_3397 = trunc i70 %p_Val2_3_34_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8340 'trunc' 'tmp_3397' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8341 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_2)   --->   "%tmp_1106 = or i1 %tmp_3397, %tmp_3395" [S4_4/conv1d.h:1535]   --->   Operation 8341 'or' 'tmp_1106' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8342 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_2)   --->   "%tmp_1107 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_34_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8342 'partselect' 'tmp_1107' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8343 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_2)   --->   "%tmp_1108 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1107, i1 %tmp_1106)" [S4_4/conv1d.h:1535]   --->   Operation 8343 'bitconcatenate' 'tmp_1108' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8344 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_34_2 = icmp ne i62 %tmp_1108, 0" [S4_4/conv1d.h:1535]   --->   Operation 8344 'icmp' 'tmp_20_34_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8345 [1/1] (0.80ns)   --->   "%qb_assign_1_34_2 = and i1 %tmp_20_34_2, %tmp_3396" [S4_4/conv1d.h:1535]   --->   Operation 8345 'and' 'qb_assign_1_34_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8346 [1/1] (0.00ns)   --->   "%tmp_21_34_2 = zext i1 %qb_assign_1_34_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8346 'zext' 'tmp_21_34_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp275 = add i8 %tmp_21_34_2, %tmp_2609" [S4_4/conv1d.h:1541]   --->   Operation 8347 'add' 'tmp275' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8348 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_34_2 = add i8 %macRegisters_34_V_l_2, %tmp275" [S4_4/conv1d.h:1541]   --->   Operation 8348 'add' 'p_Val2_7_34_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8349 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_34_2, i8* %macRegisters_34_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8349 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_47 : Operation 8350 [1/2] (8.66ns)   --->   "%p_Val2_3_34_3 = mul i70 %OP2_V_34_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8350 'mul' 'p_Val2_3_34_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8351 [1/1] (0.00ns)   --->   "%tmp_2610 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_34_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8351 'partselect' 'tmp_2610' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8352 [1/1] (0.00ns)   --->   "%tmp_3399 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8352 'bitselect' 'tmp_3399' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8353 [1/2] (8.66ns)   --->   "%p_Val2_3_34_4 = mul i70 %OP2_V_34_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8353 'mul' 'p_Val2_3_34_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8354 [1/1] (0.00ns)   --->   "%tmp_2612 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_34_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8354 'partselect' 'tmp_2612' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8355 [1/1] (0.00ns)   --->   "%tmp_3402 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8355 'bitselect' 'tmp_3402' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8356 [1/1] (0.00ns)   --->   "%OP2_V_34_5_cast = sext i7 %weights25_m_weights_563 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8356 'sext' 'OP2_V_34_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8357 [2/2] (8.66ns)   --->   "%p_Val2_3_34_5 = mul i70 %OP2_V_34_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8357 'mul' 'p_Val2_3_34_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8358 [1/1] (0.00ns)   --->   "%OP2_V_34_6_cast = sext i7 %weights25_m_weights_565 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8358 'sext' 'OP2_V_34_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8359 [2/2] (8.66ns)   --->   "%p_Val2_3_34_6 = mul i70 %OP2_V_34_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8359 'mul' 'p_Val2_3_34_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8360 [1/2] (8.66ns)   --->   "%p_Val2_3_34_7 = mul i70 %OP2_V_34_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8360 'mul' 'p_Val2_3_34_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8361 [1/1] (0.00ns)   --->   "%tmp_2618 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_34_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8361 'partselect' 'tmp_2618' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8362 [1/1] (0.00ns)   --->   "%tmp_3411 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8362 'bitselect' 'tmp_3411' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8363 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34)   --->   "%tmp_3413 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8363 'bitselect' 'tmp_3413' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8364 [1/1] (0.00ns)   --->   "%tmp_2621 = sext i7 %tmp_2620 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8364 'sext' 'tmp_2621' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8365 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34)   --->   "%tmp_3415 = trunc i70 %p_Val2_3_34 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8365 'trunc' 'tmp_3415' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8366 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34)   --->   "%tmp_1130 = or i1 %tmp_3415, %tmp_3413" [S4_4/conv1d.h:1535]   --->   Operation 8366 'or' 'tmp_1130' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8367 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34)   --->   "%tmp_1131 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_34, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8367 'partselect' 'tmp_1131' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8368 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34)   --->   "%tmp_1132 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1131, i1 %tmp_1130)" [S4_4/conv1d.h:1535]   --->   Operation 8368 'bitconcatenate' 'tmp_1132' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8369 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_34 = icmp ne i62 %tmp_1132, 0" [S4_4/conv1d.h:1535]   --->   Operation 8369 'icmp' 'tmp_20_34' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8370 [1/1] (0.80ns)   --->   "%qb_assign_1_34 = and i1 %tmp_20_34, %tmp_3414" [S4_4/conv1d.h:1535]   --->   Operation 8370 'and' 'qb_assign_1_34' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8371 [1/1] (0.00ns)   --->   "%tmp_21_34 = zext i1 %qb_assign_1_34 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8371 'zext' 'tmp_21_34' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp281 = add i8 %tmp_21_34, %tmp_2621" [S4_4/conv1d.h:1541]   --->   Operation 8372 'add' 'tmp281' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8373 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_34 = add i8 %macRegisters_35_V_l, %tmp281" [S4_4/conv1d.h:1541]   --->   Operation 8373 'add' 'p_Val2_7_34' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8374 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_34, i8* %macRegisters_35_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8374 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_47 : Operation 8375 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_1)   --->   "%tmp_3416 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8375 'bitselect' 'tmp_3416' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8376 [1/1] (0.00ns)   --->   "%tmp_2623 = sext i7 %tmp_2622 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8376 'sext' 'tmp_2623' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8377 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_1)   --->   "%tmp_3418 = trunc i70 %p_Val2_3_35_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8377 'trunc' 'tmp_3418' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8378 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_1)   --->   "%tmp_1134 = or i1 %tmp_3418, %tmp_3416" [S4_4/conv1d.h:1535]   --->   Operation 8378 'or' 'tmp_1134' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8379 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_1)   --->   "%tmp_1135 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_35_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8379 'partselect' 'tmp_1135' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8380 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_1)   --->   "%tmp_1136 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1135, i1 %tmp_1134)" [S4_4/conv1d.h:1535]   --->   Operation 8380 'bitconcatenate' 'tmp_1136' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8381 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_35_1 = icmp ne i62 %tmp_1136, 0" [S4_4/conv1d.h:1535]   --->   Operation 8381 'icmp' 'tmp_20_35_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8382 [1/1] (0.80ns)   --->   "%qb_assign_1_35_1 = and i1 %tmp_20_35_1, %tmp_3417" [S4_4/conv1d.h:1535]   --->   Operation 8382 'and' 'qb_assign_1_35_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8383 [1/1] (0.00ns)   --->   "%tmp_21_35_1 = zext i1 %qb_assign_1_35_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8383 'zext' 'tmp_21_35_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp282 = add i8 %tmp_21_35_1, %tmp_2623" [S4_4/conv1d.h:1541]   --->   Operation 8384 'add' 'tmp282' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8385 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_35_1 = add i8 %macRegisters_35_V_l_1, %tmp282" [S4_4/conv1d.h:1541]   --->   Operation 8385 'add' 'p_Val2_7_35_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 8386 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_35_1, i8* %macRegisters_35_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8386 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_47 : Operation 8387 [1/2] (8.66ns)   --->   "%p_Val2_3_35_2 = mul i70 %OP2_V_35_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8387 'mul' 'p_Val2_3_35_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8388 [1/1] (0.00ns)   --->   "%tmp_2624 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_35_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8388 'partselect' 'tmp_2624' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8389 [1/1] (0.00ns)   --->   "%tmp_3420 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8389 'bitselect' 'tmp_3420' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8390 [1/1] (0.00ns)   --->   "%OP2_V_35_3_cast = sext i7 %weights25_m_weights_575 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8390 'sext' 'OP2_V_35_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8391 [2/2] (8.66ns)   --->   "%p_Val2_3_35_3 = mul i70 %OP2_V_35_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8391 'mul' 'p_Val2_3_35_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8392 [1/1] (0.00ns)   --->   "%OP2_V_35_4_cast = sext i7 %weights25_m_weights_577 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8392 'sext' 'OP2_V_35_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8393 [2/2] (8.66ns)   --->   "%p_Val2_3_35_4 = mul i70 %OP2_V_35_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8393 'mul' 'p_Val2_3_35_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8394 [1/2] (2.77ns)   --->   "%weights25_m_weights_579 = load i7* %weights25_m_weights_578, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8394 'load' 'weights25_m_weights_579' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8395 [1/2] (2.77ns)   --->   "%weights25_m_weights_581 = load i7* %weights25_m_weights_580, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8395 'load' 'weights25_m_weights_581' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8396 [1/1] (0.00ns)   --->   "%OP2_V_35_7_cast = sext i7 %weights25_m_weights_583 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8396 'sext' 'OP2_V_35_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8397 [2/2] (8.66ns)   --->   "%p_Val2_3_35_7 = mul i70 %OP2_V_35_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8397 'mul' 'p_Val2_3_35_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8398 [1/2] (8.66ns)   --->   "%p_Val2_3_35 = mul i70 %OP2_V_36_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8398 'mul' 'p_Val2_3_35' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8399 [1/1] (0.00ns)   --->   "%tmp_2636 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_35, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8399 'partselect' 'tmp_2636' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8400 [1/1] (0.00ns)   --->   "%tmp_3438 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8400 'bitselect' 'tmp_3438' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8401 [1/2] (8.66ns)   --->   "%p_Val2_3_36_1 = mul i70 %OP2_V_36_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8401 'mul' 'p_Val2_3_36_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8402 [1/1] (0.00ns)   --->   "%tmp_2638 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_36_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8402 'partselect' 'tmp_2638' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8403 [1/1] (0.00ns)   --->   "%tmp_3441 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8403 'bitselect' 'tmp_3441' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8404 [1/1] (0.00ns)   --->   "%OP2_V_36_2_cast = sext i7 %weights25_m_weights_589 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8404 'sext' 'OP2_V_36_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8405 [2/2] (8.66ns)   --->   "%p_Val2_3_36_2 = mul i70 %OP2_V_36_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8405 'mul' 'p_Val2_3_36_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8406 [1/2] (2.77ns)   --->   "%weights25_m_weights_591 = load i7* %weights25_m_weights_590, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8406 'load' 'weights25_m_weights_591' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8407 [1/2] (2.77ns)   --->   "%weights25_m_weights_593 = load i7* %weights25_m_weights_592, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8407 'load' 'weights25_m_weights_593' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8408 [1/1] (0.00ns)   --->   "%weights25_m_weights_594 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_35" [S4_4/conv1d.h:1529]   --->   Operation 8408 'getelementptr' 'weights25_m_weights_594' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8409 [2/2] (2.77ns)   --->   "%weights25_m_weights_595 = load i7* %weights25_m_weights_594, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8409 'load' 'weights25_m_weights_595' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8410 [1/1] (0.00ns)   --->   "%weights25_m_weights_596 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_35" [S4_4/conv1d.h:1529]   --->   Operation 8410 'getelementptr' 'weights25_m_weights_596' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8411 [2/2] (2.77ns)   --->   "%weights25_m_weights_597 = load i7* %weights25_m_weights_596, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8411 'load' 'weights25_m_weights_597' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8412 [1/2] (2.77ns)   --->   "%weights25_m_weights_599 = load i7* %weights25_m_weights_598, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8412 'load' 'weights25_m_weights_599' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8413 [1/1] (0.00ns)   --->   "%OP2_V_37_cast = sext i7 %weights25_m_weights_601 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8413 'sext' 'OP2_V_37_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8414 [2/2] (8.66ns)   --->   "%p_Val2_3_36 = mul i70 %OP2_V_37_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8414 'mul' 'p_Val2_3_36' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8415 [1/1] (0.00ns)   --->   "%OP2_V_37_1_cast = sext i7 %weights25_m_weights_603 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8415 'sext' 'OP2_V_37_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8416 [2/2] (8.66ns)   --->   "%p_Val2_3_37_1 = mul i70 %OP2_V_37_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8416 'mul' 'p_Val2_3_37_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8417 [1/2] (2.77ns)   --->   "%weights25_m_weights_605 = load i7* %weights25_m_weights_604, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8417 'load' 'weights25_m_weights_605' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8418 [1/1] (0.00ns)   --->   "%weights25_m_weights_606 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_36" [S4_4/conv1d.h:1529]   --->   Operation 8418 'getelementptr' 'weights25_m_weights_606' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8419 [2/2] (2.77ns)   --->   "%weights25_m_weights_607 = load i7* %weights25_m_weights_606, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8419 'load' 'weights25_m_weights_607' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8420 [1/1] (0.00ns)   --->   "%weights25_m_weights_608 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_36" [S4_4/conv1d.h:1529]   --->   Operation 8420 'getelementptr' 'weights25_m_weights_608' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8421 [2/2] (2.77ns)   --->   "%weights25_m_weights_609 = load i7* %weights25_m_weights_608, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8421 'load' 'weights25_m_weights_609' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8422 [1/1] (0.00ns)   --->   "%weights25_m_weights_614 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_36" [S4_4/conv1d.h:1529]   --->   Operation 8422 'getelementptr' 'weights25_m_weights_614' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8423 [2/2] (2.77ns)   --->   "%weights25_m_weights_615 = load i7* %weights25_m_weights_614, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8423 'load' 'weights25_m_weights_615' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8424 [1/2] (2.77ns)   --->   "%weights25_m_weights_617 = load i7* %weights25_m_weights_616, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8424 'load' 'weights25_m_weights_617' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8425 [1/2] (2.77ns)   --->   "%weights25_m_weights_619 = load i7* %weights25_m_weights_618, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8425 'load' 'weights25_m_weights_619' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8426 [1/1] (0.00ns)   --->   "%weights25_m_weights_620 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_37" [S4_4/conv1d.h:1529]   --->   Operation 8426 'getelementptr' 'weights25_m_weights_620' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8427 [2/2] (2.77ns)   --->   "%weights25_m_weights_621 = load i7* %weights25_m_weights_620, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8427 'load' 'weights25_m_weights_621' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8428 [1/1] (1.70ns)   --->   "%tmp_9_23 = add i11 -800, %sy_cast" [S4_4/conv1d.h:1529]   --->   Operation 8428 'add' 'tmp_9_23' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 8429 [1/1] (0.00ns)   --->   "%tmp_10_38 = zext i11 %tmp_9_23 to i64" [S4_4/conv1d.h:1529]   --->   Operation 8429 'zext' 'tmp_10_38' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8430 [1/1] (0.00ns)   --->   "%weights25_m_weights_632 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_38" [S4_4/conv1d.h:1529]   --->   Operation 8430 'getelementptr' 'weights25_m_weights_632' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8431 [2/2] (2.77ns)   --->   "%weights25_m_weights_633 = load i7* %weights25_m_weights_632, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8431 'load' 'weights25_m_weights_633' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_47 : Operation 8432 [1/1] (0.00ns)   --->   "%weights25_m_weights_634 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_38" [S4_4/conv1d.h:1529]   --->   Operation 8432 'getelementptr' 'weights25_m_weights_634' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_47 : Operation 8433 [2/2] (2.77ns)   --->   "%weights25_m_weights_635 = load i7* %weights25_m_weights_634, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8433 'load' 'weights25_m_weights_635' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 48 <SV = 44> <Delay = 8.66>
ST_48 : Operation 8434 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_32_3, i8* %macRegisters_32_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8434 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_48 : Operation 8435 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_5)   --->   "%tmp_3380 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8435 'bitselect' 'tmp_3380' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8436 [1/1] (0.00ns)   --->   "%tmp_2599 = sext i7 %tmp_2598 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8436 'sext' 'tmp_2599' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8437 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_5)   --->   "%tmp_3382 = trunc i70 %p_Val2_3_33_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8437 'trunc' 'tmp_3382' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8438 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_5)   --->   "%tmp_1086 = or i1 %tmp_3382, %tmp_3380" [S4_4/conv1d.h:1535]   --->   Operation 8438 'or' 'tmp_1086' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8439 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_5)   --->   "%tmp_1087 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_33_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8439 'partselect' 'tmp_1087' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8440 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_5)   --->   "%tmp_1088 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1087, i1 %tmp_1086)" [S4_4/conv1d.h:1535]   --->   Operation 8440 'bitconcatenate' 'tmp_1088' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8441 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_33_5 = icmp ne i62 %tmp_1088, 0" [S4_4/conv1d.h:1535]   --->   Operation 8441 'icmp' 'tmp_20_33_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8442 [1/1] (0.80ns)   --->   "%qb_assign_1_33_5 = and i1 %tmp_20_33_5, %tmp_3381" [S4_4/conv1d.h:1535]   --->   Operation 8442 'and' 'qb_assign_1_33_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8443 [1/1] (0.00ns)   --->   "%tmp_21_33_5 = zext i1 %qb_assign_1_33_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8443 'zext' 'tmp_21_33_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp270 = add i8 %tmp_21_33_5, %tmp_2599" [S4_4/conv1d.h:1541]   --->   Operation 8444 'add' 'tmp270' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8445 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_33_5 = add i8 %macRegisters_33_V_l_5, %tmp270" [S4_4/conv1d.h:1541]   --->   Operation 8445 'add' 'p_Val2_7_33_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8446 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_33_5, i8* %macRegisters_33_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8446 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_48 : Operation 8447 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_6)   --->   "%tmp_3383 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_33_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8447 'bitselect' 'tmp_3383' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8448 [1/1] (0.00ns)   --->   "%tmp_2601 = sext i7 %tmp_2600 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8448 'sext' 'tmp_2601' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8449 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_6)   --->   "%tmp_3385 = trunc i70 %p_Val2_3_33_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8449 'trunc' 'tmp_3385' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8450 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_6)   --->   "%tmp_1090 = or i1 %tmp_3385, %tmp_3383" [S4_4/conv1d.h:1535]   --->   Operation 8450 'or' 'tmp_1090' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8451 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_6)   --->   "%tmp_1091 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_33_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8451 'partselect' 'tmp_1091' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8452 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_33_6)   --->   "%tmp_1092 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1091, i1 %tmp_1090)" [S4_4/conv1d.h:1535]   --->   Operation 8452 'bitconcatenate' 'tmp_1092' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8453 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_33_6 = icmp ne i62 %tmp_1092, 0" [S4_4/conv1d.h:1535]   --->   Operation 8453 'icmp' 'tmp_20_33_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8454 [1/1] (0.80ns)   --->   "%qb_assign_1_33_6 = and i1 %tmp_20_33_6, %tmp_3384" [S4_4/conv1d.h:1535]   --->   Operation 8454 'and' 'qb_assign_1_33_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8455 [1/1] (0.00ns)   --->   "%tmp_21_33_6 = zext i1 %qb_assign_1_33_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8455 'zext' 'tmp_21_33_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp271 = add i8 %tmp_21_33_6, %tmp_2601" [S4_4/conv1d.h:1541]   --->   Operation 8456 'add' 'tmp271' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8457 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_33_6 = add i8 %macRegisters_33_V_l_6, %tmp271" [S4_4/conv1d.h:1541]   --->   Operation 8457 'add' 'p_Val2_7_33_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8458 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_33_6, i8* %macRegisters_33_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8458 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_48 : Operation 8459 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_3)   --->   "%tmp_3398 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8459 'bitselect' 'tmp_3398' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8460 [1/1] (0.00ns)   --->   "%tmp_2611 = sext i7 %tmp_2610 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8460 'sext' 'tmp_2611' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8461 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_3)   --->   "%tmp_3400 = trunc i70 %p_Val2_3_34_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8461 'trunc' 'tmp_3400' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8462 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_3)   --->   "%tmp_1110 = or i1 %tmp_3400, %tmp_3398" [S4_4/conv1d.h:1535]   --->   Operation 8462 'or' 'tmp_1110' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8463 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_3)   --->   "%tmp_1111 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_34_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8463 'partselect' 'tmp_1111' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8464 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_3)   --->   "%tmp_1112 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1111, i1 %tmp_1110)" [S4_4/conv1d.h:1535]   --->   Operation 8464 'bitconcatenate' 'tmp_1112' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8465 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_34_3 = icmp ne i62 %tmp_1112, 0" [S4_4/conv1d.h:1535]   --->   Operation 8465 'icmp' 'tmp_20_34_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8466 [1/1] (0.80ns)   --->   "%qb_assign_1_34_3 = and i1 %tmp_20_34_3, %tmp_3399" [S4_4/conv1d.h:1535]   --->   Operation 8466 'and' 'qb_assign_1_34_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8467 [1/1] (0.00ns)   --->   "%tmp_21_34_3 = zext i1 %qb_assign_1_34_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8467 'zext' 'tmp_21_34_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp276 = add i8 %tmp_21_34_3, %tmp_2611" [S4_4/conv1d.h:1541]   --->   Operation 8468 'add' 'tmp276' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8469 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_34_3 = add i8 %macRegisters_34_V_l_3, %tmp276" [S4_4/conv1d.h:1541]   --->   Operation 8469 'add' 'p_Val2_7_34_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8470 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_4)   --->   "%tmp_3401 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8470 'bitselect' 'tmp_3401' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8471 [1/1] (0.00ns)   --->   "%tmp_2613 = sext i7 %tmp_2612 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8471 'sext' 'tmp_2613' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8472 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_4)   --->   "%tmp_3403 = trunc i70 %p_Val2_3_34_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8472 'trunc' 'tmp_3403' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8473 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_4)   --->   "%tmp_1114 = or i1 %tmp_3403, %tmp_3401" [S4_4/conv1d.h:1535]   --->   Operation 8473 'or' 'tmp_1114' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8474 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_4)   --->   "%tmp_1115 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_34_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8474 'partselect' 'tmp_1115' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8475 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_4)   --->   "%tmp_1116 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1115, i1 %tmp_1114)" [S4_4/conv1d.h:1535]   --->   Operation 8475 'bitconcatenate' 'tmp_1116' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8476 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_34_4 = icmp ne i62 %tmp_1116, 0" [S4_4/conv1d.h:1535]   --->   Operation 8476 'icmp' 'tmp_20_34_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8477 [1/1] (0.80ns)   --->   "%qb_assign_1_34_4 = and i1 %tmp_20_34_4, %tmp_3402" [S4_4/conv1d.h:1535]   --->   Operation 8477 'and' 'qb_assign_1_34_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8478 [1/1] (0.00ns)   --->   "%tmp_21_34_4 = zext i1 %qb_assign_1_34_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8478 'zext' 'tmp_21_34_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp277 = add i8 %tmp_21_34_4, %tmp_2613" [S4_4/conv1d.h:1541]   --->   Operation 8479 'add' 'tmp277' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8480 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_34_4 = add i8 %macRegisters_34_V_l_4, %tmp277" [S4_4/conv1d.h:1541]   --->   Operation 8480 'add' 'p_Val2_7_34_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8481 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_34_4, i8* %macRegisters_34_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8481 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_48 : Operation 8482 [1/2] (8.66ns)   --->   "%p_Val2_3_34_5 = mul i70 %OP2_V_34_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8482 'mul' 'p_Val2_3_34_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8483 [1/1] (0.00ns)   --->   "%tmp_2614 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_34_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8483 'partselect' 'tmp_2614' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8484 [1/1] (0.00ns)   --->   "%tmp_3405 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8484 'bitselect' 'tmp_3405' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8485 [1/2] (8.66ns)   --->   "%p_Val2_3_34_6 = mul i70 %OP2_V_34_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8485 'mul' 'p_Val2_3_34_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8486 [1/1] (0.00ns)   --->   "%tmp_2616 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_34_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8486 'partselect' 'tmp_2616' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8487 [1/1] (0.00ns)   --->   "%tmp_3408 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8487 'bitselect' 'tmp_3408' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8488 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_7)   --->   "%tmp_3410 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8488 'bitselect' 'tmp_3410' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8489 [1/1] (0.00ns)   --->   "%tmp_2619 = sext i7 %tmp_2618 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8489 'sext' 'tmp_2619' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8490 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_7)   --->   "%tmp_3412 = trunc i70 %p_Val2_3_34_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8490 'trunc' 'tmp_3412' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8491 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_7)   --->   "%tmp_1126 = or i1 %tmp_3412, %tmp_3410" [S4_4/conv1d.h:1535]   --->   Operation 8491 'or' 'tmp_1126' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8492 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_7)   --->   "%tmp_1127 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_34_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8492 'partselect' 'tmp_1127' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8493 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_7)   --->   "%tmp_1128 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1127, i1 %tmp_1126)" [S4_4/conv1d.h:1535]   --->   Operation 8493 'bitconcatenate' 'tmp_1128' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8494 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_34_7 = icmp ne i62 %tmp_1128, 0" [S4_4/conv1d.h:1535]   --->   Operation 8494 'icmp' 'tmp_20_34_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8495 [1/1] (0.80ns)   --->   "%qb_assign_1_34_7 = and i1 %tmp_20_34_7, %tmp_3411" [S4_4/conv1d.h:1535]   --->   Operation 8495 'and' 'qb_assign_1_34_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8496 [1/1] (0.00ns)   --->   "%tmp_21_34_7 = zext i1 %qb_assign_1_34_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8496 'zext' 'tmp_21_34_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp280 = add i8 %tmp_21_34_7, %tmp_2619" [S4_4/conv1d.h:1541]   --->   Operation 8497 'add' 'tmp280' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8498 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_34_7 = add i8 %macRegisters_34_V_l_7, %tmp280" [S4_4/conv1d.h:1541]   --->   Operation 8498 'add' 'p_Val2_7_34_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8499 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_34_7, i8* %macRegisters_34_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8499 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_48 : Operation 8500 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_2)   --->   "%tmp_3419 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8500 'bitselect' 'tmp_3419' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8501 [1/1] (0.00ns)   --->   "%tmp_2625 = sext i7 %tmp_2624 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8501 'sext' 'tmp_2625' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8502 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_2)   --->   "%tmp_3421 = trunc i70 %p_Val2_3_35_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8502 'trunc' 'tmp_3421' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8503 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_2)   --->   "%tmp_1138 = or i1 %tmp_3421, %tmp_3419" [S4_4/conv1d.h:1535]   --->   Operation 8503 'or' 'tmp_1138' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8504 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_2)   --->   "%tmp_1139 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_35_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8504 'partselect' 'tmp_1139' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8505 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_2)   --->   "%tmp_1140 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1139, i1 %tmp_1138)" [S4_4/conv1d.h:1535]   --->   Operation 8505 'bitconcatenate' 'tmp_1140' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8506 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_35_2 = icmp ne i62 %tmp_1140, 0" [S4_4/conv1d.h:1535]   --->   Operation 8506 'icmp' 'tmp_20_35_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8507 [1/1] (0.80ns)   --->   "%qb_assign_1_35_2 = and i1 %tmp_20_35_2, %tmp_3420" [S4_4/conv1d.h:1535]   --->   Operation 8507 'and' 'qb_assign_1_35_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8508 [1/1] (0.00ns)   --->   "%tmp_21_35_2 = zext i1 %qb_assign_1_35_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8508 'zext' 'tmp_21_35_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp283 = add i8 %tmp_21_35_2, %tmp_2625" [S4_4/conv1d.h:1541]   --->   Operation 8509 'add' 'tmp283' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8510 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_35_2 = add i8 %macRegisters_35_V_l_2, %tmp283" [S4_4/conv1d.h:1541]   --->   Operation 8510 'add' 'p_Val2_7_35_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8511 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_35_2, i8* %macRegisters_35_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8511 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_48 : Operation 8512 [1/2] (8.66ns)   --->   "%p_Val2_3_35_3 = mul i70 %OP2_V_35_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8512 'mul' 'p_Val2_3_35_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8513 [1/1] (0.00ns)   --->   "%tmp_2626 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_35_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8513 'partselect' 'tmp_2626' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8514 [1/1] (0.00ns)   --->   "%tmp_3423 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8514 'bitselect' 'tmp_3423' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8515 [1/2] (8.66ns)   --->   "%p_Val2_3_35_4 = mul i70 %OP2_V_35_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8515 'mul' 'p_Val2_3_35_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8516 [1/1] (0.00ns)   --->   "%tmp_2628 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_35_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8516 'partselect' 'tmp_2628' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8517 [1/1] (0.00ns)   --->   "%tmp_3426 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8517 'bitselect' 'tmp_3426' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8518 [1/1] (0.00ns)   --->   "%OP2_V_35_5_cast = sext i7 %weights25_m_weights_579 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8518 'sext' 'OP2_V_35_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8519 [2/2] (8.66ns)   --->   "%p_Val2_3_35_5 = mul i70 %OP2_V_35_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8519 'mul' 'p_Val2_3_35_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8520 [1/1] (0.00ns)   --->   "%OP2_V_35_6_cast = sext i7 %weights25_m_weights_581 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8520 'sext' 'OP2_V_35_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8521 [2/2] (8.66ns)   --->   "%p_Val2_3_35_6 = mul i70 %OP2_V_35_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8521 'mul' 'p_Val2_3_35_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8522 [1/2] (8.66ns)   --->   "%p_Val2_3_35_7 = mul i70 %OP2_V_35_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8522 'mul' 'p_Val2_3_35_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8523 [1/1] (0.00ns)   --->   "%tmp_2634 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_35_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8523 'partselect' 'tmp_2634' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8524 [1/1] (0.00ns)   --->   "%tmp_3435 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8524 'bitselect' 'tmp_3435' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8525 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35)   --->   "%tmp_3437 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8525 'bitselect' 'tmp_3437' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8526 [1/1] (0.00ns)   --->   "%tmp_2637 = sext i7 %tmp_2636 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8526 'sext' 'tmp_2637' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8527 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35)   --->   "%tmp_3439 = trunc i70 %p_Val2_3_35 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8527 'trunc' 'tmp_3439' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8528 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35)   --->   "%tmp_1162 = or i1 %tmp_3439, %tmp_3437" [S4_4/conv1d.h:1535]   --->   Operation 8528 'or' 'tmp_1162' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8529 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35)   --->   "%tmp_1163 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_35, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8529 'partselect' 'tmp_1163' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8530 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35)   --->   "%tmp_1164 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1163, i1 %tmp_1162)" [S4_4/conv1d.h:1535]   --->   Operation 8530 'bitconcatenate' 'tmp_1164' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8531 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_35 = icmp ne i62 %tmp_1164, 0" [S4_4/conv1d.h:1535]   --->   Operation 8531 'icmp' 'tmp_20_35' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8532 [1/1] (0.80ns)   --->   "%qb_assign_1_35 = and i1 %tmp_20_35, %tmp_3438" [S4_4/conv1d.h:1535]   --->   Operation 8532 'and' 'qb_assign_1_35' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8533 [1/1] (0.00ns)   --->   "%tmp_21_35 = zext i1 %qb_assign_1_35 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8533 'zext' 'tmp_21_35' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp289 = add i8 %tmp_21_35, %tmp_2637" [S4_4/conv1d.h:1541]   --->   Operation 8534 'add' 'tmp289' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8535 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_35 = add i8 %macRegisters_36_V_l, %tmp289" [S4_4/conv1d.h:1541]   --->   Operation 8535 'add' 'p_Val2_7_35' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8536 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_35, i8* %macRegisters_36_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8536 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_48 : Operation 8537 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_1)   --->   "%tmp_3440 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8537 'bitselect' 'tmp_3440' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8538 [1/1] (0.00ns)   --->   "%tmp_2639 = sext i7 %tmp_2638 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8538 'sext' 'tmp_2639' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8539 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_1)   --->   "%tmp_3442 = trunc i70 %p_Val2_3_36_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8539 'trunc' 'tmp_3442' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8540 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_1)   --->   "%tmp_1166 = or i1 %tmp_3442, %tmp_3440" [S4_4/conv1d.h:1535]   --->   Operation 8540 'or' 'tmp_1166' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8541 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_1)   --->   "%tmp_1167 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_36_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8541 'partselect' 'tmp_1167' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8542 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_1)   --->   "%tmp_1168 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1167, i1 %tmp_1166)" [S4_4/conv1d.h:1535]   --->   Operation 8542 'bitconcatenate' 'tmp_1168' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8543 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_36_1 = icmp ne i62 %tmp_1168, 0" [S4_4/conv1d.h:1535]   --->   Operation 8543 'icmp' 'tmp_20_36_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8544 [1/1] (0.80ns)   --->   "%qb_assign_1_36_1 = and i1 %tmp_20_36_1, %tmp_3441" [S4_4/conv1d.h:1535]   --->   Operation 8544 'and' 'qb_assign_1_36_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8545 [1/1] (0.00ns)   --->   "%tmp_21_36_1 = zext i1 %qb_assign_1_36_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8545 'zext' 'tmp_21_36_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp290 = add i8 %tmp_21_36_1, %tmp_2639" [S4_4/conv1d.h:1541]   --->   Operation 8546 'add' 'tmp290' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8547 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_36_1 = add i8 %macRegisters_36_V_l_1, %tmp290" [S4_4/conv1d.h:1541]   --->   Operation 8547 'add' 'p_Val2_7_36_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 8548 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_36_1, i8* %macRegisters_36_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8548 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_48 : Operation 8549 [1/2] (8.66ns)   --->   "%p_Val2_3_36_2 = mul i70 %OP2_V_36_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8549 'mul' 'p_Val2_3_36_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8550 [1/1] (0.00ns)   --->   "%tmp_2640 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_36_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8550 'partselect' 'tmp_2640' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8551 [1/1] (0.00ns)   --->   "%tmp_3444 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8551 'bitselect' 'tmp_3444' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8552 [1/1] (0.00ns)   --->   "%OP2_V_36_3_cast = sext i7 %weights25_m_weights_591 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8552 'sext' 'OP2_V_36_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8553 [2/2] (8.66ns)   --->   "%p_Val2_3_36_3 = mul i70 %OP2_V_36_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8553 'mul' 'p_Val2_3_36_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8554 [1/1] (0.00ns)   --->   "%OP2_V_36_4_cast = sext i7 %weights25_m_weights_593 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8554 'sext' 'OP2_V_36_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8555 [2/2] (8.66ns)   --->   "%p_Val2_3_36_4 = mul i70 %OP2_V_36_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8555 'mul' 'p_Val2_3_36_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8556 [1/2] (2.77ns)   --->   "%weights25_m_weights_595 = load i7* %weights25_m_weights_594, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8556 'load' 'weights25_m_weights_595' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8557 [1/2] (2.77ns)   --->   "%weights25_m_weights_597 = load i7* %weights25_m_weights_596, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8557 'load' 'weights25_m_weights_597' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8558 [1/1] (0.00ns)   --->   "%OP2_V_36_7_cast = sext i7 %weights25_m_weights_599 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8558 'sext' 'OP2_V_36_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8559 [2/2] (8.66ns)   --->   "%p_Val2_3_36_7 = mul i70 %OP2_V_36_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8559 'mul' 'p_Val2_3_36_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8560 [1/2] (8.66ns)   --->   "%p_Val2_3_36 = mul i70 %OP2_V_37_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8560 'mul' 'p_Val2_3_36' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8561 [1/1] (0.00ns)   --->   "%tmp_2652 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_36, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8561 'partselect' 'tmp_2652' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8562 [1/1] (0.00ns)   --->   "%tmp_3462 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8562 'bitselect' 'tmp_3462' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8563 [1/2] (8.66ns)   --->   "%p_Val2_3_37_1 = mul i70 %OP2_V_37_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8563 'mul' 'p_Val2_3_37_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8564 [1/1] (0.00ns)   --->   "%tmp_2654 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_37_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8564 'partselect' 'tmp_2654' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8565 [1/1] (0.00ns)   --->   "%tmp_3465 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8565 'bitselect' 'tmp_3465' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8566 [1/1] (0.00ns)   --->   "%OP2_V_37_2_cast = sext i7 %weights25_m_weights_605 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8566 'sext' 'OP2_V_37_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8567 [2/2] (8.66ns)   --->   "%p_Val2_3_37_2 = mul i70 %OP2_V_37_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8567 'mul' 'p_Val2_3_37_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8568 [1/2] (2.77ns)   --->   "%weights25_m_weights_607 = load i7* %weights25_m_weights_606, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8568 'load' 'weights25_m_weights_607' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8569 [1/2] (2.77ns)   --->   "%weights25_m_weights_609 = load i7* %weights25_m_weights_608, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8569 'load' 'weights25_m_weights_609' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8570 [1/1] (0.00ns)   --->   "%weights25_m_weights_610 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_36" [S4_4/conv1d.h:1529]   --->   Operation 8570 'getelementptr' 'weights25_m_weights_610' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8571 [2/2] (2.77ns)   --->   "%weights25_m_weights_611 = load i7* %weights25_m_weights_610, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8571 'load' 'weights25_m_weights_611' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8572 [1/1] (0.00ns)   --->   "%weights25_m_weights_612 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_36" [S4_4/conv1d.h:1529]   --->   Operation 8572 'getelementptr' 'weights25_m_weights_612' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8573 [2/2] (2.77ns)   --->   "%weights25_m_weights_613 = load i7* %weights25_m_weights_612, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8573 'load' 'weights25_m_weights_613' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8574 [1/2] (2.77ns)   --->   "%weights25_m_weights_615 = load i7* %weights25_m_weights_614, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8574 'load' 'weights25_m_weights_615' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8575 [1/1] (0.00ns)   --->   "%OP2_V_38_cast = sext i7 %weights25_m_weights_617 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8575 'sext' 'OP2_V_38_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8576 [2/2] (8.66ns)   --->   "%p_Val2_3_37 = mul i70 %OP2_V_38_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8576 'mul' 'p_Val2_3_37' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8577 [1/1] (0.00ns)   --->   "%OP2_V_38_1_cast = sext i7 %weights25_m_weights_619 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8577 'sext' 'OP2_V_38_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8578 [2/2] (8.66ns)   --->   "%p_Val2_3_38_1 = mul i70 %OP2_V_38_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8578 'mul' 'p_Val2_3_38_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 8579 [1/2] (2.77ns)   --->   "%weights25_m_weights_621 = load i7* %weights25_m_weights_620, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8579 'load' 'weights25_m_weights_621' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8580 [1/1] (0.00ns)   --->   "%weights25_m_weights_622 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_37" [S4_4/conv1d.h:1529]   --->   Operation 8580 'getelementptr' 'weights25_m_weights_622' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8581 [2/2] (2.77ns)   --->   "%weights25_m_weights_623 = load i7* %weights25_m_weights_622, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8581 'load' 'weights25_m_weights_623' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8582 [1/1] (0.00ns)   --->   "%weights25_m_weights_624 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_37" [S4_4/conv1d.h:1529]   --->   Operation 8582 'getelementptr' 'weights25_m_weights_624' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8583 [2/2] (2.77ns)   --->   "%weights25_m_weights_625 = load i7* %weights25_m_weights_624, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8583 'load' 'weights25_m_weights_625' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8584 [1/1] (0.00ns)   --->   "%weights25_m_weights_630 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_37" [S4_4/conv1d.h:1529]   --->   Operation 8584 'getelementptr' 'weights25_m_weights_630' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8585 [2/2] (2.77ns)   --->   "%weights25_m_weights_631 = load i7* %weights25_m_weights_630, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8585 'load' 'weights25_m_weights_631' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8586 [1/2] (2.77ns)   --->   "%weights25_m_weights_633 = load i7* %weights25_m_weights_632, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8586 'load' 'weights25_m_weights_633' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8587 [1/2] (2.77ns)   --->   "%weights25_m_weights_635 = load i7* %weights25_m_weights_634, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8587 'load' 'weights25_m_weights_635' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8588 [1/1] (0.00ns)   --->   "%weights25_m_weights_636 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_38" [S4_4/conv1d.h:1529]   --->   Operation 8588 'getelementptr' 'weights25_m_weights_636' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8589 [2/2] (2.77ns)   --->   "%weights25_m_weights_637 = load i7* %weights25_m_weights_636, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8589 'load' 'weights25_m_weights_637' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8590 [1/1] (0.00ns)   --->   "%tmp_9_24 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 -12, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 8590 'bitconcatenate' 'tmp_9_24' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8591 [1/1] (0.00ns)   --->   "%tmp_10_39 = zext i11 %tmp_9_24 to i64" [S4_4/conv1d.h:1529]   --->   Operation 8591 'zext' 'tmp_10_39' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8592 [1/1] (0.00ns)   --->   "%weights25_m_weights_648 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_39" [S4_4/conv1d.h:1529]   --->   Operation 8592 'getelementptr' 'weights25_m_weights_648' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8593 [2/2] (2.77ns)   --->   "%weights25_m_weights_649 = load i7* %weights25_m_weights_648, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8593 'load' 'weights25_m_weights_649' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_48 : Operation 8594 [1/1] (0.00ns)   --->   "%weights25_m_weights_650 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_39" [S4_4/conv1d.h:1529]   --->   Operation 8594 'getelementptr' 'weights25_m_weights_650' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_48 : Operation 8595 [2/2] (2.77ns)   --->   "%weights25_m_weights_651 = load i7* %weights25_m_weights_650, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8595 'load' 'weights25_m_weights_651' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 49 <SV = 45> <Delay = 8.66>
ST_49 : Operation 8596 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_33_3, i8* %macRegisters_33_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8596 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_49 : Operation 8597 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_5)   --->   "%tmp_3404 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8597 'bitselect' 'tmp_3404' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8598 [1/1] (0.00ns)   --->   "%tmp_2615 = sext i7 %tmp_2614 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8598 'sext' 'tmp_2615' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8599 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_5)   --->   "%tmp_3406 = trunc i70 %p_Val2_3_34_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8599 'trunc' 'tmp_3406' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8600 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_5)   --->   "%tmp_1118 = or i1 %tmp_3406, %tmp_3404" [S4_4/conv1d.h:1535]   --->   Operation 8600 'or' 'tmp_1118' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8601 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_5)   --->   "%tmp_1119 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_34_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8601 'partselect' 'tmp_1119' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8602 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_5)   --->   "%tmp_1120 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1119, i1 %tmp_1118)" [S4_4/conv1d.h:1535]   --->   Operation 8602 'bitconcatenate' 'tmp_1120' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8603 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_34_5 = icmp ne i62 %tmp_1120, 0" [S4_4/conv1d.h:1535]   --->   Operation 8603 'icmp' 'tmp_20_34_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8604 [1/1] (0.80ns)   --->   "%qb_assign_1_34_5 = and i1 %tmp_20_34_5, %tmp_3405" [S4_4/conv1d.h:1535]   --->   Operation 8604 'and' 'qb_assign_1_34_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8605 [1/1] (0.00ns)   --->   "%tmp_21_34_5 = zext i1 %qb_assign_1_34_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8605 'zext' 'tmp_21_34_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp278 = add i8 %tmp_21_34_5, %tmp_2615" [S4_4/conv1d.h:1541]   --->   Operation 8606 'add' 'tmp278' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8607 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_34_5 = add i8 %macRegisters_34_V_l_5, %tmp278" [S4_4/conv1d.h:1541]   --->   Operation 8607 'add' 'p_Val2_7_34_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8608 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_34_5, i8* %macRegisters_34_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8608 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_49 : Operation 8609 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_6)   --->   "%tmp_3407 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_34_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8609 'bitselect' 'tmp_3407' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8610 [1/1] (0.00ns)   --->   "%tmp_2617 = sext i7 %tmp_2616 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8610 'sext' 'tmp_2617' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8611 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_6)   --->   "%tmp_3409 = trunc i70 %p_Val2_3_34_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8611 'trunc' 'tmp_3409' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8612 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_6)   --->   "%tmp_1122 = or i1 %tmp_3409, %tmp_3407" [S4_4/conv1d.h:1535]   --->   Operation 8612 'or' 'tmp_1122' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8613 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_6)   --->   "%tmp_1123 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_34_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8613 'partselect' 'tmp_1123' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8614 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_34_6)   --->   "%tmp_1124 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1123, i1 %tmp_1122)" [S4_4/conv1d.h:1535]   --->   Operation 8614 'bitconcatenate' 'tmp_1124' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8615 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_34_6 = icmp ne i62 %tmp_1124, 0" [S4_4/conv1d.h:1535]   --->   Operation 8615 'icmp' 'tmp_20_34_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8616 [1/1] (0.80ns)   --->   "%qb_assign_1_34_6 = and i1 %tmp_20_34_6, %tmp_3408" [S4_4/conv1d.h:1535]   --->   Operation 8616 'and' 'qb_assign_1_34_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8617 [1/1] (0.00ns)   --->   "%tmp_21_34_6 = zext i1 %qb_assign_1_34_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8617 'zext' 'tmp_21_34_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp279 = add i8 %tmp_21_34_6, %tmp_2617" [S4_4/conv1d.h:1541]   --->   Operation 8618 'add' 'tmp279' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8619 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_34_6 = add i8 %macRegisters_34_V_l_6, %tmp279" [S4_4/conv1d.h:1541]   --->   Operation 8619 'add' 'p_Val2_7_34_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8620 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_34_6, i8* %macRegisters_34_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8620 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_49 : Operation 8621 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_3)   --->   "%tmp_3422 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8621 'bitselect' 'tmp_3422' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8622 [1/1] (0.00ns)   --->   "%tmp_2627 = sext i7 %tmp_2626 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8622 'sext' 'tmp_2627' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8623 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_3)   --->   "%tmp_3424 = trunc i70 %p_Val2_3_35_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8623 'trunc' 'tmp_3424' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8624 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_3)   --->   "%tmp_1142 = or i1 %tmp_3424, %tmp_3422" [S4_4/conv1d.h:1535]   --->   Operation 8624 'or' 'tmp_1142' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8625 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_3)   --->   "%tmp_1143 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_35_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8625 'partselect' 'tmp_1143' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8626 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_3)   --->   "%tmp_1144 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1143, i1 %tmp_1142)" [S4_4/conv1d.h:1535]   --->   Operation 8626 'bitconcatenate' 'tmp_1144' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8627 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_35_3 = icmp ne i62 %tmp_1144, 0" [S4_4/conv1d.h:1535]   --->   Operation 8627 'icmp' 'tmp_20_35_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8628 [1/1] (0.80ns)   --->   "%qb_assign_1_35_3 = and i1 %tmp_20_35_3, %tmp_3423" [S4_4/conv1d.h:1535]   --->   Operation 8628 'and' 'qb_assign_1_35_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8629 [1/1] (0.00ns)   --->   "%tmp_21_35_3 = zext i1 %qb_assign_1_35_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8629 'zext' 'tmp_21_35_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp284 = add i8 %tmp_21_35_3, %tmp_2627" [S4_4/conv1d.h:1541]   --->   Operation 8630 'add' 'tmp284' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8631 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_35_3 = add i8 %macRegisters_35_V_l_3, %tmp284" [S4_4/conv1d.h:1541]   --->   Operation 8631 'add' 'p_Val2_7_35_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8632 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_4)   --->   "%tmp_3425 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8632 'bitselect' 'tmp_3425' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8633 [1/1] (0.00ns)   --->   "%tmp_2629 = sext i7 %tmp_2628 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8633 'sext' 'tmp_2629' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8634 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_4)   --->   "%tmp_3427 = trunc i70 %p_Val2_3_35_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8634 'trunc' 'tmp_3427' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8635 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_4)   --->   "%tmp_1146 = or i1 %tmp_3427, %tmp_3425" [S4_4/conv1d.h:1535]   --->   Operation 8635 'or' 'tmp_1146' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8636 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_4)   --->   "%tmp_1147 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_35_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8636 'partselect' 'tmp_1147' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8637 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_4)   --->   "%tmp_1148 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1147, i1 %tmp_1146)" [S4_4/conv1d.h:1535]   --->   Operation 8637 'bitconcatenate' 'tmp_1148' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8638 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_35_4 = icmp ne i62 %tmp_1148, 0" [S4_4/conv1d.h:1535]   --->   Operation 8638 'icmp' 'tmp_20_35_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8639 [1/1] (0.80ns)   --->   "%qb_assign_1_35_4 = and i1 %tmp_20_35_4, %tmp_3426" [S4_4/conv1d.h:1535]   --->   Operation 8639 'and' 'qb_assign_1_35_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8640 [1/1] (0.00ns)   --->   "%tmp_21_35_4 = zext i1 %qb_assign_1_35_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8640 'zext' 'tmp_21_35_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp285 = add i8 %tmp_21_35_4, %tmp_2629" [S4_4/conv1d.h:1541]   --->   Operation 8641 'add' 'tmp285' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8642 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_35_4 = add i8 %macRegisters_35_V_l_4, %tmp285" [S4_4/conv1d.h:1541]   --->   Operation 8642 'add' 'p_Val2_7_35_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8643 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_35_4, i8* %macRegisters_35_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8643 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_49 : Operation 8644 [1/2] (8.66ns)   --->   "%p_Val2_3_35_5 = mul i70 %OP2_V_35_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8644 'mul' 'p_Val2_3_35_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8645 [1/1] (0.00ns)   --->   "%tmp_2630 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_35_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8645 'partselect' 'tmp_2630' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8646 [1/1] (0.00ns)   --->   "%tmp_3429 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8646 'bitselect' 'tmp_3429' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8647 [1/2] (8.66ns)   --->   "%p_Val2_3_35_6 = mul i70 %OP2_V_35_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8647 'mul' 'p_Val2_3_35_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8648 [1/1] (0.00ns)   --->   "%tmp_2632 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_35_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8648 'partselect' 'tmp_2632' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8649 [1/1] (0.00ns)   --->   "%tmp_3432 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8649 'bitselect' 'tmp_3432' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8650 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_7)   --->   "%tmp_3434 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8650 'bitselect' 'tmp_3434' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8651 [1/1] (0.00ns)   --->   "%tmp_2635 = sext i7 %tmp_2634 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8651 'sext' 'tmp_2635' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8652 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_7)   --->   "%tmp_3436 = trunc i70 %p_Val2_3_35_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8652 'trunc' 'tmp_3436' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8653 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_7)   --->   "%tmp_1158 = or i1 %tmp_3436, %tmp_3434" [S4_4/conv1d.h:1535]   --->   Operation 8653 'or' 'tmp_1158' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8654 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_7)   --->   "%tmp_1159 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_35_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8654 'partselect' 'tmp_1159' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8655 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_7)   --->   "%tmp_1160 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1159, i1 %tmp_1158)" [S4_4/conv1d.h:1535]   --->   Operation 8655 'bitconcatenate' 'tmp_1160' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8656 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_35_7 = icmp ne i62 %tmp_1160, 0" [S4_4/conv1d.h:1535]   --->   Operation 8656 'icmp' 'tmp_20_35_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8657 [1/1] (0.80ns)   --->   "%qb_assign_1_35_7 = and i1 %tmp_20_35_7, %tmp_3435" [S4_4/conv1d.h:1535]   --->   Operation 8657 'and' 'qb_assign_1_35_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8658 [1/1] (0.00ns)   --->   "%tmp_21_35_7 = zext i1 %qb_assign_1_35_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8658 'zext' 'tmp_21_35_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp288 = add i8 %tmp_21_35_7, %tmp_2635" [S4_4/conv1d.h:1541]   --->   Operation 8659 'add' 'tmp288' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8660 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_35_7 = add i8 %macRegisters_35_V_l_7, %tmp288" [S4_4/conv1d.h:1541]   --->   Operation 8660 'add' 'p_Val2_7_35_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8661 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_35_7, i8* %macRegisters_35_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8661 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_49 : Operation 8662 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_2)   --->   "%tmp_3443 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8662 'bitselect' 'tmp_3443' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8663 [1/1] (0.00ns)   --->   "%tmp_2641 = sext i7 %tmp_2640 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8663 'sext' 'tmp_2641' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8664 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_2)   --->   "%tmp_3445 = trunc i70 %p_Val2_3_36_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8664 'trunc' 'tmp_3445' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8665 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_2)   --->   "%tmp_1170 = or i1 %tmp_3445, %tmp_3443" [S4_4/conv1d.h:1535]   --->   Operation 8665 'or' 'tmp_1170' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8666 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_2)   --->   "%tmp_1171 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_36_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8666 'partselect' 'tmp_1171' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8667 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_2)   --->   "%tmp_1172 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1171, i1 %tmp_1170)" [S4_4/conv1d.h:1535]   --->   Operation 8667 'bitconcatenate' 'tmp_1172' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8668 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_36_2 = icmp ne i62 %tmp_1172, 0" [S4_4/conv1d.h:1535]   --->   Operation 8668 'icmp' 'tmp_20_36_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8669 [1/1] (0.80ns)   --->   "%qb_assign_1_36_2 = and i1 %tmp_20_36_2, %tmp_3444" [S4_4/conv1d.h:1535]   --->   Operation 8669 'and' 'qb_assign_1_36_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8670 [1/1] (0.00ns)   --->   "%tmp_21_36_2 = zext i1 %qb_assign_1_36_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8670 'zext' 'tmp_21_36_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp291 = add i8 %tmp_21_36_2, %tmp_2641" [S4_4/conv1d.h:1541]   --->   Operation 8671 'add' 'tmp291' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8672 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_36_2 = add i8 %macRegisters_36_V_l_2, %tmp291" [S4_4/conv1d.h:1541]   --->   Operation 8672 'add' 'p_Val2_7_36_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8673 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_36_2, i8* %macRegisters_36_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8673 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_49 : Operation 8674 [1/2] (8.66ns)   --->   "%p_Val2_3_36_3 = mul i70 %OP2_V_36_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8674 'mul' 'p_Val2_3_36_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8675 [1/1] (0.00ns)   --->   "%tmp_2642 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_36_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8675 'partselect' 'tmp_2642' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8676 [1/1] (0.00ns)   --->   "%tmp_3447 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8676 'bitselect' 'tmp_3447' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8677 [1/2] (8.66ns)   --->   "%p_Val2_3_36_4 = mul i70 %OP2_V_36_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8677 'mul' 'p_Val2_3_36_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8678 [1/1] (0.00ns)   --->   "%tmp_2644 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_36_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8678 'partselect' 'tmp_2644' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8679 [1/1] (0.00ns)   --->   "%tmp_3450 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8679 'bitselect' 'tmp_3450' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8680 [1/1] (0.00ns)   --->   "%OP2_V_36_5_cast = sext i7 %weights25_m_weights_595 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8680 'sext' 'OP2_V_36_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8681 [2/2] (8.66ns)   --->   "%p_Val2_3_36_5 = mul i70 %OP2_V_36_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8681 'mul' 'p_Val2_3_36_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8682 [1/1] (0.00ns)   --->   "%OP2_V_36_6_cast = sext i7 %weights25_m_weights_597 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8682 'sext' 'OP2_V_36_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8683 [2/2] (8.66ns)   --->   "%p_Val2_3_36_6 = mul i70 %OP2_V_36_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8683 'mul' 'p_Val2_3_36_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8684 [1/2] (8.66ns)   --->   "%p_Val2_3_36_7 = mul i70 %OP2_V_36_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8684 'mul' 'p_Val2_3_36_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8685 [1/1] (0.00ns)   --->   "%tmp_2650 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_36_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8685 'partselect' 'tmp_2650' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8686 [1/1] (0.00ns)   --->   "%tmp_3459 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8686 'bitselect' 'tmp_3459' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8687 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36)   --->   "%tmp_3461 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8687 'bitselect' 'tmp_3461' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8688 [1/1] (0.00ns)   --->   "%tmp_2653 = sext i7 %tmp_2652 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8688 'sext' 'tmp_2653' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8689 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36)   --->   "%tmp_3463 = trunc i70 %p_Val2_3_36 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8689 'trunc' 'tmp_3463' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8690 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36)   --->   "%tmp_1194 = or i1 %tmp_3463, %tmp_3461" [S4_4/conv1d.h:1535]   --->   Operation 8690 'or' 'tmp_1194' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8691 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36)   --->   "%tmp_1195 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_36, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8691 'partselect' 'tmp_1195' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8692 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36)   --->   "%tmp_1196 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1195, i1 %tmp_1194)" [S4_4/conv1d.h:1535]   --->   Operation 8692 'bitconcatenate' 'tmp_1196' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8693 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_36 = icmp ne i62 %tmp_1196, 0" [S4_4/conv1d.h:1535]   --->   Operation 8693 'icmp' 'tmp_20_36' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8694 [1/1] (0.80ns)   --->   "%qb_assign_1_36 = and i1 %tmp_20_36, %tmp_3462" [S4_4/conv1d.h:1535]   --->   Operation 8694 'and' 'qb_assign_1_36' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8695 [1/1] (0.00ns)   --->   "%tmp_21_36 = zext i1 %qb_assign_1_36 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8695 'zext' 'tmp_21_36' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp297 = add i8 %tmp_21_36, %tmp_2653" [S4_4/conv1d.h:1541]   --->   Operation 8696 'add' 'tmp297' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8697 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_36 = add i8 %macRegisters_37_V_l, %tmp297" [S4_4/conv1d.h:1541]   --->   Operation 8697 'add' 'p_Val2_7_36' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8698 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_36, i8* %macRegisters_37_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8698 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_49 : Operation 8699 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_1)   --->   "%tmp_3464 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8699 'bitselect' 'tmp_3464' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8700 [1/1] (0.00ns)   --->   "%tmp_2655 = sext i7 %tmp_2654 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8700 'sext' 'tmp_2655' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8701 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_1)   --->   "%tmp_3466 = trunc i70 %p_Val2_3_37_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8701 'trunc' 'tmp_3466' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8702 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_1)   --->   "%tmp_1198 = or i1 %tmp_3466, %tmp_3464" [S4_4/conv1d.h:1535]   --->   Operation 8702 'or' 'tmp_1198' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8703 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_1)   --->   "%tmp_1199 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_37_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8703 'partselect' 'tmp_1199' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8704 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_1)   --->   "%tmp_1200 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1199, i1 %tmp_1198)" [S4_4/conv1d.h:1535]   --->   Operation 8704 'bitconcatenate' 'tmp_1200' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8705 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_37_1 = icmp ne i62 %tmp_1200, 0" [S4_4/conv1d.h:1535]   --->   Operation 8705 'icmp' 'tmp_20_37_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8706 [1/1] (0.80ns)   --->   "%qb_assign_1_37_1 = and i1 %tmp_20_37_1, %tmp_3465" [S4_4/conv1d.h:1535]   --->   Operation 8706 'and' 'qb_assign_1_37_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8707 [1/1] (0.00ns)   --->   "%tmp_21_37_1 = zext i1 %qb_assign_1_37_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8707 'zext' 'tmp_21_37_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp298 = add i8 %tmp_21_37_1, %tmp_2655" [S4_4/conv1d.h:1541]   --->   Operation 8708 'add' 'tmp298' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8709 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_37_1 = add i8 %macRegisters_37_V_l_1, %tmp298" [S4_4/conv1d.h:1541]   --->   Operation 8709 'add' 'p_Val2_7_37_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 8710 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_37_1, i8* %macRegisters_37_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8710 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_49 : Operation 8711 [1/2] (8.66ns)   --->   "%p_Val2_3_37_2 = mul i70 %OP2_V_37_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8711 'mul' 'p_Val2_3_37_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8712 [1/1] (0.00ns)   --->   "%tmp_2656 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_37_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8712 'partselect' 'tmp_2656' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8713 [1/1] (0.00ns)   --->   "%tmp_3468 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8713 'bitselect' 'tmp_3468' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8714 [1/1] (0.00ns)   --->   "%OP2_V_37_3_cast = sext i7 %weights25_m_weights_607 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8714 'sext' 'OP2_V_37_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8715 [2/2] (8.66ns)   --->   "%p_Val2_3_37_3 = mul i70 %OP2_V_37_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8715 'mul' 'p_Val2_3_37_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8716 [1/1] (0.00ns)   --->   "%OP2_V_37_4_cast = sext i7 %weights25_m_weights_609 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8716 'sext' 'OP2_V_37_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8717 [2/2] (8.66ns)   --->   "%p_Val2_3_37_4 = mul i70 %OP2_V_37_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8717 'mul' 'p_Val2_3_37_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8718 [1/2] (2.77ns)   --->   "%weights25_m_weights_611 = load i7* %weights25_m_weights_610, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8718 'load' 'weights25_m_weights_611' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8719 [1/2] (2.77ns)   --->   "%weights25_m_weights_613 = load i7* %weights25_m_weights_612, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8719 'load' 'weights25_m_weights_613' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8720 [1/1] (0.00ns)   --->   "%OP2_V_37_7_cast = sext i7 %weights25_m_weights_615 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8720 'sext' 'OP2_V_37_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8721 [2/2] (8.66ns)   --->   "%p_Val2_3_37_7 = mul i70 %OP2_V_37_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8721 'mul' 'p_Val2_3_37_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8722 [1/2] (8.66ns)   --->   "%p_Val2_3_37 = mul i70 %OP2_V_38_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8722 'mul' 'p_Val2_3_37' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8723 [1/1] (0.00ns)   --->   "%tmp_2668 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_37, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8723 'partselect' 'tmp_2668' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8724 [1/1] (0.00ns)   --->   "%tmp_3486 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8724 'bitselect' 'tmp_3486' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8725 [1/2] (8.66ns)   --->   "%p_Val2_3_38_1 = mul i70 %OP2_V_38_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8725 'mul' 'p_Val2_3_38_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8726 [1/1] (0.00ns)   --->   "%tmp_2670 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_38_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8726 'partselect' 'tmp_2670' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8727 [1/1] (0.00ns)   --->   "%tmp_3489 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8727 'bitselect' 'tmp_3489' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8728 [1/1] (0.00ns)   --->   "%OP2_V_38_2_cast = sext i7 %weights25_m_weights_621 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8728 'sext' 'OP2_V_38_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8729 [2/2] (8.66ns)   --->   "%p_Val2_3_38_2 = mul i70 %OP2_V_38_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8729 'mul' 'p_Val2_3_38_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8730 [1/2] (2.77ns)   --->   "%weights25_m_weights_623 = load i7* %weights25_m_weights_622, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8730 'load' 'weights25_m_weights_623' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8731 [1/2] (2.77ns)   --->   "%weights25_m_weights_625 = load i7* %weights25_m_weights_624, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8731 'load' 'weights25_m_weights_625' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8732 [1/1] (0.00ns)   --->   "%weights25_m_weights_626 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_37" [S4_4/conv1d.h:1529]   --->   Operation 8732 'getelementptr' 'weights25_m_weights_626' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8733 [2/2] (2.77ns)   --->   "%weights25_m_weights_627 = load i7* %weights25_m_weights_626, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8733 'load' 'weights25_m_weights_627' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8734 [1/1] (0.00ns)   --->   "%weights25_m_weights_628 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_37" [S4_4/conv1d.h:1529]   --->   Operation 8734 'getelementptr' 'weights25_m_weights_628' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8735 [2/2] (2.77ns)   --->   "%weights25_m_weights_629 = load i7* %weights25_m_weights_628, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8735 'load' 'weights25_m_weights_629' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8736 [1/2] (2.77ns)   --->   "%weights25_m_weights_631 = load i7* %weights25_m_weights_630, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8736 'load' 'weights25_m_weights_631' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8737 [1/1] (0.00ns)   --->   "%OP2_V_39_cast = sext i7 %weights25_m_weights_633 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8737 'sext' 'OP2_V_39_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8738 [2/2] (8.66ns)   --->   "%p_Val2_3_38 = mul i70 %OP2_V_39_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8738 'mul' 'p_Val2_3_38' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8739 [1/1] (0.00ns)   --->   "%OP2_V_39_1_cast = sext i7 %weights25_m_weights_635 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8739 'sext' 'OP2_V_39_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8740 [2/2] (8.66ns)   --->   "%p_Val2_3_39_1 = mul i70 %OP2_V_39_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8740 'mul' 'p_Val2_3_39_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8741 [1/2] (2.77ns)   --->   "%weights25_m_weights_637 = load i7* %weights25_m_weights_636, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8741 'load' 'weights25_m_weights_637' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8742 [1/1] (0.00ns)   --->   "%weights25_m_weights_638 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_38" [S4_4/conv1d.h:1529]   --->   Operation 8742 'getelementptr' 'weights25_m_weights_638' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8743 [2/2] (2.77ns)   --->   "%weights25_m_weights_639 = load i7* %weights25_m_weights_638, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8743 'load' 'weights25_m_weights_639' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8744 [1/1] (0.00ns)   --->   "%weights25_m_weights_640 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_38" [S4_4/conv1d.h:1529]   --->   Operation 8744 'getelementptr' 'weights25_m_weights_640' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8745 [2/2] (2.77ns)   --->   "%weights25_m_weights_641 = load i7* %weights25_m_weights_640, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8745 'load' 'weights25_m_weights_641' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8746 [1/1] (0.00ns)   --->   "%weights25_m_weights_646 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_38" [S4_4/conv1d.h:1529]   --->   Operation 8746 'getelementptr' 'weights25_m_weights_646' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8747 [2/2] (2.77ns)   --->   "%weights25_m_weights_647 = load i7* %weights25_m_weights_646, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8747 'load' 'weights25_m_weights_647' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8748 [1/2] (2.77ns)   --->   "%weights25_m_weights_649 = load i7* %weights25_m_weights_648, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8748 'load' 'weights25_m_weights_649' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8749 [1/2] (2.77ns)   --->   "%weights25_m_weights_651 = load i7* %weights25_m_weights_650, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8749 'load' 'weights25_m_weights_651' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8750 [1/1] (0.00ns)   --->   "%weights25_m_weights_652 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_39" [S4_4/conv1d.h:1529]   --->   Operation 8750 'getelementptr' 'weights25_m_weights_652' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8751 [2/2] (2.77ns)   --->   "%weights25_m_weights_653 = load i7* %weights25_m_weights_652, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8751 'load' 'weights25_m_weights_653' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8752 [1/1] (1.70ns)   --->   "%tmp_9_25 = add i11 -736, %sy_cast" [S4_4/conv1d.h:1529]   --->   Operation 8752 'add' 'tmp_9_25' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 8753 [1/1] (0.00ns)   --->   "%tmp_10_40 = zext i11 %tmp_9_25 to i64" [S4_4/conv1d.h:1529]   --->   Operation 8753 'zext' 'tmp_10_40' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8754 [1/1] (0.00ns)   --->   "%weights25_m_weights_664 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_40" [S4_4/conv1d.h:1529]   --->   Operation 8754 'getelementptr' 'weights25_m_weights_664' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8755 [2/2] (2.77ns)   --->   "%weights25_m_weights_665 = load i7* %weights25_m_weights_664, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8755 'load' 'weights25_m_weights_665' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_49 : Operation 8756 [1/1] (0.00ns)   --->   "%weights25_m_weights_666 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_40" [S4_4/conv1d.h:1529]   --->   Operation 8756 'getelementptr' 'weights25_m_weights_666' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_49 : Operation 8757 [2/2] (2.77ns)   --->   "%weights25_m_weights_667 = load i7* %weights25_m_weights_666, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8757 'load' 'weights25_m_weights_667' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 50 <SV = 46> <Delay = 8.66>
ST_50 : Operation 8758 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_34_3, i8* %macRegisters_34_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8758 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_50 : Operation 8759 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_5)   --->   "%tmp_3428 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8759 'bitselect' 'tmp_3428' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8760 [1/1] (0.00ns)   --->   "%tmp_2631 = sext i7 %tmp_2630 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8760 'sext' 'tmp_2631' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8761 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_5)   --->   "%tmp_3430 = trunc i70 %p_Val2_3_35_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8761 'trunc' 'tmp_3430' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8762 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_5)   --->   "%tmp_1150 = or i1 %tmp_3430, %tmp_3428" [S4_4/conv1d.h:1535]   --->   Operation 8762 'or' 'tmp_1150' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8763 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_5)   --->   "%tmp_1151 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_35_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8763 'partselect' 'tmp_1151' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8764 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_5)   --->   "%tmp_1152 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1151, i1 %tmp_1150)" [S4_4/conv1d.h:1535]   --->   Operation 8764 'bitconcatenate' 'tmp_1152' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8765 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_35_5 = icmp ne i62 %tmp_1152, 0" [S4_4/conv1d.h:1535]   --->   Operation 8765 'icmp' 'tmp_20_35_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8766 [1/1] (0.80ns)   --->   "%qb_assign_1_35_5 = and i1 %tmp_20_35_5, %tmp_3429" [S4_4/conv1d.h:1535]   --->   Operation 8766 'and' 'qb_assign_1_35_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8767 [1/1] (0.00ns)   --->   "%tmp_21_35_5 = zext i1 %qb_assign_1_35_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8767 'zext' 'tmp_21_35_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp286 = add i8 %tmp_21_35_5, %tmp_2631" [S4_4/conv1d.h:1541]   --->   Operation 8768 'add' 'tmp286' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8769 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_35_5 = add i8 %macRegisters_35_V_l_5, %tmp286" [S4_4/conv1d.h:1541]   --->   Operation 8769 'add' 'p_Val2_7_35_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8770 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_35_5, i8* %macRegisters_35_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8770 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_50 : Operation 8771 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_6)   --->   "%tmp_3431 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_35_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8771 'bitselect' 'tmp_3431' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8772 [1/1] (0.00ns)   --->   "%tmp_2633 = sext i7 %tmp_2632 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8772 'sext' 'tmp_2633' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8773 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_6)   --->   "%tmp_3433 = trunc i70 %p_Val2_3_35_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8773 'trunc' 'tmp_3433' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8774 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_6)   --->   "%tmp_1154 = or i1 %tmp_3433, %tmp_3431" [S4_4/conv1d.h:1535]   --->   Operation 8774 'or' 'tmp_1154' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8775 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_6)   --->   "%tmp_1155 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_35_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8775 'partselect' 'tmp_1155' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8776 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_35_6)   --->   "%tmp_1156 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1155, i1 %tmp_1154)" [S4_4/conv1d.h:1535]   --->   Operation 8776 'bitconcatenate' 'tmp_1156' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8777 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_35_6 = icmp ne i62 %tmp_1156, 0" [S4_4/conv1d.h:1535]   --->   Operation 8777 'icmp' 'tmp_20_35_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8778 [1/1] (0.80ns)   --->   "%qb_assign_1_35_6 = and i1 %tmp_20_35_6, %tmp_3432" [S4_4/conv1d.h:1535]   --->   Operation 8778 'and' 'qb_assign_1_35_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8779 [1/1] (0.00ns)   --->   "%tmp_21_35_6 = zext i1 %qb_assign_1_35_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8779 'zext' 'tmp_21_35_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp287 = add i8 %tmp_21_35_6, %tmp_2633" [S4_4/conv1d.h:1541]   --->   Operation 8780 'add' 'tmp287' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8781 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_35_6 = add i8 %macRegisters_35_V_l_6, %tmp287" [S4_4/conv1d.h:1541]   --->   Operation 8781 'add' 'p_Val2_7_35_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8782 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_35_6, i8* %macRegisters_35_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8782 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_50 : Operation 8783 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_3)   --->   "%tmp_3446 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8783 'bitselect' 'tmp_3446' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8784 [1/1] (0.00ns)   --->   "%tmp_2643 = sext i7 %tmp_2642 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8784 'sext' 'tmp_2643' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8785 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_3)   --->   "%tmp_3448 = trunc i70 %p_Val2_3_36_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8785 'trunc' 'tmp_3448' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8786 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_3)   --->   "%tmp_1174 = or i1 %tmp_3448, %tmp_3446" [S4_4/conv1d.h:1535]   --->   Operation 8786 'or' 'tmp_1174' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8787 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_3)   --->   "%tmp_1175 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_36_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8787 'partselect' 'tmp_1175' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8788 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_3)   --->   "%tmp_1176 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1175, i1 %tmp_1174)" [S4_4/conv1d.h:1535]   --->   Operation 8788 'bitconcatenate' 'tmp_1176' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8789 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_36_3 = icmp ne i62 %tmp_1176, 0" [S4_4/conv1d.h:1535]   --->   Operation 8789 'icmp' 'tmp_20_36_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8790 [1/1] (0.80ns)   --->   "%qb_assign_1_36_3 = and i1 %tmp_20_36_3, %tmp_3447" [S4_4/conv1d.h:1535]   --->   Operation 8790 'and' 'qb_assign_1_36_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8791 [1/1] (0.00ns)   --->   "%tmp_21_36_3 = zext i1 %qb_assign_1_36_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8791 'zext' 'tmp_21_36_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp292 = add i8 %tmp_21_36_3, %tmp_2643" [S4_4/conv1d.h:1541]   --->   Operation 8792 'add' 'tmp292' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8793 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_36_3 = add i8 %macRegisters_36_V_l_3, %tmp292" [S4_4/conv1d.h:1541]   --->   Operation 8793 'add' 'p_Val2_7_36_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8794 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_4)   --->   "%tmp_3449 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8794 'bitselect' 'tmp_3449' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8795 [1/1] (0.00ns)   --->   "%tmp_2645 = sext i7 %tmp_2644 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8795 'sext' 'tmp_2645' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8796 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_4)   --->   "%tmp_3451 = trunc i70 %p_Val2_3_36_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8796 'trunc' 'tmp_3451' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8797 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_4)   --->   "%tmp_1178 = or i1 %tmp_3451, %tmp_3449" [S4_4/conv1d.h:1535]   --->   Operation 8797 'or' 'tmp_1178' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8798 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_4)   --->   "%tmp_1179 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_36_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8798 'partselect' 'tmp_1179' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8799 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_4)   --->   "%tmp_1180 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1179, i1 %tmp_1178)" [S4_4/conv1d.h:1535]   --->   Operation 8799 'bitconcatenate' 'tmp_1180' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8800 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_36_4 = icmp ne i62 %tmp_1180, 0" [S4_4/conv1d.h:1535]   --->   Operation 8800 'icmp' 'tmp_20_36_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8801 [1/1] (0.80ns)   --->   "%qb_assign_1_36_4 = and i1 %tmp_20_36_4, %tmp_3450" [S4_4/conv1d.h:1535]   --->   Operation 8801 'and' 'qb_assign_1_36_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8802 [1/1] (0.00ns)   --->   "%tmp_21_36_4 = zext i1 %qb_assign_1_36_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8802 'zext' 'tmp_21_36_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp293 = add i8 %tmp_21_36_4, %tmp_2645" [S4_4/conv1d.h:1541]   --->   Operation 8803 'add' 'tmp293' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8804 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_36_4 = add i8 %macRegisters_36_V_l_4, %tmp293" [S4_4/conv1d.h:1541]   --->   Operation 8804 'add' 'p_Val2_7_36_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8805 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_36_4, i8* %macRegisters_36_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8805 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_50 : Operation 8806 [1/2] (8.66ns)   --->   "%p_Val2_3_36_5 = mul i70 %OP2_V_36_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8806 'mul' 'p_Val2_3_36_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8807 [1/1] (0.00ns)   --->   "%tmp_2646 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_36_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8807 'partselect' 'tmp_2646' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8808 [1/1] (0.00ns)   --->   "%tmp_3453 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8808 'bitselect' 'tmp_3453' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8809 [1/2] (8.66ns)   --->   "%p_Val2_3_36_6 = mul i70 %OP2_V_36_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8809 'mul' 'p_Val2_3_36_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8810 [1/1] (0.00ns)   --->   "%tmp_2648 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_36_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8810 'partselect' 'tmp_2648' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8811 [1/1] (0.00ns)   --->   "%tmp_3456 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8811 'bitselect' 'tmp_3456' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8812 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_7)   --->   "%tmp_3458 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8812 'bitselect' 'tmp_3458' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8813 [1/1] (0.00ns)   --->   "%tmp_2651 = sext i7 %tmp_2650 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8813 'sext' 'tmp_2651' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8814 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_7)   --->   "%tmp_3460 = trunc i70 %p_Val2_3_36_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8814 'trunc' 'tmp_3460' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8815 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_7)   --->   "%tmp_1190 = or i1 %tmp_3460, %tmp_3458" [S4_4/conv1d.h:1535]   --->   Operation 8815 'or' 'tmp_1190' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8816 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_7)   --->   "%tmp_1191 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_36_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8816 'partselect' 'tmp_1191' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8817 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_7)   --->   "%tmp_1192 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1191, i1 %tmp_1190)" [S4_4/conv1d.h:1535]   --->   Operation 8817 'bitconcatenate' 'tmp_1192' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8818 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_36_7 = icmp ne i62 %tmp_1192, 0" [S4_4/conv1d.h:1535]   --->   Operation 8818 'icmp' 'tmp_20_36_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8819 [1/1] (0.80ns)   --->   "%qb_assign_1_36_7 = and i1 %tmp_20_36_7, %tmp_3459" [S4_4/conv1d.h:1535]   --->   Operation 8819 'and' 'qb_assign_1_36_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8820 [1/1] (0.00ns)   --->   "%tmp_21_36_7 = zext i1 %qb_assign_1_36_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8820 'zext' 'tmp_21_36_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp296 = add i8 %tmp_21_36_7, %tmp_2651" [S4_4/conv1d.h:1541]   --->   Operation 8821 'add' 'tmp296' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8822 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_36_7 = add i8 %macRegisters_36_V_l_7, %tmp296" [S4_4/conv1d.h:1541]   --->   Operation 8822 'add' 'p_Val2_7_36_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8823 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_36_7, i8* %macRegisters_36_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8823 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_50 : Operation 8824 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_2)   --->   "%tmp_3467 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8824 'bitselect' 'tmp_3467' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8825 [1/1] (0.00ns)   --->   "%tmp_2657 = sext i7 %tmp_2656 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8825 'sext' 'tmp_2657' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8826 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_2)   --->   "%tmp_3469 = trunc i70 %p_Val2_3_37_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8826 'trunc' 'tmp_3469' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8827 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_2)   --->   "%tmp_1202 = or i1 %tmp_3469, %tmp_3467" [S4_4/conv1d.h:1535]   --->   Operation 8827 'or' 'tmp_1202' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8828 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_2)   --->   "%tmp_1203 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_37_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8828 'partselect' 'tmp_1203' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8829 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_2)   --->   "%tmp_1204 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1203, i1 %tmp_1202)" [S4_4/conv1d.h:1535]   --->   Operation 8829 'bitconcatenate' 'tmp_1204' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8830 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_37_2 = icmp ne i62 %tmp_1204, 0" [S4_4/conv1d.h:1535]   --->   Operation 8830 'icmp' 'tmp_20_37_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8831 [1/1] (0.80ns)   --->   "%qb_assign_1_37_2 = and i1 %tmp_20_37_2, %tmp_3468" [S4_4/conv1d.h:1535]   --->   Operation 8831 'and' 'qb_assign_1_37_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8832 [1/1] (0.00ns)   --->   "%tmp_21_37_2 = zext i1 %qb_assign_1_37_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8832 'zext' 'tmp_21_37_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp299 = add i8 %tmp_21_37_2, %tmp_2657" [S4_4/conv1d.h:1541]   --->   Operation 8833 'add' 'tmp299' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8834 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_37_2 = add i8 %macRegisters_37_V_l_2, %tmp299" [S4_4/conv1d.h:1541]   --->   Operation 8834 'add' 'p_Val2_7_37_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8835 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_37_2, i8* %macRegisters_37_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8835 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_50 : Operation 8836 [1/2] (8.66ns)   --->   "%p_Val2_3_37_3 = mul i70 %OP2_V_37_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8836 'mul' 'p_Val2_3_37_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8837 [1/1] (0.00ns)   --->   "%tmp_2658 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_37_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8837 'partselect' 'tmp_2658' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8838 [1/1] (0.00ns)   --->   "%tmp_3471 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8838 'bitselect' 'tmp_3471' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8839 [1/2] (8.66ns)   --->   "%p_Val2_3_37_4 = mul i70 %OP2_V_37_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8839 'mul' 'p_Val2_3_37_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8840 [1/1] (0.00ns)   --->   "%tmp_2660 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_37_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8840 'partselect' 'tmp_2660' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8841 [1/1] (0.00ns)   --->   "%tmp_3474 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8841 'bitselect' 'tmp_3474' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8842 [1/1] (0.00ns)   --->   "%OP2_V_37_5_cast = sext i7 %weights25_m_weights_611 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8842 'sext' 'OP2_V_37_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8843 [2/2] (8.66ns)   --->   "%p_Val2_3_37_5 = mul i70 %OP2_V_37_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8843 'mul' 'p_Val2_3_37_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8844 [1/1] (0.00ns)   --->   "%OP2_V_37_6_cast = sext i7 %weights25_m_weights_613 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8844 'sext' 'OP2_V_37_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8845 [2/2] (8.66ns)   --->   "%p_Val2_3_37_6 = mul i70 %OP2_V_37_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8845 'mul' 'p_Val2_3_37_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8846 [1/2] (8.66ns)   --->   "%p_Val2_3_37_7 = mul i70 %OP2_V_37_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8846 'mul' 'p_Val2_3_37_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8847 [1/1] (0.00ns)   --->   "%tmp_2666 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_37_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8847 'partselect' 'tmp_2666' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8848 [1/1] (0.00ns)   --->   "%tmp_3483 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8848 'bitselect' 'tmp_3483' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8849 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37)   --->   "%tmp_3485 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8849 'bitselect' 'tmp_3485' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8850 [1/1] (0.00ns)   --->   "%tmp_2669 = sext i7 %tmp_2668 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8850 'sext' 'tmp_2669' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8851 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37)   --->   "%tmp_3487 = trunc i70 %p_Val2_3_37 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8851 'trunc' 'tmp_3487' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8852 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37)   --->   "%tmp_1226 = or i1 %tmp_3487, %tmp_3485" [S4_4/conv1d.h:1535]   --->   Operation 8852 'or' 'tmp_1226' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8853 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37)   --->   "%tmp_1227 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_37, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8853 'partselect' 'tmp_1227' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8854 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37)   --->   "%tmp_1228 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1227, i1 %tmp_1226)" [S4_4/conv1d.h:1535]   --->   Operation 8854 'bitconcatenate' 'tmp_1228' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8855 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_37 = icmp ne i62 %tmp_1228, 0" [S4_4/conv1d.h:1535]   --->   Operation 8855 'icmp' 'tmp_20_37' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8856 [1/1] (0.80ns)   --->   "%qb_assign_1_37 = and i1 %tmp_20_37, %tmp_3486" [S4_4/conv1d.h:1535]   --->   Operation 8856 'and' 'qb_assign_1_37' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8857 [1/1] (0.00ns)   --->   "%tmp_21_37 = zext i1 %qb_assign_1_37 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8857 'zext' 'tmp_21_37' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp305 = add i8 %tmp_21_37, %tmp_2669" [S4_4/conv1d.h:1541]   --->   Operation 8858 'add' 'tmp305' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8859 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_37 = add i8 %macRegisters_38_V_l, %tmp305" [S4_4/conv1d.h:1541]   --->   Operation 8859 'add' 'p_Val2_7_37' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8860 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_37, i8* %macRegisters_38_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8860 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_50 : Operation 8861 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_1)   --->   "%tmp_3488 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8861 'bitselect' 'tmp_3488' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8862 [1/1] (0.00ns)   --->   "%tmp_2671 = sext i7 %tmp_2670 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8862 'sext' 'tmp_2671' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8863 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_1)   --->   "%tmp_3490 = trunc i70 %p_Val2_3_38_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8863 'trunc' 'tmp_3490' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8864 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_1)   --->   "%tmp_1230 = or i1 %tmp_3490, %tmp_3488" [S4_4/conv1d.h:1535]   --->   Operation 8864 'or' 'tmp_1230' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8865 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_1)   --->   "%tmp_1231 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_38_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8865 'partselect' 'tmp_1231' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8866 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_1)   --->   "%tmp_1232 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1231, i1 %tmp_1230)" [S4_4/conv1d.h:1535]   --->   Operation 8866 'bitconcatenate' 'tmp_1232' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8867 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_38_1 = icmp ne i62 %tmp_1232, 0" [S4_4/conv1d.h:1535]   --->   Operation 8867 'icmp' 'tmp_20_38_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8868 [1/1] (0.80ns)   --->   "%qb_assign_1_38_1 = and i1 %tmp_20_38_1, %tmp_3489" [S4_4/conv1d.h:1535]   --->   Operation 8868 'and' 'qb_assign_1_38_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8869 [1/1] (0.00ns)   --->   "%tmp_21_38_1 = zext i1 %qb_assign_1_38_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8869 'zext' 'tmp_21_38_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp306 = add i8 %tmp_21_38_1, %tmp_2671" [S4_4/conv1d.h:1541]   --->   Operation 8870 'add' 'tmp306' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8871 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_38_1 = add i8 %macRegisters_38_V_l_1, %tmp306" [S4_4/conv1d.h:1541]   --->   Operation 8871 'add' 'p_Val2_7_38_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 8872 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_38_1, i8* %macRegisters_38_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8872 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_50 : Operation 8873 [1/2] (8.66ns)   --->   "%p_Val2_3_38_2 = mul i70 %OP2_V_38_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8873 'mul' 'p_Val2_3_38_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8874 [1/1] (0.00ns)   --->   "%tmp_2672 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_38_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8874 'partselect' 'tmp_2672' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8875 [1/1] (0.00ns)   --->   "%tmp_3492 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8875 'bitselect' 'tmp_3492' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8876 [1/1] (0.00ns)   --->   "%OP2_V_38_3_cast = sext i7 %weights25_m_weights_623 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8876 'sext' 'OP2_V_38_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8877 [2/2] (8.66ns)   --->   "%p_Val2_3_38_3 = mul i70 %OP2_V_38_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8877 'mul' 'p_Val2_3_38_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8878 [1/1] (0.00ns)   --->   "%OP2_V_38_4_cast = sext i7 %weights25_m_weights_625 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8878 'sext' 'OP2_V_38_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8879 [2/2] (8.66ns)   --->   "%p_Val2_3_38_4 = mul i70 %OP2_V_38_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8879 'mul' 'p_Val2_3_38_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8880 [1/2] (2.77ns)   --->   "%weights25_m_weights_627 = load i7* %weights25_m_weights_626, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8880 'load' 'weights25_m_weights_627' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8881 [1/2] (2.77ns)   --->   "%weights25_m_weights_629 = load i7* %weights25_m_weights_628, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8881 'load' 'weights25_m_weights_629' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8882 [1/1] (0.00ns)   --->   "%OP2_V_38_7_cast = sext i7 %weights25_m_weights_631 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8882 'sext' 'OP2_V_38_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8883 [2/2] (8.66ns)   --->   "%p_Val2_3_38_7 = mul i70 %OP2_V_38_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8883 'mul' 'p_Val2_3_38_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8884 [1/2] (8.66ns)   --->   "%p_Val2_3_38 = mul i70 %OP2_V_39_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8884 'mul' 'p_Val2_3_38' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8885 [1/1] (0.00ns)   --->   "%tmp_2684 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_38, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8885 'partselect' 'tmp_2684' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8886 [1/1] (0.00ns)   --->   "%tmp_3510 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8886 'bitselect' 'tmp_3510' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8887 [1/2] (8.66ns)   --->   "%p_Val2_3_39_1 = mul i70 %OP2_V_39_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8887 'mul' 'p_Val2_3_39_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8888 [1/1] (0.00ns)   --->   "%tmp_2686 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_39_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8888 'partselect' 'tmp_2686' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8889 [1/1] (0.00ns)   --->   "%tmp_3513 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8889 'bitselect' 'tmp_3513' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8890 [1/1] (0.00ns)   --->   "%OP2_V_39_2_cast = sext i7 %weights25_m_weights_637 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8890 'sext' 'OP2_V_39_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8891 [2/2] (8.66ns)   --->   "%p_Val2_3_39_2 = mul i70 %OP2_V_39_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8891 'mul' 'p_Val2_3_39_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8892 [1/2] (2.77ns)   --->   "%weights25_m_weights_639 = load i7* %weights25_m_weights_638, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8892 'load' 'weights25_m_weights_639' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8893 [1/2] (2.77ns)   --->   "%weights25_m_weights_641 = load i7* %weights25_m_weights_640, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8893 'load' 'weights25_m_weights_641' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8894 [1/1] (0.00ns)   --->   "%weights25_m_weights_642 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_38" [S4_4/conv1d.h:1529]   --->   Operation 8894 'getelementptr' 'weights25_m_weights_642' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8895 [2/2] (2.77ns)   --->   "%weights25_m_weights_643 = load i7* %weights25_m_weights_642, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8895 'load' 'weights25_m_weights_643' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8896 [1/1] (0.00ns)   --->   "%weights25_m_weights_644 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_38" [S4_4/conv1d.h:1529]   --->   Operation 8896 'getelementptr' 'weights25_m_weights_644' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8897 [2/2] (2.77ns)   --->   "%weights25_m_weights_645 = load i7* %weights25_m_weights_644, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8897 'load' 'weights25_m_weights_645' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8898 [1/2] (2.77ns)   --->   "%weights25_m_weights_647 = load i7* %weights25_m_weights_646, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8898 'load' 'weights25_m_weights_647' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8899 [1/1] (0.00ns)   --->   "%OP2_V_40_cast = sext i7 %weights25_m_weights_649 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8899 'sext' 'OP2_V_40_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8900 [2/2] (8.66ns)   --->   "%p_Val2_3_39 = mul i70 %OP2_V_40_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8900 'mul' 'p_Val2_3_39' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8901 [1/1] (0.00ns)   --->   "%OP2_V_40_1_cast = sext i7 %weights25_m_weights_651 to i70" [S4_4/conv1d.h:1535]   --->   Operation 8901 'sext' 'OP2_V_40_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8902 [2/2] (8.66ns)   --->   "%p_Val2_3_40_1 = mul i70 %OP2_V_40_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8902 'mul' 'p_Val2_3_40_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 8903 [1/2] (2.77ns)   --->   "%weights25_m_weights_653 = load i7* %weights25_m_weights_652, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8903 'load' 'weights25_m_weights_653' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8904 [1/1] (0.00ns)   --->   "%weights25_m_weights_654 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_39" [S4_4/conv1d.h:1529]   --->   Operation 8904 'getelementptr' 'weights25_m_weights_654' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8905 [2/2] (2.77ns)   --->   "%weights25_m_weights_655 = load i7* %weights25_m_weights_654, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8905 'load' 'weights25_m_weights_655' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8906 [1/1] (0.00ns)   --->   "%weights25_m_weights_656 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_39" [S4_4/conv1d.h:1529]   --->   Operation 8906 'getelementptr' 'weights25_m_weights_656' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8907 [2/2] (2.77ns)   --->   "%weights25_m_weights_657 = load i7* %weights25_m_weights_656, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8907 'load' 'weights25_m_weights_657' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8908 [1/1] (0.00ns)   --->   "%weights25_m_weights_662 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_39" [S4_4/conv1d.h:1529]   --->   Operation 8908 'getelementptr' 'weights25_m_weights_662' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8909 [2/2] (2.77ns)   --->   "%weights25_m_weights_663 = load i7* %weights25_m_weights_662, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8909 'load' 'weights25_m_weights_663' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8910 [1/2] (2.77ns)   --->   "%weights25_m_weights_665 = load i7* %weights25_m_weights_664, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8910 'load' 'weights25_m_weights_665' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8911 [1/2] (2.77ns)   --->   "%weights25_m_weights_667 = load i7* %weights25_m_weights_666, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8911 'load' 'weights25_m_weights_667' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8912 [1/1] (0.00ns)   --->   "%weights25_m_weights_668 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_40" [S4_4/conv1d.h:1529]   --->   Operation 8912 'getelementptr' 'weights25_m_weights_668' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8913 [2/2] (2.77ns)   --->   "%weights25_m_weights_669 = load i7* %weights25_m_weights_668, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8913 'load' 'weights25_m_weights_669' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8914 [1/1] (0.00ns)   --->   "%tmp_9_26 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 -11, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 8914 'bitconcatenate' 'tmp_9_26' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8915 [1/1] (0.00ns)   --->   "%tmp_10_41 = zext i11 %tmp_9_26 to i64" [S4_4/conv1d.h:1529]   --->   Operation 8915 'zext' 'tmp_10_41' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8916 [1/1] (0.00ns)   --->   "%weights25_m_weights_680 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_41" [S4_4/conv1d.h:1529]   --->   Operation 8916 'getelementptr' 'weights25_m_weights_680' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8917 [2/2] (2.77ns)   --->   "%weights25_m_weights_681 = load i7* %weights25_m_weights_680, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8917 'load' 'weights25_m_weights_681' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_50 : Operation 8918 [1/1] (0.00ns)   --->   "%weights25_m_weights_682 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_41" [S4_4/conv1d.h:1529]   --->   Operation 8918 'getelementptr' 'weights25_m_weights_682' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_50 : Operation 8919 [2/2] (2.77ns)   --->   "%weights25_m_weights_683 = load i7* %weights25_m_weights_682, align 1" [S4_4/conv1d.h:1529]   --->   Operation 8919 'load' 'weights25_m_weights_683' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 51 <SV = 47> <Delay = 8.66>
ST_51 : Operation 8920 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_35_3, i8* %macRegisters_35_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8920 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_51 : Operation 8921 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_5)   --->   "%tmp_3452 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8921 'bitselect' 'tmp_3452' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8922 [1/1] (0.00ns)   --->   "%tmp_2647 = sext i7 %tmp_2646 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8922 'sext' 'tmp_2647' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8923 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_5)   --->   "%tmp_3454 = trunc i70 %p_Val2_3_36_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8923 'trunc' 'tmp_3454' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8924 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_5)   --->   "%tmp_1182 = or i1 %tmp_3454, %tmp_3452" [S4_4/conv1d.h:1535]   --->   Operation 8924 'or' 'tmp_1182' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8925 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_5)   --->   "%tmp_1183 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_36_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8925 'partselect' 'tmp_1183' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8926 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_5)   --->   "%tmp_1184 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1183, i1 %tmp_1182)" [S4_4/conv1d.h:1535]   --->   Operation 8926 'bitconcatenate' 'tmp_1184' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8927 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_36_5 = icmp ne i62 %tmp_1184, 0" [S4_4/conv1d.h:1535]   --->   Operation 8927 'icmp' 'tmp_20_36_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8928 [1/1] (0.80ns)   --->   "%qb_assign_1_36_5 = and i1 %tmp_20_36_5, %tmp_3453" [S4_4/conv1d.h:1535]   --->   Operation 8928 'and' 'qb_assign_1_36_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8929 [1/1] (0.00ns)   --->   "%tmp_21_36_5 = zext i1 %qb_assign_1_36_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8929 'zext' 'tmp_21_36_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp294 = add i8 %tmp_21_36_5, %tmp_2647" [S4_4/conv1d.h:1541]   --->   Operation 8930 'add' 'tmp294' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8931 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_36_5 = add i8 %macRegisters_36_V_l_5, %tmp294" [S4_4/conv1d.h:1541]   --->   Operation 8931 'add' 'p_Val2_7_36_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8932 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_36_5, i8* %macRegisters_36_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8932 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_51 : Operation 8933 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_6)   --->   "%tmp_3455 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_36_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8933 'bitselect' 'tmp_3455' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8934 [1/1] (0.00ns)   --->   "%tmp_2649 = sext i7 %tmp_2648 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8934 'sext' 'tmp_2649' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8935 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_6)   --->   "%tmp_3457 = trunc i70 %p_Val2_3_36_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8935 'trunc' 'tmp_3457' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8936 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_6)   --->   "%tmp_1186 = or i1 %tmp_3457, %tmp_3455" [S4_4/conv1d.h:1535]   --->   Operation 8936 'or' 'tmp_1186' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8937 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_6)   --->   "%tmp_1187 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_36_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8937 'partselect' 'tmp_1187' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8938 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_36_6)   --->   "%tmp_1188 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1187, i1 %tmp_1186)" [S4_4/conv1d.h:1535]   --->   Operation 8938 'bitconcatenate' 'tmp_1188' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8939 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_36_6 = icmp ne i62 %tmp_1188, 0" [S4_4/conv1d.h:1535]   --->   Operation 8939 'icmp' 'tmp_20_36_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8940 [1/1] (0.80ns)   --->   "%qb_assign_1_36_6 = and i1 %tmp_20_36_6, %tmp_3456" [S4_4/conv1d.h:1535]   --->   Operation 8940 'and' 'qb_assign_1_36_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8941 [1/1] (0.00ns)   --->   "%tmp_21_36_6 = zext i1 %qb_assign_1_36_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8941 'zext' 'tmp_21_36_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp295 = add i8 %tmp_21_36_6, %tmp_2649" [S4_4/conv1d.h:1541]   --->   Operation 8942 'add' 'tmp295' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8943 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_36_6 = add i8 %macRegisters_36_V_l_6, %tmp295" [S4_4/conv1d.h:1541]   --->   Operation 8943 'add' 'p_Val2_7_36_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8944 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_36_6, i8* %macRegisters_36_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8944 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_51 : Operation 8945 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_3)   --->   "%tmp_3470 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8945 'bitselect' 'tmp_3470' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8946 [1/1] (0.00ns)   --->   "%tmp_2659 = sext i7 %tmp_2658 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8946 'sext' 'tmp_2659' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8947 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_3)   --->   "%tmp_3472 = trunc i70 %p_Val2_3_37_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8947 'trunc' 'tmp_3472' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8948 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_3)   --->   "%tmp_1206 = or i1 %tmp_3472, %tmp_3470" [S4_4/conv1d.h:1535]   --->   Operation 8948 'or' 'tmp_1206' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8949 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_3)   --->   "%tmp_1207 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_37_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8949 'partselect' 'tmp_1207' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8950 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_3)   --->   "%tmp_1208 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1207, i1 %tmp_1206)" [S4_4/conv1d.h:1535]   --->   Operation 8950 'bitconcatenate' 'tmp_1208' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8951 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_37_3 = icmp ne i62 %tmp_1208, 0" [S4_4/conv1d.h:1535]   --->   Operation 8951 'icmp' 'tmp_20_37_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8952 [1/1] (0.80ns)   --->   "%qb_assign_1_37_3 = and i1 %tmp_20_37_3, %tmp_3471" [S4_4/conv1d.h:1535]   --->   Operation 8952 'and' 'qb_assign_1_37_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8953 [1/1] (0.00ns)   --->   "%tmp_21_37_3 = zext i1 %qb_assign_1_37_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8953 'zext' 'tmp_21_37_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp300 = add i8 %tmp_21_37_3, %tmp_2659" [S4_4/conv1d.h:1541]   --->   Operation 8954 'add' 'tmp300' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8955 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_37_3 = add i8 %macRegisters_37_V_l_3, %tmp300" [S4_4/conv1d.h:1541]   --->   Operation 8955 'add' 'p_Val2_7_37_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8956 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_4)   --->   "%tmp_3473 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8956 'bitselect' 'tmp_3473' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8957 [1/1] (0.00ns)   --->   "%tmp_2661 = sext i7 %tmp_2660 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8957 'sext' 'tmp_2661' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8958 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_4)   --->   "%tmp_3475 = trunc i70 %p_Val2_3_37_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8958 'trunc' 'tmp_3475' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8959 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_4)   --->   "%tmp_1210 = or i1 %tmp_3475, %tmp_3473" [S4_4/conv1d.h:1535]   --->   Operation 8959 'or' 'tmp_1210' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8960 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_4)   --->   "%tmp_1211 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_37_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8960 'partselect' 'tmp_1211' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8961 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_4)   --->   "%tmp_1212 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1211, i1 %tmp_1210)" [S4_4/conv1d.h:1535]   --->   Operation 8961 'bitconcatenate' 'tmp_1212' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8962 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_37_4 = icmp ne i62 %tmp_1212, 0" [S4_4/conv1d.h:1535]   --->   Operation 8962 'icmp' 'tmp_20_37_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8963 [1/1] (0.80ns)   --->   "%qb_assign_1_37_4 = and i1 %tmp_20_37_4, %tmp_3474" [S4_4/conv1d.h:1535]   --->   Operation 8963 'and' 'qb_assign_1_37_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8964 [1/1] (0.00ns)   --->   "%tmp_21_37_4 = zext i1 %qb_assign_1_37_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8964 'zext' 'tmp_21_37_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp301 = add i8 %tmp_21_37_4, %tmp_2661" [S4_4/conv1d.h:1541]   --->   Operation 8965 'add' 'tmp301' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8966 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_37_4 = add i8 %macRegisters_37_V_l_4, %tmp301" [S4_4/conv1d.h:1541]   --->   Operation 8966 'add' 'p_Val2_7_37_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8967 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_37_4, i8* %macRegisters_37_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8967 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_51 : Operation 8968 [1/2] (8.66ns)   --->   "%p_Val2_3_37_5 = mul i70 %OP2_V_37_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8968 'mul' 'p_Val2_3_37_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8969 [1/1] (0.00ns)   --->   "%tmp_2662 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_37_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8969 'partselect' 'tmp_2662' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8970 [1/1] (0.00ns)   --->   "%tmp_3477 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8970 'bitselect' 'tmp_3477' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8971 [1/2] (8.66ns)   --->   "%p_Val2_3_37_6 = mul i70 %OP2_V_37_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8971 'mul' 'p_Val2_3_37_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8972 [1/1] (0.00ns)   --->   "%tmp_2664 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_37_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8972 'partselect' 'tmp_2664' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8973 [1/1] (0.00ns)   --->   "%tmp_3480 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 8973 'bitselect' 'tmp_3480' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8974 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_7)   --->   "%tmp_3482 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8974 'bitselect' 'tmp_3482' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8975 [1/1] (0.00ns)   --->   "%tmp_2667 = sext i7 %tmp_2666 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8975 'sext' 'tmp_2667' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8976 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_7)   --->   "%tmp_3484 = trunc i70 %p_Val2_3_37_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8976 'trunc' 'tmp_3484' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8977 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_7)   --->   "%tmp_1222 = or i1 %tmp_3484, %tmp_3482" [S4_4/conv1d.h:1535]   --->   Operation 8977 'or' 'tmp_1222' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8978 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_7)   --->   "%tmp_1223 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_37_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8978 'partselect' 'tmp_1223' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8979 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_7)   --->   "%tmp_1224 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1223, i1 %tmp_1222)" [S4_4/conv1d.h:1535]   --->   Operation 8979 'bitconcatenate' 'tmp_1224' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8980 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_37_7 = icmp ne i62 %tmp_1224, 0" [S4_4/conv1d.h:1535]   --->   Operation 8980 'icmp' 'tmp_20_37_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8981 [1/1] (0.80ns)   --->   "%qb_assign_1_37_7 = and i1 %tmp_20_37_7, %tmp_3483" [S4_4/conv1d.h:1535]   --->   Operation 8981 'and' 'qb_assign_1_37_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8982 [1/1] (0.00ns)   --->   "%tmp_21_37_7 = zext i1 %qb_assign_1_37_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8982 'zext' 'tmp_21_37_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp304 = add i8 %tmp_21_37_7, %tmp_2667" [S4_4/conv1d.h:1541]   --->   Operation 8983 'add' 'tmp304' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8984 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_37_7 = add i8 %macRegisters_37_V_l_7, %tmp304" [S4_4/conv1d.h:1541]   --->   Operation 8984 'add' 'p_Val2_7_37_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8985 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_37_7, i8* %macRegisters_37_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8985 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_51 : Operation 8986 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_2)   --->   "%tmp_3491 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8986 'bitselect' 'tmp_3491' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8987 [1/1] (0.00ns)   --->   "%tmp_2673 = sext i7 %tmp_2672 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8987 'sext' 'tmp_2673' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8988 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_2)   --->   "%tmp_3493 = trunc i70 %p_Val2_3_38_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 8988 'trunc' 'tmp_3493' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8989 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_2)   --->   "%tmp_1234 = or i1 %tmp_3493, %tmp_3491" [S4_4/conv1d.h:1535]   --->   Operation 8989 'or' 'tmp_1234' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8990 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_2)   --->   "%tmp_1235 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_38_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 8990 'partselect' 'tmp_1235' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8991 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_2)   --->   "%tmp_1236 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1235, i1 %tmp_1234)" [S4_4/conv1d.h:1535]   --->   Operation 8991 'bitconcatenate' 'tmp_1236' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8992 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_38_2 = icmp ne i62 %tmp_1236, 0" [S4_4/conv1d.h:1535]   --->   Operation 8992 'icmp' 'tmp_20_38_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8993 [1/1] (0.80ns)   --->   "%qb_assign_1_38_2 = and i1 %tmp_20_38_2, %tmp_3492" [S4_4/conv1d.h:1535]   --->   Operation 8993 'and' 'qb_assign_1_38_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8994 [1/1] (0.00ns)   --->   "%tmp_21_38_2 = zext i1 %qb_assign_1_38_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 8994 'zext' 'tmp_21_38_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 8995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp307 = add i8 %tmp_21_38_2, %tmp_2673" [S4_4/conv1d.h:1541]   --->   Operation 8995 'add' 'tmp307' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8996 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_38_2 = add i8 %macRegisters_38_V_l_2, %tmp307" [S4_4/conv1d.h:1541]   --->   Operation 8996 'add' 'p_Val2_7_38_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 8997 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_38_2, i8* %macRegisters_38_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 8997 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_51 : Operation 8998 [1/2] (8.66ns)   --->   "%p_Val2_3_38_3 = mul i70 %OP2_V_38_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 8998 'mul' 'p_Val2_3_38_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 8999 [1/1] (0.00ns)   --->   "%tmp_2674 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_38_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 8999 'partselect' 'tmp_2674' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9000 [1/1] (0.00ns)   --->   "%tmp_3495 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9000 'bitselect' 'tmp_3495' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9001 [1/2] (8.66ns)   --->   "%p_Val2_3_38_4 = mul i70 %OP2_V_38_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9001 'mul' 'p_Val2_3_38_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9002 [1/1] (0.00ns)   --->   "%tmp_2676 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_38_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9002 'partselect' 'tmp_2676' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9003 [1/1] (0.00ns)   --->   "%tmp_3498 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9003 'bitselect' 'tmp_3498' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9004 [1/1] (0.00ns)   --->   "%OP2_V_38_5_cast = sext i7 %weights25_m_weights_627 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9004 'sext' 'OP2_V_38_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9005 [2/2] (8.66ns)   --->   "%p_Val2_3_38_5 = mul i70 %OP2_V_38_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9005 'mul' 'p_Val2_3_38_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9006 [1/1] (0.00ns)   --->   "%OP2_V_38_6_cast = sext i7 %weights25_m_weights_629 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9006 'sext' 'OP2_V_38_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9007 [2/2] (8.66ns)   --->   "%p_Val2_3_38_6 = mul i70 %OP2_V_38_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9007 'mul' 'p_Val2_3_38_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9008 [1/2] (8.66ns)   --->   "%p_Val2_3_38_7 = mul i70 %OP2_V_38_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9008 'mul' 'p_Val2_3_38_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9009 [1/1] (0.00ns)   --->   "%tmp_2682 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_38_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9009 'partselect' 'tmp_2682' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9010 [1/1] (0.00ns)   --->   "%tmp_3507 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9010 'bitselect' 'tmp_3507' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9011 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38)   --->   "%tmp_3509 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9011 'bitselect' 'tmp_3509' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9012 [1/1] (0.00ns)   --->   "%tmp_2685 = sext i7 %tmp_2684 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9012 'sext' 'tmp_2685' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9013 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38)   --->   "%tmp_3511 = trunc i70 %p_Val2_3_38 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9013 'trunc' 'tmp_3511' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9014 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38)   --->   "%tmp_1258 = or i1 %tmp_3511, %tmp_3509" [S4_4/conv1d.h:1535]   --->   Operation 9014 'or' 'tmp_1258' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9015 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38)   --->   "%tmp_1259 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_38, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9015 'partselect' 'tmp_1259' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9016 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38)   --->   "%tmp_1260 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1259, i1 %tmp_1258)" [S4_4/conv1d.h:1535]   --->   Operation 9016 'bitconcatenate' 'tmp_1260' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9017 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_38 = icmp ne i62 %tmp_1260, 0" [S4_4/conv1d.h:1535]   --->   Operation 9017 'icmp' 'tmp_20_38' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9018 [1/1] (0.80ns)   --->   "%qb_assign_1_38 = and i1 %tmp_20_38, %tmp_3510" [S4_4/conv1d.h:1535]   --->   Operation 9018 'and' 'qb_assign_1_38' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9019 [1/1] (0.00ns)   --->   "%tmp_21_38 = zext i1 %qb_assign_1_38 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9019 'zext' 'tmp_21_38' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp313 = add i8 %tmp_21_38, %tmp_2685" [S4_4/conv1d.h:1541]   --->   Operation 9020 'add' 'tmp313' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 9021 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_38 = add i8 %macRegisters_39_V_l, %tmp313" [S4_4/conv1d.h:1541]   --->   Operation 9021 'add' 'p_Val2_7_38' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 9022 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_38, i8* %macRegisters_39_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9022 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_51 : Operation 9023 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_1)   --->   "%tmp_3512 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9023 'bitselect' 'tmp_3512' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9024 [1/1] (0.00ns)   --->   "%tmp_2687 = sext i7 %tmp_2686 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9024 'sext' 'tmp_2687' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9025 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_1)   --->   "%tmp_3514 = trunc i70 %p_Val2_3_39_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9025 'trunc' 'tmp_3514' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9026 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_1)   --->   "%tmp_1262 = or i1 %tmp_3514, %tmp_3512" [S4_4/conv1d.h:1535]   --->   Operation 9026 'or' 'tmp_1262' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9027 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_1)   --->   "%tmp_1263 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_39_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9027 'partselect' 'tmp_1263' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9028 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_1)   --->   "%tmp_1264 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1263, i1 %tmp_1262)" [S4_4/conv1d.h:1535]   --->   Operation 9028 'bitconcatenate' 'tmp_1264' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9029 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_39_1 = icmp ne i62 %tmp_1264, 0" [S4_4/conv1d.h:1535]   --->   Operation 9029 'icmp' 'tmp_20_39_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9030 [1/1] (0.80ns)   --->   "%qb_assign_1_39_1 = and i1 %tmp_20_39_1, %tmp_3513" [S4_4/conv1d.h:1535]   --->   Operation 9030 'and' 'qb_assign_1_39_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9031 [1/1] (0.00ns)   --->   "%tmp_21_39_1 = zext i1 %qb_assign_1_39_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9031 'zext' 'tmp_21_39_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp314 = add i8 %tmp_21_39_1, %tmp_2687" [S4_4/conv1d.h:1541]   --->   Operation 9032 'add' 'tmp314' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 9033 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_39_1 = add i8 %macRegisters_39_V_l_1, %tmp314" [S4_4/conv1d.h:1541]   --->   Operation 9033 'add' 'p_Val2_7_39_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 9034 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_39_1, i8* %macRegisters_39_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9034 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_51 : Operation 9035 [1/2] (8.66ns)   --->   "%p_Val2_3_39_2 = mul i70 %OP2_V_39_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9035 'mul' 'p_Val2_3_39_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9036 [1/1] (0.00ns)   --->   "%tmp_2688 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_39_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9036 'partselect' 'tmp_2688' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9037 [1/1] (0.00ns)   --->   "%tmp_3516 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9037 'bitselect' 'tmp_3516' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9038 [1/1] (0.00ns)   --->   "%OP2_V_39_3_cast = sext i7 %weights25_m_weights_639 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9038 'sext' 'OP2_V_39_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9039 [2/2] (8.66ns)   --->   "%p_Val2_3_39_3 = mul i70 %OP2_V_39_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9039 'mul' 'p_Val2_3_39_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9040 [1/1] (0.00ns)   --->   "%OP2_V_39_4_cast = sext i7 %weights25_m_weights_641 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9040 'sext' 'OP2_V_39_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9041 [2/2] (8.66ns)   --->   "%p_Val2_3_39_4 = mul i70 %OP2_V_39_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9041 'mul' 'p_Val2_3_39_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9042 [1/2] (2.77ns)   --->   "%weights25_m_weights_643 = load i7* %weights25_m_weights_642, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9042 'load' 'weights25_m_weights_643' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9043 [1/2] (2.77ns)   --->   "%weights25_m_weights_645 = load i7* %weights25_m_weights_644, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9043 'load' 'weights25_m_weights_645' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9044 [1/1] (0.00ns)   --->   "%OP2_V_39_7_cast = sext i7 %weights25_m_weights_647 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9044 'sext' 'OP2_V_39_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9045 [2/2] (8.66ns)   --->   "%p_Val2_3_39_7 = mul i70 %OP2_V_39_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9045 'mul' 'p_Val2_3_39_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9046 [1/2] (8.66ns)   --->   "%p_Val2_3_39 = mul i70 %OP2_V_40_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9046 'mul' 'p_Val2_3_39' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9047 [1/1] (0.00ns)   --->   "%tmp_2700 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_39, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9047 'partselect' 'tmp_2700' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9048 [1/1] (0.00ns)   --->   "%tmp_3534 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9048 'bitselect' 'tmp_3534' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9049 [1/2] (8.66ns)   --->   "%p_Val2_3_40_1 = mul i70 %OP2_V_40_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9049 'mul' 'p_Val2_3_40_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9050 [1/1] (0.00ns)   --->   "%tmp_2702 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_40_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9050 'partselect' 'tmp_2702' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9051 [1/1] (0.00ns)   --->   "%tmp_3537 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9051 'bitselect' 'tmp_3537' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9052 [1/1] (0.00ns)   --->   "%OP2_V_40_2_cast = sext i7 %weights25_m_weights_653 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9052 'sext' 'OP2_V_40_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9053 [2/2] (8.66ns)   --->   "%p_Val2_3_40_2 = mul i70 %OP2_V_40_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9053 'mul' 'p_Val2_3_40_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9054 [1/2] (2.77ns)   --->   "%weights25_m_weights_655 = load i7* %weights25_m_weights_654, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9054 'load' 'weights25_m_weights_655' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9055 [1/2] (2.77ns)   --->   "%weights25_m_weights_657 = load i7* %weights25_m_weights_656, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9055 'load' 'weights25_m_weights_657' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9056 [1/1] (0.00ns)   --->   "%weights25_m_weights_658 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_39" [S4_4/conv1d.h:1529]   --->   Operation 9056 'getelementptr' 'weights25_m_weights_658' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9057 [2/2] (2.77ns)   --->   "%weights25_m_weights_659 = load i7* %weights25_m_weights_658, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9057 'load' 'weights25_m_weights_659' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9058 [1/1] (0.00ns)   --->   "%weights25_m_weights_660 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_39" [S4_4/conv1d.h:1529]   --->   Operation 9058 'getelementptr' 'weights25_m_weights_660' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9059 [2/2] (2.77ns)   --->   "%weights25_m_weights_661 = load i7* %weights25_m_weights_660, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9059 'load' 'weights25_m_weights_661' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9060 [1/2] (2.77ns)   --->   "%weights25_m_weights_663 = load i7* %weights25_m_weights_662, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9060 'load' 'weights25_m_weights_663' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9061 [1/1] (0.00ns)   --->   "%OP2_V_41_cast = sext i7 %weights25_m_weights_665 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9061 'sext' 'OP2_V_41_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9062 [2/2] (8.66ns)   --->   "%p_Val2_3_40 = mul i70 %OP2_V_41_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9062 'mul' 'p_Val2_3_40' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9063 [1/1] (0.00ns)   --->   "%OP2_V_41_1_cast = sext i7 %weights25_m_weights_667 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9063 'sext' 'OP2_V_41_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9064 [2/2] (8.66ns)   --->   "%p_Val2_3_41_1 = mul i70 %OP2_V_41_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9064 'mul' 'p_Val2_3_41_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9065 [1/2] (2.77ns)   --->   "%weights25_m_weights_669 = load i7* %weights25_m_weights_668, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9065 'load' 'weights25_m_weights_669' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9066 [1/1] (0.00ns)   --->   "%weights25_m_weights_670 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_40" [S4_4/conv1d.h:1529]   --->   Operation 9066 'getelementptr' 'weights25_m_weights_670' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9067 [2/2] (2.77ns)   --->   "%weights25_m_weights_671 = load i7* %weights25_m_weights_670, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9067 'load' 'weights25_m_weights_671' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9068 [1/1] (0.00ns)   --->   "%weights25_m_weights_672 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_40" [S4_4/conv1d.h:1529]   --->   Operation 9068 'getelementptr' 'weights25_m_weights_672' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9069 [2/2] (2.77ns)   --->   "%weights25_m_weights_673 = load i7* %weights25_m_weights_672, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9069 'load' 'weights25_m_weights_673' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9070 [1/1] (0.00ns)   --->   "%weights25_m_weights_678 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_40" [S4_4/conv1d.h:1529]   --->   Operation 9070 'getelementptr' 'weights25_m_weights_678' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9071 [2/2] (2.77ns)   --->   "%weights25_m_weights_679 = load i7* %weights25_m_weights_678, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9071 'load' 'weights25_m_weights_679' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9072 [1/2] (2.77ns)   --->   "%weights25_m_weights_681 = load i7* %weights25_m_weights_680, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9072 'load' 'weights25_m_weights_681' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9073 [1/2] (2.77ns)   --->   "%weights25_m_weights_683 = load i7* %weights25_m_weights_682, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9073 'load' 'weights25_m_weights_683' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9074 [1/1] (0.00ns)   --->   "%weights25_m_weights_684 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_41" [S4_4/conv1d.h:1529]   --->   Operation 9074 'getelementptr' 'weights25_m_weights_684' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9075 [2/2] (2.77ns)   --->   "%weights25_m_weights_685 = load i7* %weights25_m_weights_684, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9075 'load' 'weights25_m_weights_685' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9076 [1/1] (1.70ns)   --->   "%tmp_9_27 = add i11 -672, %sy_cast" [S4_4/conv1d.h:1529]   --->   Operation 9076 'add' 'tmp_9_27' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 9077 [1/1] (0.00ns)   --->   "%tmp_10_42 = zext i11 %tmp_9_27 to i64" [S4_4/conv1d.h:1529]   --->   Operation 9077 'zext' 'tmp_10_42' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9078 [1/1] (0.00ns)   --->   "%weights25_m_weights_696 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_42" [S4_4/conv1d.h:1529]   --->   Operation 9078 'getelementptr' 'weights25_m_weights_696' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9079 [2/2] (2.77ns)   --->   "%weights25_m_weights_697 = load i7* %weights25_m_weights_696, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9079 'load' 'weights25_m_weights_697' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_51 : Operation 9080 [1/1] (0.00ns)   --->   "%weights25_m_weights_698 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_42" [S4_4/conv1d.h:1529]   --->   Operation 9080 'getelementptr' 'weights25_m_weights_698' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_51 : Operation 9081 [2/2] (2.77ns)   --->   "%weights25_m_weights_699 = load i7* %weights25_m_weights_698, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9081 'load' 'weights25_m_weights_699' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 52 <SV = 48> <Delay = 8.66>
ST_52 : Operation 9082 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_36_3, i8* %macRegisters_36_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9082 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_52 : Operation 9083 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_5)   --->   "%tmp_3476 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9083 'bitselect' 'tmp_3476' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9084 [1/1] (0.00ns)   --->   "%tmp_2663 = sext i7 %tmp_2662 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9084 'sext' 'tmp_2663' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9085 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_5)   --->   "%tmp_3478 = trunc i70 %p_Val2_3_37_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9085 'trunc' 'tmp_3478' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9086 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_5)   --->   "%tmp_1214 = or i1 %tmp_3478, %tmp_3476" [S4_4/conv1d.h:1535]   --->   Operation 9086 'or' 'tmp_1214' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9087 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_5)   --->   "%tmp_1215 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_37_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9087 'partselect' 'tmp_1215' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9088 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_5)   --->   "%tmp_1216 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1215, i1 %tmp_1214)" [S4_4/conv1d.h:1535]   --->   Operation 9088 'bitconcatenate' 'tmp_1216' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9089 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_37_5 = icmp ne i62 %tmp_1216, 0" [S4_4/conv1d.h:1535]   --->   Operation 9089 'icmp' 'tmp_20_37_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9090 [1/1] (0.80ns)   --->   "%qb_assign_1_37_5 = and i1 %tmp_20_37_5, %tmp_3477" [S4_4/conv1d.h:1535]   --->   Operation 9090 'and' 'qb_assign_1_37_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9091 [1/1] (0.00ns)   --->   "%tmp_21_37_5 = zext i1 %qb_assign_1_37_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9091 'zext' 'tmp_21_37_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp302 = add i8 %tmp_21_37_5, %tmp_2663" [S4_4/conv1d.h:1541]   --->   Operation 9092 'add' 'tmp302' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9093 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_37_5 = add i8 %macRegisters_37_V_l_5, %tmp302" [S4_4/conv1d.h:1541]   --->   Operation 9093 'add' 'p_Val2_7_37_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9094 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_37_5, i8* %macRegisters_37_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9094 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_52 : Operation 9095 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_6)   --->   "%tmp_3479 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_37_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9095 'bitselect' 'tmp_3479' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9096 [1/1] (0.00ns)   --->   "%tmp_2665 = sext i7 %tmp_2664 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9096 'sext' 'tmp_2665' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9097 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_6)   --->   "%tmp_3481 = trunc i70 %p_Val2_3_37_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9097 'trunc' 'tmp_3481' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9098 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_6)   --->   "%tmp_1218 = or i1 %tmp_3481, %tmp_3479" [S4_4/conv1d.h:1535]   --->   Operation 9098 'or' 'tmp_1218' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9099 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_6)   --->   "%tmp_1219 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_37_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9099 'partselect' 'tmp_1219' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9100 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_37_6)   --->   "%tmp_1220 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1219, i1 %tmp_1218)" [S4_4/conv1d.h:1535]   --->   Operation 9100 'bitconcatenate' 'tmp_1220' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9101 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_37_6 = icmp ne i62 %tmp_1220, 0" [S4_4/conv1d.h:1535]   --->   Operation 9101 'icmp' 'tmp_20_37_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9102 [1/1] (0.80ns)   --->   "%qb_assign_1_37_6 = and i1 %tmp_20_37_6, %tmp_3480" [S4_4/conv1d.h:1535]   --->   Operation 9102 'and' 'qb_assign_1_37_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9103 [1/1] (0.00ns)   --->   "%tmp_21_37_6 = zext i1 %qb_assign_1_37_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9103 'zext' 'tmp_21_37_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp303 = add i8 %tmp_21_37_6, %tmp_2665" [S4_4/conv1d.h:1541]   --->   Operation 9104 'add' 'tmp303' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9105 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_37_6 = add i8 %macRegisters_37_V_l_6, %tmp303" [S4_4/conv1d.h:1541]   --->   Operation 9105 'add' 'p_Val2_7_37_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9106 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_37_6, i8* %macRegisters_37_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9106 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_52 : Operation 9107 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_3)   --->   "%tmp_3494 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9107 'bitselect' 'tmp_3494' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9108 [1/1] (0.00ns)   --->   "%tmp_2675 = sext i7 %tmp_2674 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9108 'sext' 'tmp_2675' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9109 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_3)   --->   "%tmp_3496 = trunc i70 %p_Val2_3_38_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9109 'trunc' 'tmp_3496' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9110 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_3)   --->   "%tmp_1238 = or i1 %tmp_3496, %tmp_3494" [S4_4/conv1d.h:1535]   --->   Operation 9110 'or' 'tmp_1238' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9111 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_3)   --->   "%tmp_1239 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_38_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9111 'partselect' 'tmp_1239' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9112 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_3)   --->   "%tmp_1240 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1239, i1 %tmp_1238)" [S4_4/conv1d.h:1535]   --->   Operation 9112 'bitconcatenate' 'tmp_1240' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9113 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_38_3 = icmp ne i62 %tmp_1240, 0" [S4_4/conv1d.h:1535]   --->   Operation 9113 'icmp' 'tmp_20_38_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9114 [1/1] (0.80ns)   --->   "%qb_assign_1_38_3 = and i1 %tmp_20_38_3, %tmp_3495" [S4_4/conv1d.h:1535]   --->   Operation 9114 'and' 'qb_assign_1_38_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9115 [1/1] (0.00ns)   --->   "%tmp_21_38_3 = zext i1 %qb_assign_1_38_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9115 'zext' 'tmp_21_38_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp308 = add i8 %tmp_21_38_3, %tmp_2675" [S4_4/conv1d.h:1541]   --->   Operation 9116 'add' 'tmp308' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9117 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_38_3 = add i8 %macRegisters_38_V_l_3, %tmp308" [S4_4/conv1d.h:1541]   --->   Operation 9117 'add' 'p_Val2_7_38_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9118 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_4)   --->   "%tmp_3497 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9118 'bitselect' 'tmp_3497' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9119 [1/1] (0.00ns)   --->   "%tmp_2677 = sext i7 %tmp_2676 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9119 'sext' 'tmp_2677' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9120 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_4)   --->   "%tmp_3499 = trunc i70 %p_Val2_3_38_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9120 'trunc' 'tmp_3499' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9121 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_4)   --->   "%tmp_1242 = or i1 %tmp_3499, %tmp_3497" [S4_4/conv1d.h:1535]   --->   Operation 9121 'or' 'tmp_1242' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9122 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_4)   --->   "%tmp_1243 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_38_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9122 'partselect' 'tmp_1243' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9123 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_4)   --->   "%tmp_1244 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1243, i1 %tmp_1242)" [S4_4/conv1d.h:1535]   --->   Operation 9123 'bitconcatenate' 'tmp_1244' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9124 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_38_4 = icmp ne i62 %tmp_1244, 0" [S4_4/conv1d.h:1535]   --->   Operation 9124 'icmp' 'tmp_20_38_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9125 [1/1] (0.80ns)   --->   "%qb_assign_1_38_4 = and i1 %tmp_20_38_4, %tmp_3498" [S4_4/conv1d.h:1535]   --->   Operation 9125 'and' 'qb_assign_1_38_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9126 [1/1] (0.00ns)   --->   "%tmp_21_38_4 = zext i1 %qb_assign_1_38_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9126 'zext' 'tmp_21_38_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp309 = add i8 %tmp_21_38_4, %tmp_2677" [S4_4/conv1d.h:1541]   --->   Operation 9127 'add' 'tmp309' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9128 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_38_4 = add i8 %macRegisters_38_V_l_4, %tmp309" [S4_4/conv1d.h:1541]   --->   Operation 9128 'add' 'p_Val2_7_38_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9129 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_38_4, i8* %macRegisters_38_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9129 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_52 : Operation 9130 [1/2] (8.66ns)   --->   "%p_Val2_3_38_5 = mul i70 %OP2_V_38_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9130 'mul' 'p_Val2_3_38_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9131 [1/1] (0.00ns)   --->   "%tmp_2678 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_38_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9131 'partselect' 'tmp_2678' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9132 [1/1] (0.00ns)   --->   "%tmp_3501 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9132 'bitselect' 'tmp_3501' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9133 [1/2] (8.66ns)   --->   "%p_Val2_3_38_6 = mul i70 %OP2_V_38_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9133 'mul' 'p_Val2_3_38_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9134 [1/1] (0.00ns)   --->   "%tmp_2680 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_38_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9134 'partselect' 'tmp_2680' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9135 [1/1] (0.00ns)   --->   "%tmp_3504 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9135 'bitselect' 'tmp_3504' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9136 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_7)   --->   "%tmp_3506 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9136 'bitselect' 'tmp_3506' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9137 [1/1] (0.00ns)   --->   "%tmp_2683 = sext i7 %tmp_2682 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9137 'sext' 'tmp_2683' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9138 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_7)   --->   "%tmp_3508 = trunc i70 %p_Val2_3_38_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9138 'trunc' 'tmp_3508' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9139 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_7)   --->   "%tmp_1254 = or i1 %tmp_3508, %tmp_3506" [S4_4/conv1d.h:1535]   --->   Operation 9139 'or' 'tmp_1254' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9140 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_7)   --->   "%tmp_1255 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_38_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9140 'partselect' 'tmp_1255' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9141 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_7)   --->   "%tmp_1256 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1255, i1 %tmp_1254)" [S4_4/conv1d.h:1535]   --->   Operation 9141 'bitconcatenate' 'tmp_1256' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9142 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_38_7 = icmp ne i62 %tmp_1256, 0" [S4_4/conv1d.h:1535]   --->   Operation 9142 'icmp' 'tmp_20_38_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9143 [1/1] (0.80ns)   --->   "%qb_assign_1_38_7 = and i1 %tmp_20_38_7, %tmp_3507" [S4_4/conv1d.h:1535]   --->   Operation 9143 'and' 'qb_assign_1_38_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9144 [1/1] (0.00ns)   --->   "%tmp_21_38_7 = zext i1 %qb_assign_1_38_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9144 'zext' 'tmp_21_38_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp312 = add i8 %tmp_21_38_7, %tmp_2683" [S4_4/conv1d.h:1541]   --->   Operation 9145 'add' 'tmp312' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9146 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_38_7 = add i8 %macRegisters_38_V_l_7, %tmp312" [S4_4/conv1d.h:1541]   --->   Operation 9146 'add' 'p_Val2_7_38_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9147 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_38_7, i8* %macRegisters_38_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9147 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_52 : Operation 9148 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_2)   --->   "%tmp_3515 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9148 'bitselect' 'tmp_3515' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9149 [1/1] (0.00ns)   --->   "%tmp_2689 = sext i7 %tmp_2688 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9149 'sext' 'tmp_2689' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9150 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_2)   --->   "%tmp_3517 = trunc i70 %p_Val2_3_39_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9150 'trunc' 'tmp_3517' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9151 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_2)   --->   "%tmp_1266 = or i1 %tmp_3517, %tmp_3515" [S4_4/conv1d.h:1535]   --->   Operation 9151 'or' 'tmp_1266' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9152 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_2)   --->   "%tmp_1267 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_39_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9152 'partselect' 'tmp_1267' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9153 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_2)   --->   "%tmp_1268 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1267, i1 %tmp_1266)" [S4_4/conv1d.h:1535]   --->   Operation 9153 'bitconcatenate' 'tmp_1268' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9154 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_39_2 = icmp ne i62 %tmp_1268, 0" [S4_4/conv1d.h:1535]   --->   Operation 9154 'icmp' 'tmp_20_39_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9155 [1/1] (0.80ns)   --->   "%qb_assign_1_39_2 = and i1 %tmp_20_39_2, %tmp_3516" [S4_4/conv1d.h:1535]   --->   Operation 9155 'and' 'qb_assign_1_39_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9156 [1/1] (0.00ns)   --->   "%tmp_21_39_2 = zext i1 %qb_assign_1_39_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9156 'zext' 'tmp_21_39_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp315 = add i8 %tmp_21_39_2, %tmp_2689" [S4_4/conv1d.h:1541]   --->   Operation 9157 'add' 'tmp315' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9158 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_39_2 = add i8 %macRegisters_39_V_l_2, %tmp315" [S4_4/conv1d.h:1541]   --->   Operation 9158 'add' 'p_Val2_7_39_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9159 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_39_2, i8* %macRegisters_39_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9159 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_52 : Operation 9160 [1/2] (8.66ns)   --->   "%p_Val2_3_39_3 = mul i70 %OP2_V_39_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9160 'mul' 'p_Val2_3_39_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9161 [1/1] (0.00ns)   --->   "%tmp_2690 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_39_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9161 'partselect' 'tmp_2690' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9162 [1/1] (0.00ns)   --->   "%tmp_3519 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9162 'bitselect' 'tmp_3519' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9163 [1/2] (8.66ns)   --->   "%p_Val2_3_39_4 = mul i70 %OP2_V_39_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9163 'mul' 'p_Val2_3_39_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9164 [1/1] (0.00ns)   --->   "%tmp_2692 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_39_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9164 'partselect' 'tmp_2692' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9165 [1/1] (0.00ns)   --->   "%tmp_3522 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9165 'bitselect' 'tmp_3522' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9166 [1/1] (0.00ns)   --->   "%OP2_V_39_5_cast = sext i7 %weights25_m_weights_643 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9166 'sext' 'OP2_V_39_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9167 [2/2] (8.66ns)   --->   "%p_Val2_3_39_5 = mul i70 %OP2_V_39_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9167 'mul' 'p_Val2_3_39_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9168 [1/1] (0.00ns)   --->   "%OP2_V_39_6_cast = sext i7 %weights25_m_weights_645 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9168 'sext' 'OP2_V_39_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9169 [2/2] (8.66ns)   --->   "%p_Val2_3_39_6 = mul i70 %OP2_V_39_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9169 'mul' 'p_Val2_3_39_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9170 [1/2] (8.66ns)   --->   "%p_Val2_3_39_7 = mul i70 %OP2_V_39_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9170 'mul' 'p_Val2_3_39_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9171 [1/1] (0.00ns)   --->   "%tmp_2698 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_39_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9171 'partselect' 'tmp_2698' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9172 [1/1] (0.00ns)   --->   "%tmp_3531 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9172 'bitselect' 'tmp_3531' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9173 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39)   --->   "%tmp_3533 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9173 'bitselect' 'tmp_3533' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9174 [1/1] (0.00ns)   --->   "%tmp_2701 = sext i7 %tmp_2700 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9174 'sext' 'tmp_2701' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9175 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39)   --->   "%tmp_3535 = trunc i70 %p_Val2_3_39 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9175 'trunc' 'tmp_3535' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9176 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39)   --->   "%tmp_1290 = or i1 %tmp_3535, %tmp_3533" [S4_4/conv1d.h:1535]   --->   Operation 9176 'or' 'tmp_1290' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9177 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39)   --->   "%tmp_1291 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_39, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9177 'partselect' 'tmp_1291' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9178 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39)   --->   "%tmp_1292 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1291, i1 %tmp_1290)" [S4_4/conv1d.h:1535]   --->   Operation 9178 'bitconcatenate' 'tmp_1292' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9179 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_39 = icmp ne i62 %tmp_1292, 0" [S4_4/conv1d.h:1535]   --->   Operation 9179 'icmp' 'tmp_20_39' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9180 [1/1] (0.80ns)   --->   "%qb_assign_1_39 = and i1 %tmp_20_39, %tmp_3534" [S4_4/conv1d.h:1535]   --->   Operation 9180 'and' 'qb_assign_1_39' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9181 [1/1] (0.00ns)   --->   "%tmp_21_39 = zext i1 %qb_assign_1_39 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9181 'zext' 'tmp_21_39' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp321 = add i8 %tmp_21_39, %tmp_2701" [S4_4/conv1d.h:1541]   --->   Operation 9182 'add' 'tmp321' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9183 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_39 = add i8 %macRegisters_40_V_l, %tmp321" [S4_4/conv1d.h:1541]   --->   Operation 9183 'add' 'p_Val2_7_39' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9184 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_39, i8* %macRegisters_40_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9184 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_52 : Operation 9185 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_1)   --->   "%tmp_3536 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9185 'bitselect' 'tmp_3536' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9186 [1/1] (0.00ns)   --->   "%tmp_2703 = sext i7 %tmp_2702 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9186 'sext' 'tmp_2703' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9187 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_1)   --->   "%tmp_3538 = trunc i70 %p_Val2_3_40_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9187 'trunc' 'tmp_3538' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9188 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_1)   --->   "%tmp_1294 = or i1 %tmp_3538, %tmp_3536" [S4_4/conv1d.h:1535]   --->   Operation 9188 'or' 'tmp_1294' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9189 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_1)   --->   "%tmp_1295 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_40_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9189 'partselect' 'tmp_1295' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9190 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_1)   --->   "%tmp_1296 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1295, i1 %tmp_1294)" [S4_4/conv1d.h:1535]   --->   Operation 9190 'bitconcatenate' 'tmp_1296' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9191 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_40_1 = icmp ne i62 %tmp_1296, 0" [S4_4/conv1d.h:1535]   --->   Operation 9191 'icmp' 'tmp_20_40_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9192 [1/1] (0.80ns)   --->   "%qb_assign_1_40_1 = and i1 %tmp_20_40_1, %tmp_3537" [S4_4/conv1d.h:1535]   --->   Operation 9192 'and' 'qb_assign_1_40_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9193 [1/1] (0.00ns)   --->   "%tmp_21_40_1 = zext i1 %qb_assign_1_40_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9193 'zext' 'tmp_21_40_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp322 = add i8 %tmp_21_40_1, %tmp_2703" [S4_4/conv1d.h:1541]   --->   Operation 9194 'add' 'tmp322' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9195 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_40_1 = add i8 %macRegisters_40_V_l_1, %tmp322" [S4_4/conv1d.h:1541]   --->   Operation 9195 'add' 'p_Val2_7_40_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 9196 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_40_1, i8* %macRegisters_40_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9196 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_52 : Operation 9197 [1/2] (8.66ns)   --->   "%p_Val2_3_40_2 = mul i70 %OP2_V_40_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9197 'mul' 'p_Val2_3_40_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9198 [1/1] (0.00ns)   --->   "%tmp_2704 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_40_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9198 'partselect' 'tmp_2704' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9199 [1/1] (0.00ns)   --->   "%tmp_3540 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9199 'bitselect' 'tmp_3540' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9200 [1/1] (0.00ns)   --->   "%OP2_V_40_3_cast = sext i7 %weights25_m_weights_655 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9200 'sext' 'OP2_V_40_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9201 [2/2] (8.66ns)   --->   "%p_Val2_3_40_3 = mul i70 %OP2_V_40_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9201 'mul' 'p_Val2_3_40_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9202 [1/1] (0.00ns)   --->   "%OP2_V_40_4_cast = sext i7 %weights25_m_weights_657 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9202 'sext' 'OP2_V_40_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9203 [2/2] (8.66ns)   --->   "%p_Val2_3_40_4 = mul i70 %OP2_V_40_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9203 'mul' 'p_Val2_3_40_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9204 [1/2] (2.77ns)   --->   "%weights25_m_weights_659 = load i7* %weights25_m_weights_658, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9204 'load' 'weights25_m_weights_659' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9205 [1/2] (2.77ns)   --->   "%weights25_m_weights_661 = load i7* %weights25_m_weights_660, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9205 'load' 'weights25_m_weights_661' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9206 [1/1] (0.00ns)   --->   "%OP2_V_40_7_cast = sext i7 %weights25_m_weights_663 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9206 'sext' 'OP2_V_40_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9207 [2/2] (8.66ns)   --->   "%p_Val2_3_40_7 = mul i70 %OP2_V_40_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9207 'mul' 'p_Val2_3_40_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9208 [1/2] (8.66ns)   --->   "%p_Val2_3_40 = mul i70 %OP2_V_41_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9208 'mul' 'p_Val2_3_40' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9209 [1/1] (0.00ns)   --->   "%tmp_2716 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_40, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9209 'partselect' 'tmp_2716' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9210 [1/1] (0.00ns)   --->   "%tmp_3558 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9210 'bitselect' 'tmp_3558' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9211 [1/2] (8.66ns)   --->   "%p_Val2_3_41_1 = mul i70 %OP2_V_41_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9211 'mul' 'p_Val2_3_41_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9212 [1/1] (0.00ns)   --->   "%tmp_2718 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_41_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9212 'partselect' 'tmp_2718' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9213 [1/1] (0.00ns)   --->   "%tmp_3561 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9213 'bitselect' 'tmp_3561' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9214 [1/1] (0.00ns)   --->   "%OP2_V_41_2_cast = sext i7 %weights25_m_weights_669 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9214 'sext' 'OP2_V_41_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9215 [2/2] (8.66ns)   --->   "%p_Val2_3_41_2 = mul i70 %OP2_V_41_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9215 'mul' 'p_Val2_3_41_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9216 [1/2] (2.77ns)   --->   "%weights25_m_weights_671 = load i7* %weights25_m_weights_670, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9216 'load' 'weights25_m_weights_671' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9217 [1/2] (2.77ns)   --->   "%weights25_m_weights_673 = load i7* %weights25_m_weights_672, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9217 'load' 'weights25_m_weights_673' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9218 [1/1] (0.00ns)   --->   "%weights25_m_weights_674 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_40" [S4_4/conv1d.h:1529]   --->   Operation 9218 'getelementptr' 'weights25_m_weights_674' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9219 [2/2] (2.77ns)   --->   "%weights25_m_weights_675 = load i7* %weights25_m_weights_674, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9219 'load' 'weights25_m_weights_675' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9220 [1/1] (0.00ns)   --->   "%weights25_m_weights_676 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_40" [S4_4/conv1d.h:1529]   --->   Operation 9220 'getelementptr' 'weights25_m_weights_676' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9221 [2/2] (2.77ns)   --->   "%weights25_m_weights_677 = load i7* %weights25_m_weights_676, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9221 'load' 'weights25_m_weights_677' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9222 [1/2] (2.77ns)   --->   "%weights25_m_weights_679 = load i7* %weights25_m_weights_678, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9222 'load' 'weights25_m_weights_679' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9223 [1/1] (0.00ns)   --->   "%OP2_V_42_cast = sext i7 %weights25_m_weights_681 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9223 'sext' 'OP2_V_42_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9224 [2/2] (8.66ns)   --->   "%p_Val2_3_41 = mul i70 %OP2_V_42_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9224 'mul' 'p_Val2_3_41' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9225 [1/1] (0.00ns)   --->   "%OP2_V_42_1_cast = sext i7 %weights25_m_weights_683 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9225 'sext' 'OP2_V_42_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9226 [2/2] (8.66ns)   --->   "%p_Val2_3_42_1 = mul i70 %OP2_V_42_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9226 'mul' 'p_Val2_3_42_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 9227 [1/2] (2.77ns)   --->   "%weights25_m_weights_685 = load i7* %weights25_m_weights_684, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9227 'load' 'weights25_m_weights_685' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9228 [1/1] (0.00ns)   --->   "%weights25_m_weights_686 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_41" [S4_4/conv1d.h:1529]   --->   Operation 9228 'getelementptr' 'weights25_m_weights_686' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9229 [2/2] (2.77ns)   --->   "%weights25_m_weights_687 = load i7* %weights25_m_weights_686, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9229 'load' 'weights25_m_weights_687' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9230 [1/1] (0.00ns)   --->   "%weights25_m_weights_688 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_41" [S4_4/conv1d.h:1529]   --->   Operation 9230 'getelementptr' 'weights25_m_weights_688' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9231 [2/2] (2.77ns)   --->   "%weights25_m_weights_689 = load i7* %weights25_m_weights_688, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9231 'load' 'weights25_m_weights_689' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9232 [1/1] (0.00ns)   --->   "%weights25_m_weights_694 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_41" [S4_4/conv1d.h:1529]   --->   Operation 9232 'getelementptr' 'weights25_m_weights_694' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9233 [2/2] (2.77ns)   --->   "%weights25_m_weights_695 = load i7* %weights25_m_weights_694, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9233 'load' 'weights25_m_weights_695' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9234 [1/2] (2.77ns)   --->   "%weights25_m_weights_697 = load i7* %weights25_m_weights_696, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9234 'load' 'weights25_m_weights_697' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9235 [1/2] (2.77ns)   --->   "%weights25_m_weights_699 = load i7* %weights25_m_weights_698, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9235 'load' 'weights25_m_weights_699' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9236 [1/1] (0.00ns)   --->   "%weights25_m_weights_700 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_42" [S4_4/conv1d.h:1529]   --->   Operation 9236 'getelementptr' 'weights25_m_weights_700' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9237 [2/2] (2.77ns)   --->   "%weights25_m_weights_701 = load i7* %weights25_m_weights_700, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9237 'load' 'weights25_m_weights_701' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9238 [1/1] (0.00ns)   --->   "%tmp_9_28 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 -10, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 9238 'bitconcatenate' 'tmp_9_28' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9239 [1/1] (0.00ns)   --->   "%tmp_10_43 = zext i11 %tmp_9_28 to i64" [S4_4/conv1d.h:1529]   --->   Operation 9239 'zext' 'tmp_10_43' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9240 [1/1] (0.00ns)   --->   "%weights25_m_weights_712 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_43" [S4_4/conv1d.h:1529]   --->   Operation 9240 'getelementptr' 'weights25_m_weights_712' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9241 [2/2] (2.77ns)   --->   "%weights25_m_weights_713 = load i7* %weights25_m_weights_712, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9241 'load' 'weights25_m_weights_713' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9242 [1/1] (0.00ns)   --->   "%weights25_m_weights_714 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_43" [S4_4/conv1d.h:1529]   --->   Operation 9242 'getelementptr' 'weights25_m_weights_714' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_52 : Operation 9243 [2/2] (2.77ns)   --->   "%weights25_m_weights_715 = load i7* %weights25_m_weights_714, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9243 'load' 'weights25_m_weights_715' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_52 : Operation 9244 [1/1] (0.00ns)   --->   "%tmp_9_30 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 -9, i6 %sy)" [S4_4/conv1d.h:1529]   --->   Operation 9244 'bitconcatenate' 'tmp_9_30' <Predicate = (!tmp_1)> <Delay = 0.00>

State 53 <SV = 49> <Delay = 8.66>
ST_53 : Operation 9245 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_37_3, i8* %macRegisters_37_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9245 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_53 : Operation 9246 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_5)   --->   "%tmp_3500 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9246 'bitselect' 'tmp_3500' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9247 [1/1] (0.00ns)   --->   "%tmp_2679 = sext i7 %tmp_2678 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9247 'sext' 'tmp_2679' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9248 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_5)   --->   "%tmp_3502 = trunc i70 %p_Val2_3_38_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9248 'trunc' 'tmp_3502' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9249 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_5)   --->   "%tmp_1246 = or i1 %tmp_3502, %tmp_3500" [S4_4/conv1d.h:1535]   --->   Operation 9249 'or' 'tmp_1246' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9250 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_5)   --->   "%tmp_1247 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_38_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9250 'partselect' 'tmp_1247' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9251 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_5)   --->   "%tmp_1248 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1247, i1 %tmp_1246)" [S4_4/conv1d.h:1535]   --->   Operation 9251 'bitconcatenate' 'tmp_1248' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9252 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_38_5 = icmp ne i62 %tmp_1248, 0" [S4_4/conv1d.h:1535]   --->   Operation 9252 'icmp' 'tmp_20_38_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9253 [1/1] (0.80ns)   --->   "%qb_assign_1_38_5 = and i1 %tmp_20_38_5, %tmp_3501" [S4_4/conv1d.h:1535]   --->   Operation 9253 'and' 'qb_assign_1_38_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9254 [1/1] (0.00ns)   --->   "%tmp_21_38_5 = zext i1 %qb_assign_1_38_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9254 'zext' 'tmp_21_38_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp310 = add i8 %tmp_21_38_5, %tmp_2679" [S4_4/conv1d.h:1541]   --->   Operation 9255 'add' 'tmp310' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9256 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_38_5 = add i8 %macRegisters_38_V_l_5, %tmp310" [S4_4/conv1d.h:1541]   --->   Operation 9256 'add' 'p_Val2_7_38_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9257 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_38_5, i8* %macRegisters_38_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9257 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_53 : Operation 9258 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_6)   --->   "%tmp_3503 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_38_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9258 'bitselect' 'tmp_3503' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9259 [1/1] (0.00ns)   --->   "%tmp_2681 = sext i7 %tmp_2680 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9259 'sext' 'tmp_2681' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9260 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_6)   --->   "%tmp_3505 = trunc i70 %p_Val2_3_38_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9260 'trunc' 'tmp_3505' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9261 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_6)   --->   "%tmp_1250 = or i1 %tmp_3505, %tmp_3503" [S4_4/conv1d.h:1535]   --->   Operation 9261 'or' 'tmp_1250' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9262 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_6)   --->   "%tmp_1251 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_38_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9262 'partselect' 'tmp_1251' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9263 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_38_6)   --->   "%tmp_1252 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1251, i1 %tmp_1250)" [S4_4/conv1d.h:1535]   --->   Operation 9263 'bitconcatenate' 'tmp_1252' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9264 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_38_6 = icmp ne i62 %tmp_1252, 0" [S4_4/conv1d.h:1535]   --->   Operation 9264 'icmp' 'tmp_20_38_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9265 [1/1] (0.80ns)   --->   "%qb_assign_1_38_6 = and i1 %tmp_20_38_6, %tmp_3504" [S4_4/conv1d.h:1535]   --->   Operation 9265 'and' 'qb_assign_1_38_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9266 [1/1] (0.00ns)   --->   "%tmp_21_38_6 = zext i1 %qb_assign_1_38_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9266 'zext' 'tmp_21_38_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp311 = add i8 %tmp_21_38_6, %tmp_2681" [S4_4/conv1d.h:1541]   --->   Operation 9267 'add' 'tmp311' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9268 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_38_6 = add i8 %macRegisters_38_V_l_6, %tmp311" [S4_4/conv1d.h:1541]   --->   Operation 9268 'add' 'p_Val2_7_38_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9269 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_38_6, i8* %macRegisters_38_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9269 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_53 : Operation 9270 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_3)   --->   "%tmp_3518 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9270 'bitselect' 'tmp_3518' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9271 [1/1] (0.00ns)   --->   "%tmp_2691 = sext i7 %tmp_2690 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9271 'sext' 'tmp_2691' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9272 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_3)   --->   "%tmp_3520 = trunc i70 %p_Val2_3_39_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9272 'trunc' 'tmp_3520' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9273 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_3)   --->   "%tmp_1270 = or i1 %tmp_3520, %tmp_3518" [S4_4/conv1d.h:1535]   --->   Operation 9273 'or' 'tmp_1270' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9274 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_3)   --->   "%tmp_1271 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_39_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9274 'partselect' 'tmp_1271' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9275 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_3)   --->   "%tmp_1272 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1271, i1 %tmp_1270)" [S4_4/conv1d.h:1535]   --->   Operation 9275 'bitconcatenate' 'tmp_1272' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9276 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_39_3 = icmp ne i62 %tmp_1272, 0" [S4_4/conv1d.h:1535]   --->   Operation 9276 'icmp' 'tmp_20_39_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9277 [1/1] (0.80ns)   --->   "%qb_assign_1_39_3 = and i1 %tmp_20_39_3, %tmp_3519" [S4_4/conv1d.h:1535]   --->   Operation 9277 'and' 'qb_assign_1_39_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9278 [1/1] (0.00ns)   --->   "%tmp_21_39_3 = zext i1 %qb_assign_1_39_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9278 'zext' 'tmp_21_39_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp316 = add i8 %tmp_21_39_3, %tmp_2691" [S4_4/conv1d.h:1541]   --->   Operation 9279 'add' 'tmp316' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9280 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_39_3 = add i8 %macRegisters_39_V_l_3, %tmp316" [S4_4/conv1d.h:1541]   --->   Operation 9280 'add' 'p_Val2_7_39_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9281 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_4)   --->   "%tmp_3521 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9281 'bitselect' 'tmp_3521' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9282 [1/1] (0.00ns)   --->   "%tmp_2693 = sext i7 %tmp_2692 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9282 'sext' 'tmp_2693' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9283 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_4)   --->   "%tmp_3523 = trunc i70 %p_Val2_3_39_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9283 'trunc' 'tmp_3523' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9284 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_4)   --->   "%tmp_1274 = or i1 %tmp_3523, %tmp_3521" [S4_4/conv1d.h:1535]   --->   Operation 9284 'or' 'tmp_1274' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9285 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_4)   --->   "%tmp_1275 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_39_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9285 'partselect' 'tmp_1275' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9286 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_4)   --->   "%tmp_1276 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1275, i1 %tmp_1274)" [S4_4/conv1d.h:1535]   --->   Operation 9286 'bitconcatenate' 'tmp_1276' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9287 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_39_4 = icmp ne i62 %tmp_1276, 0" [S4_4/conv1d.h:1535]   --->   Operation 9287 'icmp' 'tmp_20_39_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9288 [1/1] (0.80ns)   --->   "%qb_assign_1_39_4 = and i1 %tmp_20_39_4, %tmp_3522" [S4_4/conv1d.h:1535]   --->   Operation 9288 'and' 'qb_assign_1_39_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9289 [1/1] (0.00ns)   --->   "%tmp_21_39_4 = zext i1 %qb_assign_1_39_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9289 'zext' 'tmp_21_39_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp317 = add i8 %tmp_21_39_4, %tmp_2693" [S4_4/conv1d.h:1541]   --->   Operation 9290 'add' 'tmp317' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9291 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_39_4 = add i8 %macRegisters_39_V_l_4, %tmp317" [S4_4/conv1d.h:1541]   --->   Operation 9291 'add' 'p_Val2_7_39_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9292 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_39_4, i8* %macRegisters_39_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9292 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_53 : Operation 9293 [1/2] (8.66ns)   --->   "%p_Val2_3_39_5 = mul i70 %OP2_V_39_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9293 'mul' 'p_Val2_3_39_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9294 [1/1] (0.00ns)   --->   "%tmp_2694 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_39_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9294 'partselect' 'tmp_2694' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9295 [1/1] (0.00ns)   --->   "%tmp_3525 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9295 'bitselect' 'tmp_3525' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9296 [1/2] (8.66ns)   --->   "%p_Val2_3_39_6 = mul i70 %OP2_V_39_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9296 'mul' 'p_Val2_3_39_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9297 [1/1] (0.00ns)   --->   "%tmp_2696 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_39_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9297 'partselect' 'tmp_2696' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9298 [1/1] (0.00ns)   --->   "%tmp_3528 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9298 'bitselect' 'tmp_3528' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9299 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_7)   --->   "%tmp_3530 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9299 'bitselect' 'tmp_3530' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9300 [1/1] (0.00ns)   --->   "%tmp_2699 = sext i7 %tmp_2698 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9300 'sext' 'tmp_2699' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9301 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_7)   --->   "%tmp_3532 = trunc i70 %p_Val2_3_39_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9301 'trunc' 'tmp_3532' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9302 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_7)   --->   "%tmp_1286 = or i1 %tmp_3532, %tmp_3530" [S4_4/conv1d.h:1535]   --->   Operation 9302 'or' 'tmp_1286' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9303 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_7)   --->   "%tmp_1287 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_39_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9303 'partselect' 'tmp_1287' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9304 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_7)   --->   "%tmp_1288 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1287, i1 %tmp_1286)" [S4_4/conv1d.h:1535]   --->   Operation 9304 'bitconcatenate' 'tmp_1288' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9305 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_39_7 = icmp ne i62 %tmp_1288, 0" [S4_4/conv1d.h:1535]   --->   Operation 9305 'icmp' 'tmp_20_39_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9306 [1/1] (0.80ns)   --->   "%qb_assign_1_39_7 = and i1 %tmp_20_39_7, %tmp_3531" [S4_4/conv1d.h:1535]   --->   Operation 9306 'and' 'qb_assign_1_39_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9307 [1/1] (0.00ns)   --->   "%tmp_21_39_7 = zext i1 %qb_assign_1_39_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9307 'zext' 'tmp_21_39_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp320 = add i8 %tmp_21_39_7, %tmp_2699" [S4_4/conv1d.h:1541]   --->   Operation 9308 'add' 'tmp320' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9309 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_39_7 = add i8 %macRegisters_39_V_l_7, %tmp320" [S4_4/conv1d.h:1541]   --->   Operation 9309 'add' 'p_Val2_7_39_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9310 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_39_7, i8* %macRegisters_39_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9310 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_53 : Operation 9311 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_2)   --->   "%tmp_3539 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9311 'bitselect' 'tmp_3539' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9312 [1/1] (0.00ns)   --->   "%tmp_2705 = sext i7 %tmp_2704 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9312 'sext' 'tmp_2705' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9313 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_2)   --->   "%tmp_3541 = trunc i70 %p_Val2_3_40_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9313 'trunc' 'tmp_3541' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9314 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_2)   --->   "%tmp_1298 = or i1 %tmp_3541, %tmp_3539" [S4_4/conv1d.h:1535]   --->   Operation 9314 'or' 'tmp_1298' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9315 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_2)   --->   "%tmp_1299 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_40_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9315 'partselect' 'tmp_1299' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9316 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_2)   --->   "%tmp_1300 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1299, i1 %tmp_1298)" [S4_4/conv1d.h:1535]   --->   Operation 9316 'bitconcatenate' 'tmp_1300' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9317 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_40_2 = icmp ne i62 %tmp_1300, 0" [S4_4/conv1d.h:1535]   --->   Operation 9317 'icmp' 'tmp_20_40_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9318 [1/1] (0.80ns)   --->   "%qb_assign_1_40_2 = and i1 %tmp_20_40_2, %tmp_3540" [S4_4/conv1d.h:1535]   --->   Operation 9318 'and' 'qb_assign_1_40_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9319 [1/1] (0.00ns)   --->   "%tmp_21_40_2 = zext i1 %qb_assign_1_40_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9319 'zext' 'tmp_21_40_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp323 = add i8 %tmp_21_40_2, %tmp_2705" [S4_4/conv1d.h:1541]   --->   Operation 9320 'add' 'tmp323' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9321 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_40_2 = add i8 %macRegisters_40_V_l_2, %tmp323" [S4_4/conv1d.h:1541]   --->   Operation 9321 'add' 'p_Val2_7_40_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9322 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_40_2, i8* %macRegisters_40_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9322 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_53 : Operation 9323 [1/2] (8.66ns)   --->   "%p_Val2_3_40_3 = mul i70 %OP2_V_40_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9323 'mul' 'p_Val2_3_40_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9324 [1/1] (0.00ns)   --->   "%tmp_2706 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_40_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9324 'partselect' 'tmp_2706' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9325 [1/1] (0.00ns)   --->   "%tmp_3543 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9325 'bitselect' 'tmp_3543' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9326 [1/2] (8.66ns)   --->   "%p_Val2_3_40_4 = mul i70 %OP2_V_40_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9326 'mul' 'p_Val2_3_40_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9327 [1/1] (0.00ns)   --->   "%tmp_2708 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_40_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9327 'partselect' 'tmp_2708' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9328 [1/1] (0.00ns)   --->   "%tmp_3546 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9328 'bitselect' 'tmp_3546' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9329 [1/1] (0.00ns)   --->   "%OP2_V_40_5_cast = sext i7 %weights25_m_weights_659 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9329 'sext' 'OP2_V_40_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9330 [2/2] (8.66ns)   --->   "%p_Val2_3_40_5 = mul i70 %OP2_V_40_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9330 'mul' 'p_Val2_3_40_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9331 [1/1] (0.00ns)   --->   "%OP2_V_40_6_cast = sext i7 %weights25_m_weights_661 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9331 'sext' 'OP2_V_40_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9332 [2/2] (8.66ns)   --->   "%p_Val2_3_40_6 = mul i70 %OP2_V_40_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9332 'mul' 'p_Val2_3_40_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9333 [1/2] (8.66ns)   --->   "%p_Val2_3_40_7 = mul i70 %OP2_V_40_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9333 'mul' 'p_Val2_3_40_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9334 [1/1] (0.00ns)   --->   "%tmp_2714 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_40_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9334 'partselect' 'tmp_2714' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9335 [1/1] (0.00ns)   --->   "%tmp_3555 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9335 'bitselect' 'tmp_3555' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9336 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40)   --->   "%tmp_3557 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9336 'bitselect' 'tmp_3557' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9337 [1/1] (0.00ns)   --->   "%tmp_2717 = sext i7 %tmp_2716 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9337 'sext' 'tmp_2717' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9338 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40)   --->   "%tmp_3559 = trunc i70 %p_Val2_3_40 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9338 'trunc' 'tmp_3559' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9339 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40)   --->   "%tmp_1322 = or i1 %tmp_3559, %tmp_3557" [S4_4/conv1d.h:1535]   --->   Operation 9339 'or' 'tmp_1322' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9340 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40)   --->   "%tmp_1323 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_40, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9340 'partselect' 'tmp_1323' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9341 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40)   --->   "%tmp_1324 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1323, i1 %tmp_1322)" [S4_4/conv1d.h:1535]   --->   Operation 9341 'bitconcatenate' 'tmp_1324' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9342 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_40 = icmp ne i62 %tmp_1324, 0" [S4_4/conv1d.h:1535]   --->   Operation 9342 'icmp' 'tmp_20_40' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9343 [1/1] (0.80ns)   --->   "%qb_assign_1_40 = and i1 %tmp_20_40, %tmp_3558" [S4_4/conv1d.h:1535]   --->   Operation 9343 'and' 'qb_assign_1_40' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9344 [1/1] (0.00ns)   --->   "%tmp_21_40 = zext i1 %qb_assign_1_40 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9344 'zext' 'tmp_21_40' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp329 = add i8 %tmp_21_40, %tmp_2717" [S4_4/conv1d.h:1541]   --->   Operation 9345 'add' 'tmp329' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9346 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_40 = add i8 %macRegisters_41_V_l, %tmp329" [S4_4/conv1d.h:1541]   --->   Operation 9346 'add' 'p_Val2_7_40' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9347 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_40, i8* %macRegisters_41_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9347 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_53 : Operation 9348 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_1)   --->   "%tmp_3560 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9348 'bitselect' 'tmp_3560' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9349 [1/1] (0.00ns)   --->   "%tmp_2719 = sext i7 %tmp_2718 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9349 'sext' 'tmp_2719' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9350 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_1)   --->   "%tmp_3562 = trunc i70 %p_Val2_3_41_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9350 'trunc' 'tmp_3562' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9351 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_1)   --->   "%tmp_1326 = or i1 %tmp_3562, %tmp_3560" [S4_4/conv1d.h:1535]   --->   Operation 9351 'or' 'tmp_1326' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9352 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_1)   --->   "%tmp_1327 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_41_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9352 'partselect' 'tmp_1327' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9353 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_1)   --->   "%tmp_1328 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1327, i1 %tmp_1326)" [S4_4/conv1d.h:1535]   --->   Operation 9353 'bitconcatenate' 'tmp_1328' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9354 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_41_1 = icmp ne i62 %tmp_1328, 0" [S4_4/conv1d.h:1535]   --->   Operation 9354 'icmp' 'tmp_20_41_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9355 [1/1] (0.80ns)   --->   "%qb_assign_1_41_1 = and i1 %tmp_20_41_1, %tmp_3561" [S4_4/conv1d.h:1535]   --->   Operation 9355 'and' 'qb_assign_1_41_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9356 [1/1] (0.00ns)   --->   "%tmp_21_41_1 = zext i1 %qb_assign_1_41_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9356 'zext' 'tmp_21_41_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp330 = add i8 %tmp_21_41_1, %tmp_2719" [S4_4/conv1d.h:1541]   --->   Operation 9357 'add' 'tmp330' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9358 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_41_1 = add i8 %macRegisters_41_V_l_1, %tmp330" [S4_4/conv1d.h:1541]   --->   Operation 9358 'add' 'p_Val2_7_41_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 9359 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_41_1, i8* %macRegisters_41_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9359 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_53 : Operation 9360 [1/2] (8.66ns)   --->   "%p_Val2_3_41_2 = mul i70 %OP2_V_41_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9360 'mul' 'p_Val2_3_41_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9361 [1/1] (0.00ns)   --->   "%tmp_2720 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_41_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9361 'partselect' 'tmp_2720' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9362 [1/1] (0.00ns)   --->   "%tmp_3564 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9362 'bitselect' 'tmp_3564' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9363 [1/1] (0.00ns)   --->   "%OP2_V_41_3_cast = sext i7 %weights25_m_weights_671 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9363 'sext' 'OP2_V_41_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9364 [2/2] (8.66ns)   --->   "%p_Val2_3_41_3 = mul i70 %OP2_V_41_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9364 'mul' 'p_Val2_3_41_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9365 [1/1] (0.00ns)   --->   "%OP2_V_41_4_cast = sext i7 %weights25_m_weights_673 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9365 'sext' 'OP2_V_41_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9366 [2/2] (8.66ns)   --->   "%p_Val2_3_41_4 = mul i70 %OP2_V_41_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9366 'mul' 'p_Val2_3_41_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9367 [1/2] (2.77ns)   --->   "%weights25_m_weights_675 = load i7* %weights25_m_weights_674, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9367 'load' 'weights25_m_weights_675' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9368 [1/2] (2.77ns)   --->   "%weights25_m_weights_677 = load i7* %weights25_m_weights_676, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9368 'load' 'weights25_m_weights_677' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9369 [1/1] (0.00ns)   --->   "%OP2_V_41_7_cast = sext i7 %weights25_m_weights_679 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9369 'sext' 'OP2_V_41_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9370 [2/2] (8.66ns)   --->   "%p_Val2_3_41_7 = mul i70 %OP2_V_41_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9370 'mul' 'p_Val2_3_41_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9371 [1/2] (8.66ns)   --->   "%p_Val2_3_41 = mul i70 %OP2_V_42_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9371 'mul' 'p_Val2_3_41' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9372 [1/1] (0.00ns)   --->   "%tmp_2732 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_41, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9372 'partselect' 'tmp_2732' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9373 [1/1] (0.00ns)   --->   "%tmp_3582 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9373 'bitselect' 'tmp_3582' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9374 [1/2] (8.66ns)   --->   "%p_Val2_3_42_1 = mul i70 %OP2_V_42_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9374 'mul' 'p_Val2_3_42_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9375 [1/1] (0.00ns)   --->   "%tmp_2734 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_42_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9375 'partselect' 'tmp_2734' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9376 [1/1] (0.00ns)   --->   "%tmp_3585 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9376 'bitselect' 'tmp_3585' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9377 [1/1] (0.00ns)   --->   "%OP2_V_42_2_cast = sext i7 %weights25_m_weights_685 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9377 'sext' 'OP2_V_42_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9378 [2/2] (8.66ns)   --->   "%p_Val2_3_42_2 = mul i70 %OP2_V_42_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9378 'mul' 'p_Val2_3_42_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9379 [1/2] (2.77ns)   --->   "%weights25_m_weights_687 = load i7* %weights25_m_weights_686, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9379 'load' 'weights25_m_weights_687' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9380 [1/2] (2.77ns)   --->   "%weights25_m_weights_689 = load i7* %weights25_m_weights_688, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9380 'load' 'weights25_m_weights_689' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9381 [1/1] (0.00ns)   --->   "%weights25_m_weights_690 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_41" [S4_4/conv1d.h:1529]   --->   Operation 9381 'getelementptr' 'weights25_m_weights_690' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9382 [2/2] (2.77ns)   --->   "%weights25_m_weights_691 = load i7* %weights25_m_weights_690, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9382 'load' 'weights25_m_weights_691' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9383 [1/1] (0.00ns)   --->   "%weights25_m_weights_692 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_41" [S4_4/conv1d.h:1529]   --->   Operation 9383 'getelementptr' 'weights25_m_weights_692' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9384 [2/2] (2.77ns)   --->   "%weights25_m_weights_693 = load i7* %weights25_m_weights_692, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9384 'load' 'weights25_m_weights_693' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9385 [1/2] (2.77ns)   --->   "%weights25_m_weights_695 = load i7* %weights25_m_weights_694, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9385 'load' 'weights25_m_weights_695' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9386 [1/1] (0.00ns)   --->   "%OP2_V_43_cast = sext i7 %weights25_m_weights_697 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9386 'sext' 'OP2_V_43_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9387 [2/2] (8.66ns)   --->   "%p_Val2_3_42 = mul i70 %OP2_V_43_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9387 'mul' 'p_Val2_3_42' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9388 [1/1] (0.00ns)   --->   "%OP2_V_43_1_cast = sext i7 %weights25_m_weights_699 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9388 'sext' 'OP2_V_43_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9389 [2/2] (8.66ns)   --->   "%p_Val2_3_43_1 = mul i70 %OP2_V_43_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9389 'mul' 'p_Val2_3_43_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9390 [1/2] (2.77ns)   --->   "%weights25_m_weights_701 = load i7* %weights25_m_weights_700, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9390 'load' 'weights25_m_weights_701' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9391 [1/1] (0.00ns)   --->   "%weights25_m_weights_702 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_42" [S4_4/conv1d.h:1529]   --->   Operation 9391 'getelementptr' 'weights25_m_weights_702' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9392 [2/2] (2.77ns)   --->   "%weights25_m_weights_703 = load i7* %weights25_m_weights_702, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9392 'load' 'weights25_m_weights_703' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9393 [1/1] (0.00ns)   --->   "%weights25_m_weights_704 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_42" [S4_4/conv1d.h:1529]   --->   Operation 9393 'getelementptr' 'weights25_m_weights_704' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9394 [2/2] (2.77ns)   --->   "%weights25_m_weights_705 = load i7* %weights25_m_weights_704, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9394 'load' 'weights25_m_weights_705' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9395 [1/1] (0.00ns)   --->   "%weights25_m_weights_710 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_42" [S4_4/conv1d.h:1529]   --->   Operation 9395 'getelementptr' 'weights25_m_weights_710' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9396 [2/2] (2.77ns)   --->   "%weights25_m_weights_711 = load i7* %weights25_m_weights_710, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9396 'load' 'weights25_m_weights_711' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9397 [1/2] (2.77ns)   --->   "%weights25_m_weights_713 = load i7* %weights25_m_weights_712, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9397 'load' 'weights25_m_weights_713' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9398 [1/2] (2.77ns)   --->   "%weights25_m_weights_715 = load i7* %weights25_m_weights_714, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9398 'load' 'weights25_m_weights_715' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9399 [1/1] (0.00ns)   --->   "%weights25_m_weights_716 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_43" [S4_4/conv1d.h:1529]   --->   Operation 9399 'getelementptr' 'weights25_m_weights_716' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9400 [2/2] (2.77ns)   --->   "%weights25_m_weights_717 = load i7* %weights25_m_weights_716, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9400 'load' 'weights25_m_weights_717' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9401 [1/1] (1.70ns)   --->   "%tmp_9_29 = add i11 -608, %sy_cast" [S4_4/conv1d.h:1529]   --->   Operation 9401 'add' 'tmp_9_29' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 9402 [1/1] (0.00ns)   --->   "%tmp_10_44 = zext i11 %tmp_9_29 to i64" [S4_4/conv1d.h:1529]   --->   Operation 9402 'zext' 'tmp_10_44' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9403 [1/1] (0.00ns)   --->   "%weights25_m_weights_728 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_44" [S4_4/conv1d.h:1529]   --->   Operation 9403 'getelementptr' 'weights25_m_weights_728' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9404 [2/2] (2.77ns)   --->   "%weights25_m_weights_729 = load i7* %weights25_m_weights_728, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9404 'load' 'weights25_m_weights_729' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_53 : Operation 9405 [1/1] (0.00ns)   --->   "%weights25_m_weights_730 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_44" [S4_4/conv1d.h:1529]   --->   Operation 9405 'getelementptr' 'weights25_m_weights_730' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_53 : Operation 9406 [2/2] (2.77ns)   --->   "%weights25_m_weights_731 = load i7* %weights25_m_weights_730, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9406 'load' 'weights25_m_weights_731' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 54 <SV = 50> <Delay = 8.66>
ST_54 : Operation 9407 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_38_3, i8* %macRegisters_38_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9407 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_54 : Operation 9408 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_5)   --->   "%tmp_3524 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9408 'bitselect' 'tmp_3524' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9409 [1/1] (0.00ns)   --->   "%tmp_2695 = sext i7 %tmp_2694 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9409 'sext' 'tmp_2695' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9410 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_5)   --->   "%tmp_3526 = trunc i70 %p_Val2_3_39_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9410 'trunc' 'tmp_3526' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9411 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_5)   --->   "%tmp_1278 = or i1 %tmp_3526, %tmp_3524" [S4_4/conv1d.h:1535]   --->   Operation 9411 'or' 'tmp_1278' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9412 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_5)   --->   "%tmp_1279 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_39_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9412 'partselect' 'tmp_1279' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9413 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_5)   --->   "%tmp_1280 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1279, i1 %tmp_1278)" [S4_4/conv1d.h:1535]   --->   Operation 9413 'bitconcatenate' 'tmp_1280' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9414 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_39_5 = icmp ne i62 %tmp_1280, 0" [S4_4/conv1d.h:1535]   --->   Operation 9414 'icmp' 'tmp_20_39_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9415 [1/1] (0.80ns)   --->   "%qb_assign_1_39_5 = and i1 %tmp_20_39_5, %tmp_3525" [S4_4/conv1d.h:1535]   --->   Operation 9415 'and' 'qb_assign_1_39_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9416 [1/1] (0.00ns)   --->   "%tmp_21_39_5 = zext i1 %qb_assign_1_39_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9416 'zext' 'tmp_21_39_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp318 = add i8 %tmp_21_39_5, %tmp_2695" [S4_4/conv1d.h:1541]   --->   Operation 9417 'add' 'tmp318' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9418 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_39_5 = add i8 %macRegisters_39_V_l_5, %tmp318" [S4_4/conv1d.h:1541]   --->   Operation 9418 'add' 'p_Val2_7_39_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9419 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_39_5, i8* %macRegisters_39_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9419 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_54 : Operation 9420 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_6)   --->   "%tmp_3527 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_39_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9420 'bitselect' 'tmp_3527' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9421 [1/1] (0.00ns)   --->   "%tmp_2697 = sext i7 %tmp_2696 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9421 'sext' 'tmp_2697' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9422 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_6)   --->   "%tmp_3529 = trunc i70 %p_Val2_3_39_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9422 'trunc' 'tmp_3529' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9423 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_6)   --->   "%tmp_1282 = or i1 %tmp_3529, %tmp_3527" [S4_4/conv1d.h:1535]   --->   Operation 9423 'or' 'tmp_1282' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9424 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_6)   --->   "%tmp_1283 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_39_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9424 'partselect' 'tmp_1283' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9425 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_39_6)   --->   "%tmp_1284 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1283, i1 %tmp_1282)" [S4_4/conv1d.h:1535]   --->   Operation 9425 'bitconcatenate' 'tmp_1284' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9426 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_39_6 = icmp ne i62 %tmp_1284, 0" [S4_4/conv1d.h:1535]   --->   Operation 9426 'icmp' 'tmp_20_39_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9427 [1/1] (0.80ns)   --->   "%qb_assign_1_39_6 = and i1 %tmp_20_39_6, %tmp_3528" [S4_4/conv1d.h:1535]   --->   Operation 9427 'and' 'qb_assign_1_39_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9428 [1/1] (0.00ns)   --->   "%tmp_21_39_6 = zext i1 %qb_assign_1_39_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9428 'zext' 'tmp_21_39_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp319 = add i8 %tmp_21_39_6, %tmp_2697" [S4_4/conv1d.h:1541]   --->   Operation 9429 'add' 'tmp319' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9430 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_39_6 = add i8 %macRegisters_39_V_l_6, %tmp319" [S4_4/conv1d.h:1541]   --->   Operation 9430 'add' 'p_Val2_7_39_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9431 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_39_6, i8* %macRegisters_39_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9431 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_54 : Operation 9432 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_3)   --->   "%tmp_3542 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9432 'bitselect' 'tmp_3542' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9433 [1/1] (0.00ns)   --->   "%tmp_2707 = sext i7 %tmp_2706 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9433 'sext' 'tmp_2707' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9434 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_3)   --->   "%tmp_3544 = trunc i70 %p_Val2_3_40_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9434 'trunc' 'tmp_3544' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9435 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_3)   --->   "%tmp_1302 = or i1 %tmp_3544, %tmp_3542" [S4_4/conv1d.h:1535]   --->   Operation 9435 'or' 'tmp_1302' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9436 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_3)   --->   "%tmp_1303 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_40_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9436 'partselect' 'tmp_1303' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9437 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_3)   --->   "%tmp_1304 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1303, i1 %tmp_1302)" [S4_4/conv1d.h:1535]   --->   Operation 9437 'bitconcatenate' 'tmp_1304' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9438 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_40_3 = icmp ne i62 %tmp_1304, 0" [S4_4/conv1d.h:1535]   --->   Operation 9438 'icmp' 'tmp_20_40_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9439 [1/1] (0.80ns)   --->   "%qb_assign_1_40_3 = and i1 %tmp_20_40_3, %tmp_3543" [S4_4/conv1d.h:1535]   --->   Operation 9439 'and' 'qb_assign_1_40_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9440 [1/1] (0.00ns)   --->   "%tmp_21_40_3 = zext i1 %qb_assign_1_40_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9440 'zext' 'tmp_21_40_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp324 = add i8 %tmp_21_40_3, %tmp_2707" [S4_4/conv1d.h:1541]   --->   Operation 9441 'add' 'tmp324' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9442 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_40_3 = add i8 %macRegisters_40_V_l_3, %tmp324" [S4_4/conv1d.h:1541]   --->   Operation 9442 'add' 'p_Val2_7_40_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9443 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_4)   --->   "%tmp_3545 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9443 'bitselect' 'tmp_3545' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9444 [1/1] (0.00ns)   --->   "%tmp_2709 = sext i7 %tmp_2708 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9444 'sext' 'tmp_2709' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9445 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_4)   --->   "%tmp_3547 = trunc i70 %p_Val2_3_40_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9445 'trunc' 'tmp_3547' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9446 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_4)   --->   "%tmp_1306 = or i1 %tmp_3547, %tmp_3545" [S4_4/conv1d.h:1535]   --->   Operation 9446 'or' 'tmp_1306' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9447 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_4)   --->   "%tmp_1307 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_40_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9447 'partselect' 'tmp_1307' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9448 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_4)   --->   "%tmp_1308 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1307, i1 %tmp_1306)" [S4_4/conv1d.h:1535]   --->   Operation 9448 'bitconcatenate' 'tmp_1308' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9449 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_40_4 = icmp ne i62 %tmp_1308, 0" [S4_4/conv1d.h:1535]   --->   Operation 9449 'icmp' 'tmp_20_40_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9450 [1/1] (0.80ns)   --->   "%qb_assign_1_40_4 = and i1 %tmp_20_40_4, %tmp_3546" [S4_4/conv1d.h:1535]   --->   Operation 9450 'and' 'qb_assign_1_40_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9451 [1/1] (0.00ns)   --->   "%tmp_21_40_4 = zext i1 %qb_assign_1_40_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9451 'zext' 'tmp_21_40_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp325 = add i8 %tmp_21_40_4, %tmp_2709" [S4_4/conv1d.h:1541]   --->   Operation 9452 'add' 'tmp325' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9453 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_40_4 = add i8 %macRegisters_40_V_l_4, %tmp325" [S4_4/conv1d.h:1541]   --->   Operation 9453 'add' 'p_Val2_7_40_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9454 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_40_4, i8* %macRegisters_40_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9454 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_54 : Operation 9455 [1/2] (8.66ns)   --->   "%p_Val2_3_40_5 = mul i70 %OP2_V_40_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9455 'mul' 'p_Val2_3_40_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9456 [1/1] (0.00ns)   --->   "%tmp_2710 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_40_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9456 'partselect' 'tmp_2710' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9457 [1/1] (0.00ns)   --->   "%tmp_3549 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9457 'bitselect' 'tmp_3549' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9458 [1/2] (8.66ns)   --->   "%p_Val2_3_40_6 = mul i70 %OP2_V_40_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9458 'mul' 'p_Val2_3_40_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9459 [1/1] (0.00ns)   --->   "%tmp_2712 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_40_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9459 'partselect' 'tmp_2712' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9460 [1/1] (0.00ns)   --->   "%tmp_3552 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9460 'bitselect' 'tmp_3552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9461 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_7)   --->   "%tmp_3554 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9461 'bitselect' 'tmp_3554' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9462 [1/1] (0.00ns)   --->   "%tmp_2715 = sext i7 %tmp_2714 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9462 'sext' 'tmp_2715' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9463 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_7)   --->   "%tmp_3556 = trunc i70 %p_Val2_3_40_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9463 'trunc' 'tmp_3556' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9464 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_7)   --->   "%tmp_1318 = or i1 %tmp_3556, %tmp_3554" [S4_4/conv1d.h:1535]   --->   Operation 9464 'or' 'tmp_1318' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9465 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_7)   --->   "%tmp_1319 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_40_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9465 'partselect' 'tmp_1319' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9466 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_7)   --->   "%tmp_1320 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1319, i1 %tmp_1318)" [S4_4/conv1d.h:1535]   --->   Operation 9466 'bitconcatenate' 'tmp_1320' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9467 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_40_7 = icmp ne i62 %tmp_1320, 0" [S4_4/conv1d.h:1535]   --->   Operation 9467 'icmp' 'tmp_20_40_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9468 [1/1] (0.80ns)   --->   "%qb_assign_1_40_7 = and i1 %tmp_20_40_7, %tmp_3555" [S4_4/conv1d.h:1535]   --->   Operation 9468 'and' 'qb_assign_1_40_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9469 [1/1] (0.00ns)   --->   "%tmp_21_40_7 = zext i1 %qb_assign_1_40_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9469 'zext' 'tmp_21_40_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp328 = add i8 %tmp_21_40_7, %tmp_2715" [S4_4/conv1d.h:1541]   --->   Operation 9470 'add' 'tmp328' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9471 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_40_7 = add i8 %macRegisters_40_V_l_7, %tmp328" [S4_4/conv1d.h:1541]   --->   Operation 9471 'add' 'p_Val2_7_40_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9472 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_40_7, i8* %macRegisters_40_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9472 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_54 : Operation 9473 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_2)   --->   "%tmp_3563 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9473 'bitselect' 'tmp_3563' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9474 [1/1] (0.00ns)   --->   "%tmp_2721 = sext i7 %tmp_2720 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9474 'sext' 'tmp_2721' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9475 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_2)   --->   "%tmp_3565 = trunc i70 %p_Val2_3_41_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9475 'trunc' 'tmp_3565' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9476 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_2)   --->   "%tmp_1330 = or i1 %tmp_3565, %tmp_3563" [S4_4/conv1d.h:1535]   --->   Operation 9476 'or' 'tmp_1330' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9477 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_2)   --->   "%tmp_1331 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_41_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9477 'partselect' 'tmp_1331' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9478 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_2)   --->   "%tmp_1332 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1331, i1 %tmp_1330)" [S4_4/conv1d.h:1535]   --->   Operation 9478 'bitconcatenate' 'tmp_1332' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9479 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_41_2 = icmp ne i62 %tmp_1332, 0" [S4_4/conv1d.h:1535]   --->   Operation 9479 'icmp' 'tmp_20_41_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9480 [1/1] (0.80ns)   --->   "%qb_assign_1_41_2 = and i1 %tmp_20_41_2, %tmp_3564" [S4_4/conv1d.h:1535]   --->   Operation 9480 'and' 'qb_assign_1_41_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9481 [1/1] (0.00ns)   --->   "%tmp_21_41_2 = zext i1 %qb_assign_1_41_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9481 'zext' 'tmp_21_41_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp331 = add i8 %tmp_21_41_2, %tmp_2721" [S4_4/conv1d.h:1541]   --->   Operation 9482 'add' 'tmp331' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9483 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_41_2 = add i8 %macRegisters_41_V_l_2, %tmp331" [S4_4/conv1d.h:1541]   --->   Operation 9483 'add' 'p_Val2_7_41_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9484 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_41_2, i8* %macRegisters_41_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9484 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_54 : Operation 9485 [1/2] (8.66ns)   --->   "%p_Val2_3_41_3 = mul i70 %OP2_V_41_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9485 'mul' 'p_Val2_3_41_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9486 [1/1] (0.00ns)   --->   "%tmp_2722 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_41_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9486 'partselect' 'tmp_2722' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9487 [1/1] (0.00ns)   --->   "%tmp_3567 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9487 'bitselect' 'tmp_3567' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9488 [1/2] (8.66ns)   --->   "%p_Val2_3_41_4 = mul i70 %OP2_V_41_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9488 'mul' 'p_Val2_3_41_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9489 [1/1] (0.00ns)   --->   "%tmp_2724 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_41_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9489 'partselect' 'tmp_2724' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9490 [1/1] (0.00ns)   --->   "%tmp_3570 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9490 'bitselect' 'tmp_3570' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9491 [1/1] (0.00ns)   --->   "%OP2_V_41_5_cast = sext i7 %weights25_m_weights_675 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9491 'sext' 'OP2_V_41_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9492 [2/2] (8.66ns)   --->   "%p_Val2_3_41_5 = mul i70 %OP2_V_41_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9492 'mul' 'p_Val2_3_41_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9493 [1/1] (0.00ns)   --->   "%OP2_V_41_6_cast = sext i7 %weights25_m_weights_677 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9493 'sext' 'OP2_V_41_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9494 [2/2] (8.66ns)   --->   "%p_Val2_3_41_6 = mul i70 %OP2_V_41_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9494 'mul' 'p_Val2_3_41_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9495 [1/2] (8.66ns)   --->   "%p_Val2_3_41_7 = mul i70 %OP2_V_41_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9495 'mul' 'p_Val2_3_41_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9496 [1/1] (0.00ns)   --->   "%tmp_2730 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_41_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9496 'partselect' 'tmp_2730' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9497 [1/1] (0.00ns)   --->   "%tmp_3579 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9497 'bitselect' 'tmp_3579' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9498 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41)   --->   "%tmp_3581 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9498 'bitselect' 'tmp_3581' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9499 [1/1] (0.00ns)   --->   "%tmp_2733 = sext i7 %tmp_2732 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9499 'sext' 'tmp_2733' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9500 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41)   --->   "%tmp_3583 = trunc i70 %p_Val2_3_41 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9500 'trunc' 'tmp_3583' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9501 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41)   --->   "%tmp_1354 = or i1 %tmp_3583, %tmp_3581" [S4_4/conv1d.h:1535]   --->   Operation 9501 'or' 'tmp_1354' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9502 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41)   --->   "%tmp_1355 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_41, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9502 'partselect' 'tmp_1355' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9503 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41)   --->   "%tmp_1356 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1355, i1 %tmp_1354)" [S4_4/conv1d.h:1535]   --->   Operation 9503 'bitconcatenate' 'tmp_1356' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9504 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_41 = icmp ne i62 %tmp_1356, 0" [S4_4/conv1d.h:1535]   --->   Operation 9504 'icmp' 'tmp_20_41' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9505 [1/1] (0.80ns)   --->   "%qb_assign_1_41 = and i1 %tmp_20_41, %tmp_3582" [S4_4/conv1d.h:1535]   --->   Operation 9505 'and' 'qb_assign_1_41' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9506 [1/1] (0.00ns)   --->   "%tmp_21_41 = zext i1 %qb_assign_1_41 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9506 'zext' 'tmp_21_41' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp337 = add i8 %tmp_21_41, %tmp_2733" [S4_4/conv1d.h:1541]   --->   Operation 9507 'add' 'tmp337' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9508 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_41 = add i8 %macRegisters_42_V_l, %tmp337" [S4_4/conv1d.h:1541]   --->   Operation 9508 'add' 'p_Val2_7_41' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9509 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_41, i8* %macRegisters_42_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9509 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_54 : Operation 9510 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_1)   --->   "%tmp_3584 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9510 'bitselect' 'tmp_3584' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9511 [1/1] (0.00ns)   --->   "%tmp_2735 = sext i7 %tmp_2734 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9511 'sext' 'tmp_2735' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9512 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_1)   --->   "%tmp_3586 = trunc i70 %p_Val2_3_42_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9512 'trunc' 'tmp_3586' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9513 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_1)   --->   "%tmp_1358 = or i1 %tmp_3586, %tmp_3584" [S4_4/conv1d.h:1535]   --->   Operation 9513 'or' 'tmp_1358' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9514 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_1)   --->   "%tmp_1359 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_42_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9514 'partselect' 'tmp_1359' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9515 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_1)   --->   "%tmp_1360 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1359, i1 %tmp_1358)" [S4_4/conv1d.h:1535]   --->   Operation 9515 'bitconcatenate' 'tmp_1360' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9516 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_42_1 = icmp ne i62 %tmp_1360, 0" [S4_4/conv1d.h:1535]   --->   Operation 9516 'icmp' 'tmp_20_42_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9517 [1/1] (0.80ns)   --->   "%qb_assign_1_42_1 = and i1 %tmp_20_42_1, %tmp_3585" [S4_4/conv1d.h:1535]   --->   Operation 9517 'and' 'qb_assign_1_42_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9518 [1/1] (0.00ns)   --->   "%tmp_21_42_1 = zext i1 %qb_assign_1_42_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9518 'zext' 'tmp_21_42_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp338 = add i8 %tmp_21_42_1, %tmp_2735" [S4_4/conv1d.h:1541]   --->   Operation 9519 'add' 'tmp338' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9520 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_42_1 = add i8 %macRegisters_42_V_l_1, %tmp338" [S4_4/conv1d.h:1541]   --->   Operation 9520 'add' 'p_Val2_7_42_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 9521 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_42_1, i8* %macRegisters_42_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9521 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_54 : Operation 9522 [1/2] (8.66ns)   --->   "%p_Val2_3_42_2 = mul i70 %OP2_V_42_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9522 'mul' 'p_Val2_3_42_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9523 [1/1] (0.00ns)   --->   "%tmp_2736 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_42_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9523 'partselect' 'tmp_2736' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9524 [1/1] (0.00ns)   --->   "%tmp_3588 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9524 'bitselect' 'tmp_3588' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9525 [1/1] (0.00ns)   --->   "%OP2_V_42_3_cast = sext i7 %weights25_m_weights_687 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9525 'sext' 'OP2_V_42_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9526 [2/2] (8.66ns)   --->   "%p_Val2_3_42_3 = mul i70 %OP2_V_42_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9526 'mul' 'p_Val2_3_42_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9527 [1/1] (0.00ns)   --->   "%OP2_V_42_4_cast = sext i7 %weights25_m_weights_689 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9527 'sext' 'OP2_V_42_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9528 [2/2] (8.66ns)   --->   "%p_Val2_3_42_4 = mul i70 %OP2_V_42_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9528 'mul' 'p_Val2_3_42_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9529 [1/2] (2.77ns)   --->   "%weights25_m_weights_691 = load i7* %weights25_m_weights_690, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9529 'load' 'weights25_m_weights_691' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9530 [1/2] (2.77ns)   --->   "%weights25_m_weights_693 = load i7* %weights25_m_weights_692, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9530 'load' 'weights25_m_weights_693' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9531 [1/1] (0.00ns)   --->   "%OP2_V_42_7_cast = sext i7 %weights25_m_weights_695 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9531 'sext' 'OP2_V_42_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9532 [2/2] (8.66ns)   --->   "%p_Val2_3_42_7 = mul i70 %OP2_V_42_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9532 'mul' 'p_Val2_3_42_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9533 [1/2] (8.66ns)   --->   "%p_Val2_3_42 = mul i70 %OP2_V_43_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9533 'mul' 'p_Val2_3_42' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9534 [1/1] (0.00ns)   --->   "%tmp_2748 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_42, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9534 'partselect' 'tmp_2748' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9535 [1/1] (0.00ns)   --->   "%tmp_3606 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9535 'bitselect' 'tmp_3606' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9536 [1/2] (8.66ns)   --->   "%p_Val2_3_43_1 = mul i70 %OP2_V_43_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9536 'mul' 'p_Val2_3_43_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9537 [1/1] (0.00ns)   --->   "%tmp_2750 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_43_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9537 'partselect' 'tmp_2750' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9538 [1/1] (0.00ns)   --->   "%tmp_3609 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9538 'bitselect' 'tmp_3609' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9539 [1/1] (0.00ns)   --->   "%OP2_V_43_2_cast = sext i7 %weights25_m_weights_701 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9539 'sext' 'OP2_V_43_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9540 [2/2] (8.66ns)   --->   "%p_Val2_3_43_2 = mul i70 %OP2_V_43_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9540 'mul' 'p_Val2_3_43_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9541 [1/2] (2.77ns)   --->   "%weights25_m_weights_703 = load i7* %weights25_m_weights_702, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9541 'load' 'weights25_m_weights_703' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9542 [1/2] (2.77ns)   --->   "%weights25_m_weights_705 = load i7* %weights25_m_weights_704, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9542 'load' 'weights25_m_weights_705' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9543 [1/1] (0.00ns)   --->   "%weights25_m_weights_706 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_42" [S4_4/conv1d.h:1529]   --->   Operation 9543 'getelementptr' 'weights25_m_weights_706' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9544 [2/2] (2.77ns)   --->   "%weights25_m_weights_707 = load i7* %weights25_m_weights_706, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9544 'load' 'weights25_m_weights_707' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9545 [1/1] (0.00ns)   --->   "%weights25_m_weights_708 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_42" [S4_4/conv1d.h:1529]   --->   Operation 9545 'getelementptr' 'weights25_m_weights_708' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9546 [2/2] (2.77ns)   --->   "%weights25_m_weights_709 = load i7* %weights25_m_weights_708, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9546 'load' 'weights25_m_weights_709' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9547 [1/2] (2.77ns)   --->   "%weights25_m_weights_711 = load i7* %weights25_m_weights_710, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9547 'load' 'weights25_m_weights_711' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9548 [1/1] (0.00ns)   --->   "%OP2_V_44_cast = sext i7 %weights25_m_weights_713 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9548 'sext' 'OP2_V_44_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9549 [2/2] (8.66ns)   --->   "%p_Val2_3_43 = mul i70 %OP2_V_44_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9549 'mul' 'p_Val2_3_43' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9550 [1/1] (0.00ns)   --->   "%OP2_V_44_1_cast = sext i7 %weights25_m_weights_715 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9550 'sext' 'OP2_V_44_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9551 [2/2] (8.66ns)   --->   "%p_Val2_3_44_1 = mul i70 %OP2_V_44_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9551 'mul' 'p_Val2_3_44_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 9552 [1/2] (2.77ns)   --->   "%weights25_m_weights_717 = load i7* %weights25_m_weights_716, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9552 'load' 'weights25_m_weights_717' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9553 [1/1] (0.00ns)   --->   "%weights25_m_weights_718 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_43" [S4_4/conv1d.h:1529]   --->   Operation 9553 'getelementptr' 'weights25_m_weights_718' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9554 [2/2] (2.77ns)   --->   "%weights25_m_weights_719 = load i7* %weights25_m_weights_718, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9554 'load' 'weights25_m_weights_719' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9555 [1/1] (0.00ns)   --->   "%weights25_m_weights_720 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_43" [S4_4/conv1d.h:1529]   --->   Operation 9555 'getelementptr' 'weights25_m_weights_720' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9556 [2/2] (2.77ns)   --->   "%weights25_m_weights_721 = load i7* %weights25_m_weights_720, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9556 'load' 'weights25_m_weights_721' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9557 [1/1] (0.00ns)   --->   "%weights25_m_weights_726 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_43" [S4_4/conv1d.h:1529]   --->   Operation 9557 'getelementptr' 'weights25_m_weights_726' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9558 [2/2] (2.77ns)   --->   "%weights25_m_weights_727 = load i7* %weights25_m_weights_726, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9558 'load' 'weights25_m_weights_727' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9559 [1/2] (2.77ns)   --->   "%weights25_m_weights_729 = load i7* %weights25_m_weights_728, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9559 'load' 'weights25_m_weights_729' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9560 [1/2] (2.77ns)   --->   "%weights25_m_weights_731 = load i7* %weights25_m_weights_730, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9560 'load' 'weights25_m_weights_731' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9561 [1/1] (0.00ns)   --->   "%weights25_m_weights_732 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_44" [S4_4/conv1d.h:1529]   --->   Operation 9561 'getelementptr' 'weights25_m_weights_732' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9562 [2/2] (2.77ns)   --->   "%weights25_m_weights_733 = load i7* %weights25_m_weights_732, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9562 'load' 'weights25_m_weights_733' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9563 [1/1] (0.00ns)   --->   "%tmp_10_45 = zext i11 %tmp_9_30 to i64" [S4_4/conv1d.h:1529]   --->   Operation 9563 'zext' 'tmp_10_45' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9564 [1/1] (0.00ns)   --->   "%weights25_m_weights_744 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_45" [S4_4/conv1d.h:1529]   --->   Operation 9564 'getelementptr' 'weights25_m_weights_744' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9565 [2/2] (2.77ns)   --->   "%weights25_m_weights_745 = load i7* %weights25_m_weights_744, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9565 'load' 'weights25_m_weights_745' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_54 : Operation 9566 [1/1] (0.00ns)   --->   "%weights25_m_weights_746 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_45" [S4_4/conv1d.h:1529]   --->   Operation 9566 'getelementptr' 'weights25_m_weights_746' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_54 : Operation 9567 [2/2] (2.77ns)   --->   "%weights25_m_weights_747 = load i7* %weights25_m_weights_746, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9567 'load' 'weights25_m_weights_747' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 55 <SV = 51> <Delay = 8.66>
ST_55 : Operation 9568 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_39_3, i8* %macRegisters_39_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9568 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_55 : Operation 9569 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_5)   --->   "%tmp_3548 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9569 'bitselect' 'tmp_3548' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9570 [1/1] (0.00ns)   --->   "%tmp_2711 = sext i7 %tmp_2710 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9570 'sext' 'tmp_2711' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9571 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_5)   --->   "%tmp_3550 = trunc i70 %p_Val2_3_40_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9571 'trunc' 'tmp_3550' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9572 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_5)   --->   "%tmp_1310 = or i1 %tmp_3550, %tmp_3548" [S4_4/conv1d.h:1535]   --->   Operation 9572 'or' 'tmp_1310' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9573 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_5)   --->   "%tmp_1311 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_40_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9573 'partselect' 'tmp_1311' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9574 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_5)   --->   "%tmp_1312 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1311, i1 %tmp_1310)" [S4_4/conv1d.h:1535]   --->   Operation 9574 'bitconcatenate' 'tmp_1312' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9575 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_40_5 = icmp ne i62 %tmp_1312, 0" [S4_4/conv1d.h:1535]   --->   Operation 9575 'icmp' 'tmp_20_40_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9576 [1/1] (0.80ns)   --->   "%qb_assign_1_40_5 = and i1 %tmp_20_40_5, %tmp_3549" [S4_4/conv1d.h:1535]   --->   Operation 9576 'and' 'qb_assign_1_40_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9577 [1/1] (0.00ns)   --->   "%tmp_21_40_5 = zext i1 %qb_assign_1_40_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9577 'zext' 'tmp_21_40_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp326 = add i8 %tmp_21_40_5, %tmp_2711" [S4_4/conv1d.h:1541]   --->   Operation 9578 'add' 'tmp326' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9579 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_40_5 = add i8 %macRegisters_40_V_l_5, %tmp326" [S4_4/conv1d.h:1541]   --->   Operation 9579 'add' 'p_Val2_7_40_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9580 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_40_5, i8* %macRegisters_40_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9580 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_55 : Operation 9581 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_6)   --->   "%tmp_3551 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_40_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9581 'bitselect' 'tmp_3551' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9582 [1/1] (0.00ns)   --->   "%tmp_2713 = sext i7 %tmp_2712 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9582 'sext' 'tmp_2713' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9583 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_6)   --->   "%tmp_3553 = trunc i70 %p_Val2_3_40_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9583 'trunc' 'tmp_3553' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9584 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_6)   --->   "%tmp_1314 = or i1 %tmp_3553, %tmp_3551" [S4_4/conv1d.h:1535]   --->   Operation 9584 'or' 'tmp_1314' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9585 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_6)   --->   "%tmp_1315 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_40_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9585 'partselect' 'tmp_1315' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9586 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_40_6)   --->   "%tmp_1316 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1315, i1 %tmp_1314)" [S4_4/conv1d.h:1535]   --->   Operation 9586 'bitconcatenate' 'tmp_1316' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9587 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_40_6 = icmp ne i62 %tmp_1316, 0" [S4_4/conv1d.h:1535]   --->   Operation 9587 'icmp' 'tmp_20_40_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9588 [1/1] (0.80ns)   --->   "%qb_assign_1_40_6 = and i1 %tmp_20_40_6, %tmp_3552" [S4_4/conv1d.h:1535]   --->   Operation 9588 'and' 'qb_assign_1_40_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9589 [1/1] (0.00ns)   --->   "%tmp_21_40_6 = zext i1 %qb_assign_1_40_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9589 'zext' 'tmp_21_40_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp327 = add i8 %tmp_21_40_6, %tmp_2713" [S4_4/conv1d.h:1541]   --->   Operation 9590 'add' 'tmp327' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9591 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_40_6 = add i8 %macRegisters_40_V_l_6, %tmp327" [S4_4/conv1d.h:1541]   --->   Operation 9591 'add' 'p_Val2_7_40_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9592 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_40_6, i8* %macRegisters_40_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9592 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_55 : Operation 9593 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_3)   --->   "%tmp_3566 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9593 'bitselect' 'tmp_3566' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9594 [1/1] (0.00ns)   --->   "%tmp_2723 = sext i7 %tmp_2722 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9594 'sext' 'tmp_2723' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9595 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_3)   --->   "%tmp_3568 = trunc i70 %p_Val2_3_41_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9595 'trunc' 'tmp_3568' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9596 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_3)   --->   "%tmp_1334 = or i1 %tmp_3568, %tmp_3566" [S4_4/conv1d.h:1535]   --->   Operation 9596 'or' 'tmp_1334' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9597 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_3)   --->   "%tmp_1335 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_41_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9597 'partselect' 'tmp_1335' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9598 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_3)   --->   "%tmp_1336 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1335, i1 %tmp_1334)" [S4_4/conv1d.h:1535]   --->   Operation 9598 'bitconcatenate' 'tmp_1336' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9599 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_41_3 = icmp ne i62 %tmp_1336, 0" [S4_4/conv1d.h:1535]   --->   Operation 9599 'icmp' 'tmp_20_41_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9600 [1/1] (0.80ns)   --->   "%qb_assign_1_41_3 = and i1 %tmp_20_41_3, %tmp_3567" [S4_4/conv1d.h:1535]   --->   Operation 9600 'and' 'qb_assign_1_41_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9601 [1/1] (0.00ns)   --->   "%tmp_21_41_3 = zext i1 %qb_assign_1_41_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9601 'zext' 'tmp_21_41_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp332 = add i8 %tmp_21_41_3, %tmp_2723" [S4_4/conv1d.h:1541]   --->   Operation 9602 'add' 'tmp332' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9603 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_41_3 = add i8 %macRegisters_41_V_l_3, %tmp332" [S4_4/conv1d.h:1541]   --->   Operation 9603 'add' 'p_Val2_7_41_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9604 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_4)   --->   "%tmp_3569 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9604 'bitselect' 'tmp_3569' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9605 [1/1] (0.00ns)   --->   "%tmp_2725 = sext i7 %tmp_2724 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9605 'sext' 'tmp_2725' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9606 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_4)   --->   "%tmp_3571 = trunc i70 %p_Val2_3_41_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9606 'trunc' 'tmp_3571' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9607 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_4)   --->   "%tmp_1338 = or i1 %tmp_3571, %tmp_3569" [S4_4/conv1d.h:1535]   --->   Operation 9607 'or' 'tmp_1338' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9608 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_4)   --->   "%tmp_1339 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_41_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9608 'partselect' 'tmp_1339' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9609 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_4)   --->   "%tmp_1340 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1339, i1 %tmp_1338)" [S4_4/conv1d.h:1535]   --->   Operation 9609 'bitconcatenate' 'tmp_1340' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9610 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_41_4 = icmp ne i62 %tmp_1340, 0" [S4_4/conv1d.h:1535]   --->   Operation 9610 'icmp' 'tmp_20_41_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9611 [1/1] (0.80ns)   --->   "%qb_assign_1_41_4 = and i1 %tmp_20_41_4, %tmp_3570" [S4_4/conv1d.h:1535]   --->   Operation 9611 'and' 'qb_assign_1_41_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9612 [1/1] (0.00ns)   --->   "%tmp_21_41_4 = zext i1 %qb_assign_1_41_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9612 'zext' 'tmp_21_41_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp333 = add i8 %tmp_21_41_4, %tmp_2725" [S4_4/conv1d.h:1541]   --->   Operation 9613 'add' 'tmp333' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9614 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_41_4 = add i8 %macRegisters_41_V_l_4, %tmp333" [S4_4/conv1d.h:1541]   --->   Operation 9614 'add' 'p_Val2_7_41_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9615 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_41_4, i8* %macRegisters_41_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9615 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_55 : Operation 9616 [1/2] (8.66ns)   --->   "%p_Val2_3_41_5 = mul i70 %OP2_V_41_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9616 'mul' 'p_Val2_3_41_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9617 [1/1] (0.00ns)   --->   "%tmp_2726 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_41_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9617 'partselect' 'tmp_2726' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9618 [1/1] (0.00ns)   --->   "%tmp_3573 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9618 'bitselect' 'tmp_3573' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9619 [1/2] (8.66ns)   --->   "%p_Val2_3_41_6 = mul i70 %OP2_V_41_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9619 'mul' 'p_Val2_3_41_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9620 [1/1] (0.00ns)   --->   "%tmp_2728 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_41_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9620 'partselect' 'tmp_2728' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9621 [1/1] (0.00ns)   --->   "%tmp_3576 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9621 'bitselect' 'tmp_3576' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9622 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_7)   --->   "%tmp_3578 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9622 'bitselect' 'tmp_3578' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9623 [1/1] (0.00ns)   --->   "%tmp_2731 = sext i7 %tmp_2730 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9623 'sext' 'tmp_2731' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9624 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_7)   --->   "%tmp_3580 = trunc i70 %p_Val2_3_41_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9624 'trunc' 'tmp_3580' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9625 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_7)   --->   "%tmp_1350 = or i1 %tmp_3580, %tmp_3578" [S4_4/conv1d.h:1535]   --->   Operation 9625 'or' 'tmp_1350' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9626 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_7)   --->   "%tmp_1351 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_41_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9626 'partselect' 'tmp_1351' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9627 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_7)   --->   "%tmp_1352 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1351, i1 %tmp_1350)" [S4_4/conv1d.h:1535]   --->   Operation 9627 'bitconcatenate' 'tmp_1352' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9628 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_41_7 = icmp ne i62 %tmp_1352, 0" [S4_4/conv1d.h:1535]   --->   Operation 9628 'icmp' 'tmp_20_41_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9629 [1/1] (0.80ns)   --->   "%qb_assign_1_41_7 = and i1 %tmp_20_41_7, %tmp_3579" [S4_4/conv1d.h:1535]   --->   Operation 9629 'and' 'qb_assign_1_41_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9630 [1/1] (0.00ns)   --->   "%tmp_21_41_7 = zext i1 %qb_assign_1_41_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9630 'zext' 'tmp_21_41_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp336 = add i8 %tmp_21_41_7, %tmp_2731" [S4_4/conv1d.h:1541]   --->   Operation 9631 'add' 'tmp336' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9632 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_41_7 = add i8 %macRegisters_41_V_l_7, %tmp336" [S4_4/conv1d.h:1541]   --->   Operation 9632 'add' 'p_Val2_7_41_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9633 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_41_7, i8* %macRegisters_41_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9633 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_55 : Operation 9634 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_2)   --->   "%tmp_3587 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9634 'bitselect' 'tmp_3587' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9635 [1/1] (0.00ns)   --->   "%tmp_2737 = sext i7 %tmp_2736 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9635 'sext' 'tmp_2737' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9636 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_2)   --->   "%tmp_3589 = trunc i70 %p_Val2_3_42_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9636 'trunc' 'tmp_3589' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9637 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_2)   --->   "%tmp_1362 = or i1 %tmp_3589, %tmp_3587" [S4_4/conv1d.h:1535]   --->   Operation 9637 'or' 'tmp_1362' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9638 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_2)   --->   "%tmp_1363 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_42_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9638 'partselect' 'tmp_1363' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9639 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_2)   --->   "%tmp_1364 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1363, i1 %tmp_1362)" [S4_4/conv1d.h:1535]   --->   Operation 9639 'bitconcatenate' 'tmp_1364' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9640 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_42_2 = icmp ne i62 %tmp_1364, 0" [S4_4/conv1d.h:1535]   --->   Operation 9640 'icmp' 'tmp_20_42_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9641 [1/1] (0.80ns)   --->   "%qb_assign_1_42_2 = and i1 %tmp_20_42_2, %tmp_3588" [S4_4/conv1d.h:1535]   --->   Operation 9641 'and' 'qb_assign_1_42_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9642 [1/1] (0.00ns)   --->   "%tmp_21_42_2 = zext i1 %qb_assign_1_42_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9642 'zext' 'tmp_21_42_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp339 = add i8 %tmp_21_42_2, %tmp_2737" [S4_4/conv1d.h:1541]   --->   Operation 9643 'add' 'tmp339' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9644 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_42_2 = add i8 %macRegisters_42_V_l_2, %tmp339" [S4_4/conv1d.h:1541]   --->   Operation 9644 'add' 'p_Val2_7_42_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9645 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_42_2, i8* %macRegisters_42_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9645 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_55 : Operation 9646 [1/2] (8.66ns)   --->   "%p_Val2_3_42_3 = mul i70 %OP2_V_42_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9646 'mul' 'p_Val2_3_42_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9647 [1/1] (0.00ns)   --->   "%tmp_2738 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_42_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9647 'partselect' 'tmp_2738' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9648 [1/1] (0.00ns)   --->   "%tmp_3591 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9648 'bitselect' 'tmp_3591' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9649 [1/2] (8.66ns)   --->   "%p_Val2_3_42_4 = mul i70 %OP2_V_42_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9649 'mul' 'p_Val2_3_42_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9650 [1/1] (0.00ns)   --->   "%tmp_2740 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_42_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9650 'partselect' 'tmp_2740' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9651 [1/1] (0.00ns)   --->   "%tmp_3594 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9651 'bitselect' 'tmp_3594' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9652 [1/1] (0.00ns)   --->   "%OP2_V_42_5_cast = sext i7 %weights25_m_weights_691 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9652 'sext' 'OP2_V_42_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9653 [2/2] (8.66ns)   --->   "%p_Val2_3_42_5 = mul i70 %OP2_V_42_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9653 'mul' 'p_Val2_3_42_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9654 [1/1] (0.00ns)   --->   "%OP2_V_42_6_cast = sext i7 %weights25_m_weights_693 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9654 'sext' 'OP2_V_42_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9655 [2/2] (8.66ns)   --->   "%p_Val2_3_42_6 = mul i70 %OP2_V_42_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9655 'mul' 'p_Val2_3_42_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9656 [1/2] (8.66ns)   --->   "%p_Val2_3_42_7 = mul i70 %OP2_V_42_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9656 'mul' 'p_Val2_3_42_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9657 [1/1] (0.00ns)   --->   "%tmp_2746 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_42_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9657 'partselect' 'tmp_2746' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9658 [1/1] (0.00ns)   --->   "%tmp_3603 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9658 'bitselect' 'tmp_3603' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9659 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42)   --->   "%tmp_3605 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9659 'bitselect' 'tmp_3605' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9660 [1/1] (0.00ns)   --->   "%tmp_2749 = sext i7 %tmp_2748 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9660 'sext' 'tmp_2749' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9661 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42)   --->   "%tmp_3607 = trunc i70 %p_Val2_3_42 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9661 'trunc' 'tmp_3607' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9662 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42)   --->   "%tmp_1386 = or i1 %tmp_3607, %tmp_3605" [S4_4/conv1d.h:1535]   --->   Operation 9662 'or' 'tmp_1386' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9663 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42)   --->   "%tmp_1387 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_42, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9663 'partselect' 'tmp_1387' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9664 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42)   --->   "%tmp_1388 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1387, i1 %tmp_1386)" [S4_4/conv1d.h:1535]   --->   Operation 9664 'bitconcatenate' 'tmp_1388' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9665 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_42 = icmp ne i62 %tmp_1388, 0" [S4_4/conv1d.h:1535]   --->   Operation 9665 'icmp' 'tmp_20_42' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9666 [1/1] (0.80ns)   --->   "%qb_assign_1_42 = and i1 %tmp_20_42, %tmp_3606" [S4_4/conv1d.h:1535]   --->   Operation 9666 'and' 'qb_assign_1_42' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9667 [1/1] (0.00ns)   --->   "%tmp_21_42 = zext i1 %qb_assign_1_42 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9667 'zext' 'tmp_21_42' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp345 = add i8 %tmp_21_42, %tmp_2749" [S4_4/conv1d.h:1541]   --->   Operation 9668 'add' 'tmp345' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9669 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_42 = add i8 %macRegisters_43_V_l, %tmp345" [S4_4/conv1d.h:1541]   --->   Operation 9669 'add' 'p_Val2_7_42' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9670 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_42, i8* %macRegisters_43_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9670 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_55 : Operation 9671 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_1)   --->   "%tmp_3608 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9671 'bitselect' 'tmp_3608' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9672 [1/1] (0.00ns)   --->   "%tmp_2751 = sext i7 %tmp_2750 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9672 'sext' 'tmp_2751' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9673 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_1)   --->   "%tmp_3610 = trunc i70 %p_Val2_3_43_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9673 'trunc' 'tmp_3610' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9674 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_1)   --->   "%tmp_1390 = or i1 %tmp_3610, %tmp_3608" [S4_4/conv1d.h:1535]   --->   Operation 9674 'or' 'tmp_1390' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9675 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_1)   --->   "%tmp_1391 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_43_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9675 'partselect' 'tmp_1391' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9676 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_1)   --->   "%tmp_1392 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1391, i1 %tmp_1390)" [S4_4/conv1d.h:1535]   --->   Operation 9676 'bitconcatenate' 'tmp_1392' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9677 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_43_1 = icmp ne i62 %tmp_1392, 0" [S4_4/conv1d.h:1535]   --->   Operation 9677 'icmp' 'tmp_20_43_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9678 [1/1] (0.80ns)   --->   "%qb_assign_1_43_1 = and i1 %tmp_20_43_1, %tmp_3609" [S4_4/conv1d.h:1535]   --->   Operation 9678 'and' 'qb_assign_1_43_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9679 [1/1] (0.00ns)   --->   "%tmp_21_43_1 = zext i1 %qb_assign_1_43_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9679 'zext' 'tmp_21_43_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp346 = add i8 %tmp_21_43_1, %tmp_2751" [S4_4/conv1d.h:1541]   --->   Operation 9680 'add' 'tmp346' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9681 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_43_1 = add i8 %macRegisters_43_V_l_1, %tmp346" [S4_4/conv1d.h:1541]   --->   Operation 9681 'add' 'p_Val2_7_43_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 9682 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_43_1, i8* %macRegisters_43_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9682 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_55 : Operation 9683 [1/2] (8.66ns)   --->   "%p_Val2_3_43_2 = mul i70 %OP2_V_43_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9683 'mul' 'p_Val2_3_43_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9684 [1/1] (0.00ns)   --->   "%tmp_2752 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_43_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9684 'partselect' 'tmp_2752' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9685 [1/1] (0.00ns)   --->   "%tmp_3612 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9685 'bitselect' 'tmp_3612' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9686 [1/1] (0.00ns)   --->   "%OP2_V_43_3_cast = sext i7 %weights25_m_weights_703 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9686 'sext' 'OP2_V_43_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9687 [2/2] (8.66ns)   --->   "%p_Val2_3_43_3 = mul i70 %OP2_V_43_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9687 'mul' 'p_Val2_3_43_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9688 [1/1] (0.00ns)   --->   "%OP2_V_43_4_cast = sext i7 %weights25_m_weights_705 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9688 'sext' 'OP2_V_43_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9689 [2/2] (8.66ns)   --->   "%p_Val2_3_43_4 = mul i70 %OP2_V_43_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9689 'mul' 'p_Val2_3_43_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9690 [1/2] (2.77ns)   --->   "%weights25_m_weights_707 = load i7* %weights25_m_weights_706, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9690 'load' 'weights25_m_weights_707' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9691 [1/2] (2.77ns)   --->   "%weights25_m_weights_709 = load i7* %weights25_m_weights_708, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9691 'load' 'weights25_m_weights_709' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9692 [1/1] (0.00ns)   --->   "%OP2_V_43_7_cast = sext i7 %weights25_m_weights_711 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9692 'sext' 'OP2_V_43_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9693 [2/2] (8.66ns)   --->   "%p_Val2_3_43_7 = mul i70 %OP2_V_43_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9693 'mul' 'p_Val2_3_43_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9694 [1/2] (8.66ns)   --->   "%p_Val2_3_43 = mul i70 %OP2_V_44_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9694 'mul' 'p_Val2_3_43' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9695 [1/1] (0.00ns)   --->   "%tmp_2764 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_43, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9695 'partselect' 'tmp_2764' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9696 [1/1] (0.00ns)   --->   "%tmp_3630 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9696 'bitselect' 'tmp_3630' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9697 [1/2] (8.66ns)   --->   "%p_Val2_3_44_1 = mul i70 %OP2_V_44_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9697 'mul' 'p_Val2_3_44_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9698 [1/1] (0.00ns)   --->   "%tmp_2766 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_44_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9698 'partselect' 'tmp_2766' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9699 [1/1] (0.00ns)   --->   "%tmp_3633 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9699 'bitselect' 'tmp_3633' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9700 [1/1] (0.00ns)   --->   "%OP2_V_44_2_cast = sext i7 %weights25_m_weights_717 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9700 'sext' 'OP2_V_44_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9701 [2/2] (8.66ns)   --->   "%p_Val2_3_44_2 = mul i70 %OP2_V_44_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9701 'mul' 'p_Val2_3_44_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9702 [1/2] (2.77ns)   --->   "%weights25_m_weights_719 = load i7* %weights25_m_weights_718, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9702 'load' 'weights25_m_weights_719' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9703 [1/2] (2.77ns)   --->   "%weights25_m_weights_721 = load i7* %weights25_m_weights_720, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9703 'load' 'weights25_m_weights_721' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9704 [1/1] (0.00ns)   --->   "%weights25_m_weights_722 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_43" [S4_4/conv1d.h:1529]   --->   Operation 9704 'getelementptr' 'weights25_m_weights_722' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9705 [2/2] (2.77ns)   --->   "%weights25_m_weights_723 = load i7* %weights25_m_weights_722, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9705 'load' 'weights25_m_weights_723' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9706 [1/1] (0.00ns)   --->   "%weights25_m_weights_724 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_43" [S4_4/conv1d.h:1529]   --->   Operation 9706 'getelementptr' 'weights25_m_weights_724' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9707 [2/2] (2.77ns)   --->   "%weights25_m_weights_725 = load i7* %weights25_m_weights_724, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9707 'load' 'weights25_m_weights_725' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9708 [1/2] (2.77ns)   --->   "%weights25_m_weights_727 = load i7* %weights25_m_weights_726, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9708 'load' 'weights25_m_weights_727' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9709 [1/1] (0.00ns)   --->   "%OP2_V_45_cast = sext i7 %weights25_m_weights_729 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9709 'sext' 'OP2_V_45_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9710 [2/2] (8.66ns)   --->   "%p_Val2_3_44 = mul i70 %OP2_V_45_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9710 'mul' 'p_Val2_3_44' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9711 [1/1] (0.00ns)   --->   "%OP2_V_45_1_cast = sext i7 %weights25_m_weights_731 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9711 'sext' 'OP2_V_45_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9712 [2/2] (8.66ns)   --->   "%p_Val2_3_45_1 = mul i70 %OP2_V_45_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9712 'mul' 'p_Val2_3_45_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9713 [1/2] (2.77ns)   --->   "%weights25_m_weights_733 = load i7* %weights25_m_weights_732, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9713 'load' 'weights25_m_weights_733' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9714 [1/1] (0.00ns)   --->   "%weights25_m_weights_734 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_44" [S4_4/conv1d.h:1529]   --->   Operation 9714 'getelementptr' 'weights25_m_weights_734' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9715 [2/2] (2.77ns)   --->   "%weights25_m_weights_735 = load i7* %weights25_m_weights_734, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9715 'load' 'weights25_m_weights_735' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9716 [1/1] (0.00ns)   --->   "%weights25_m_weights_736 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_44" [S4_4/conv1d.h:1529]   --->   Operation 9716 'getelementptr' 'weights25_m_weights_736' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9717 [2/2] (2.77ns)   --->   "%weights25_m_weights_737 = load i7* %weights25_m_weights_736, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9717 'load' 'weights25_m_weights_737' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9718 [1/1] (0.00ns)   --->   "%weights25_m_weights_742 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_44" [S4_4/conv1d.h:1529]   --->   Operation 9718 'getelementptr' 'weights25_m_weights_742' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9719 [2/2] (2.77ns)   --->   "%weights25_m_weights_743 = load i7* %weights25_m_weights_742, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9719 'load' 'weights25_m_weights_743' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9720 [1/2] (2.77ns)   --->   "%weights25_m_weights_745 = load i7* %weights25_m_weights_744, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9720 'load' 'weights25_m_weights_745' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9721 [1/2] (2.77ns)   --->   "%weights25_m_weights_747 = load i7* %weights25_m_weights_746, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9721 'load' 'weights25_m_weights_747' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9722 [1/1] (0.00ns)   --->   "%weights25_m_weights_748 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_45" [S4_4/conv1d.h:1529]   --->   Operation 9722 'getelementptr' 'weights25_m_weights_748' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9723 [2/2] (2.77ns)   --->   "%weights25_m_weights_749 = load i7* %weights25_m_weights_748, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9723 'load' 'weights25_m_weights_749' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9724 [1/1] (1.70ns)   --->   "%tmp_9_31 = add i11 -544, %sy_cast" [S4_4/conv1d.h:1529]   --->   Operation 9724 'add' 'tmp_9_31' <Predicate = (!tmp_1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 9725 [1/1] (0.00ns)   --->   "%tmp_10_46 = zext i11 %tmp_9_31 to i64" [S4_4/conv1d.h:1529]   --->   Operation 9725 'zext' 'tmp_10_46' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9726 [1/1] (0.00ns)   --->   "%weights25_m_weights_760 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_46" [S4_4/conv1d.h:1529]   --->   Operation 9726 'getelementptr' 'weights25_m_weights_760' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9727 [2/2] (2.77ns)   --->   "%weights25_m_weights_761 = load i7* %weights25_m_weights_760, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9727 'load' 'weights25_m_weights_761' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_55 : Operation 9728 [1/1] (0.00ns)   --->   "%weights25_m_weights_762 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_46" [S4_4/conv1d.h:1529]   --->   Operation 9728 'getelementptr' 'weights25_m_weights_762' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_55 : Operation 9729 [2/2] (2.77ns)   --->   "%weights25_m_weights_763 = load i7* %weights25_m_weights_762, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9729 'load' 'weights25_m_weights_763' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 56 <SV = 52> <Delay = 8.66>
ST_56 : Operation 9730 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_40_3, i8* %macRegisters_40_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9730 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_56 : Operation 9731 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_5)   --->   "%tmp_3572 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9731 'bitselect' 'tmp_3572' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9732 [1/1] (0.00ns)   --->   "%tmp_2727 = sext i7 %tmp_2726 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9732 'sext' 'tmp_2727' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9733 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_5)   --->   "%tmp_3574 = trunc i70 %p_Val2_3_41_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9733 'trunc' 'tmp_3574' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9734 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_5)   --->   "%tmp_1342 = or i1 %tmp_3574, %tmp_3572" [S4_4/conv1d.h:1535]   --->   Operation 9734 'or' 'tmp_1342' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9735 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_5)   --->   "%tmp_1343 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_41_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9735 'partselect' 'tmp_1343' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9736 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_5)   --->   "%tmp_1344 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1343, i1 %tmp_1342)" [S4_4/conv1d.h:1535]   --->   Operation 9736 'bitconcatenate' 'tmp_1344' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9737 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_41_5 = icmp ne i62 %tmp_1344, 0" [S4_4/conv1d.h:1535]   --->   Operation 9737 'icmp' 'tmp_20_41_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9738 [1/1] (0.80ns)   --->   "%qb_assign_1_41_5 = and i1 %tmp_20_41_5, %tmp_3573" [S4_4/conv1d.h:1535]   --->   Operation 9738 'and' 'qb_assign_1_41_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9739 [1/1] (0.00ns)   --->   "%tmp_21_41_5 = zext i1 %qb_assign_1_41_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9739 'zext' 'tmp_21_41_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp334 = add i8 %tmp_21_41_5, %tmp_2727" [S4_4/conv1d.h:1541]   --->   Operation 9740 'add' 'tmp334' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9741 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_41_5 = add i8 %macRegisters_41_V_l_5, %tmp334" [S4_4/conv1d.h:1541]   --->   Operation 9741 'add' 'p_Val2_7_41_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9742 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_41_5, i8* %macRegisters_41_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9742 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_56 : Operation 9743 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_6)   --->   "%tmp_3575 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_41_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9743 'bitselect' 'tmp_3575' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9744 [1/1] (0.00ns)   --->   "%tmp_2729 = sext i7 %tmp_2728 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9744 'sext' 'tmp_2729' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9745 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_6)   --->   "%tmp_3577 = trunc i70 %p_Val2_3_41_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9745 'trunc' 'tmp_3577' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9746 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_6)   --->   "%tmp_1346 = or i1 %tmp_3577, %tmp_3575" [S4_4/conv1d.h:1535]   --->   Operation 9746 'or' 'tmp_1346' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9747 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_6)   --->   "%tmp_1347 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_41_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9747 'partselect' 'tmp_1347' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9748 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_41_6)   --->   "%tmp_1348 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1347, i1 %tmp_1346)" [S4_4/conv1d.h:1535]   --->   Operation 9748 'bitconcatenate' 'tmp_1348' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9749 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_41_6 = icmp ne i62 %tmp_1348, 0" [S4_4/conv1d.h:1535]   --->   Operation 9749 'icmp' 'tmp_20_41_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9750 [1/1] (0.80ns)   --->   "%qb_assign_1_41_6 = and i1 %tmp_20_41_6, %tmp_3576" [S4_4/conv1d.h:1535]   --->   Operation 9750 'and' 'qb_assign_1_41_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9751 [1/1] (0.00ns)   --->   "%tmp_21_41_6 = zext i1 %qb_assign_1_41_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9751 'zext' 'tmp_21_41_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp335 = add i8 %tmp_21_41_6, %tmp_2729" [S4_4/conv1d.h:1541]   --->   Operation 9752 'add' 'tmp335' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9753 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_41_6 = add i8 %macRegisters_41_V_l_6, %tmp335" [S4_4/conv1d.h:1541]   --->   Operation 9753 'add' 'p_Val2_7_41_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9754 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_41_6, i8* %macRegisters_41_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9754 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_56 : Operation 9755 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_3)   --->   "%tmp_3590 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9755 'bitselect' 'tmp_3590' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9756 [1/1] (0.00ns)   --->   "%tmp_2739 = sext i7 %tmp_2738 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9756 'sext' 'tmp_2739' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9757 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_3)   --->   "%tmp_3592 = trunc i70 %p_Val2_3_42_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9757 'trunc' 'tmp_3592' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9758 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_3)   --->   "%tmp_1366 = or i1 %tmp_3592, %tmp_3590" [S4_4/conv1d.h:1535]   --->   Operation 9758 'or' 'tmp_1366' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9759 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_3)   --->   "%tmp_1367 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_42_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9759 'partselect' 'tmp_1367' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9760 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_3)   --->   "%tmp_1368 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1367, i1 %tmp_1366)" [S4_4/conv1d.h:1535]   --->   Operation 9760 'bitconcatenate' 'tmp_1368' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9761 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_42_3 = icmp ne i62 %tmp_1368, 0" [S4_4/conv1d.h:1535]   --->   Operation 9761 'icmp' 'tmp_20_42_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9762 [1/1] (0.80ns)   --->   "%qb_assign_1_42_3 = and i1 %tmp_20_42_3, %tmp_3591" [S4_4/conv1d.h:1535]   --->   Operation 9762 'and' 'qb_assign_1_42_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9763 [1/1] (0.00ns)   --->   "%tmp_21_42_3 = zext i1 %qb_assign_1_42_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9763 'zext' 'tmp_21_42_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp340 = add i8 %tmp_21_42_3, %tmp_2739" [S4_4/conv1d.h:1541]   --->   Operation 9764 'add' 'tmp340' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9765 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_42_3 = add i8 %macRegisters_42_V_l_3, %tmp340" [S4_4/conv1d.h:1541]   --->   Operation 9765 'add' 'p_Val2_7_42_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9766 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_4)   --->   "%tmp_3593 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9766 'bitselect' 'tmp_3593' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9767 [1/1] (0.00ns)   --->   "%tmp_2741 = sext i7 %tmp_2740 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9767 'sext' 'tmp_2741' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9768 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_4)   --->   "%tmp_3595 = trunc i70 %p_Val2_3_42_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9768 'trunc' 'tmp_3595' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9769 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_4)   --->   "%tmp_1370 = or i1 %tmp_3595, %tmp_3593" [S4_4/conv1d.h:1535]   --->   Operation 9769 'or' 'tmp_1370' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9770 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_4)   --->   "%tmp_1371 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_42_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9770 'partselect' 'tmp_1371' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9771 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_4)   --->   "%tmp_1372 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1371, i1 %tmp_1370)" [S4_4/conv1d.h:1535]   --->   Operation 9771 'bitconcatenate' 'tmp_1372' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9772 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_42_4 = icmp ne i62 %tmp_1372, 0" [S4_4/conv1d.h:1535]   --->   Operation 9772 'icmp' 'tmp_20_42_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9773 [1/1] (0.80ns)   --->   "%qb_assign_1_42_4 = and i1 %tmp_20_42_4, %tmp_3594" [S4_4/conv1d.h:1535]   --->   Operation 9773 'and' 'qb_assign_1_42_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9774 [1/1] (0.00ns)   --->   "%tmp_21_42_4 = zext i1 %qb_assign_1_42_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9774 'zext' 'tmp_21_42_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp341 = add i8 %tmp_21_42_4, %tmp_2741" [S4_4/conv1d.h:1541]   --->   Operation 9775 'add' 'tmp341' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9776 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_42_4 = add i8 %macRegisters_42_V_l_4, %tmp341" [S4_4/conv1d.h:1541]   --->   Operation 9776 'add' 'p_Val2_7_42_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9777 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_42_4, i8* %macRegisters_42_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9777 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_56 : Operation 9778 [1/2] (8.66ns)   --->   "%p_Val2_3_42_5 = mul i70 %OP2_V_42_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9778 'mul' 'p_Val2_3_42_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9779 [1/1] (0.00ns)   --->   "%tmp_2742 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_42_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9779 'partselect' 'tmp_2742' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9780 [1/1] (0.00ns)   --->   "%tmp_3597 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9780 'bitselect' 'tmp_3597' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9781 [1/2] (8.66ns)   --->   "%p_Val2_3_42_6 = mul i70 %OP2_V_42_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9781 'mul' 'p_Val2_3_42_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9782 [1/1] (0.00ns)   --->   "%tmp_2744 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_42_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9782 'partselect' 'tmp_2744' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9783 [1/1] (0.00ns)   --->   "%tmp_3600 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9783 'bitselect' 'tmp_3600' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9784 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_7)   --->   "%tmp_3602 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9784 'bitselect' 'tmp_3602' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9785 [1/1] (0.00ns)   --->   "%tmp_2747 = sext i7 %tmp_2746 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9785 'sext' 'tmp_2747' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9786 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_7)   --->   "%tmp_3604 = trunc i70 %p_Val2_3_42_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9786 'trunc' 'tmp_3604' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9787 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_7)   --->   "%tmp_1382 = or i1 %tmp_3604, %tmp_3602" [S4_4/conv1d.h:1535]   --->   Operation 9787 'or' 'tmp_1382' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9788 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_7)   --->   "%tmp_1383 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_42_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9788 'partselect' 'tmp_1383' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9789 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_7)   --->   "%tmp_1384 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1383, i1 %tmp_1382)" [S4_4/conv1d.h:1535]   --->   Operation 9789 'bitconcatenate' 'tmp_1384' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9790 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_42_7 = icmp ne i62 %tmp_1384, 0" [S4_4/conv1d.h:1535]   --->   Operation 9790 'icmp' 'tmp_20_42_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9791 [1/1] (0.80ns)   --->   "%qb_assign_1_42_7 = and i1 %tmp_20_42_7, %tmp_3603" [S4_4/conv1d.h:1535]   --->   Operation 9791 'and' 'qb_assign_1_42_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9792 [1/1] (0.00ns)   --->   "%tmp_21_42_7 = zext i1 %qb_assign_1_42_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9792 'zext' 'tmp_21_42_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp344 = add i8 %tmp_21_42_7, %tmp_2747" [S4_4/conv1d.h:1541]   --->   Operation 9793 'add' 'tmp344' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9794 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_42_7 = add i8 %macRegisters_42_V_l_7, %tmp344" [S4_4/conv1d.h:1541]   --->   Operation 9794 'add' 'p_Val2_7_42_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9795 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_42_7, i8* %macRegisters_42_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9795 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_56 : Operation 9796 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_2)   --->   "%tmp_3611 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9796 'bitselect' 'tmp_3611' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9797 [1/1] (0.00ns)   --->   "%tmp_2753 = sext i7 %tmp_2752 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9797 'sext' 'tmp_2753' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9798 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_2)   --->   "%tmp_3613 = trunc i70 %p_Val2_3_43_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9798 'trunc' 'tmp_3613' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9799 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_2)   --->   "%tmp_1394 = or i1 %tmp_3613, %tmp_3611" [S4_4/conv1d.h:1535]   --->   Operation 9799 'or' 'tmp_1394' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9800 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_2)   --->   "%tmp_1395 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_43_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9800 'partselect' 'tmp_1395' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9801 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_2)   --->   "%tmp_1396 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1395, i1 %tmp_1394)" [S4_4/conv1d.h:1535]   --->   Operation 9801 'bitconcatenate' 'tmp_1396' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9802 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_43_2 = icmp ne i62 %tmp_1396, 0" [S4_4/conv1d.h:1535]   --->   Operation 9802 'icmp' 'tmp_20_43_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9803 [1/1] (0.80ns)   --->   "%qb_assign_1_43_2 = and i1 %tmp_20_43_2, %tmp_3612" [S4_4/conv1d.h:1535]   --->   Operation 9803 'and' 'qb_assign_1_43_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9804 [1/1] (0.00ns)   --->   "%tmp_21_43_2 = zext i1 %qb_assign_1_43_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9804 'zext' 'tmp_21_43_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp347 = add i8 %tmp_21_43_2, %tmp_2753" [S4_4/conv1d.h:1541]   --->   Operation 9805 'add' 'tmp347' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9806 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_43_2 = add i8 %macRegisters_43_V_l_2, %tmp347" [S4_4/conv1d.h:1541]   --->   Operation 9806 'add' 'p_Val2_7_43_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9807 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_43_2, i8* %macRegisters_43_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9807 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_56 : Operation 9808 [1/2] (8.66ns)   --->   "%p_Val2_3_43_3 = mul i70 %OP2_V_43_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9808 'mul' 'p_Val2_3_43_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9809 [1/1] (0.00ns)   --->   "%tmp_2754 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_43_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9809 'partselect' 'tmp_2754' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9810 [1/1] (0.00ns)   --->   "%tmp_3615 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9810 'bitselect' 'tmp_3615' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9811 [1/2] (8.66ns)   --->   "%p_Val2_3_43_4 = mul i70 %OP2_V_43_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9811 'mul' 'p_Val2_3_43_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9812 [1/1] (0.00ns)   --->   "%tmp_2756 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_43_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9812 'partselect' 'tmp_2756' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9813 [1/1] (0.00ns)   --->   "%tmp_3618 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9813 'bitselect' 'tmp_3618' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9814 [1/1] (0.00ns)   --->   "%OP2_V_43_5_cast = sext i7 %weights25_m_weights_707 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9814 'sext' 'OP2_V_43_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9815 [2/2] (8.66ns)   --->   "%p_Val2_3_43_5 = mul i70 %OP2_V_43_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9815 'mul' 'p_Val2_3_43_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9816 [1/1] (0.00ns)   --->   "%OP2_V_43_6_cast = sext i7 %weights25_m_weights_709 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9816 'sext' 'OP2_V_43_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9817 [2/2] (8.66ns)   --->   "%p_Val2_3_43_6 = mul i70 %OP2_V_43_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9817 'mul' 'p_Val2_3_43_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9818 [1/2] (8.66ns)   --->   "%p_Val2_3_43_7 = mul i70 %OP2_V_43_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9818 'mul' 'p_Val2_3_43_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9819 [1/1] (0.00ns)   --->   "%tmp_2762 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_43_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9819 'partselect' 'tmp_2762' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9820 [1/1] (0.00ns)   --->   "%tmp_3627 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9820 'bitselect' 'tmp_3627' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9821 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43)   --->   "%tmp_3629 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9821 'bitselect' 'tmp_3629' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9822 [1/1] (0.00ns)   --->   "%tmp_2765 = sext i7 %tmp_2764 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9822 'sext' 'tmp_2765' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9823 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43)   --->   "%tmp_3631 = trunc i70 %p_Val2_3_43 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9823 'trunc' 'tmp_3631' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9824 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43)   --->   "%tmp_1418 = or i1 %tmp_3631, %tmp_3629" [S4_4/conv1d.h:1535]   --->   Operation 9824 'or' 'tmp_1418' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9825 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43)   --->   "%tmp_1419 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_43, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9825 'partselect' 'tmp_1419' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9826 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43)   --->   "%tmp_1420 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1419, i1 %tmp_1418)" [S4_4/conv1d.h:1535]   --->   Operation 9826 'bitconcatenate' 'tmp_1420' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9827 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_43 = icmp ne i62 %tmp_1420, 0" [S4_4/conv1d.h:1535]   --->   Operation 9827 'icmp' 'tmp_20_43' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9828 [1/1] (0.80ns)   --->   "%qb_assign_1_43 = and i1 %tmp_20_43, %tmp_3630" [S4_4/conv1d.h:1535]   --->   Operation 9828 'and' 'qb_assign_1_43' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9829 [1/1] (0.00ns)   --->   "%tmp_21_43 = zext i1 %qb_assign_1_43 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9829 'zext' 'tmp_21_43' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp353 = add i8 %tmp_21_43, %tmp_2765" [S4_4/conv1d.h:1541]   --->   Operation 9830 'add' 'tmp353' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9831 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_43 = add i8 %macRegisters_44_V_l, %tmp353" [S4_4/conv1d.h:1541]   --->   Operation 9831 'add' 'p_Val2_7_43' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9832 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_43, i8* %macRegisters_44_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9832 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_56 : Operation 9833 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_1)   --->   "%tmp_3632 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9833 'bitselect' 'tmp_3632' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9834 [1/1] (0.00ns)   --->   "%tmp_2767 = sext i7 %tmp_2766 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9834 'sext' 'tmp_2767' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9835 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_1)   --->   "%tmp_3634 = trunc i70 %p_Val2_3_44_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9835 'trunc' 'tmp_3634' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9836 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_1)   --->   "%tmp_1422 = or i1 %tmp_3634, %tmp_3632" [S4_4/conv1d.h:1535]   --->   Operation 9836 'or' 'tmp_1422' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9837 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_1)   --->   "%tmp_1423 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_44_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9837 'partselect' 'tmp_1423' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9838 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_1)   --->   "%tmp_1424 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1423, i1 %tmp_1422)" [S4_4/conv1d.h:1535]   --->   Operation 9838 'bitconcatenate' 'tmp_1424' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9839 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_44_1 = icmp ne i62 %tmp_1424, 0" [S4_4/conv1d.h:1535]   --->   Operation 9839 'icmp' 'tmp_20_44_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9840 [1/1] (0.80ns)   --->   "%qb_assign_1_44_1 = and i1 %tmp_20_44_1, %tmp_3633" [S4_4/conv1d.h:1535]   --->   Operation 9840 'and' 'qb_assign_1_44_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9841 [1/1] (0.00ns)   --->   "%tmp_21_44_1 = zext i1 %qb_assign_1_44_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9841 'zext' 'tmp_21_44_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp354 = add i8 %tmp_21_44_1, %tmp_2767" [S4_4/conv1d.h:1541]   --->   Operation 9842 'add' 'tmp354' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9843 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_44_1 = add i8 %macRegisters_44_V_l_1, %tmp354" [S4_4/conv1d.h:1541]   --->   Operation 9843 'add' 'p_Val2_7_44_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 9844 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_44_1, i8* %macRegisters_44_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9844 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_56 : Operation 9845 [1/2] (8.66ns)   --->   "%p_Val2_3_44_2 = mul i70 %OP2_V_44_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9845 'mul' 'p_Val2_3_44_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9846 [1/1] (0.00ns)   --->   "%tmp_2768 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_44_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9846 'partselect' 'tmp_2768' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9847 [1/1] (0.00ns)   --->   "%tmp_3636 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9847 'bitselect' 'tmp_3636' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9848 [1/1] (0.00ns)   --->   "%OP2_V_44_3_cast = sext i7 %weights25_m_weights_719 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9848 'sext' 'OP2_V_44_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9849 [2/2] (8.66ns)   --->   "%p_Val2_3_44_3 = mul i70 %OP2_V_44_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9849 'mul' 'p_Val2_3_44_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9850 [1/1] (0.00ns)   --->   "%OP2_V_44_4_cast = sext i7 %weights25_m_weights_721 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9850 'sext' 'OP2_V_44_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9851 [2/2] (8.66ns)   --->   "%p_Val2_3_44_4 = mul i70 %OP2_V_44_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9851 'mul' 'p_Val2_3_44_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9852 [1/2] (2.77ns)   --->   "%weights25_m_weights_723 = load i7* %weights25_m_weights_722, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9852 'load' 'weights25_m_weights_723' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9853 [1/2] (2.77ns)   --->   "%weights25_m_weights_725 = load i7* %weights25_m_weights_724, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9853 'load' 'weights25_m_weights_725' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9854 [1/1] (0.00ns)   --->   "%OP2_V_44_7_cast = sext i7 %weights25_m_weights_727 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9854 'sext' 'OP2_V_44_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9855 [2/2] (8.66ns)   --->   "%p_Val2_3_44_7 = mul i70 %OP2_V_44_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9855 'mul' 'p_Val2_3_44_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9856 [1/2] (8.66ns)   --->   "%p_Val2_3_44 = mul i70 %OP2_V_45_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9856 'mul' 'p_Val2_3_44' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9857 [1/1] (0.00ns)   --->   "%tmp_2780 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_44, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9857 'partselect' 'tmp_2780' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9858 [1/1] (0.00ns)   --->   "%tmp_3654 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9858 'bitselect' 'tmp_3654' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9859 [1/2] (8.66ns)   --->   "%p_Val2_3_45_1 = mul i70 %OP2_V_45_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9859 'mul' 'p_Val2_3_45_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9860 [1/1] (0.00ns)   --->   "%tmp_2782 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_45_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9860 'partselect' 'tmp_2782' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9861 [1/1] (0.00ns)   --->   "%tmp_3657 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9861 'bitselect' 'tmp_3657' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9862 [1/1] (0.00ns)   --->   "%OP2_V_45_2_cast = sext i7 %weights25_m_weights_733 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9862 'sext' 'OP2_V_45_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9863 [2/2] (8.66ns)   --->   "%p_Val2_3_45_2 = mul i70 %OP2_V_45_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9863 'mul' 'p_Val2_3_45_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9864 [1/2] (2.77ns)   --->   "%weights25_m_weights_735 = load i7* %weights25_m_weights_734, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9864 'load' 'weights25_m_weights_735' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9865 [1/2] (2.77ns)   --->   "%weights25_m_weights_737 = load i7* %weights25_m_weights_736, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9865 'load' 'weights25_m_weights_737' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9866 [1/1] (0.00ns)   --->   "%weights25_m_weights_738 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_44" [S4_4/conv1d.h:1529]   --->   Operation 9866 'getelementptr' 'weights25_m_weights_738' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9867 [2/2] (2.77ns)   --->   "%weights25_m_weights_739 = load i7* %weights25_m_weights_738, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9867 'load' 'weights25_m_weights_739' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9868 [1/1] (0.00ns)   --->   "%weights25_m_weights_740 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_44" [S4_4/conv1d.h:1529]   --->   Operation 9868 'getelementptr' 'weights25_m_weights_740' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9869 [2/2] (2.77ns)   --->   "%weights25_m_weights_741 = load i7* %weights25_m_weights_740, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9869 'load' 'weights25_m_weights_741' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9870 [1/2] (2.77ns)   --->   "%weights25_m_weights_743 = load i7* %weights25_m_weights_742, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9870 'load' 'weights25_m_weights_743' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9871 [1/1] (0.00ns)   --->   "%OP2_V_46_cast = sext i7 %weights25_m_weights_745 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9871 'sext' 'OP2_V_46_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9872 [2/2] (8.66ns)   --->   "%p_Val2_3_45 = mul i70 %OP2_V_46_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9872 'mul' 'p_Val2_3_45' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9873 [1/1] (0.00ns)   --->   "%OP2_V_46_1_cast = sext i7 %weights25_m_weights_747 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9873 'sext' 'OP2_V_46_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9874 [2/2] (8.66ns)   --->   "%p_Val2_3_46_1 = mul i70 %OP2_V_46_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9874 'mul' 'p_Val2_3_46_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 9875 [1/2] (2.77ns)   --->   "%weights25_m_weights_749 = load i7* %weights25_m_weights_748, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9875 'load' 'weights25_m_weights_749' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9876 [1/1] (0.00ns)   --->   "%weights25_m_weights_750 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_45" [S4_4/conv1d.h:1529]   --->   Operation 9876 'getelementptr' 'weights25_m_weights_750' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9877 [2/2] (2.77ns)   --->   "%weights25_m_weights_751 = load i7* %weights25_m_weights_750, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9877 'load' 'weights25_m_weights_751' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9878 [1/1] (0.00ns)   --->   "%weights25_m_weights_752 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_45" [S4_4/conv1d.h:1529]   --->   Operation 9878 'getelementptr' 'weights25_m_weights_752' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9879 [2/2] (2.77ns)   --->   "%weights25_m_weights_753 = load i7* %weights25_m_weights_752, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9879 'load' 'weights25_m_weights_753' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9880 [1/1] (0.00ns)   --->   "%weights25_m_weights_758 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_45" [S4_4/conv1d.h:1529]   --->   Operation 9880 'getelementptr' 'weights25_m_weights_758' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9881 [2/2] (2.77ns)   --->   "%weights25_m_weights_759 = load i7* %weights25_m_weights_758, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9881 'load' 'weights25_m_weights_759' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9882 [1/2] (2.77ns)   --->   "%weights25_m_weights_761 = load i7* %weights25_m_weights_760, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9882 'load' 'weights25_m_weights_761' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9883 [1/2] (2.77ns)   --->   "%weights25_m_weights_763 = load i7* %weights25_m_weights_762, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9883 'load' 'weights25_m_weights_763' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9884 [1/1] (0.00ns)   --->   "%weights25_m_weights_764 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_46" [S4_4/conv1d.h:1529]   --->   Operation 9884 'getelementptr' 'weights25_m_weights_764' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9885 [2/2] (2.77ns)   --->   "%weights25_m_weights_765 = load i7* %weights25_m_weights_764, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9885 'load' 'weights25_m_weights_765' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9886 [1/1] (0.00ns)   --->   "%tmp_9_47_cast = sext i10 %tmp_9_7 to i11" [S4_4/conv1d.h:1529]   --->   Operation 9886 'sext' 'tmp_9_47_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9887 [1/1] (0.00ns)   --->   "%tmp_10_47 = zext i11 %tmp_9_47_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 9887 'zext' 'tmp_10_47' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9888 [1/1] (0.00ns)   --->   "%weights25_m_weights_776 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_47" [S4_4/conv1d.h:1529]   --->   Operation 9888 'getelementptr' 'weights25_m_weights_776' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9889 [2/2] (2.77ns)   --->   "%weights25_m_weights_777 = load i7* %weights25_m_weights_776, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9889 'load' 'weights25_m_weights_777' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_56 : Operation 9890 [1/1] (0.00ns)   --->   "%weights25_m_weights_778 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_47" [S4_4/conv1d.h:1529]   --->   Operation 9890 'getelementptr' 'weights25_m_weights_778' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_56 : Operation 9891 [2/2] (2.77ns)   --->   "%weights25_m_weights_779 = load i7* %weights25_m_weights_778, align 1" [S4_4/conv1d.h:1529]   --->   Operation 9891 'load' 'weights25_m_weights_779' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 57 <SV = 53> <Delay = 8.66>
ST_57 : Operation 9892 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_41_3, i8* %macRegisters_41_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9892 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_57 : Operation 9893 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_5)   --->   "%tmp_3596 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9893 'bitselect' 'tmp_3596' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9894 [1/1] (0.00ns)   --->   "%tmp_2743 = sext i7 %tmp_2742 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9894 'sext' 'tmp_2743' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9895 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_5)   --->   "%tmp_3598 = trunc i70 %p_Val2_3_42_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9895 'trunc' 'tmp_3598' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9896 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_5)   --->   "%tmp_1374 = or i1 %tmp_3598, %tmp_3596" [S4_4/conv1d.h:1535]   --->   Operation 9896 'or' 'tmp_1374' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9897 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_5)   --->   "%tmp_1375 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_42_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9897 'partselect' 'tmp_1375' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9898 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_5)   --->   "%tmp_1376 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1375, i1 %tmp_1374)" [S4_4/conv1d.h:1535]   --->   Operation 9898 'bitconcatenate' 'tmp_1376' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9899 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_42_5 = icmp ne i62 %tmp_1376, 0" [S4_4/conv1d.h:1535]   --->   Operation 9899 'icmp' 'tmp_20_42_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9900 [1/1] (0.80ns)   --->   "%qb_assign_1_42_5 = and i1 %tmp_20_42_5, %tmp_3597" [S4_4/conv1d.h:1535]   --->   Operation 9900 'and' 'qb_assign_1_42_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9901 [1/1] (0.00ns)   --->   "%tmp_21_42_5 = zext i1 %qb_assign_1_42_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9901 'zext' 'tmp_21_42_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp342 = add i8 %tmp_21_42_5, %tmp_2743" [S4_4/conv1d.h:1541]   --->   Operation 9902 'add' 'tmp342' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9903 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_42_5 = add i8 %macRegisters_42_V_l_5, %tmp342" [S4_4/conv1d.h:1541]   --->   Operation 9903 'add' 'p_Val2_7_42_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9904 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_42_5, i8* %macRegisters_42_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9904 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_57 : Operation 9905 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_6)   --->   "%tmp_3599 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_42_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9905 'bitselect' 'tmp_3599' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9906 [1/1] (0.00ns)   --->   "%tmp_2745 = sext i7 %tmp_2744 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9906 'sext' 'tmp_2745' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9907 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_6)   --->   "%tmp_3601 = trunc i70 %p_Val2_3_42_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9907 'trunc' 'tmp_3601' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9908 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_6)   --->   "%tmp_1378 = or i1 %tmp_3601, %tmp_3599" [S4_4/conv1d.h:1535]   --->   Operation 9908 'or' 'tmp_1378' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9909 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_6)   --->   "%tmp_1379 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_42_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9909 'partselect' 'tmp_1379' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9910 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_42_6)   --->   "%tmp_1380 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1379, i1 %tmp_1378)" [S4_4/conv1d.h:1535]   --->   Operation 9910 'bitconcatenate' 'tmp_1380' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9911 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_42_6 = icmp ne i62 %tmp_1380, 0" [S4_4/conv1d.h:1535]   --->   Operation 9911 'icmp' 'tmp_20_42_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9912 [1/1] (0.80ns)   --->   "%qb_assign_1_42_6 = and i1 %tmp_20_42_6, %tmp_3600" [S4_4/conv1d.h:1535]   --->   Operation 9912 'and' 'qb_assign_1_42_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9913 [1/1] (0.00ns)   --->   "%tmp_21_42_6 = zext i1 %qb_assign_1_42_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9913 'zext' 'tmp_21_42_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9914 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp343 = add i8 %tmp_21_42_6, %tmp_2745" [S4_4/conv1d.h:1541]   --->   Operation 9914 'add' 'tmp343' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9915 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_42_6 = add i8 %macRegisters_42_V_l_6, %tmp343" [S4_4/conv1d.h:1541]   --->   Operation 9915 'add' 'p_Val2_7_42_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9916 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_42_6, i8* %macRegisters_42_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9916 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_57 : Operation 9917 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_3)   --->   "%tmp_3614 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9917 'bitselect' 'tmp_3614' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9918 [1/1] (0.00ns)   --->   "%tmp_2755 = sext i7 %tmp_2754 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9918 'sext' 'tmp_2755' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9919 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_3)   --->   "%tmp_3616 = trunc i70 %p_Val2_3_43_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9919 'trunc' 'tmp_3616' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9920 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_3)   --->   "%tmp_1398 = or i1 %tmp_3616, %tmp_3614" [S4_4/conv1d.h:1535]   --->   Operation 9920 'or' 'tmp_1398' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9921 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_3)   --->   "%tmp_1399 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_43_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9921 'partselect' 'tmp_1399' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9922 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_3)   --->   "%tmp_1400 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1399, i1 %tmp_1398)" [S4_4/conv1d.h:1535]   --->   Operation 9922 'bitconcatenate' 'tmp_1400' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9923 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_43_3 = icmp ne i62 %tmp_1400, 0" [S4_4/conv1d.h:1535]   --->   Operation 9923 'icmp' 'tmp_20_43_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9924 [1/1] (0.80ns)   --->   "%qb_assign_1_43_3 = and i1 %tmp_20_43_3, %tmp_3615" [S4_4/conv1d.h:1535]   --->   Operation 9924 'and' 'qb_assign_1_43_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9925 [1/1] (0.00ns)   --->   "%tmp_21_43_3 = zext i1 %qb_assign_1_43_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9925 'zext' 'tmp_21_43_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp348 = add i8 %tmp_21_43_3, %tmp_2755" [S4_4/conv1d.h:1541]   --->   Operation 9926 'add' 'tmp348' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9927 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_43_3 = add i8 %macRegisters_43_V_l_3, %tmp348" [S4_4/conv1d.h:1541]   --->   Operation 9927 'add' 'p_Val2_7_43_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9928 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_4)   --->   "%tmp_3617 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9928 'bitselect' 'tmp_3617' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9929 [1/1] (0.00ns)   --->   "%tmp_2757 = sext i7 %tmp_2756 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9929 'sext' 'tmp_2757' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9930 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_4)   --->   "%tmp_3619 = trunc i70 %p_Val2_3_43_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9930 'trunc' 'tmp_3619' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9931 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_4)   --->   "%tmp_1402 = or i1 %tmp_3619, %tmp_3617" [S4_4/conv1d.h:1535]   --->   Operation 9931 'or' 'tmp_1402' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9932 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_4)   --->   "%tmp_1403 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_43_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9932 'partselect' 'tmp_1403' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9933 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_4)   --->   "%tmp_1404 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1403, i1 %tmp_1402)" [S4_4/conv1d.h:1535]   --->   Operation 9933 'bitconcatenate' 'tmp_1404' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9934 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_43_4 = icmp ne i62 %tmp_1404, 0" [S4_4/conv1d.h:1535]   --->   Operation 9934 'icmp' 'tmp_20_43_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9935 [1/1] (0.80ns)   --->   "%qb_assign_1_43_4 = and i1 %tmp_20_43_4, %tmp_3618" [S4_4/conv1d.h:1535]   --->   Operation 9935 'and' 'qb_assign_1_43_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9936 [1/1] (0.00ns)   --->   "%tmp_21_43_4 = zext i1 %qb_assign_1_43_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9936 'zext' 'tmp_21_43_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp349 = add i8 %tmp_21_43_4, %tmp_2757" [S4_4/conv1d.h:1541]   --->   Operation 9937 'add' 'tmp349' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9938 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_43_4 = add i8 %macRegisters_43_V_l_4, %tmp349" [S4_4/conv1d.h:1541]   --->   Operation 9938 'add' 'p_Val2_7_43_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9939 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_43_4, i8* %macRegisters_43_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9939 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_57 : Operation 9940 [1/2] (8.66ns)   --->   "%p_Val2_3_43_5 = mul i70 %OP2_V_43_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9940 'mul' 'p_Val2_3_43_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9941 [1/1] (0.00ns)   --->   "%tmp_2758 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_43_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9941 'partselect' 'tmp_2758' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9942 [1/1] (0.00ns)   --->   "%tmp_3621 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9942 'bitselect' 'tmp_3621' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9943 [1/2] (8.66ns)   --->   "%p_Val2_3_43_6 = mul i70 %OP2_V_43_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9943 'mul' 'p_Val2_3_43_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9944 [1/1] (0.00ns)   --->   "%tmp_2760 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_43_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9944 'partselect' 'tmp_2760' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9945 [1/1] (0.00ns)   --->   "%tmp_3624 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9945 'bitselect' 'tmp_3624' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9946 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_7)   --->   "%tmp_3626 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9946 'bitselect' 'tmp_3626' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9947 [1/1] (0.00ns)   --->   "%tmp_2763 = sext i7 %tmp_2762 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9947 'sext' 'tmp_2763' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9948 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_7)   --->   "%tmp_3628 = trunc i70 %p_Val2_3_43_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9948 'trunc' 'tmp_3628' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9949 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_7)   --->   "%tmp_1414 = or i1 %tmp_3628, %tmp_3626" [S4_4/conv1d.h:1535]   --->   Operation 9949 'or' 'tmp_1414' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9950 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_7)   --->   "%tmp_1415 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_43_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9950 'partselect' 'tmp_1415' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9951 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_7)   --->   "%tmp_1416 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1415, i1 %tmp_1414)" [S4_4/conv1d.h:1535]   --->   Operation 9951 'bitconcatenate' 'tmp_1416' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9952 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_43_7 = icmp ne i62 %tmp_1416, 0" [S4_4/conv1d.h:1535]   --->   Operation 9952 'icmp' 'tmp_20_43_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9953 [1/1] (0.80ns)   --->   "%qb_assign_1_43_7 = and i1 %tmp_20_43_7, %tmp_3627" [S4_4/conv1d.h:1535]   --->   Operation 9953 'and' 'qb_assign_1_43_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9954 [1/1] (0.00ns)   --->   "%tmp_21_43_7 = zext i1 %qb_assign_1_43_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9954 'zext' 'tmp_21_43_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp352 = add i8 %tmp_21_43_7, %tmp_2763" [S4_4/conv1d.h:1541]   --->   Operation 9955 'add' 'tmp352' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9956 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_43_7 = add i8 %macRegisters_43_V_l_7, %tmp352" [S4_4/conv1d.h:1541]   --->   Operation 9956 'add' 'p_Val2_7_43_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9957 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_43_7, i8* %macRegisters_43_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9957 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_57 : Operation 9958 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_2)   --->   "%tmp_3635 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9958 'bitselect' 'tmp_3635' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9959 [1/1] (0.00ns)   --->   "%tmp_2769 = sext i7 %tmp_2768 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9959 'sext' 'tmp_2769' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9960 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_2)   --->   "%tmp_3637 = trunc i70 %p_Val2_3_44_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9960 'trunc' 'tmp_3637' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9961 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_2)   --->   "%tmp_1426 = or i1 %tmp_3637, %tmp_3635" [S4_4/conv1d.h:1535]   --->   Operation 9961 'or' 'tmp_1426' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9962 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_2)   --->   "%tmp_1427 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_44_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9962 'partselect' 'tmp_1427' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9963 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_2)   --->   "%tmp_1428 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1427, i1 %tmp_1426)" [S4_4/conv1d.h:1535]   --->   Operation 9963 'bitconcatenate' 'tmp_1428' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9964 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_44_2 = icmp ne i62 %tmp_1428, 0" [S4_4/conv1d.h:1535]   --->   Operation 9964 'icmp' 'tmp_20_44_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9965 [1/1] (0.80ns)   --->   "%qb_assign_1_44_2 = and i1 %tmp_20_44_2, %tmp_3636" [S4_4/conv1d.h:1535]   --->   Operation 9965 'and' 'qb_assign_1_44_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9966 [1/1] (0.00ns)   --->   "%tmp_21_44_2 = zext i1 %qb_assign_1_44_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9966 'zext' 'tmp_21_44_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp355 = add i8 %tmp_21_44_2, %tmp_2769" [S4_4/conv1d.h:1541]   --->   Operation 9967 'add' 'tmp355' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9968 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_44_2 = add i8 %macRegisters_44_V_l_2, %tmp355" [S4_4/conv1d.h:1541]   --->   Operation 9968 'add' 'p_Val2_7_44_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9969 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_44_2, i8* %macRegisters_44_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9969 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_57 : Operation 9970 [1/2] (8.66ns)   --->   "%p_Val2_3_44_3 = mul i70 %OP2_V_44_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9970 'mul' 'p_Val2_3_44_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9971 [1/1] (0.00ns)   --->   "%tmp_2770 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_44_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9971 'partselect' 'tmp_2770' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9972 [1/1] (0.00ns)   --->   "%tmp_3639 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9972 'bitselect' 'tmp_3639' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9973 [1/2] (8.66ns)   --->   "%p_Val2_3_44_4 = mul i70 %OP2_V_44_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9973 'mul' 'p_Val2_3_44_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9974 [1/1] (0.00ns)   --->   "%tmp_2772 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_44_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9974 'partselect' 'tmp_2772' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9975 [1/1] (0.00ns)   --->   "%tmp_3642 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9975 'bitselect' 'tmp_3642' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9976 [1/1] (0.00ns)   --->   "%OP2_V_44_5_cast = sext i7 %weights25_m_weights_723 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9976 'sext' 'OP2_V_44_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9977 [2/2] (8.66ns)   --->   "%p_Val2_3_44_5 = mul i70 %OP2_V_44_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9977 'mul' 'p_Val2_3_44_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9978 [1/1] (0.00ns)   --->   "%OP2_V_44_6_cast = sext i7 %weights25_m_weights_725 to i70" [S4_4/conv1d.h:1535]   --->   Operation 9978 'sext' 'OP2_V_44_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9979 [2/2] (8.66ns)   --->   "%p_Val2_3_44_6 = mul i70 %OP2_V_44_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9979 'mul' 'p_Val2_3_44_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9980 [1/2] (8.66ns)   --->   "%p_Val2_3_44_7 = mul i70 %OP2_V_44_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 9980 'mul' 'p_Val2_3_44_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9981 [1/1] (0.00ns)   --->   "%tmp_2778 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_44_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9981 'partselect' 'tmp_2778' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9982 [1/1] (0.00ns)   --->   "%tmp_3651 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 9982 'bitselect' 'tmp_3651' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9983 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44)   --->   "%tmp_3653 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9983 'bitselect' 'tmp_3653' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9984 [1/1] (0.00ns)   --->   "%tmp_2781 = sext i7 %tmp_2780 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9984 'sext' 'tmp_2781' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9985 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44)   --->   "%tmp_3655 = trunc i70 %p_Val2_3_44 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9985 'trunc' 'tmp_3655' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9986 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44)   --->   "%tmp_1450 = or i1 %tmp_3655, %tmp_3653" [S4_4/conv1d.h:1535]   --->   Operation 9986 'or' 'tmp_1450' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9987 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44)   --->   "%tmp_1451 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_44, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9987 'partselect' 'tmp_1451' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9988 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44)   --->   "%tmp_1452 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1451, i1 %tmp_1450)" [S4_4/conv1d.h:1535]   --->   Operation 9988 'bitconcatenate' 'tmp_1452' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9989 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_44 = icmp ne i62 %tmp_1452, 0" [S4_4/conv1d.h:1535]   --->   Operation 9989 'icmp' 'tmp_20_44' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9990 [1/1] (0.80ns)   --->   "%qb_assign_1_44 = and i1 %tmp_20_44, %tmp_3654" [S4_4/conv1d.h:1535]   --->   Operation 9990 'and' 'qb_assign_1_44' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9991 [1/1] (0.00ns)   --->   "%tmp_21_44 = zext i1 %qb_assign_1_44 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9991 'zext' 'tmp_21_44' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp361 = add i8 %tmp_21_44, %tmp_2781" [S4_4/conv1d.h:1541]   --->   Operation 9992 'add' 'tmp361' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9993 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_44 = add i8 %macRegisters_45_V_l, %tmp361" [S4_4/conv1d.h:1541]   --->   Operation 9993 'add' 'p_Val2_7_44' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 9994 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_44, i8* %macRegisters_45_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 9994 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_57 : Operation 9995 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_1)   --->   "%tmp_3656 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 9995 'bitselect' 'tmp_3656' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9996 [1/1] (0.00ns)   --->   "%tmp_2783 = sext i7 %tmp_2782 to i8" [S4_4/conv1d.h:1535]   --->   Operation 9996 'sext' 'tmp_2783' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9997 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_1)   --->   "%tmp_3658 = trunc i70 %p_Val2_3_45_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 9997 'trunc' 'tmp_3658' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 9998 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_1)   --->   "%tmp_1454 = or i1 %tmp_3658, %tmp_3656" [S4_4/conv1d.h:1535]   --->   Operation 9998 'or' 'tmp_1454' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 9999 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_1)   --->   "%tmp_1455 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_45_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 9999 'partselect' 'tmp_1455' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10000 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_1)   --->   "%tmp_1456 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1455, i1 %tmp_1454)" [S4_4/conv1d.h:1535]   --->   Operation 10000 'bitconcatenate' 'tmp_1456' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10001 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_45_1 = icmp ne i62 %tmp_1456, 0" [S4_4/conv1d.h:1535]   --->   Operation 10001 'icmp' 'tmp_20_45_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 10002 [1/1] (0.80ns)   --->   "%qb_assign_1_45_1 = and i1 %tmp_20_45_1, %tmp_3657" [S4_4/conv1d.h:1535]   --->   Operation 10002 'and' 'qb_assign_1_45_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 10003 [1/1] (0.00ns)   --->   "%tmp_21_45_1 = zext i1 %qb_assign_1_45_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10003 'zext' 'tmp_21_45_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp362 = add i8 %tmp_21_45_1, %tmp_2783" [S4_4/conv1d.h:1541]   --->   Operation 10004 'add' 'tmp362' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 10005 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_45_1 = add i8 %macRegisters_45_V_l_1, %tmp362" [S4_4/conv1d.h:1541]   --->   Operation 10005 'add' 'p_Val2_7_45_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 10006 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_45_1, i8* %macRegisters_45_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10006 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_57 : Operation 10007 [1/2] (8.66ns)   --->   "%p_Val2_3_45_2 = mul i70 %OP2_V_45_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10007 'mul' 'p_Val2_3_45_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 10008 [1/1] (0.00ns)   --->   "%tmp_2784 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_45_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10008 'partselect' 'tmp_2784' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10009 [1/1] (0.00ns)   --->   "%tmp_3660 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10009 'bitselect' 'tmp_3660' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10010 [1/1] (0.00ns)   --->   "%OP2_V_45_3_cast = sext i7 %weights25_m_weights_735 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10010 'sext' 'OP2_V_45_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10011 [2/2] (8.66ns)   --->   "%p_Val2_3_45_3 = mul i70 %OP2_V_45_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10011 'mul' 'p_Val2_3_45_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 10012 [1/1] (0.00ns)   --->   "%OP2_V_45_4_cast = sext i7 %weights25_m_weights_737 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10012 'sext' 'OP2_V_45_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10013 [2/2] (8.66ns)   --->   "%p_Val2_3_45_4 = mul i70 %OP2_V_45_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10013 'mul' 'p_Val2_3_45_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 10014 [1/2] (2.77ns)   --->   "%weights25_m_weights_739 = load i7* %weights25_m_weights_738, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10014 'load' 'weights25_m_weights_739' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10015 [1/2] (2.77ns)   --->   "%weights25_m_weights_741 = load i7* %weights25_m_weights_740, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10015 'load' 'weights25_m_weights_741' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10016 [1/1] (0.00ns)   --->   "%OP2_V_45_7_cast = sext i7 %weights25_m_weights_743 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10016 'sext' 'OP2_V_45_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10017 [2/2] (8.66ns)   --->   "%p_Val2_3_45_7 = mul i70 %OP2_V_45_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10017 'mul' 'p_Val2_3_45_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 10018 [1/2] (8.66ns)   --->   "%p_Val2_3_45 = mul i70 %OP2_V_46_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10018 'mul' 'p_Val2_3_45' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 10019 [1/1] (0.00ns)   --->   "%tmp_2796 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_45, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10019 'partselect' 'tmp_2796' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10020 [1/1] (0.00ns)   --->   "%tmp_3678 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10020 'bitselect' 'tmp_3678' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10021 [1/2] (8.66ns)   --->   "%p_Val2_3_46_1 = mul i70 %OP2_V_46_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10021 'mul' 'p_Val2_3_46_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 10022 [1/1] (0.00ns)   --->   "%tmp_2798 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_46_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10022 'partselect' 'tmp_2798' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10023 [1/1] (0.00ns)   --->   "%tmp_3681 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10023 'bitselect' 'tmp_3681' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10024 [1/1] (0.00ns)   --->   "%OP2_V_46_2_cast = sext i7 %weights25_m_weights_749 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10024 'sext' 'OP2_V_46_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10025 [2/2] (8.66ns)   --->   "%p_Val2_3_46_2 = mul i70 %OP2_V_46_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10025 'mul' 'p_Val2_3_46_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 10026 [1/2] (2.77ns)   --->   "%weights25_m_weights_751 = load i7* %weights25_m_weights_750, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10026 'load' 'weights25_m_weights_751' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10027 [1/2] (2.77ns)   --->   "%weights25_m_weights_753 = load i7* %weights25_m_weights_752, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10027 'load' 'weights25_m_weights_753' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10028 [1/1] (0.00ns)   --->   "%weights25_m_weights_754 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_45" [S4_4/conv1d.h:1529]   --->   Operation 10028 'getelementptr' 'weights25_m_weights_754' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10029 [2/2] (2.77ns)   --->   "%weights25_m_weights_755 = load i7* %weights25_m_weights_754, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10029 'load' 'weights25_m_weights_755' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10030 [1/1] (0.00ns)   --->   "%weights25_m_weights_756 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_45" [S4_4/conv1d.h:1529]   --->   Operation 10030 'getelementptr' 'weights25_m_weights_756' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10031 [2/2] (2.77ns)   --->   "%weights25_m_weights_757 = load i7* %weights25_m_weights_756, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10031 'load' 'weights25_m_weights_757' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10032 [1/2] (2.77ns)   --->   "%weights25_m_weights_759 = load i7* %weights25_m_weights_758, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10032 'load' 'weights25_m_weights_759' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10033 [1/1] (0.00ns)   --->   "%OP2_V_47_cast = sext i7 %weights25_m_weights_761 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10033 'sext' 'OP2_V_47_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10034 [2/2] (8.66ns)   --->   "%p_Val2_3_46 = mul i70 %OP2_V_47_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10034 'mul' 'p_Val2_3_46' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 10035 [1/1] (0.00ns)   --->   "%OP2_V_47_1_cast = sext i7 %weights25_m_weights_763 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10035 'sext' 'OP2_V_47_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10036 [2/2] (8.66ns)   --->   "%p_Val2_3_47_1 = mul i70 %OP2_V_47_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10036 'mul' 'p_Val2_3_47_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 10037 [1/2] (2.77ns)   --->   "%weights25_m_weights_765 = load i7* %weights25_m_weights_764, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10037 'load' 'weights25_m_weights_765' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10038 [1/1] (0.00ns)   --->   "%weights25_m_weights_766 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_46" [S4_4/conv1d.h:1529]   --->   Operation 10038 'getelementptr' 'weights25_m_weights_766' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10039 [2/2] (2.77ns)   --->   "%weights25_m_weights_767 = load i7* %weights25_m_weights_766, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10039 'load' 'weights25_m_weights_767' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10040 [1/1] (0.00ns)   --->   "%weights25_m_weights_768 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_46" [S4_4/conv1d.h:1529]   --->   Operation 10040 'getelementptr' 'weights25_m_weights_768' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10041 [2/2] (2.77ns)   --->   "%weights25_m_weights_769 = load i7* %weights25_m_weights_768, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10041 'load' 'weights25_m_weights_769' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10042 [1/1] (0.00ns)   --->   "%weights25_m_weights_774 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_46" [S4_4/conv1d.h:1529]   --->   Operation 10042 'getelementptr' 'weights25_m_weights_774' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10043 [2/2] (2.77ns)   --->   "%weights25_m_weights_775 = load i7* %weights25_m_weights_774, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10043 'load' 'weights25_m_weights_775' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10044 [1/2] (2.77ns)   --->   "%weights25_m_weights_777 = load i7* %weights25_m_weights_776, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10044 'load' 'weights25_m_weights_777' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10045 [1/2] (2.77ns)   --->   "%weights25_m_weights_779 = load i7* %weights25_m_weights_778, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10045 'load' 'weights25_m_weights_779' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10046 [1/1] (0.00ns)   --->   "%weights25_m_weights_780 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_47" [S4_4/conv1d.h:1529]   --->   Operation 10046 'getelementptr' 'weights25_m_weights_780' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10047 [2/2] (2.77ns)   --->   "%weights25_m_weights_781 = load i7* %weights25_m_weights_780, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10047 'load' 'weights25_m_weights_781' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10048 [1/1] (0.00ns)   --->   "%tmp_9_48_cast = sext i10 %tmp_9_8 to i11" [S4_4/conv1d.h:1529]   --->   Operation 10048 'sext' 'tmp_9_48_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10049 [1/1] (0.00ns)   --->   "%tmp_10_48 = zext i11 %tmp_9_48_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 10049 'zext' 'tmp_10_48' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10050 [1/1] (0.00ns)   --->   "%weights25_m_weights_792 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_48" [S4_4/conv1d.h:1529]   --->   Operation 10050 'getelementptr' 'weights25_m_weights_792' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10051 [2/2] (2.77ns)   --->   "%weights25_m_weights_793 = load i7* %weights25_m_weights_792, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10051 'load' 'weights25_m_weights_793' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_57 : Operation 10052 [1/1] (0.00ns)   --->   "%weights25_m_weights_794 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_48" [S4_4/conv1d.h:1529]   --->   Operation 10052 'getelementptr' 'weights25_m_weights_794' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 10053 [2/2] (2.77ns)   --->   "%weights25_m_weights_795 = load i7* %weights25_m_weights_794, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10053 'load' 'weights25_m_weights_795' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 58 <SV = 54> <Delay = 8.66>
ST_58 : Operation 10054 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_42_3, i8* %macRegisters_42_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10054 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_58 : Operation 10055 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_5)   --->   "%tmp_3620 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10055 'bitselect' 'tmp_3620' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10056 [1/1] (0.00ns)   --->   "%tmp_2759 = sext i7 %tmp_2758 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10056 'sext' 'tmp_2759' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10057 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_5)   --->   "%tmp_3622 = trunc i70 %p_Val2_3_43_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10057 'trunc' 'tmp_3622' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10058 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_5)   --->   "%tmp_1406 = or i1 %tmp_3622, %tmp_3620" [S4_4/conv1d.h:1535]   --->   Operation 10058 'or' 'tmp_1406' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10059 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_5)   --->   "%tmp_1407 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_43_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10059 'partselect' 'tmp_1407' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10060 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_5)   --->   "%tmp_1408 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1407, i1 %tmp_1406)" [S4_4/conv1d.h:1535]   --->   Operation 10060 'bitconcatenate' 'tmp_1408' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10061 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_43_5 = icmp ne i62 %tmp_1408, 0" [S4_4/conv1d.h:1535]   --->   Operation 10061 'icmp' 'tmp_20_43_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10062 [1/1] (0.80ns)   --->   "%qb_assign_1_43_5 = and i1 %tmp_20_43_5, %tmp_3621" [S4_4/conv1d.h:1535]   --->   Operation 10062 'and' 'qb_assign_1_43_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10063 [1/1] (0.00ns)   --->   "%tmp_21_43_5 = zext i1 %qb_assign_1_43_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10063 'zext' 'tmp_21_43_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp350 = add i8 %tmp_21_43_5, %tmp_2759" [S4_4/conv1d.h:1541]   --->   Operation 10064 'add' 'tmp350' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10065 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_43_5 = add i8 %macRegisters_43_V_l_5, %tmp350" [S4_4/conv1d.h:1541]   --->   Operation 10065 'add' 'p_Val2_7_43_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10066 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_43_5, i8* %macRegisters_43_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10066 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_58 : Operation 10067 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_6)   --->   "%tmp_3623 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_43_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10067 'bitselect' 'tmp_3623' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10068 [1/1] (0.00ns)   --->   "%tmp_2761 = sext i7 %tmp_2760 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10068 'sext' 'tmp_2761' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10069 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_6)   --->   "%tmp_3625 = trunc i70 %p_Val2_3_43_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10069 'trunc' 'tmp_3625' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10070 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_6)   --->   "%tmp_1410 = or i1 %tmp_3625, %tmp_3623" [S4_4/conv1d.h:1535]   --->   Operation 10070 'or' 'tmp_1410' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10071 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_6)   --->   "%tmp_1411 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_43_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10071 'partselect' 'tmp_1411' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10072 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_43_6)   --->   "%tmp_1412 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1411, i1 %tmp_1410)" [S4_4/conv1d.h:1535]   --->   Operation 10072 'bitconcatenate' 'tmp_1412' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10073 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_43_6 = icmp ne i62 %tmp_1412, 0" [S4_4/conv1d.h:1535]   --->   Operation 10073 'icmp' 'tmp_20_43_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10074 [1/1] (0.80ns)   --->   "%qb_assign_1_43_6 = and i1 %tmp_20_43_6, %tmp_3624" [S4_4/conv1d.h:1535]   --->   Operation 10074 'and' 'qb_assign_1_43_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10075 [1/1] (0.00ns)   --->   "%tmp_21_43_6 = zext i1 %qb_assign_1_43_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10075 'zext' 'tmp_21_43_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp351 = add i8 %tmp_21_43_6, %tmp_2761" [S4_4/conv1d.h:1541]   --->   Operation 10076 'add' 'tmp351' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10077 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_43_6 = add i8 %macRegisters_43_V_l_6, %tmp351" [S4_4/conv1d.h:1541]   --->   Operation 10077 'add' 'p_Val2_7_43_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10078 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_43_6, i8* %macRegisters_43_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10078 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_58 : Operation 10079 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_3)   --->   "%tmp_3638 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10079 'bitselect' 'tmp_3638' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10080 [1/1] (0.00ns)   --->   "%tmp_2771 = sext i7 %tmp_2770 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10080 'sext' 'tmp_2771' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10081 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_3)   --->   "%tmp_3640 = trunc i70 %p_Val2_3_44_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10081 'trunc' 'tmp_3640' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10082 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_3)   --->   "%tmp_1430 = or i1 %tmp_3640, %tmp_3638" [S4_4/conv1d.h:1535]   --->   Operation 10082 'or' 'tmp_1430' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10083 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_3)   --->   "%tmp_1431 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_44_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10083 'partselect' 'tmp_1431' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10084 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_3)   --->   "%tmp_1432 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1431, i1 %tmp_1430)" [S4_4/conv1d.h:1535]   --->   Operation 10084 'bitconcatenate' 'tmp_1432' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10085 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_44_3 = icmp ne i62 %tmp_1432, 0" [S4_4/conv1d.h:1535]   --->   Operation 10085 'icmp' 'tmp_20_44_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10086 [1/1] (0.80ns)   --->   "%qb_assign_1_44_3 = and i1 %tmp_20_44_3, %tmp_3639" [S4_4/conv1d.h:1535]   --->   Operation 10086 'and' 'qb_assign_1_44_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10087 [1/1] (0.00ns)   --->   "%tmp_21_44_3 = zext i1 %qb_assign_1_44_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10087 'zext' 'tmp_21_44_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp356 = add i8 %tmp_21_44_3, %tmp_2771" [S4_4/conv1d.h:1541]   --->   Operation 10088 'add' 'tmp356' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10089 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_44_3 = add i8 %macRegisters_44_V_l_3, %tmp356" [S4_4/conv1d.h:1541]   --->   Operation 10089 'add' 'p_Val2_7_44_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10090 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_4)   --->   "%tmp_3641 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10090 'bitselect' 'tmp_3641' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10091 [1/1] (0.00ns)   --->   "%tmp_2773 = sext i7 %tmp_2772 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10091 'sext' 'tmp_2773' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10092 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_4)   --->   "%tmp_3643 = trunc i70 %p_Val2_3_44_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10092 'trunc' 'tmp_3643' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10093 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_4)   --->   "%tmp_1434 = or i1 %tmp_3643, %tmp_3641" [S4_4/conv1d.h:1535]   --->   Operation 10093 'or' 'tmp_1434' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10094 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_4)   --->   "%tmp_1435 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_44_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10094 'partselect' 'tmp_1435' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10095 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_4)   --->   "%tmp_1436 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1435, i1 %tmp_1434)" [S4_4/conv1d.h:1535]   --->   Operation 10095 'bitconcatenate' 'tmp_1436' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10096 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_44_4 = icmp ne i62 %tmp_1436, 0" [S4_4/conv1d.h:1535]   --->   Operation 10096 'icmp' 'tmp_20_44_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10097 [1/1] (0.80ns)   --->   "%qb_assign_1_44_4 = and i1 %tmp_20_44_4, %tmp_3642" [S4_4/conv1d.h:1535]   --->   Operation 10097 'and' 'qb_assign_1_44_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10098 [1/1] (0.00ns)   --->   "%tmp_21_44_4 = zext i1 %qb_assign_1_44_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10098 'zext' 'tmp_21_44_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10099 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp357 = add i8 %tmp_21_44_4, %tmp_2773" [S4_4/conv1d.h:1541]   --->   Operation 10099 'add' 'tmp357' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10100 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_44_4 = add i8 %macRegisters_44_V_l_4, %tmp357" [S4_4/conv1d.h:1541]   --->   Operation 10100 'add' 'p_Val2_7_44_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10101 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_44_4, i8* %macRegisters_44_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10101 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_58 : Operation 10102 [1/2] (8.66ns)   --->   "%p_Val2_3_44_5 = mul i70 %OP2_V_44_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10102 'mul' 'p_Val2_3_44_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10103 [1/1] (0.00ns)   --->   "%tmp_2774 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_44_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10103 'partselect' 'tmp_2774' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10104 [1/1] (0.00ns)   --->   "%tmp_3645 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10104 'bitselect' 'tmp_3645' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10105 [1/2] (8.66ns)   --->   "%p_Val2_3_44_6 = mul i70 %OP2_V_44_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10105 'mul' 'p_Val2_3_44_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10106 [1/1] (0.00ns)   --->   "%tmp_2776 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_44_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10106 'partselect' 'tmp_2776' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10107 [1/1] (0.00ns)   --->   "%tmp_3648 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10107 'bitselect' 'tmp_3648' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10108 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_7)   --->   "%tmp_3650 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10108 'bitselect' 'tmp_3650' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10109 [1/1] (0.00ns)   --->   "%tmp_2779 = sext i7 %tmp_2778 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10109 'sext' 'tmp_2779' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10110 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_7)   --->   "%tmp_3652 = trunc i70 %p_Val2_3_44_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10110 'trunc' 'tmp_3652' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10111 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_7)   --->   "%tmp_1446 = or i1 %tmp_3652, %tmp_3650" [S4_4/conv1d.h:1535]   --->   Operation 10111 'or' 'tmp_1446' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10112 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_7)   --->   "%tmp_1447 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_44_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10112 'partselect' 'tmp_1447' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10113 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_7)   --->   "%tmp_1448 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1447, i1 %tmp_1446)" [S4_4/conv1d.h:1535]   --->   Operation 10113 'bitconcatenate' 'tmp_1448' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10114 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_44_7 = icmp ne i62 %tmp_1448, 0" [S4_4/conv1d.h:1535]   --->   Operation 10114 'icmp' 'tmp_20_44_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10115 [1/1] (0.80ns)   --->   "%qb_assign_1_44_7 = and i1 %tmp_20_44_7, %tmp_3651" [S4_4/conv1d.h:1535]   --->   Operation 10115 'and' 'qb_assign_1_44_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10116 [1/1] (0.00ns)   --->   "%tmp_21_44_7 = zext i1 %qb_assign_1_44_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10116 'zext' 'tmp_21_44_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp360 = add i8 %tmp_21_44_7, %tmp_2779" [S4_4/conv1d.h:1541]   --->   Operation 10117 'add' 'tmp360' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10118 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_44_7 = add i8 %macRegisters_44_V_l_7, %tmp360" [S4_4/conv1d.h:1541]   --->   Operation 10118 'add' 'p_Val2_7_44_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10119 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_44_7, i8* %macRegisters_44_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10119 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_58 : Operation 10120 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_2)   --->   "%tmp_3659 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10120 'bitselect' 'tmp_3659' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10121 [1/1] (0.00ns)   --->   "%tmp_2785 = sext i7 %tmp_2784 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10121 'sext' 'tmp_2785' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10122 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_2)   --->   "%tmp_3661 = trunc i70 %p_Val2_3_45_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10122 'trunc' 'tmp_3661' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10123 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_2)   --->   "%tmp_1458 = or i1 %tmp_3661, %tmp_3659" [S4_4/conv1d.h:1535]   --->   Operation 10123 'or' 'tmp_1458' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10124 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_2)   --->   "%tmp_1459 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_45_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10124 'partselect' 'tmp_1459' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10125 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_2)   --->   "%tmp_1460 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1459, i1 %tmp_1458)" [S4_4/conv1d.h:1535]   --->   Operation 10125 'bitconcatenate' 'tmp_1460' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10126 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_45_2 = icmp ne i62 %tmp_1460, 0" [S4_4/conv1d.h:1535]   --->   Operation 10126 'icmp' 'tmp_20_45_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10127 [1/1] (0.80ns)   --->   "%qb_assign_1_45_2 = and i1 %tmp_20_45_2, %tmp_3660" [S4_4/conv1d.h:1535]   --->   Operation 10127 'and' 'qb_assign_1_45_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10128 [1/1] (0.00ns)   --->   "%tmp_21_45_2 = zext i1 %qb_assign_1_45_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10128 'zext' 'tmp_21_45_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp363 = add i8 %tmp_21_45_2, %tmp_2785" [S4_4/conv1d.h:1541]   --->   Operation 10129 'add' 'tmp363' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10130 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_45_2 = add i8 %macRegisters_45_V_l_2, %tmp363" [S4_4/conv1d.h:1541]   --->   Operation 10130 'add' 'p_Val2_7_45_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10131 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_45_2, i8* %macRegisters_45_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10131 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_58 : Operation 10132 [1/2] (8.66ns)   --->   "%p_Val2_3_45_3 = mul i70 %OP2_V_45_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10132 'mul' 'p_Val2_3_45_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10133 [1/1] (0.00ns)   --->   "%tmp_2786 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_45_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10133 'partselect' 'tmp_2786' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10134 [1/1] (0.00ns)   --->   "%tmp_3663 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10134 'bitselect' 'tmp_3663' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10135 [1/2] (8.66ns)   --->   "%p_Val2_3_45_4 = mul i70 %OP2_V_45_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10135 'mul' 'p_Val2_3_45_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10136 [1/1] (0.00ns)   --->   "%tmp_2788 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_45_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10136 'partselect' 'tmp_2788' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10137 [1/1] (0.00ns)   --->   "%tmp_3666 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10137 'bitselect' 'tmp_3666' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10138 [1/1] (0.00ns)   --->   "%OP2_V_45_5_cast = sext i7 %weights25_m_weights_739 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10138 'sext' 'OP2_V_45_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10139 [2/2] (8.66ns)   --->   "%p_Val2_3_45_5 = mul i70 %OP2_V_45_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10139 'mul' 'p_Val2_3_45_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10140 [1/1] (0.00ns)   --->   "%OP2_V_45_6_cast = sext i7 %weights25_m_weights_741 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10140 'sext' 'OP2_V_45_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10141 [2/2] (8.66ns)   --->   "%p_Val2_3_45_6 = mul i70 %OP2_V_45_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10141 'mul' 'p_Val2_3_45_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10142 [1/2] (8.66ns)   --->   "%p_Val2_3_45_7 = mul i70 %OP2_V_45_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10142 'mul' 'p_Val2_3_45_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10143 [1/1] (0.00ns)   --->   "%tmp_2794 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_45_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10143 'partselect' 'tmp_2794' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10144 [1/1] (0.00ns)   --->   "%tmp_3675 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10144 'bitselect' 'tmp_3675' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10145 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45)   --->   "%tmp_3677 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10145 'bitselect' 'tmp_3677' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10146 [1/1] (0.00ns)   --->   "%tmp_2797 = sext i7 %tmp_2796 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10146 'sext' 'tmp_2797' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10147 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45)   --->   "%tmp_3679 = trunc i70 %p_Val2_3_45 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10147 'trunc' 'tmp_3679' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10148 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45)   --->   "%tmp_1482 = or i1 %tmp_3679, %tmp_3677" [S4_4/conv1d.h:1535]   --->   Operation 10148 'or' 'tmp_1482' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10149 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45)   --->   "%tmp_1483 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_45, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10149 'partselect' 'tmp_1483' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10150 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45)   --->   "%tmp_1484 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1483, i1 %tmp_1482)" [S4_4/conv1d.h:1535]   --->   Operation 10150 'bitconcatenate' 'tmp_1484' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10151 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_45 = icmp ne i62 %tmp_1484, 0" [S4_4/conv1d.h:1535]   --->   Operation 10151 'icmp' 'tmp_20_45' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10152 [1/1] (0.80ns)   --->   "%qb_assign_1_45 = and i1 %tmp_20_45, %tmp_3678" [S4_4/conv1d.h:1535]   --->   Operation 10152 'and' 'qb_assign_1_45' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10153 [1/1] (0.00ns)   --->   "%tmp_21_45 = zext i1 %qb_assign_1_45 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10153 'zext' 'tmp_21_45' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp369 = add i8 %tmp_21_45, %tmp_2797" [S4_4/conv1d.h:1541]   --->   Operation 10154 'add' 'tmp369' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10155 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_45 = add i8 %macRegisters_46_V_l, %tmp369" [S4_4/conv1d.h:1541]   --->   Operation 10155 'add' 'p_Val2_7_45' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10156 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_45, i8* %macRegisters_46_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10156 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_58 : Operation 10157 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_1)   --->   "%tmp_3680 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10157 'bitselect' 'tmp_3680' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10158 [1/1] (0.00ns)   --->   "%tmp_2799 = sext i7 %tmp_2798 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10158 'sext' 'tmp_2799' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10159 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_1)   --->   "%tmp_3682 = trunc i70 %p_Val2_3_46_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10159 'trunc' 'tmp_3682' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10160 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_1)   --->   "%tmp_1486 = or i1 %tmp_3682, %tmp_3680" [S4_4/conv1d.h:1535]   --->   Operation 10160 'or' 'tmp_1486' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10161 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_1)   --->   "%tmp_1487 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_46_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10161 'partselect' 'tmp_1487' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10162 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_1)   --->   "%tmp_1488 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1487, i1 %tmp_1486)" [S4_4/conv1d.h:1535]   --->   Operation 10162 'bitconcatenate' 'tmp_1488' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10163 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_46_1 = icmp ne i62 %tmp_1488, 0" [S4_4/conv1d.h:1535]   --->   Operation 10163 'icmp' 'tmp_20_46_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10164 [1/1] (0.80ns)   --->   "%qb_assign_1_46_1 = and i1 %tmp_20_46_1, %tmp_3681" [S4_4/conv1d.h:1535]   --->   Operation 10164 'and' 'qb_assign_1_46_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10165 [1/1] (0.00ns)   --->   "%tmp_21_46_1 = zext i1 %qb_assign_1_46_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10165 'zext' 'tmp_21_46_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp370 = add i8 %tmp_21_46_1, %tmp_2799" [S4_4/conv1d.h:1541]   --->   Operation 10166 'add' 'tmp370' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10167 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_46_1 = add i8 %macRegisters_46_V_l_1, %tmp370" [S4_4/conv1d.h:1541]   --->   Operation 10167 'add' 'p_Val2_7_46_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 10168 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_46_1, i8* %macRegisters_46_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10168 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_58 : Operation 10169 [1/2] (8.66ns)   --->   "%p_Val2_3_46_2 = mul i70 %OP2_V_46_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10169 'mul' 'p_Val2_3_46_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10170 [1/1] (0.00ns)   --->   "%tmp_2800 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_46_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10170 'partselect' 'tmp_2800' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10171 [1/1] (0.00ns)   --->   "%tmp_3684 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10171 'bitselect' 'tmp_3684' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10172 [1/1] (0.00ns)   --->   "%OP2_V_46_3_cast = sext i7 %weights25_m_weights_751 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10172 'sext' 'OP2_V_46_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10173 [2/2] (8.66ns)   --->   "%p_Val2_3_46_3 = mul i70 %OP2_V_46_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10173 'mul' 'p_Val2_3_46_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10174 [1/1] (0.00ns)   --->   "%OP2_V_46_4_cast = sext i7 %weights25_m_weights_753 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10174 'sext' 'OP2_V_46_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10175 [2/2] (8.66ns)   --->   "%p_Val2_3_46_4 = mul i70 %OP2_V_46_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10175 'mul' 'p_Val2_3_46_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10176 [1/2] (2.77ns)   --->   "%weights25_m_weights_755 = load i7* %weights25_m_weights_754, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10176 'load' 'weights25_m_weights_755' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10177 [1/2] (2.77ns)   --->   "%weights25_m_weights_757 = load i7* %weights25_m_weights_756, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10177 'load' 'weights25_m_weights_757' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10178 [1/1] (0.00ns)   --->   "%OP2_V_46_7_cast = sext i7 %weights25_m_weights_759 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10178 'sext' 'OP2_V_46_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10179 [2/2] (8.66ns)   --->   "%p_Val2_3_46_7 = mul i70 %OP2_V_46_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10179 'mul' 'p_Val2_3_46_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10180 [1/2] (8.66ns)   --->   "%p_Val2_3_46 = mul i70 %OP2_V_47_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10180 'mul' 'p_Val2_3_46' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10181 [1/1] (0.00ns)   --->   "%tmp_2812 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_46, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10181 'partselect' 'tmp_2812' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10182 [1/1] (0.00ns)   --->   "%tmp_3702 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10182 'bitselect' 'tmp_3702' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10183 [1/2] (8.66ns)   --->   "%p_Val2_3_47_1 = mul i70 %OP2_V_47_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10183 'mul' 'p_Val2_3_47_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10184 [1/1] (0.00ns)   --->   "%tmp_2814 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_47_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10184 'partselect' 'tmp_2814' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10185 [1/1] (0.00ns)   --->   "%tmp_3705 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10185 'bitselect' 'tmp_3705' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10186 [1/1] (0.00ns)   --->   "%OP2_V_47_2_cast = sext i7 %weights25_m_weights_765 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10186 'sext' 'OP2_V_47_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10187 [2/2] (8.66ns)   --->   "%p_Val2_3_47_2 = mul i70 %OP2_V_47_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10187 'mul' 'p_Val2_3_47_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10188 [1/2] (2.77ns)   --->   "%weights25_m_weights_767 = load i7* %weights25_m_weights_766, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10188 'load' 'weights25_m_weights_767' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10189 [1/2] (2.77ns)   --->   "%weights25_m_weights_769 = load i7* %weights25_m_weights_768, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10189 'load' 'weights25_m_weights_769' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10190 [1/1] (0.00ns)   --->   "%weights25_m_weights_770 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_46" [S4_4/conv1d.h:1529]   --->   Operation 10190 'getelementptr' 'weights25_m_weights_770' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10191 [2/2] (2.77ns)   --->   "%weights25_m_weights_771 = load i7* %weights25_m_weights_770, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10191 'load' 'weights25_m_weights_771' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10192 [1/1] (0.00ns)   --->   "%weights25_m_weights_772 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_46" [S4_4/conv1d.h:1529]   --->   Operation 10192 'getelementptr' 'weights25_m_weights_772' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10193 [2/2] (2.77ns)   --->   "%weights25_m_weights_773 = load i7* %weights25_m_weights_772, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10193 'load' 'weights25_m_weights_773' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10194 [1/2] (2.77ns)   --->   "%weights25_m_weights_775 = load i7* %weights25_m_weights_774, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10194 'load' 'weights25_m_weights_775' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10195 [1/1] (0.00ns)   --->   "%OP2_V_48_cast = sext i7 %weights25_m_weights_777 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10195 'sext' 'OP2_V_48_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10196 [2/2] (8.66ns)   --->   "%p_Val2_3_47 = mul i70 %OP2_V_48_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10196 'mul' 'p_Val2_3_47' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10197 [1/1] (0.00ns)   --->   "%OP2_V_48_1_cast = sext i7 %weights25_m_weights_779 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10197 'sext' 'OP2_V_48_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10198 [2/2] (8.66ns)   --->   "%p_Val2_3_48_1 = mul i70 %OP2_V_48_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10198 'mul' 'p_Val2_3_48_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 10199 [1/2] (2.77ns)   --->   "%weights25_m_weights_781 = load i7* %weights25_m_weights_780, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10199 'load' 'weights25_m_weights_781' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10200 [1/1] (0.00ns)   --->   "%weights25_m_weights_782 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_47" [S4_4/conv1d.h:1529]   --->   Operation 10200 'getelementptr' 'weights25_m_weights_782' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10201 [2/2] (2.77ns)   --->   "%weights25_m_weights_783 = load i7* %weights25_m_weights_782, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10201 'load' 'weights25_m_weights_783' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10202 [1/1] (0.00ns)   --->   "%weights25_m_weights_784 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_47" [S4_4/conv1d.h:1529]   --->   Operation 10202 'getelementptr' 'weights25_m_weights_784' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10203 [2/2] (2.77ns)   --->   "%weights25_m_weights_785 = load i7* %weights25_m_weights_784, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10203 'load' 'weights25_m_weights_785' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10204 [1/1] (0.00ns)   --->   "%weights25_m_weights_790 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_47" [S4_4/conv1d.h:1529]   --->   Operation 10204 'getelementptr' 'weights25_m_weights_790' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10205 [2/2] (2.77ns)   --->   "%weights25_m_weights_791 = load i7* %weights25_m_weights_790, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10205 'load' 'weights25_m_weights_791' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10206 [1/2] (2.77ns)   --->   "%weights25_m_weights_793 = load i7* %weights25_m_weights_792, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10206 'load' 'weights25_m_weights_793' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10207 [1/2] (2.77ns)   --->   "%weights25_m_weights_795 = load i7* %weights25_m_weights_794, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10207 'load' 'weights25_m_weights_795' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10208 [1/1] (0.00ns)   --->   "%weights25_m_weights_796 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_48" [S4_4/conv1d.h:1529]   --->   Operation 10208 'getelementptr' 'weights25_m_weights_796' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10209 [2/2] (2.77ns)   --->   "%weights25_m_weights_797 = load i7* %weights25_m_weights_796, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10209 'load' 'weights25_m_weights_797' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10210 [1/1] (0.00ns)   --->   "%tmp_9_49_cast = sext i10 %tmp_9_10 to i11" [S4_4/conv1d.h:1529]   --->   Operation 10210 'sext' 'tmp_9_49_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10211 [1/1] (0.00ns)   --->   "%tmp_10_49 = zext i11 %tmp_9_49_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 10211 'zext' 'tmp_10_49' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10212 [1/1] (0.00ns)   --->   "%weights25_m_weights_808 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_49" [S4_4/conv1d.h:1529]   --->   Operation 10212 'getelementptr' 'weights25_m_weights_808' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10213 [2/2] (2.77ns)   --->   "%weights25_m_weights_809 = load i7* %weights25_m_weights_808, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10213 'load' 'weights25_m_weights_809' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_58 : Operation 10214 [1/1] (0.00ns)   --->   "%weights25_m_weights_810 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_49" [S4_4/conv1d.h:1529]   --->   Operation 10214 'getelementptr' 'weights25_m_weights_810' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_58 : Operation 10215 [2/2] (2.77ns)   --->   "%weights25_m_weights_811 = load i7* %weights25_m_weights_810, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10215 'load' 'weights25_m_weights_811' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 59 <SV = 55> <Delay = 8.66>
ST_59 : Operation 10216 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_43_3, i8* %macRegisters_43_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10216 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_59 : Operation 10217 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_5)   --->   "%tmp_3644 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10217 'bitselect' 'tmp_3644' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10218 [1/1] (0.00ns)   --->   "%tmp_2775 = sext i7 %tmp_2774 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10218 'sext' 'tmp_2775' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10219 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_5)   --->   "%tmp_3646 = trunc i70 %p_Val2_3_44_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10219 'trunc' 'tmp_3646' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10220 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_5)   --->   "%tmp_1438 = or i1 %tmp_3646, %tmp_3644" [S4_4/conv1d.h:1535]   --->   Operation 10220 'or' 'tmp_1438' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10221 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_5)   --->   "%tmp_1439 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_44_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10221 'partselect' 'tmp_1439' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10222 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_5)   --->   "%tmp_1440 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1439, i1 %tmp_1438)" [S4_4/conv1d.h:1535]   --->   Operation 10222 'bitconcatenate' 'tmp_1440' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10223 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_44_5 = icmp ne i62 %tmp_1440, 0" [S4_4/conv1d.h:1535]   --->   Operation 10223 'icmp' 'tmp_20_44_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10224 [1/1] (0.80ns)   --->   "%qb_assign_1_44_5 = and i1 %tmp_20_44_5, %tmp_3645" [S4_4/conv1d.h:1535]   --->   Operation 10224 'and' 'qb_assign_1_44_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10225 [1/1] (0.00ns)   --->   "%tmp_21_44_5 = zext i1 %qb_assign_1_44_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10225 'zext' 'tmp_21_44_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp358 = add i8 %tmp_21_44_5, %tmp_2775" [S4_4/conv1d.h:1541]   --->   Operation 10226 'add' 'tmp358' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10227 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_44_5 = add i8 %macRegisters_44_V_l_5, %tmp358" [S4_4/conv1d.h:1541]   --->   Operation 10227 'add' 'p_Val2_7_44_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10228 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_44_5, i8* %macRegisters_44_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10228 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_59 : Operation 10229 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_6)   --->   "%tmp_3647 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_44_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10229 'bitselect' 'tmp_3647' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10230 [1/1] (0.00ns)   --->   "%tmp_2777 = sext i7 %tmp_2776 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10230 'sext' 'tmp_2777' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10231 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_6)   --->   "%tmp_3649 = trunc i70 %p_Val2_3_44_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10231 'trunc' 'tmp_3649' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10232 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_6)   --->   "%tmp_1442 = or i1 %tmp_3649, %tmp_3647" [S4_4/conv1d.h:1535]   --->   Operation 10232 'or' 'tmp_1442' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10233 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_6)   --->   "%tmp_1443 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_44_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10233 'partselect' 'tmp_1443' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10234 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_44_6)   --->   "%tmp_1444 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1443, i1 %tmp_1442)" [S4_4/conv1d.h:1535]   --->   Operation 10234 'bitconcatenate' 'tmp_1444' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10235 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_44_6 = icmp ne i62 %tmp_1444, 0" [S4_4/conv1d.h:1535]   --->   Operation 10235 'icmp' 'tmp_20_44_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10236 [1/1] (0.80ns)   --->   "%qb_assign_1_44_6 = and i1 %tmp_20_44_6, %tmp_3648" [S4_4/conv1d.h:1535]   --->   Operation 10236 'and' 'qb_assign_1_44_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10237 [1/1] (0.00ns)   --->   "%tmp_21_44_6 = zext i1 %qb_assign_1_44_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10237 'zext' 'tmp_21_44_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp359 = add i8 %tmp_21_44_6, %tmp_2777" [S4_4/conv1d.h:1541]   --->   Operation 10238 'add' 'tmp359' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10239 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_44_6 = add i8 %macRegisters_44_V_l_6, %tmp359" [S4_4/conv1d.h:1541]   --->   Operation 10239 'add' 'p_Val2_7_44_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10240 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_44_6, i8* %macRegisters_44_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10240 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_59 : Operation 10241 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_3)   --->   "%tmp_3662 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10241 'bitselect' 'tmp_3662' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10242 [1/1] (0.00ns)   --->   "%tmp_2787 = sext i7 %tmp_2786 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10242 'sext' 'tmp_2787' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10243 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_3)   --->   "%tmp_3664 = trunc i70 %p_Val2_3_45_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10243 'trunc' 'tmp_3664' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10244 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_3)   --->   "%tmp_1462 = or i1 %tmp_3664, %tmp_3662" [S4_4/conv1d.h:1535]   --->   Operation 10244 'or' 'tmp_1462' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10245 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_3)   --->   "%tmp_1463 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_45_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10245 'partselect' 'tmp_1463' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10246 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_3)   --->   "%tmp_1464 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1463, i1 %tmp_1462)" [S4_4/conv1d.h:1535]   --->   Operation 10246 'bitconcatenate' 'tmp_1464' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10247 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_45_3 = icmp ne i62 %tmp_1464, 0" [S4_4/conv1d.h:1535]   --->   Operation 10247 'icmp' 'tmp_20_45_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10248 [1/1] (0.80ns)   --->   "%qb_assign_1_45_3 = and i1 %tmp_20_45_3, %tmp_3663" [S4_4/conv1d.h:1535]   --->   Operation 10248 'and' 'qb_assign_1_45_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10249 [1/1] (0.00ns)   --->   "%tmp_21_45_3 = zext i1 %qb_assign_1_45_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10249 'zext' 'tmp_21_45_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp364 = add i8 %tmp_21_45_3, %tmp_2787" [S4_4/conv1d.h:1541]   --->   Operation 10250 'add' 'tmp364' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10251 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_45_3 = add i8 %macRegisters_45_V_l_3, %tmp364" [S4_4/conv1d.h:1541]   --->   Operation 10251 'add' 'p_Val2_7_45_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10252 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_4)   --->   "%tmp_3665 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10252 'bitselect' 'tmp_3665' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10253 [1/1] (0.00ns)   --->   "%tmp_2789 = sext i7 %tmp_2788 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10253 'sext' 'tmp_2789' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10254 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_4)   --->   "%tmp_3667 = trunc i70 %p_Val2_3_45_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10254 'trunc' 'tmp_3667' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10255 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_4)   --->   "%tmp_1466 = or i1 %tmp_3667, %tmp_3665" [S4_4/conv1d.h:1535]   --->   Operation 10255 'or' 'tmp_1466' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10256 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_4)   --->   "%tmp_1467 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_45_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10256 'partselect' 'tmp_1467' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10257 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_4)   --->   "%tmp_1468 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1467, i1 %tmp_1466)" [S4_4/conv1d.h:1535]   --->   Operation 10257 'bitconcatenate' 'tmp_1468' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10258 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_45_4 = icmp ne i62 %tmp_1468, 0" [S4_4/conv1d.h:1535]   --->   Operation 10258 'icmp' 'tmp_20_45_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10259 [1/1] (0.80ns)   --->   "%qb_assign_1_45_4 = and i1 %tmp_20_45_4, %tmp_3666" [S4_4/conv1d.h:1535]   --->   Operation 10259 'and' 'qb_assign_1_45_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10260 [1/1] (0.00ns)   --->   "%tmp_21_45_4 = zext i1 %qb_assign_1_45_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10260 'zext' 'tmp_21_45_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp365 = add i8 %tmp_21_45_4, %tmp_2789" [S4_4/conv1d.h:1541]   --->   Operation 10261 'add' 'tmp365' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10262 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_45_4 = add i8 %macRegisters_45_V_l_4, %tmp365" [S4_4/conv1d.h:1541]   --->   Operation 10262 'add' 'p_Val2_7_45_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10263 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_45_4, i8* %macRegisters_45_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10263 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_59 : Operation 10264 [1/2] (8.66ns)   --->   "%p_Val2_3_45_5 = mul i70 %OP2_V_45_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10264 'mul' 'p_Val2_3_45_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10265 [1/1] (0.00ns)   --->   "%tmp_2790 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_45_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10265 'partselect' 'tmp_2790' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10266 [1/1] (0.00ns)   --->   "%tmp_3669 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10266 'bitselect' 'tmp_3669' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10267 [1/2] (8.66ns)   --->   "%p_Val2_3_45_6 = mul i70 %OP2_V_45_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10267 'mul' 'p_Val2_3_45_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10268 [1/1] (0.00ns)   --->   "%tmp_2792 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_45_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10268 'partselect' 'tmp_2792' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10269 [1/1] (0.00ns)   --->   "%tmp_3672 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10269 'bitselect' 'tmp_3672' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10270 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_7)   --->   "%tmp_3674 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10270 'bitselect' 'tmp_3674' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10271 [1/1] (0.00ns)   --->   "%tmp_2795 = sext i7 %tmp_2794 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10271 'sext' 'tmp_2795' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10272 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_7)   --->   "%tmp_3676 = trunc i70 %p_Val2_3_45_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10272 'trunc' 'tmp_3676' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10273 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_7)   --->   "%tmp_1478 = or i1 %tmp_3676, %tmp_3674" [S4_4/conv1d.h:1535]   --->   Operation 10273 'or' 'tmp_1478' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10274 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_7)   --->   "%tmp_1479 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_45_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10274 'partselect' 'tmp_1479' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10275 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_7)   --->   "%tmp_1480 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1479, i1 %tmp_1478)" [S4_4/conv1d.h:1535]   --->   Operation 10275 'bitconcatenate' 'tmp_1480' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10276 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_45_7 = icmp ne i62 %tmp_1480, 0" [S4_4/conv1d.h:1535]   --->   Operation 10276 'icmp' 'tmp_20_45_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10277 [1/1] (0.80ns)   --->   "%qb_assign_1_45_7 = and i1 %tmp_20_45_7, %tmp_3675" [S4_4/conv1d.h:1535]   --->   Operation 10277 'and' 'qb_assign_1_45_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10278 [1/1] (0.00ns)   --->   "%tmp_21_45_7 = zext i1 %qb_assign_1_45_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10278 'zext' 'tmp_21_45_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp368 = add i8 %tmp_21_45_7, %tmp_2795" [S4_4/conv1d.h:1541]   --->   Operation 10279 'add' 'tmp368' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10280 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_45_7 = add i8 %macRegisters_45_V_l_7, %tmp368" [S4_4/conv1d.h:1541]   --->   Operation 10280 'add' 'p_Val2_7_45_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10281 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_45_7, i8* %macRegisters_45_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10281 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_59 : Operation 10282 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_2)   --->   "%tmp_3683 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10282 'bitselect' 'tmp_3683' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10283 [1/1] (0.00ns)   --->   "%tmp_2801 = sext i7 %tmp_2800 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10283 'sext' 'tmp_2801' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10284 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_2)   --->   "%tmp_3685 = trunc i70 %p_Val2_3_46_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10284 'trunc' 'tmp_3685' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10285 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_2)   --->   "%tmp_1490 = or i1 %tmp_3685, %tmp_3683" [S4_4/conv1d.h:1535]   --->   Operation 10285 'or' 'tmp_1490' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10286 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_2)   --->   "%tmp_1491 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_46_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10286 'partselect' 'tmp_1491' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10287 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_2)   --->   "%tmp_1492 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1491, i1 %tmp_1490)" [S4_4/conv1d.h:1535]   --->   Operation 10287 'bitconcatenate' 'tmp_1492' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10288 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_46_2 = icmp ne i62 %tmp_1492, 0" [S4_4/conv1d.h:1535]   --->   Operation 10288 'icmp' 'tmp_20_46_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10289 [1/1] (0.80ns)   --->   "%qb_assign_1_46_2 = and i1 %tmp_20_46_2, %tmp_3684" [S4_4/conv1d.h:1535]   --->   Operation 10289 'and' 'qb_assign_1_46_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10290 [1/1] (0.00ns)   --->   "%tmp_21_46_2 = zext i1 %qb_assign_1_46_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10290 'zext' 'tmp_21_46_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp371 = add i8 %tmp_21_46_2, %tmp_2801" [S4_4/conv1d.h:1541]   --->   Operation 10291 'add' 'tmp371' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10292 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_46_2 = add i8 %macRegisters_46_V_l_2, %tmp371" [S4_4/conv1d.h:1541]   --->   Operation 10292 'add' 'p_Val2_7_46_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10293 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_46_2, i8* %macRegisters_46_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10293 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_59 : Operation 10294 [1/2] (8.66ns)   --->   "%p_Val2_3_46_3 = mul i70 %OP2_V_46_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10294 'mul' 'p_Val2_3_46_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10295 [1/1] (0.00ns)   --->   "%tmp_2802 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_46_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10295 'partselect' 'tmp_2802' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10296 [1/1] (0.00ns)   --->   "%tmp_3687 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10296 'bitselect' 'tmp_3687' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10297 [1/2] (8.66ns)   --->   "%p_Val2_3_46_4 = mul i70 %OP2_V_46_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10297 'mul' 'p_Val2_3_46_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10298 [1/1] (0.00ns)   --->   "%tmp_2804 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_46_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10298 'partselect' 'tmp_2804' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10299 [1/1] (0.00ns)   --->   "%tmp_3690 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10299 'bitselect' 'tmp_3690' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10300 [1/1] (0.00ns)   --->   "%OP2_V_46_5_cast = sext i7 %weights25_m_weights_755 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10300 'sext' 'OP2_V_46_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10301 [2/2] (8.66ns)   --->   "%p_Val2_3_46_5 = mul i70 %OP2_V_46_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10301 'mul' 'p_Val2_3_46_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10302 [1/1] (0.00ns)   --->   "%OP2_V_46_6_cast = sext i7 %weights25_m_weights_757 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10302 'sext' 'OP2_V_46_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10303 [2/2] (8.66ns)   --->   "%p_Val2_3_46_6 = mul i70 %OP2_V_46_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10303 'mul' 'p_Val2_3_46_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10304 [1/2] (8.66ns)   --->   "%p_Val2_3_46_7 = mul i70 %OP2_V_46_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10304 'mul' 'p_Val2_3_46_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10305 [1/1] (0.00ns)   --->   "%tmp_2810 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_46_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10305 'partselect' 'tmp_2810' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10306 [1/1] (0.00ns)   --->   "%tmp_3699 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10306 'bitselect' 'tmp_3699' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10307 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46)   --->   "%tmp_3701 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10307 'bitselect' 'tmp_3701' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10308 [1/1] (0.00ns)   --->   "%tmp_2813 = sext i7 %tmp_2812 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10308 'sext' 'tmp_2813' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10309 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46)   --->   "%tmp_3703 = trunc i70 %p_Val2_3_46 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10309 'trunc' 'tmp_3703' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10310 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46)   --->   "%tmp_1514 = or i1 %tmp_3703, %tmp_3701" [S4_4/conv1d.h:1535]   --->   Operation 10310 'or' 'tmp_1514' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10311 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46)   --->   "%tmp_1515 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_46, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10311 'partselect' 'tmp_1515' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10312 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46)   --->   "%tmp_1516 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1515, i1 %tmp_1514)" [S4_4/conv1d.h:1535]   --->   Operation 10312 'bitconcatenate' 'tmp_1516' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10313 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_46 = icmp ne i62 %tmp_1516, 0" [S4_4/conv1d.h:1535]   --->   Operation 10313 'icmp' 'tmp_20_46' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10314 [1/1] (0.80ns)   --->   "%qb_assign_1_46 = and i1 %tmp_20_46, %tmp_3702" [S4_4/conv1d.h:1535]   --->   Operation 10314 'and' 'qb_assign_1_46' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10315 [1/1] (0.00ns)   --->   "%tmp_21_46 = zext i1 %qb_assign_1_46 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10315 'zext' 'tmp_21_46' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp377 = add i8 %tmp_21_46, %tmp_2813" [S4_4/conv1d.h:1541]   --->   Operation 10316 'add' 'tmp377' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10317 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_46 = add i8 %macRegisters_47_V_l, %tmp377" [S4_4/conv1d.h:1541]   --->   Operation 10317 'add' 'p_Val2_7_46' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10318 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_46, i8* %macRegisters_47_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10318 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_59 : Operation 10319 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_1)   --->   "%tmp_3704 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10319 'bitselect' 'tmp_3704' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10320 [1/1] (0.00ns)   --->   "%tmp_2815 = sext i7 %tmp_2814 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10320 'sext' 'tmp_2815' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10321 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_1)   --->   "%tmp_3706 = trunc i70 %p_Val2_3_47_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10321 'trunc' 'tmp_3706' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10322 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_1)   --->   "%tmp_1518 = or i1 %tmp_3706, %tmp_3704" [S4_4/conv1d.h:1535]   --->   Operation 10322 'or' 'tmp_1518' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10323 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_1)   --->   "%tmp_1519 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_47_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10323 'partselect' 'tmp_1519' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10324 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_1)   --->   "%tmp_1520 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1519, i1 %tmp_1518)" [S4_4/conv1d.h:1535]   --->   Operation 10324 'bitconcatenate' 'tmp_1520' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10325 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_47_1 = icmp ne i62 %tmp_1520, 0" [S4_4/conv1d.h:1535]   --->   Operation 10325 'icmp' 'tmp_20_47_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10326 [1/1] (0.80ns)   --->   "%qb_assign_1_47_1 = and i1 %tmp_20_47_1, %tmp_3705" [S4_4/conv1d.h:1535]   --->   Operation 10326 'and' 'qb_assign_1_47_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10327 [1/1] (0.00ns)   --->   "%tmp_21_47_1 = zext i1 %qb_assign_1_47_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10327 'zext' 'tmp_21_47_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp378 = add i8 %tmp_21_47_1, %tmp_2815" [S4_4/conv1d.h:1541]   --->   Operation 10328 'add' 'tmp378' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10329 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_47_1 = add i8 %macRegisters_47_V_l_1, %tmp378" [S4_4/conv1d.h:1541]   --->   Operation 10329 'add' 'p_Val2_7_47_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 10330 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_47_1, i8* %macRegisters_47_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10330 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_59 : Operation 10331 [1/2] (8.66ns)   --->   "%p_Val2_3_47_2 = mul i70 %OP2_V_47_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10331 'mul' 'p_Val2_3_47_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10332 [1/1] (0.00ns)   --->   "%tmp_2816 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_47_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10332 'partselect' 'tmp_2816' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10333 [1/1] (0.00ns)   --->   "%tmp_3708 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10333 'bitselect' 'tmp_3708' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10334 [1/1] (0.00ns)   --->   "%OP2_V_47_3_cast = sext i7 %weights25_m_weights_767 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10334 'sext' 'OP2_V_47_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10335 [2/2] (8.66ns)   --->   "%p_Val2_3_47_3 = mul i70 %OP2_V_47_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10335 'mul' 'p_Val2_3_47_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10336 [1/1] (0.00ns)   --->   "%OP2_V_47_4_cast = sext i7 %weights25_m_weights_769 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10336 'sext' 'OP2_V_47_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10337 [2/2] (8.66ns)   --->   "%p_Val2_3_47_4 = mul i70 %OP2_V_47_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10337 'mul' 'p_Val2_3_47_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10338 [1/2] (2.77ns)   --->   "%weights25_m_weights_771 = load i7* %weights25_m_weights_770, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10338 'load' 'weights25_m_weights_771' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10339 [1/2] (2.77ns)   --->   "%weights25_m_weights_773 = load i7* %weights25_m_weights_772, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10339 'load' 'weights25_m_weights_773' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10340 [1/1] (0.00ns)   --->   "%OP2_V_47_7_cast = sext i7 %weights25_m_weights_775 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10340 'sext' 'OP2_V_47_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10341 [2/2] (8.66ns)   --->   "%p_Val2_3_47_7 = mul i70 %OP2_V_47_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10341 'mul' 'p_Val2_3_47_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10342 [1/2] (8.66ns)   --->   "%p_Val2_3_47 = mul i70 %OP2_V_48_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10342 'mul' 'p_Val2_3_47' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10343 [1/1] (0.00ns)   --->   "%tmp_2828 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_47, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10343 'partselect' 'tmp_2828' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10344 [1/1] (0.00ns)   --->   "%tmp_3726 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10344 'bitselect' 'tmp_3726' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10345 [1/2] (8.66ns)   --->   "%p_Val2_3_48_1 = mul i70 %OP2_V_48_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10345 'mul' 'p_Val2_3_48_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10346 [1/1] (0.00ns)   --->   "%tmp_2830 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_48_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10346 'partselect' 'tmp_2830' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10347 [1/1] (0.00ns)   --->   "%tmp_3729 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10347 'bitselect' 'tmp_3729' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10348 [1/1] (0.00ns)   --->   "%OP2_V_48_2_cast = sext i7 %weights25_m_weights_781 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10348 'sext' 'OP2_V_48_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10349 [2/2] (8.66ns)   --->   "%p_Val2_3_48_2 = mul i70 %OP2_V_48_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10349 'mul' 'p_Val2_3_48_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10350 [1/2] (2.77ns)   --->   "%weights25_m_weights_783 = load i7* %weights25_m_weights_782, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10350 'load' 'weights25_m_weights_783' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10351 [1/2] (2.77ns)   --->   "%weights25_m_weights_785 = load i7* %weights25_m_weights_784, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10351 'load' 'weights25_m_weights_785' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10352 [1/1] (0.00ns)   --->   "%weights25_m_weights_786 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_47" [S4_4/conv1d.h:1529]   --->   Operation 10352 'getelementptr' 'weights25_m_weights_786' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10353 [2/2] (2.77ns)   --->   "%weights25_m_weights_787 = load i7* %weights25_m_weights_786, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10353 'load' 'weights25_m_weights_787' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10354 [1/1] (0.00ns)   --->   "%weights25_m_weights_788 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_47" [S4_4/conv1d.h:1529]   --->   Operation 10354 'getelementptr' 'weights25_m_weights_788' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10355 [2/2] (2.77ns)   --->   "%weights25_m_weights_789 = load i7* %weights25_m_weights_788, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10355 'load' 'weights25_m_weights_789' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10356 [1/2] (2.77ns)   --->   "%weights25_m_weights_791 = load i7* %weights25_m_weights_790, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10356 'load' 'weights25_m_weights_791' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10357 [1/1] (0.00ns)   --->   "%OP2_V_49_cast = sext i7 %weights25_m_weights_793 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10357 'sext' 'OP2_V_49_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10358 [2/2] (8.66ns)   --->   "%p_Val2_3_48 = mul i70 %OP2_V_49_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10358 'mul' 'p_Val2_3_48' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10359 [1/1] (0.00ns)   --->   "%OP2_V_49_1_cast = sext i7 %weights25_m_weights_795 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10359 'sext' 'OP2_V_49_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10360 [2/2] (8.66ns)   --->   "%p_Val2_3_49_1 = mul i70 %OP2_V_49_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10360 'mul' 'p_Val2_3_49_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 10361 [1/2] (2.77ns)   --->   "%weights25_m_weights_797 = load i7* %weights25_m_weights_796, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10361 'load' 'weights25_m_weights_797' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10362 [1/1] (0.00ns)   --->   "%weights25_m_weights_798 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_48" [S4_4/conv1d.h:1529]   --->   Operation 10362 'getelementptr' 'weights25_m_weights_798' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10363 [2/2] (2.77ns)   --->   "%weights25_m_weights_799 = load i7* %weights25_m_weights_798, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10363 'load' 'weights25_m_weights_799' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10364 [1/1] (0.00ns)   --->   "%weights25_m_weights_800 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_48" [S4_4/conv1d.h:1529]   --->   Operation 10364 'getelementptr' 'weights25_m_weights_800' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10365 [2/2] (2.77ns)   --->   "%weights25_m_weights_801 = load i7* %weights25_m_weights_800, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10365 'load' 'weights25_m_weights_801' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10366 [1/1] (0.00ns)   --->   "%weights25_m_weights_806 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_48" [S4_4/conv1d.h:1529]   --->   Operation 10366 'getelementptr' 'weights25_m_weights_806' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10367 [2/2] (2.77ns)   --->   "%weights25_m_weights_807 = load i7* %weights25_m_weights_806, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10367 'load' 'weights25_m_weights_807' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10368 [1/2] (2.77ns)   --->   "%weights25_m_weights_809 = load i7* %weights25_m_weights_808, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10368 'load' 'weights25_m_weights_809' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10369 [1/2] (2.77ns)   --->   "%weights25_m_weights_811 = load i7* %weights25_m_weights_810, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10369 'load' 'weights25_m_weights_811' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10370 [1/1] (0.00ns)   --->   "%weights25_m_weights_812 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_49" [S4_4/conv1d.h:1529]   --->   Operation 10370 'getelementptr' 'weights25_m_weights_812' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10371 [2/2] (2.77ns)   --->   "%weights25_m_weights_813 = load i7* %weights25_m_weights_812, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10371 'load' 'weights25_m_weights_813' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10372 [1/1] (0.00ns)   --->   "%tmp_9_50_cast = sext i10 %tmp_9_11 to i11" [S4_4/conv1d.h:1529]   --->   Operation 10372 'sext' 'tmp_9_50_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10373 [1/1] (0.00ns)   --->   "%tmp_10_50 = zext i11 %tmp_9_50_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 10373 'zext' 'tmp_10_50' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10374 [1/1] (0.00ns)   --->   "%weights25_m_weights_824 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_50" [S4_4/conv1d.h:1529]   --->   Operation 10374 'getelementptr' 'weights25_m_weights_824' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10375 [2/2] (2.77ns)   --->   "%weights25_m_weights_825 = load i7* %weights25_m_weights_824, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10375 'load' 'weights25_m_weights_825' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_59 : Operation 10376 [1/1] (0.00ns)   --->   "%weights25_m_weights_826 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_50" [S4_4/conv1d.h:1529]   --->   Operation 10376 'getelementptr' 'weights25_m_weights_826' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_59 : Operation 10377 [2/2] (2.77ns)   --->   "%weights25_m_weights_827 = load i7* %weights25_m_weights_826, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10377 'load' 'weights25_m_weights_827' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 60 <SV = 56> <Delay = 8.66>
ST_60 : Operation 10378 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_44_3, i8* %macRegisters_44_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10378 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_60 : Operation 10379 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_5)   --->   "%tmp_3668 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10379 'bitselect' 'tmp_3668' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10380 [1/1] (0.00ns)   --->   "%tmp_2791 = sext i7 %tmp_2790 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10380 'sext' 'tmp_2791' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10381 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_5)   --->   "%tmp_3670 = trunc i70 %p_Val2_3_45_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10381 'trunc' 'tmp_3670' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10382 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_5)   --->   "%tmp_1470 = or i1 %tmp_3670, %tmp_3668" [S4_4/conv1d.h:1535]   --->   Operation 10382 'or' 'tmp_1470' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10383 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_5)   --->   "%tmp_1471 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_45_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10383 'partselect' 'tmp_1471' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10384 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_5)   --->   "%tmp_1472 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1471, i1 %tmp_1470)" [S4_4/conv1d.h:1535]   --->   Operation 10384 'bitconcatenate' 'tmp_1472' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10385 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_45_5 = icmp ne i62 %tmp_1472, 0" [S4_4/conv1d.h:1535]   --->   Operation 10385 'icmp' 'tmp_20_45_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10386 [1/1] (0.80ns)   --->   "%qb_assign_1_45_5 = and i1 %tmp_20_45_5, %tmp_3669" [S4_4/conv1d.h:1535]   --->   Operation 10386 'and' 'qb_assign_1_45_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10387 [1/1] (0.00ns)   --->   "%tmp_21_45_5 = zext i1 %qb_assign_1_45_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10387 'zext' 'tmp_21_45_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp366 = add i8 %tmp_21_45_5, %tmp_2791" [S4_4/conv1d.h:1541]   --->   Operation 10388 'add' 'tmp366' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10389 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_45_5 = add i8 %macRegisters_45_V_l_5, %tmp366" [S4_4/conv1d.h:1541]   --->   Operation 10389 'add' 'p_Val2_7_45_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10390 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_45_5, i8* %macRegisters_45_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10390 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_60 : Operation 10391 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_6)   --->   "%tmp_3671 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_45_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10391 'bitselect' 'tmp_3671' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10392 [1/1] (0.00ns)   --->   "%tmp_2793 = sext i7 %tmp_2792 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10392 'sext' 'tmp_2793' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10393 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_6)   --->   "%tmp_3673 = trunc i70 %p_Val2_3_45_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10393 'trunc' 'tmp_3673' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10394 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_6)   --->   "%tmp_1474 = or i1 %tmp_3673, %tmp_3671" [S4_4/conv1d.h:1535]   --->   Operation 10394 'or' 'tmp_1474' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10395 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_6)   --->   "%tmp_1475 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_45_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10395 'partselect' 'tmp_1475' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10396 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_45_6)   --->   "%tmp_1476 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1475, i1 %tmp_1474)" [S4_4/conv1d.h:1535]   --->   Operation 10396 'bitconcatenate' 'tmp_1476' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10397 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_45_6 = icmp ne i62 %tmp_1476, 0" [S4_4/conv1d.h:1535]   --->   Operation 10397 'icmp' 'tmp_20_45_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10398 [1/1] (0.80ns)   --->   "%qb_assign_1_45_6 = and i1 %tmp_20_45_6, %tmp_3672" [S4_4/conv1d.h:1535]   --->   Operation 10398 'and' 'qb_assign_1_45_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10399 [1/1] (0.00ns)   --->   "%tmp_21_45_6 = zext i1 %qb_assign_1_45_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10399 'zext' 'tmp_21_45_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp367 = add i8 %tmp_21_45_6, %tmp_2793" [S4_4/conv1d.h:1541]   --->   Operation 10400 'add' 'tmp367' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10401 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_45_6 = add i8 %macRegisters_45_V_l_6, %tmp367" [S4_4/conv1d.h:1541]   --->   Operation 10401 'add' 'p_Val2_7_45_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10402 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_45_6, i8* %macRegisters_45_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10402 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_60 : Operation 10403 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_3)   --->   "%tmp_3686 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10403 'bitselect' 'tmp_3686' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10404 [1/1] (0.00ns)   --->   "%tmp_2803 = sext i7 %tmp_2802 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10404 'sext' 'tmp_2803' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10405 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_3)   --->   "%tmp_3688 = trunc i70 %p_Val2_3_46_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10405 'trunc' 'tmp_3688' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10406 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_3)   --->   "%tmp_1494 = or i1 %tmp_3688, %tmp_3686" [S4_4/conv1d.h:1535]   --->   Operation 10406 'or' 'tmp_1494' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10407 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_3)   --->   "%tmp_1495 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_46_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10407 'partselect' 'tmp_1495' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10408 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_3)   --->   "%tmp_1496 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1495, i1 %tmp_1494)" [S4_4/conv1d.h:1535]   --->   Operation 10408 'bitconcatenate' 'tmp_1496' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10409 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_46_3 = icmp ne i62 %tmp_1496, 0" [S4_4/conv1d.h:1535]   --->   Operation 10409 'icmp' 'tmp_20_46_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10410 [1/1] (0.80ns)   --->   "%qb_assign_1_46_3 = and i1 %tmp_20_46_3, %tmp_3687" [S4_4/conv1d.h:1535]   --->   Operation 10410 'and' 'qb_assign_1_46_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10411 [1/1] (0.00ns)   --->   "%tmp_21_46_3 = zext i1 %qb_assign_1_46_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10411 'zext' 'tmp_21_46_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp372 = add i8 %tmp_21_46_3, %tmp_2803" [S4_4/conv1d.h:1541]   --->   Operation 10412 'add' 'tmp372' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10413 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_46_3 = add i8 %macRegisters_46_V_l_3, %tmp372" [S4_4/conv1d.h:1541]   --->   Operation 10413 'add' 'p_Val2_7_46_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10414 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_4)   --->   "%tmp_3689 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10414 'bitselect' 'tmp_3689' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10415 [1/1] (0.00ns)   --->   "%tmp_2805 = sext i7 %tmp_2804 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10415 'sext' 'tmp_2805' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10416 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_4)   --->   "%tmp_3691 = trunc i70 %p_Val2_3_46_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10416 'trunc' 'tmp_3691' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10417 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_4)   --->   "%tmp_1498 = or i1 %tmp_3691, %tmp_3689" [S4_4/conv1d.h:1535]   --->   Operation 10417 'or' 'tmp_1498' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10418 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_4)   --->   "%tmp_1499 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_46_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10418 'partselect' 'tmp_1499' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10419 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_4)   --->   "%tmp_1500 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1499, i1 %tmp_1498)" [S4_4/conv1d.h:1535]   --->   Operation 10419 'bitconcatenate' 'tmp_1500' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10420 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_46_4 = icmp ne i62 %tmp_1500, 0" [S4_4/conv1d.h:1535]   --->   Operation 10420 'icmp' 'tmp_20_46_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10421 [1/1] (0.80ns)   --->   "%qb_assign_1_46_4 = and i1 %tmp_20_46_4, %tmp_3690" [S4_4/conv1d.h:1535]   --->   Operation 10421 'and' 'qb_assign_1_46_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10422 [1/1] (0.00ns)   --->   "%tmp_21_46_4 = zext i1 %qb_assign_1_46_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10422 'zext' 'tmp_21_46_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp373 = add i8 %tmp_21_46_4, %tmp_2805" [S4_4/conv1d.h:1541]   --->   Operation 10423 'add' 'tmp373' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10424 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_46_4 = add i8 %macRegisters_46_V_l_4, %tmp373" [S4_4/conv1d.h:1541]   --->   Operation 10424 'add' 'p_Val2_7_46_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10425 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_46_4, i8* %macRegisters_46_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10425 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_60 : Operation 10426 [1/2] (8.66ns)   --->   "%p_Val2_3_46_5 = mul i70 %OP2_V_46_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10426 'mul' 'p_Val2_3_46_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10427 [1/1] (0.00ns)   --->   "%tmp_2806 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_46_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10427 'partselect' 'tmp_2806' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10428 [1/1] (0.00ns)   --->   "%tmp_3693 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10428 'bitselect' 'tmp_3693' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10429 [1/2] (8.66ns)   --->   "%p_Val2_3_46_6 = mul i70 %OP2_V_46_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10429 'mul' 'p_Val2_3_46_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10430 [1/1] (0.00ns)   --->   "%tmp_2808 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_46_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10430 'partselect' 'tmp_2808' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10431 [1/1] (0.00ns)   --->   "%tmp_3696 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10431 'bitselect' 'tmp_3696' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10432 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_7)   --->   "%tmp_3698 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10432 'bitselect' 'tmp_3698' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10433 [1/1] (0.00ns)   --->   "%tmp_2811 = sext i7 %tmp_2810 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10433 'sext' 'tmp_2811' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10434 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_7)   --->   "%tmp_3700 = trunc i70 %p_Val2_3_46_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10434 'trunc' 'tmp_3700' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10435 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_7)   --->   "%tmp_1510 = or i1 %tmp_3700, %tmp_3698" [S4_4/conv1d.h:1535]   --->   Operation 10435 'or' 'tmp_1510' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10436 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_7)   --->   "%tmp_1511 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_46_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10436 'partselect' 'tmp_1511' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10437 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_7)   --->   "%tmp_1512 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1511, i1 %tmp_1510)" [S4_4/conv1d.h:1535]   --->   Operation 10437 'bitconcatenate' 'tmp_1512' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10438 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_46_7 = icmp ne i62 %tmp_1512, 0" [S4_4/conv1d.h:1535]   --->   Operation 10438 'icmp' 'tmp_20_46_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10439 [1/1] (0.80ns)   --->   "%qb_assign_1_46_7 = and i1 %tmp_20_46_7, %tmp_3699" [S4_4/conv1d.h:1535]   --->   Operation 10439 'and' 'qb_assign_1_46_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10440 [1/1] (0.00ns)   --->   "%tmp_21_46_7 = zext i1 %qb_assign_1_46_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10440 'zext' 'tmp_21_46_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp376 = add i8 %tmp_21_46_7, %tmp_2811" [S4_4/conv1d.h:1541]   --->   Operation 10441 'add' 'tmp376' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10442 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_46_7 = add i8 %macRegisters_46_V_l_7, %tmp376" [S4_4/conv1d.h:1541]   --->   Operation 10442 'add' 'p_Val2_7_46_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10443 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_46_7, i8* %macRegisters_46_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10443 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_60 : Operation 10444 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_2)   --->   "%tmp_3707 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10444 'bitselect' 'tmp_3707' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10445 [1/1] (0.00ns)   --->   "%tmp_2817 = sext i7 %tmp_2816 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10445 'sext' 'tmp_2817' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10446 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_2)   --->   "%tmp_3709 = trunc i70 %p_Val2_3_47_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10446 'trunc' 'tmp_3709' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10447 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_2)   --->   "%tmp_1522 = or i1 %tmp_3709, %tmp_3707" [S4_4/conv1d.h:1535]   --->   Operation 10447 'or' 'tmp_1522' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10448 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_2)   --->   "%tmp_1523 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_47_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10448 'partselect' 'tmp_1523' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10449 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_2)   --->   "%tmp_1524 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1523, i1 %tmp_1522)" [S4_4/conv1d.h:1535]   --->   Operation 10449 'bitconcatenate' 'tmp_1524' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10450 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_47_2 = icmp ne i62 %tmp_1524, 0" [S4_4/conv1d.h:1535]   --->   Operation 10450 'icmp' 'tmp_20_47_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10451 [1/1] (0.80ns)   --->   "%qb_assign_1_47_2 = and i1 %tmp_20_47_2, %tmp_3708" [S4_4/conv1d.h:1535]   --->   Operation 10451 'and' 'qb_assign_1_47_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10452 [1/1] (0.00ns)   --->   "%tmp_21_47_2 = zext i1 %qb_assign_1_47_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10452 'zext' 'tmp_21_47_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp379 = add i8 %tmp_21_47_2, %tmp_2817" [S4_4/conv1d.h:1541]   --->   Operation 10453 'add' 'tmp379' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10454 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_47_2 = add i8 %macRegisters_47_V_l_2, %tmp379" [S4_4/conv1d.h:1541]   --->   Operation 10454 'add' 'p_Val2_7_47_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10455 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_47_2, i8* %macRegisters_47_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10455 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_60 : Operation 10456 [1/2] (8.66ns)   --->   "%p_Val2_3_47_3 = mul i70 %OP2_V_47_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10456 'mul' 'p_Val2_3_47_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10457 [1/1] (0.00ns)   --->   "%tmp_2818 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_47_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10457 'partselect' 'tmp_2818' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10458 [1/1] (0.00ns)   --->   "%tmp_3711 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10458 'bitselect' 'tmp_3711' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10459 [1/2] (8.66ns)   --->   "%p_Val2_3_47_4 = mul i70 %OP2_V_47_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10459 'mul' 'p_Val2_3_47_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10460 [1/1] (0.00ns)   --->   "%tmp_2820 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_47_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10460 'partselect' 'tmp_2820' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10461 [1/1] (0.00ns)   --->   "%tmp_3714 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10461 'bitselect' 'tmp_3714' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10462 [1/1] (0.00ns)   --->   "%OP2_V_47_5_cast = sext i7 %weights25_m_weights_771 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10462 'sext' 'OP2_V_47_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10463 [2/2] (8.66ns)   --->   "%p_Val2_3_47_5 = mul i70 %OP2_V_47_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10463 'mul' 'p_Val2_3_47_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10464 [1/1] (0.00ns)   --->   "%OP2_V_47_6_cast = sext i7 %weights25_m_weights_773 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10464 'sext' 'OP2_V_47_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10465 [2/2] (8.66ns)   --->   "%p_Val2_3_47_6 = mul i70 %OP2_V_47_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10465 'mul' 'p_Val2_3_47_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10466 [1/2] (8.66ns)   --->   "%p_Val2_3_47_7 = mul i70 %OP2_V_47_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10466 'mul' 'p_Val2_3_47_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10467 [1/1] (0.00ns)   --->   "%tmp_2826 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_47_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10467 'partselect' 'tmp_2826' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10468 [1/1] (0.00ns)   --->   "%tmp_3723 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10468 'bitselect' 'tmp_3723' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10469 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47)   --->   "%tmp_3725 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10469 'bitselect' 'tmp_3725' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10470 [1/1] (0.00ns)   --->   "%tmp_2829 = sext i7 %tmp_2828 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10470 'sext' 'tmp_2829' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10471 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47)   --->   "%tmp_3727 = trunc i70 %p_Val2_3_47 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10471 'trunc' 'tmp_3727' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10472 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47)   --->   "%tmp_1546 = or i1 %tmp_3727, %tmp_3725" [S4_4/conv1d.h:1535]   --->   Operation 10472 'or' 'tmp_1546' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10473 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47)   --->   "%tmp_1547 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_47, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10473 'partselect' 'tmp_1547' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10474 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47)   --->   "%tmp_1548 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1547, i1 %tmp_1546)" [S4_4/conv1d.h:1535]   --->   Operation 10474 'bitconcatenate' 'tmp_1548' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10475 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_47 = icmp ne i62 %tmp_1548, 0" [S4_4/conv1d.h:1535]   --->   Operation 10475 'icmp' 'tmp_20_47' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10476 [1/1] (0.80ns)   --->   "%qb_assign_1_47 = and i1 %tmp_20_47, %tmp_3726" [S4_4/conv1d.h:1535]   --->   Operation 10476 'and' 'qb_assign_1_47' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10477 [1/1] (0.00ns)   --->   "%tmp_21_47 = zext i1 %qb_assign_1_47 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10477 'zext' 'tmp_21_47' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp385 = add i8 %tmp_21_47, %tmp_2829" [S4_4/conv1d.h:1541]   --->   Operation 10478 'add' 'tmp385' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10479 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_47 = add i8 %macRegisters_48_V_l, %tmp385" [S4_4/conv1d.h:1541]   --->   Operation 10479 'add' 'p_Val2_7_47' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10480 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_47, i8* %macRegisters_48_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10480 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_60 : Operation 10481 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_1)   --->   "%tmp_3728 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10481 'bitselect' 'tmp_3728' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10482 [1/1] (0.00ns)   --->   "%tmp_2831 = sext i7 %tmp_2830 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10482 'sext' 'tmp_2831' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10483 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_1)   --->   "%tmp_3730 = trunc i70 %p_Val2_3_48_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10483 'trunc' 'tmp_3730' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10484 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_1)   --->   "%tmp_1550 = or i1 %tmp_3730, %tmp_3728" [S4_4/conv1d.h:1535]   --->   Operation 10484 'or' 'tmp_1550' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10485 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_1)   --->   "%tmp_1551 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_48_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10485 'partselect' 'tmp_1551' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10486 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_1)   --->   "%tmp_1552 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1551, i1 %tmp_1550)" [S4_4/conv1d.h:1535]   --->   Operation 10486 'bitconcatenate' 'tmp_1552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10487 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_48_1 = icmp ne i62 %tmp_1552, 0" [S4_4/conv1d.h:1535]   --->   Operation 10487 'icmp' 'tmp_20_48_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10488 [1/1] (0.80ns)   --->   "%qb_assign_1_48_1 = and i1 %tmp_20_48_1, %tmp_3729" [S4_4/conv1d.h:1535]   --->   Operation 10488 'and' 'qb_assign_1_48_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10489 [1/1] (0.00ns)   --->   "%tmp_21_48_1 = zext i1 %qb_assign_1_48_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10489 'zext' 'tmp_21_48_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp386 = add i8 %tmp_21_48_1, %tmp_2831" [S4_4/conv1d.h:1541]   --->   Operation 10490 'add' 'tmp386' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10491 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_48_1 = add i8 %macRegisters_48_V_l_1, %tmp386" [S4_4/conv1d.h:1541]   --->   Operation 10491 'add' 'p_Val2_7_48_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 10492 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_48_1, i8* %macRegisters_48_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10492 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_60 : Operation 10493 [1/2] (8.66ns)   --->   "%p_Val2_3_48_2 = mul i70 %OP2_V_48_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10493 'mul' 'p_Val2_3_48_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10494 [1/1] (0.00ns)   --->   "%tmp_2832 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_48_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10494 'partselect' 'tmp_2832' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10495 [1/1] (0.00ns)   --->   "%tmp_3732 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10495 'bitselect' 'tmp_3732' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10496 [1/1] (0.00ns)   --->   "%OP2_V_48_3_cast = sext i7 %weights25_m_weights_783 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10496 'sext' 'OP2_V_48_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10497 [2/2] (8.66ns)   --->   "%p_Val2_3_48_3 = mul i70 %OP2_V_48_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10497 'mul' 'p_Val2_3_48_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10498 [1/1] (0.00ns)   --->   "%OP2_V_48_4_cast = sext i7 %weights25_m_weights_785 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10498 'sext' 'OP2_V_48_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10499 [2/2] (8.66ns)   --->   "%p_Val2_3_48_4 = mul i70 %OP2_V_48_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10499 'mul' 'p_Val2_3_48_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10500 [1/2] (2.77ns)   --->   "%weights25_m_weights_787 = load i7* %weights25_m_weights_786, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10500 'load' 'weights25_m_weights_787' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10501 [1/2] (2.77ns)   --->   "%weights25_m_weights_789 = load i7* %weights25_m_weights_788, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10501 'load' 'weights25_m_weights_789' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10502 [1/1] (0.00ns)   --->   "%OP2_V_48_7_cast = sext i7 %weights25_m_weights_791 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10502 'sext' 'OP2_V_48_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10503 [2/2] (8.66ns)   --->   "%p_Val2_3_48_7 = mul i70 %OP2_V_48_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10503 'mul' 'p_Val2_3_48_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10504 [1/2] (8.66ns)   --->   "%p_Val2_3_48 = mul i70 %OP2_V_49_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10504 'mul' 'p_Val2_3_48' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10505 [1/1] (0.00ns)   --->   "%tmp_2844 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_48, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10505 'partselect' 'tmp_2844' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10506 [1/1] (0.00ns)   --->   "%tmp_3750 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10506 'bitselect' 'tmp_3750' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10507 [1/2] (8.66ns)   --->   "%p_Val2_3_49_1 = mul i70 %OP2_V_49_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10507 'mul' 'p_Val2_3_49_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10508 [1/1] (0.00ns)   --->   "%tmp_2846 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_49_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10508 'partselect' 'tmp_2846' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10509 [1/1] (0.00ns)   --->   "%tmp_3753 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10509 'bitselect' 'tmp_3753' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10510 [1/1] (0.00ns)   --->   "%OP2_V_49_2_cast = sext i7 %weights25_m_weights_797 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10510 'sext' 'OP2_V_49_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10511 [2/2] (8.66ns)   --->   "%p_Val2_3_49_2 = mul i70 %OP2_V_49_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10511 'mul' 'p_Val2_3_49_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10512 [1/2] (2.77ns)   --->   "%weights25_m_weights_799 = load i7* %weights25_m_weights_798, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10512 'load' 'weights25_m_weights_799' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10513 [1/2] (2.77ns)   --->   "%weights25_m_weights_801 = load i7* %weights25_m_weights_800, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10513 'load' 'weights25_m_weights_801' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10514 [1/1] (0.00ns)   --->   "%weights25_m_weights_802 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_48" [S4_4/conv1d.h:1529]   --->   Operation 10514 'getelementptr' 'weights25_m_weights_802' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10515 [2/2] (2.77ns)   --->   "%weights25_m_weights_803 = load i7* %weights25_m_weights_802, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10515 'load' 'weights25_m_weights_803' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10516 [1/1] (0.00ns)   --->   "%weights25_m_weights_804 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_48" [S4_4/conv1d.h:1529]   --->   Operation 10516 'getelementptr' 'weights25_m_weights_804' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10517 [2/2] (2.77ns)   --->   "%weights25_m_weights_805 = load i7* %weights25_m_weights_804, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10517 'load' 'weights25_m_weights_805' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10518 [1/2] (2.77ns)   --->   "%weights25_m_weights_807 = load i7* %weights25_m_weights_806, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10518 'load' 'weights25_m_weights_807' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10519 [1/1] (0.00ns)   --->   "%OP2_V_50_cast = sext i7 %weights25_m_weights_809 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10519 'sext' 'OP2_V_50_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10520 [2/2] (8.66ns)   --->   "%p_Val2_3_49 = mul i70 %OP2_V_50_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10520 'mul' 'p_Val2_3_49' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10521 [1/1] (0.00ns)   --->   "%OP2_V_50_1_cast = sext i7 %weights25_m_weights_811 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10521 'sext' 'OP2_V_50_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10522 [2/2] (8.66ns)   --->   "%p_Val2_3_50_1 = mul i70 %OP2_V_50_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10522 'mul' 'p_Val2_3_50_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 10523 [1/2] (2.77ns)   --->   "%weights25_m_weights_813 = load i7* %weights25_m_weights_812, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10523 'load' 'weights25_m_weights_813' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10524 [1/1] (0.00ns)   --->   "%weights25_m_weights_814 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_49" [S4_4/conv1d.h:1529]   --->   Operation 10524 'getelementptr' 'weights25_m_weights_814' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10525 [2/2] (2.77ns)   --->   "%weights25_m_weights_815 = load i7* %weights25_m_weights_814, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10525 'load' 'weights25_m_weights_815' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10526 [1/1] (0.00ns)   --->   "%weights25_m_weights_816 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_49" [S4_4/conv1d.h:1529]   --->   Operation 10526 'getelementptr' 'weights25_m_weights_816' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10527 [2/2] (2.77ns)   --->   "%weights25_m_weights_817 = load i7* %weights25_m_weights_816, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10527 'load' 'weights25_m_weights_817' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10528 [1/1] (0.00ns)   --->   "%weights25_m_weights_822 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_49" [S4_4/conv1d.h:1529]   --->   Operation 10528 'getelementptr' 'weights25_m_weights_822' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10529 [2/2] (2.77ns)   --->   "%weights25_m_weights_823 = load i7* %weights25_m_weights_822, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10529 'load' 'weights25_m_weights_823' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10530 [1/2] (2.77ns)   --->   "%weights25_m_weights_825 = load i7* %weights25_m_weights_824, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10530 'load' 'weights25_m_weights_825' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10531 [1/2] (2.77ns)   --->   "%weights25_m_weights_827 = load i7* %weights25_m_weights_826, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10531 'load' 'weights25_m_weights_827' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10532 [1/1] (0.00ns)   --->   "%weights25_m_weights_828 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_50" [S4_4/conv1d.h:1529]   --->   Operation 10532 'getelementptr' 'weights25_m_weights_828' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10533 [2/2] (2.77ns)   --->   "%weights25_m_weights_829 = load i7* %weights25_m_weights_828, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10533 'load' 'weights25_m_weights_829' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10534 [1/1] (0.00ns)   --->   "%tmp_9_51_cast = sext i10 %tmp_9_12 to i11" [S4_4/conv1d.h:1529]   --->   Operation 10534 'sext' 'tmp_9_51_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10535 [1/1] (0.00ns)   --->   "%tmp_10_51 = zext i11 %tmp_9_51_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 10535 'zext' 'tmp_10_51' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10536 [1/1] (0.00ns)   --->   "%weights25_m_weights_840 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_51" [S4_4/conv1d.h:1529]   --->   Operation 10536 'getelementptr' 'weights25_m_weights_840' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10537 [2/2] (2.77ns)   --->   "%weights25_m_weights_841 = load i7* %weights25_m_weights_840, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10537 'load' 'weights25_m_weights_841' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_60 : Operation 10538 [1/1] (0.00ns)   --->   "%weights25_m_weights_842 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_51" [S4_4/conv1d.h:1529]   --->   Operation 10538 'getelementptr' 'weights25_m_weights_842' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_60 : Operation 10539 [2/2] (2.77ns)   --->   "%weights25_m_weights_843 = load i7* %weights25_m_weights_842, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10539 'load' 'weights25_m_weights_843' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 61 <SV = 57> <Delay = 8.66>
ST_61 : Operation 10540 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_45_3, i8* %macRegisters_45_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10540 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_61 : Operation 10541 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_5)   --->   "%tmp_3692 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10541 'bitselect' 'tmp_3692' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10542 [1/1] (0.00ns)   --->   "%tmp_2807 = sext i7 %tmp_2806 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10542 'sext' 'tmp_2807' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10543 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_5)   --->   "%tmp_3694 = trunc i70 %p_Val2_3_46_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10543 'trunc' 'tmp_3694' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10544 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_5)   --->   "%tmp_1502 = or i1 %tmp_3694, %tmp_3692" [S4_4/conv1d.h:1535]   --->   Operation 10544 'or' 'tmp_1502' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10545 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_5)   --->   "%tmp_1503 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_46_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10545 'partselect' 'tmp_1503' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10546 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_5)   --->   "%tmp_1504 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1503, i1 %tmp_1502)" [S4_4/conv1d.h:1535]   --->   Operation 10546 'bitconcatenate' 'tmp_1504' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10547 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_46_5 = icmp ne i62 %tmp_1504, 0" [S4_4/conv1d.h:1535]   --->   Operation 10547 'icmp' 'tmp_20_46_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10548 [1/1] (0.80ns)   --->   "%qb_assign_1_46_5 = and i1 %tmp_20_46_5, %tmp_3693" [S4_4/conv1d.h:1535]   --->   Operation 10548 'and' 'qb_assign_1_46_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10549 [1/1] (0.00ns)   --->   "%tmp_21_46_5 = zext i1 %qb_assign_1_46_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10549 'zext' 'tmp_21_46_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp374 = add i8 %tmp_21_46_5, %tmp_2807" [S4_4/conv1d.h:1541]   --->   Operation 10550 'add' 'tmp374' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10551 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_46_5 = add i8 %macRegisters_46_V_l_5, %tmp374" [S4_4/conv1d.h:1541]   --->   Operation 10551 'add' 'p_Val2_7_46_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10552 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_46_5, i8* %macRegisters_46_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10552 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_61 : Operation 10553 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_6)   --->   "%tmp_3695 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_46_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10553 'bitselect' 'tmp_3695' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10554 [1/1] (0.00ns)   --->   "%tmp_2809 = sext i7 %tmp_2808 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10554 'sext' 'tmp_2809' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10555 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_6)   --->   "%tmp_3697 = trunc i70 %p_Val2_3_46_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10555 'trunc' 'tmp_3697' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10556 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_6)   --->   "%tmp_1506 = or i1 %tmp_3697, %tmp_3695" [S4_4/conv1d.h:1535]   --->   Operation 10556 'or' 'tmp_1506' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10557 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_6)   --->   "%tmp_1507 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_46_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10557 'partselect' 'tmp_1507' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10558 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_46_6)   --->   "%tmp_1508 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1507, i1 %tmp_1506)" [S4_4/conv1d.h:1535]   --->   Operation 10558 'bitconcatenate' 'tmp_1508' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10559 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_46_6 = icmp ne i62 %tmp_1508, 0" [S4_4/conv1d.h:1535]   --->   Operation 10559 'icmp' 'tmp_20_46_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10560 [1/1] (0.80ns)   --->   "%qb_assign_1_46_6 = and i1 %tmp_20_46_6, %tmp_3696" [S4_4/conv1d.h:1535]   --->   Operation 10560 'and' 'qb_assign_1_46_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10561 [1/1] (0.00ns)   --->   "%tmp_21_46_6 = zext i1 %qb_assign_1_46_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10561 'zext' 'tmp_21_46_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp375 = add i8 %tmp_21_46_6, %tmp_2809" [S4_4/conv1d.h:1541]   --->   Operation 10562 'add' 'tmp375' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10563 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_46_6 = add i8 %macRegisters_46_V_l_6, %tmp375" [S4_4/conv1d.h:1541]   --->   Operation 10563 'add' 'p_Val2_7_46_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10564 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_46_6, i8* %macRegisters_46_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10564 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_61 : Operation 10565 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_3)   --->   "%tmp_3710 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10565 'bitselect' 'tmp_3710' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10566 [1/1] (0.00ns)   --->   "%tmp_2819 = sext i7 %tmp_2818 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10566 'sext' 'tmp_2819' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10567 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_3)   --->   "%tmp_3712 = trunc i70 %p_Val2_3_47_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10567 'trunc' 'tmp_3712' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10568 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_3)   --->   "%tmp_1526 = or i1 %tmp_3712, %tmp_3710" [S4_4/conv1d.h:1535]   --->   Operation 10568 'or' 'tmp_1526' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10569 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_3)   --->   "%tmp_1527 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_47_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10569 'partselect' 'tmp_1527' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10570 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_3)   --->   "%tmp_1528 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1527, i1 %tmp_1526)" [S4_4/conv1d.h:1535]   --->   Operation 10570 'bitconcatenate' 'tmp_1528' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10571 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_47_3 = icmp ne i62 %tmp_1528, 0" [S4_4/conv1d.h:1535]   --->   Operation 10571 'icmp' 'tmp_20_47_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10572 [1/1] (0.80ns)   --->   "%qb_assign_1_47_3 = and i1 %tmp_20_47_3, %tmp_3711" [S4_4/conv1d.h:1535]   --->   Operation 10572 'and' 'qb_assign_1_47_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10573 [1/1] (0.00ns)   --->   "%tmp_21_47_3 = zext i1 %qb_assign_1_47_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10573 'zext' 'tmp_21_47_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp380 = add i8 %tmp_21_47_3, %tmp_2819" [S4_4/conv1d.h:1541]   --->   Operation 10574 'add' 'tmp380' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10575 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_47_3 = add i8 %macRegisters_47_V_l_3, %tmp380" [S4_4/conv1d.h:1541]   --->   Operation 10575 'add' 'p_Val2_7_47_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10576 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_4)   --->   "%tmp_3713 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10576 'bitselect' 'tmp_3713' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10577 [1/1] (0.00ns)   --->   "%tmp_2821 = sext i7 %tmp_2820 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10577 'sext' 'tmp_2821' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10578 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_4)   --->   "%tmp_3715 = trunc i70 %p_Val2_3_47_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10578 'trunc' 'tmp_3715' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10579 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_4)   --->   "%tmp_1530 = or i1 %tmp_3715, %tmp_3713" [S4_4/conv1d.h:1535]   --->   Operation 10579 'or' 'tmp_1530' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10580 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_4)   --->   "%tmp_1531 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_47_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10580 'partselect' 'tmp_1531' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10581 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_4)   --->   "%tmp_1532 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1531, i1 %tmp_1530)" [S4_4/conv1d.h:1535]   --->   Operation 10581 'bitconcatenate' 'tmp_1532' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10582 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_47_4 = icmp ne i62 %tmp_1532, 0" [S4_4/conv1d.h:1535]   --->   Operation 10582 'icmp' 'tmp_20_47_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10583 [1/1] (0.80ns)   --->   "%qb_assign_1_47_4 = and i1 %tmp_20_47_4, %tmp_3714" [S4_4/conv1d.h:1535]   --->   Operation 10583 'and' 'qb_assign_1_47_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10584 [1/1] (0.00ns)   --->   "%tmp_21_47_4 = zext i1 %qb_assign_1_47_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10584 'zext' 'tmp_21_47_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp381 = add i8 %tmp_21_47_4, %tmp_2821" [S4_4/conv1d.h:1541]   --->   Operation 10585 'add' 'tmp381' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10586 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_47_4 = add i8 %macRegisters_47_V_l_4, %tmp381" [S4_4/conv1d.h:1541]   --->   Operation 10586 'add' 'p_Val2_7_47_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10587 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_47_4, i8* %macRegisters_47_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10587 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_61 : Operation 10588 [1/2] (8.66ns)   --->   "%p_Val2_3_47_5 = mul i70 %OP2_V_47_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10588 'mul' 'p_Val2_3_47_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10589 [1/1] (0.00ns)   --->   "%tmp_2822 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_47_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10589 'partselect' 'tmp_2822' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10590 [1/1] (0.00ns)   --->   "%tmp_3717 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10590 'bitselect' 'tmp_3717' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10591 [1/2] (8.66ns)   --->   "%p_Val2_3_47_6 = mul i70 %OP2_V_47_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10591 'mul' 'p_Val2_3_47_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10592 [1/1] (0.00ns)   --->   "%tmp_2824 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_47_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10592 'partselect' 'tmp_2824' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10593 [1/1] (0.00ns)   --->   "%tmp_3720 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10593 'bitselect' 'tmp_3720' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10594 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_7)   --->   "%tmp_3722 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10594 'bitselect' 'tmp_3722' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10595 [1/1] (0.00ns)   --->   "%tmp_2827 = sext i7 %tmp_2826 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10595 'sext' 'tmp_2827' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10596 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_7)   --->   "%tmp_3724 = trunc i70 %p_Val2_3_47_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10596 'trunc' 'tmp_3724' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10597 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_7)   --->   "%tmp_1542 = or i1 %tmp_3724, %tmp_3722" [S4_4/conv1d.h:1535]   --->   Operation 10597 'or' 'tmp_1542' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10598 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_7)   --->   "%tmp_1543 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_47_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10598 'partselect' 'tmp_1543' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10599 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_7)   --->   "%tmp_1544 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1543, i1 %tmp_1542)" [S4_4/conv1d.h:1535]   --->   Operation 10599 'bitconcatenate' 'tmp_1544' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10600 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_47_7 = icmp ne i62 %tmp_1544, 0" [S4_4/conv1d.h:1535]   --->   Operation 10600 'icmp' 'tmp_20_47_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10601 [1/1] (0.80ns)   --->   "%qb_assign_1_47_7 = and i1 %tmp_20_47_7, %tmp_3723" [S4_4/conv1d.h:1535]   --->   Operation 10601 'and' 'qb_assign_1_47_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10602 [1/1] (0.00ns)   --->   "%tmp_21_47_7 = zext i1 %qb_assign_1_47_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10602 'zext' 'tmp_21_47_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp384 = add i8 %tmp_21_47_7, %tmp_2827" [S4_4/conv1d.h:1541]   --->   Operation 10603 'add' 'tmp384' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10604 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_47_7 = add i8 %macRegisters_47_V_l_7, %tmp384" [S4_4/conv1d.h:1541]   --->   Operation 10604 'add' 'p_Val2_7_47_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10605 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_47_7, i8* %macRegisters_47_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10605 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_61 : Operation 10606 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_2)   --->   "%tmp_3731 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10606 'bitselect' 'tmp_3731' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10607 [1/1] (0.00ns)   --->   "%tmp_2833 = sext i7 %tmp_2832 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10607 'sext' 'tmp_2833' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10608 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_2)   --->   "%tmp_3733 = trunc i70 %p_Val2_3_48_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10608 'trunc' 'tmp_3733' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10609 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_2)   --->   "%tmp_1554 = or i1 %tmp_3733, %tmp_3731" [S4_4/conv1d.h:1535]   --->   Operation 10609 'or' 'tmp_1554' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10610 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_2)   --->   "%tmp_1555 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_48_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10610 'partselect' 'tmp_1555' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10611 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_2)   --->   "%tmp_1556 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1555, i1 %tmp_1554)" [S4_4/conv1d.h:1535]   --->   Operation 10611 'bitconcatenate' 'tmp_1556' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10612 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_48_2 = icmp ne i62 %tmp_1556, 0" [S4_4/conv1d.h:1535]   --->   Operation 10612 'icmp' 'tmp_20_48_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10613 [1/1] (0.80ns)   --->   "%qb_assign_1_48_2 = and i1 %tmp_20_48_2, %tmp_3732" [S4_4/conv1d.h:1535]   --->   Operation 10613 'and' 'qb_assign_1_48_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10614 [1/1] (0.00ns)   --->   "%tmp_21_48_2 = zext i1 %qb_assign_1_48_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10614 'zext' 'tmp_21_48_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp387 = add i8 %tmp_21_48_2, %tmp_2833" [S4_4/conv1d.h:1541]   --->   Operation 10615 'add' 'tmp387' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10616 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_48_2 = add i8 %macRegisters_48_V_l_2, %tmp387" [S4_4/conv1d.h:1541]   --->   Operation 10616 'add' 'p_Val2_7_48_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10617 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_48_2, i8* %macRegisters_48_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10617 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_61 : Operation 10618 [1/2] (8.66ns)   --->   "%p_Val2_3_48_3 = mul i70 %OP2_V_48_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10618 'mul' 'p_Val2_3_48_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10619 [1/1] (0.00ns)   --->   "%tmp_2834 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_48_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10619 'partselect' 'tmp_2834' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10620 [1/1] (0.00ns)   --->   "%tmp_3735 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10620 'bitselect' 'tmp_3735' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10621 [1/2] (8.66ns)   --->   "%p_Val2_3_48_4 = mul i70 %OP2_V_48_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10621 'mul' 'p_Val2_3_48_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10622 [1/1] (0.00ns)   --->   "%tmp_2836 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_48_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10622 'partselect' 'tmp_2836' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10623 [1/1] (0.00ns)   --->   "%tmp_3738 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10623 'bitselect' 'tmp_3738' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10624 [1/1] (0.00ns)   --->   "%OP2_V_48_5_cast = sext i7 %weights25_m_weights_787 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10624 'sext' 'OP2_V_48_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10625 [2/2] (8.66ns)   --->   "%p_Val2_3_48_5 = mul i70 %OP2_V_48_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10625 'mul' 'p_Val2_3_48_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10626 [1/1] (0.00ns)   --->   "%OP2_V_48_6_cast = sext i7 %weights25_m_weights_789 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10626 'sext' 'OP2_V_48_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10627 [2/2] (8.66ns)   --->   "%p_Val2_3_48_6 = mul i70 %OP2_V_48_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10627 'mul' 'p_Val2_3_48_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10628 [1/2] (8.66ns)   --->   "%p_Val2_3_48_7 = mul i70 %OP2_V_48_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10628 'mul' 'p_Val2_3_48_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10629 [1/1] (0.00ns)   --->   "%tmp_2842 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_48_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10629 'partselect' 'tmp_2842' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10630 [1/1] (0.00ns)   --->   "%tmp_3747 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10630 'bitselect' 'tmp_3747' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10631 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48)   --->   "%tmp_3749 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10631 'bitselect' 'tmp_3749' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10632 [1/1] (0.00ns)   --->   "%tmp_2845 = sext i7 %tmp_2844 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10632 'sext' 'tmp_2845' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10633 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48)   --->   "%tmp_3751 = trunc i70 %p_Val2_3_48 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10633 'trunc' 'tmp_3751' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10634 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48)   --->   "%tmp_1578 = or i1 %tmp_3751, %tmp_3749" [S4_4/conv1d.h:1535]   --->   Operation 10634 'or' 'tmp_1578' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10635 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48)   --->   "%tmp_1579 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_48, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10635 'partselect' 'tmp_1579' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10636 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48)   --->   "%tmp_1580 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1579, i1 %tmp_1578)" [S4_4/conv1d.h:1535]   --->   Operation 10636 'bitconcatenate' 'tmp_1580' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10637 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_48 = icmp ne i62 %tmp_1580, 0" [S4_4/conv1d.h:1535]   --->   Operation 10637 'icmp' 'tmp_20_48' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10638 [1/1] (0.80ns)   --->   "%qb_assign_1_48 = and i1 %tmp_20_48, %tmp_3750" [S4_4/conv1d.h:1535]   --->   Operation 10638 'and' 'qb_assign_1_48' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10639 [1/1] (0.00ns)   --->   "%tmp_21_48 = zext i1 %qb_assign_1_48 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10639 'zext' 'tmp_21_48' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp393 = add i8 %tmp_21_48, %tmp_2845" [S4_4/conv1d.h:1541]   --->   Operation 10640 'add' 'tmp393' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10641 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_48 = add i8 %macRegisters_49_V_l, %tmp393" [S4_4/conv1d.h:1541]   --->   Operation 10641 'add' 'p_Val2_7_48' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10642 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_48, i8* %macRegisters_49_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10642 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_61 : Operation 10643 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_1)   --->   "%tmp_3752 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10643 'bitselect' 'tmp_3752' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10644 [1/1] (0.00ns)   --->   "%tmp_2847 = sext i7 %tmp_2846 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10644 'sext' 'tmp_2847' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10645 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_1)   --->   "%tmp_3754 = trunc i70 %p_Val2_3_49_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10645 'trunc' 'tmp_3754' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10646 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_1)   --->   "%tmp_1582 = or i1 %tmp_3754, %tmp_3752" [S4_4/conv1d.h:1535]   --->   Operation 10646 'or' 'tmp_1582' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10647 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_1)   --->   "%tmp_1583 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_49_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10647 'partselect' 'tmp_1583' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10648 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_1)   --->   "%tmp_1584 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1583, i1 %tmp_1582)" [S4_4/conv1d.h:1535]   --->   Operation 10648 'bitconcatenate' 'tmp_1584' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10649 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_49_1 = icmp ne i62 %tmp_1584, 0" [S4_4/conv1d.h:1535]   --->   Operation 10649 'icmp' 'tmp_20_49_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10650 [1/1] (0.80ns)   --->   "%qb_assign_1_49_1 = and i1 %tmp_20_49_1, %tmp_3753" [S4_4/conv1d.h:1535]   --->   Operation 10650 'and' 'qb_assign_1_49_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10651 [1/1] (0.00ns)   --->   "%tmp_21_49_1 = zext i1 %qb_assign_1_49_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10651 'zext' 'tmp_21_49_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp394 = add i8 %tmp_21_49_1, %tmp_2847" [S4_4/conv1d.h:1541]   --->   Operation 10652 'add' 'tmp394' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10653 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_49_1 = add i8 %macRegisters_49_V_l_1, %tmp394" [S4_4/conv1d.h:1541]   --->   Operation 10653 'add' 'p_Val2_7_49_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 10654 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_49_1, i8* %macRegisters_49_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10654 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_61 : Operation 10655 [1/2] (8.66ns)   --->   "%p_Val2_3_49_2 = mul i70 %OP2_V_49_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10655 'mul' 'p_Val2_3_49_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10656 [1/1] (0.00ns)   --->   "%tmp_2848 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_49_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10656 'partselect' 'tmp_2848' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10657 [1/1] (0.00ns)   --->   "%tmp_3756 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10657 'bitselect' 'tmp_3756' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10658 [1/1] (0.00ns)   --->   "%OP2_V_49_3_cast = sext i7 %weights25_m_weights_799 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10658 'sext' 'OP2_V_49_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10659 [2/2] (8.66ns)   --->   "%p_Val2_3_49_3 = mul i70 %OP2_V_49_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10659 'mul' 'p_Val2_3_49_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10660 [1/1] (0.00ns)   --->   "%OP2_V_49_4_cast = sext i7 %weights25_m_weights_801 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10660 'sext' 'OP2_V_49_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10661 [2/2] (8.66ns)   --->   "%p_Val2_3_49_4 = mul i70 %OP2_V_49_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10661 'mul' 'p_Val2_3_49_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10662 [1/2] (2.77ns)   --->   "%weights25_m_weights_803 = load i7* %weights25_m_weights_802, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10662 'load' 'weights25_m_weights_803' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10663 [1/2] (2.77ns)   --->   "%weights25_m_weights_805 = load i7* %weights25_m_weights_804, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10663 'load' 'weights25_m_weights_805' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10664 [1/1] (0.00ns)   --->   "%OP2_V_49_7_cast = sext i7 %weights25_m_weights_807 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10664 'sext' 'OP2_V_49_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10665 [2/2] (8.66ns)   --->   "%p_Val2_3_49_7 = mul i70 %OP2_V_49_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10665 'mul' 'p_Val2_3_49_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10666 [1/2] (8.66ns)   --->   "%p_Val2_3_49 = mul i70 %OP2_V_50_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10666 'mul' 'p_Val2_3_49' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10667 [1/1] (0.00ns)   --->   "%tmp_2860 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_49, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10667 'partselect' 'tmp_2860' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10668 [1/1] (0.00ns)   --->   "%tmp_3774 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10668 'bitselect' 'tmp_3774' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10669 [1/2] (8.66ns)   --->   "%p_Val2_3_50_1 = mul i70 %OP2_V_50_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10669 'mul' 'p_Val2_3_50_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10670 [1/1] (0.00ns)   --->   "%tmp_2862 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_50_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10670 'partselect' 'tmp_2862' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10671 [1/1] (0.00ns)   --->   "%tmp_3777 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10671 'bitselect' 'tmp_3777' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10672 [1/1] (0.00ns)   --->   "%OP2_V_50_2_cast = sext i7 %weights25_m_weights_813 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10672 'sext' 'OP2_V_50_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10673 [2/2] (8.66ns)   --->   "%p_Val2_3_50_2 = mul i70 %OP2_V_50_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10673 'mul' 'p_Val2_3_50_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10674 [1/2] (2.77ns)   --->   "%weights25_m_weights_815 = load i7* %weights25_m_weights_814, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10674 'load' 'weights25_m_weights_815' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10675 [1/2] (2.77ns)   --->   "%weights25_m_weights_817 = load i7* %weights25_m_weights_816, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10675 'load' 'weights25_m_weights_817' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10676 [1/1] (0.00ns)   --->   "%weights25_m_weights_818 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_49" [S4_4/conv1d.h:1529]   --->   Operation 10676 'getelementptr' 'weights25_m_weights_818' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10677 [2/2] (2.77ns)   --->   "%weights25_m_weights_819 = load i7* %weights25_m_weights_818, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10677 'load' 'weights25_m_weights_819' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10678 [1/1] (0.00ns)   --->   "%weights25_m_weights_820 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_49" [S4_4/conv1d.h:1529]   --->   Operation 10678 'getelementptr' 'weights25_m_weights_820' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10679 [2/2] (2.77ns)   --->   "%weights25_m_weights_821 = load i7* %weights25_m_weights_820, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10679 'load' 'weights25_m_weights_821' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10680 [1/2] (2.77ns)   --->   "%weights25_m_weights_823 = load i7* %weights25_m_weights_822, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10680 'load' 'weights25_m_weights_823' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10681 [1/1] (0.00ns)   --->   "%OP2_V_51_cast = sext i7 %weights25_m_weights_825 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10681 'sext' 'OP2_V_51_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10682 [2/2] (8.66ns)   --->   "%p_Val2_3_50 = mul i70 %OP2_V_51_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10682 'mul' 'p_Val2_3_50' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10683 [1/1] (0.00ns)   --->   "%OP2_V_51_1_cast = sext i7 %weights25_m_weights_827 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10683 'sext' 'OP2_V_51_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10684 [2/2] (8.66ns)   --->   "%p_Val2_3_51_1 = mul i70 %OP2_V_51_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10684 'mul' 'p_Val2_3_51_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 10685 [1/2] (2.77ns)   --->   "%weights25_m_weights_829 = load i7* %weights25_m_weights_828, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10685 'load' 'weights25_m_weights_829' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10686 [1/1] (0.00ns)   --->   "%weights25_m_weights_830 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_50" [S4_4/conv1d.h:1529]   --->   Operation 10686 'getelementptr' 'weights25_m_weights_830' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10687 [2/2] (2.77ns)   --->   "%weights25_m_weights_831 = load i7* %weights25_m_weights_830, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10687 'load' 'weights25_m_weights_831' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10688 [1/1] (0.00ns)   --->   "%weights25_m_weights_832 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_50" [S4_4/conv1d.h:1529]   --->   Operation 10688 'getelementptr' 'weights25_m_weights_832' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10689 [2/2] (2.77ns)   --->   "%weights25_m_weights_833 = load i7* %weights25_m_weights_832, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10689 'load' 'weights25_m_weights_833' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10690 [1/1] (0.00ns)   --->   "%weights25_m_weights_838 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_50" [S4_4/conv1d.h:1529]   --->   Operation 10690 'getelementptr' 'weights25_m_weights_838' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10691 [2/2] (2.77ns)   --->   "%weights25_m_weights_839 = load i7* %weights25_m_weights_838, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10691 'load' 'weights25_m_weights_839' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10692 [1/2] (2.77ns)   --->   "%weights25_m_weights_841 = load i7* %weights25_m_weights_840, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10692 'load' 'weights25_m_weights_841' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10693 [1/2] (2.77ns)   --->   "%weights25_m_weights_843 = load i7* %weights25_m_weights_842, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10693 'load' 'weights25_m_weights_843' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10694 [1/1] (0.00ns)   --->   "%weights25_m_weights_844 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_51" [S4_4/conv1d.h:1529]   --->   Operation 10694 'getelementptr' 'weights25_m_weights_844' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10695 [2/2] (2.77ns)   --->   "%weights25_m_weights_845 = load i7* %weights25_m_weights_844, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10695 'load' 'weights25_m_weights_845' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10696 [1/1] (0.00ns)   --->   "%tmp_9_52_cast = sext i10 %tmp_9_13 to i11" [S4_4/conv1d.h:1529]   --->   Operation 10696 'sext' 'tmp_9_52_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10697 [1/1] (0.00ns)   --->   "%tmp_10_52 = zext i11 %tmp_9_52_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 10697 'zext' 'tmp_10_52' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10698 [1/1] (0.00ns)   --->   "%weights25_m_weights_856 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_52" [S4_4/conv1d.h:1529]   --->   Operation 10698 'getelementptr' 'weights25_m_weights_856' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10699 [2/2] (2.77ns)   --->   "%weights25_m_weights_857 = load i7* %weights25_m_weights_856, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10699 'load' 'weights25_m_weights_857' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_61 : Operation 10700 [1/1] (0.00ns)   --->   "%weights25_m_weights_858 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_52" [S4_4/conv1d.h:1529]   --->   Operation 10700 'getelementptr' 'weights25_m_weights_858' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_61 : Operation 10701 [2/2] (2.77ns)   --->   "%weights25_m_weights_859 = load i7* %weights25_m_weights_858, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10701 'load' 'weights25_m_weights_859' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 62 <SV = 58> <Delay = 8.66>
ST_62 : Operation 10702 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_46_3, i8* %macRegisters_46_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10702 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_62 : Operation 10703 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_5)   --->   "%tmp_3716 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10703 'bitselect' 'tmp_3716' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10704 [1/1] (0.00ns)   --->   "%tmp_2823 = sext i7 %tmp_2822 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10704 'sext' 'tmp_2823' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10705 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_5)   --->   "%tmp_3718 = trunc i70 %p_Val2_3_47_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10705 'trunc' 'tmp_3718' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10706 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_5)   --->   "%tmp_1534 = or i1 %tmp_3718, %tmp_3716" [S4_4/conv1d.h:1535]   --->   Operation 10706 'or' 'tmp_1534' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10707 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_5)   --->   "%tmp_1535 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_47_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10707 'partselect' 'tmp_1535' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10708 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_5)   --->   "%tmp_1536 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1535, i1 %tmp_1534)" [S4_4/conv1d.h:1535]   --->   Operation 10708 'bitconcatenate' 'tmp_1536' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10709 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_47_5 = icmp ne i62 %tmp_1536, 0" [S4_4/conv1d.h:1535]   --->   Operation 10709 'icmp' 'tmp_20_47_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10710 [1/1] (0.80ns)   --->   "%qb_assign_1_47_5 = and i1 %tmp_20_47_5, %tmp_3717" [S4_4/conv1d.h:1535]   --->   Operation 10710 'and' 'qb_assign_1_47_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10711 [1/1] (0.00ns)   --->   "%tmp_21_47_5 = zext i1 %qb_assign_1_47_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10711 'zext' 'tmp_21_47_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp382 = add i8 %tmp_21_47_5, %tmp_2823" [S4_4/conv1d.h:1541]   --->   Operation 10712 'add' 'tmp382' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10713 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_47_5 = add i8 %macRegisters_47_V_l_5, %tmp382" [S4_4/conv1d.h:1541]   --->   Operation 10713 'add' 'p_Val2_7_47_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10714 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_47_5, i8* %macRegisters_47_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10714 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_62 : Operation 10715 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_6)   --->   "%tmp_3719 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_47_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10715 'bitselect' 'tmp_3719' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10716 [1/1] (0.00ns)   --->   "%tmp_2825 = sext i7 %tmp_2824 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10716 'sext' 'tmp_2825' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10717 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_6)   --->   "%tmp_3721 = trunc i70 %p_Val2_3_47_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10717 'trunc' 'tmp_3721' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10718 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_6)   --->   "%tmp_1538 = or i1 %tmp_3721, %tmp_3719" [S4_4/conv1d.h:1535]   --->   Operation 10718 'or' 'tmp_1538' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10719 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_6)   --->   "%tmp_1539 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_47_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10719 'partselect' 'tmp_1539' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10720 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_47_6)   --->   "%tmp_1540 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1539, i1 %tmp_1538)" [S4_4/conv1d.h:1535]   --->   Operation 10720 'bitconcatenate' 'tmp_1540' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10721 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_47_6 = icmp ne i62 %tmp_1540, 0" [S4_4/conv1d.h:1535]   --->   Operation 10721 'icmp' 'tmp_20_47_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10722 [1/1] (0.80ns)   --->   "%qb_assign_1_47_6 = and i1 %tmp_20_47_6, %tmp_3720" [S4_4/conv1d.h:1535]   --->   Operation 10722 'and' 'qb_assign_1_47_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10723 [1/1] (0.00ns)   --->   "%tmp_21_47_6 = zext i1 %qb_assign_1_47_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10723 'zext' 'tmp_21_47_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp383 = add i8 %tmp_21_47_6, %tmp_2825" [S4_4/conv1d.h:1541]   --->   Operation 10724 'add' 'tmp383' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10725 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_47_6 = add i8 %macRegisters_47_V_l_6, %tmp383" [S4_4/conv1d.h:1541]   --->   Operation 10725 'add' 'p_Val2_7_47_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10726 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_47_6, i8* %macRegisters_47_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10726 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_62 : Operation 10727 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_3)   --->   "%tmp_3734 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10727 'bitselect' 'tmp_3734' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10728 [1/1] (0.00ns)   --->   "%tmp_2835 = sext i7 %tmp_2834 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10728 'sext' 'tmp_2835' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10729 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_3)   --->   "%tmp_3736 = trunc i70 %p_Val2_3_48_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10729 'trunc' 'tmp_3736' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10730 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_3)   --->   "%tmp_1558 = or i1 %tmp_3736, %tmp_3734" [S4_4/conv1d.h:1535]   --->   Operation 10730 'or' 'tmp_1558' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10731 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_3)   --->   "%tmp_1559 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_48_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10731 'partselect' 'tmp_1559' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10732 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_3)   --->   "%tmp_1560 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1559, i1 %tmp_1558)" [S4_4/conv1d.h:1535]   --->   Operation 10732 'bitconcatenate' 'tmp_1560' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10733 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_48_3 = icmp ne i62 %tmp_1560, 0" [S4_4/conv1d.h:1535]   --->   Operation 10733 'icmp' 'tmp_20_48_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10734 [1/1] (0.80ns)   --->   "%qb_assign_1_48_3 = and i1 %tmp_20_48_3, %tmp_3735" [S4_4/conv1d.h:1535]   --->   Operation 10734 'and' 'qb_assign_1_48_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10735 [1/1] (0.00ns)   --->   "%tmp_21_48_3 = zext i1 %qb_assign_1_48_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10735 'zext' 'tmp_21_48_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp388 = add i8 %tmp_21_48_3, %tmp_2835" [S4_4/conv1d.h:1541]   --->   Operation 10736 'add' 'tmp388' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10737 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_48_3 = add i8 %macRegisters_48_V_l_3, %tmp388" [S4_4/conv1d.h:1541]   --->   Operation 10737 'add' 'p_Val2_7_48_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10738 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_4)   --->   "%tmp_3737 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10738 'bitselect' 'tmp_3737' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10739 [1/1] (0.00ns)   --->   "%tmp_2837 = sext i7 %tmp_2836 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10739 'sext' 'tmp_2837' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10740 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_4)   --->   "%tmp_3739 = trunc i70 %p_Val2_3_48_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10740 'trunc' 'tmp_3739' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10741 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_4)   --->   "%tmp_1562 = or i1 %tmp_3739, %tmp_3737" [S4_4/conv1d.h:1535]   --->   Operation 10741 'or' 'tmp_1562' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10742 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_4)   --->   "%tmp_1563 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_48_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10742 'partselect' 'tmp_1563' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10743 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_4)   --->   "%tmp_1564 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1563, i1 %tmp_1562)" [S4_4/conv1d.h:1535]   --->   Operation 10743 'bitconcatenate' 'tmp_1564' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10744 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_48_4 = icmp ne i62 %tmp_1564, 0" [S4_4/conv1d.h:1535]   --->   Operation 10744 'icmp' 'tmp_20_48_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10745 [1/1] (0.80ns)   --->   "%qb_assign_1_48_4 = and i1 %tmp_20_48_4, %tmp_3738" [S4_4/conv1d.h:1535]   --->   Operation 10745 'and' 'qb_assign_1_48_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10746 [1/1] (0.00ns)   --->   "%tmp_21_48_4 = zext i1 %qb_assign_1_48_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10746 'zext' 'tmp_21_48_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp389 = add i8 %tmp_21_48_4, %tmp_2837" [S4_4/conv1d.h:1541]   --->   Operation 10747 'add' 'tmp389' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10748 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_48_4 = add i8 %macRegisters_48_V_l_4, %tmp389" [S4_4/conv1d.h:1541]   --->   Operation 10748 'add' 'p_Val2_7_48_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10749 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_48_4, i8* %macRegisters_48_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10749 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_62 : Operation 10750 [1/2] (8.66ns)   --->   "%p_Val2_3_48_5 = mul i70 %OP2_V_48_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10750 'mul' 'p_Val2_3_48_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10751 [1/1] (0.00ns)   --->   "%tmp_2838 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_48_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10751 'partselect' 'tmp_2838' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10752 [1/1] (0.00ns)   --->   "%tmp_3741 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10752 'bitselect' 'tmp_3741' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10753 [1/2] (8.66ns)   --->   "%p_Val2_3_48_6 = mul i70 %OP2_V_48_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10753 'mul' 'p_Val2_3_48_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10754 [1/1] (0.00ns)   --->   "%tmp_2840 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_48_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10754 'partselect' 'tmp_2840' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10755 [1/1] (0.00ns)   --->   "%tmp_3744 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10755 'bitselect' 'tmp_3744' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10756 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_7)   --->   "%tmp_3746 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10756 'bitselect' 'tmp_3746' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10757 [1/1] (0.00ns)   --->   "%tmp_2843 = sext i7 %tmp_2842 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10757 'sext' 'tmp_2843' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10758 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_7)   --->   "%tmp_3748 = trunc i70 %p_Val2_3_48_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10758 'trunc' 'tmp_3748' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10759 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_7)   --->   "%tmp_1574 = or i1 %tmp_3748, %tmp_3746" [S4_4/conv1d.h:1535]   --->   Operation 10759 'or' 'tmp_1574' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10760 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_7)   --->   "%tmp_1575 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_48_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10760 'partselect' 'tmp_1575' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10761 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_7)   --->   "%tmp_1576 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1575, i1 %tmp_1574)" [S4_4/conv1d.h:1535]   --->   Operation 10761 'bitconcatenate' 'tmp_1576' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10762 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_48_7 = icmp ne i62 %tmp_1576, 0" [S4_4/conv1d.h:1535]   --->   Operation 10762 'icmp' 'tmp_20_48_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10763 [1/1] (0.80ns)   --->   "%qb_assign_1_48_7 = and i1 %tmp_20_48_7, %tmp_3747" [S4_4/conv1d.h:1535]   --->   Operation 10763 'and' 'qb_assign_1_48_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10764 [1/1] (0.00ns)   --->   "%tmp_21_48_7 = zext i1 %qb_assign_1_48_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10764 'zext' 'tmp_21_48_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp392 = add i8 %tmp_21_48_7, %tmp_2843" [S4_4/conv1d.h:1541]   --->   Operation 10765 'add' 'tmp392' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10766 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_48_7 = add i8 %macRegisters_48_V_l_7, %tmp392" [S4_4/conv1d.h:1541]   --->   Operation 10766 'add' 'p_Val2_7_48_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10767 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_48_7, i8* %macRegisters_48_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10767 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_62 : Operation 10768 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_2)   --->   "%tmp_3755 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10768 'bitselect' 'tmp_3755' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10769 [1/1] (0.00ns)   --->   "%tmp_2849 = sext i7 %tmp_2848 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10769 'sext' 'tmp_2849' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10770 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_2)   --->   "%tmp_3757 = trunc i70 %p_Val2_3_49_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10770 'trunc' 'tmp_3757' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10771 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_2)   --->   "%tmp_1586 = or i1 %tmp_3757, %tmp_3755" [S4_4/conv1d.h:1535]   --->   Operation 10771 'or' 'tmp_1586' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10772 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_2)   --->   "%tmp_1587 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_49_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10772 'partselect' 'tmp_1587' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10773 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_2)   --->   "%tmp_1588 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1587, i1 %tmp_1586)" [S4_4/conv1d.h:1535]   --->   Operation 10773 'bitconcatenate' 'tmp_1588' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10774 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_49_2 = icmp ne i62 %tmp_1588, 0" [S4_4/conv1d.h:1535]   --->   Operation 10774 'icmp' 'tmp_20_49_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10775 [1/1] (0.80ns)   --->   "%qb_assign_1_49_2 = and i1 %tmp_20_49_2, %tmp_3756" [S4_4/conv1d.h:1535]   --->   Operation 10775 'and' 'qb_assign_1_49_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10776 [1/1] (0.00ns)   --->   "%tmp_21_49_2 = zext i1 %qb_assign_1_49_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10776 'zext' 'tmp_21_49_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp395 = add i8 %tmp_21_49_2, %tmp_2849" [S4_4/conv1d.h:1541]   --->   Operation 10777 'add' 'tmp395' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10778 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_49_2 = add i8 %macRegisters_49_V_l_2, %tmp395" [S4_4/conv1d.h:1541]   --->   Operation 10778 'add' 'p_Val2_7_49_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10779 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_49_2, i8* %macRegisters_49_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10779 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_62 : Operation 10780 [1/2] (8.66ns)   --->   "%p_Val2_3_49_3 = mul i70 %OP2_V_49_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10780 'mul' 'p_Val2_3_49_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10781 [1/1] (0.00ns)   --->   "%tmp_2850 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_49_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10781 'partselect' 'tmp_2850' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10782 [1/1] (0.00ns)   --->   "%tmp_3759 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10782 'bitselect' 'tmp_3759' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10783 [1/2] (8.66ns)   --->   "%p_Val2_3_49_4 = mul i70 %OP2_V_49_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10783 'mul' 'p_Val2_3_49_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10784 [1/1] (0.00ns)   --->   "%tmp_2852 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_49_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10784 'partselect' 'tmp_2852' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10785 [1/1] (0.00ns)   --->   "%tmp_3762 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10785 'bitselect' 'tmp_3762' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10786 [1/1] (0.00ns)   --->   "%OP2_V_49_5_cast = sext i7 %weights25_m_weights_803 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10786 'sext' 'OP2_V_49_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10787 [2/2] (8.66ns)   --->   "%p_Val2_3_49_5 = mul i70 %OP2_V_49_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10787 'mul' 'p_Val2_3_49_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10788 [1/1] (0.00ns)   --->   "%OP2_V_49_6_cast = sext i7 %weights25_m_weights_805 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10788 'sext' 'OP2_V_49_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10789 [2/2] (8.66ns)   --->   "%p_Val2_3_49_6 = mul i70 %OP2_V_49_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10789 'mul' 'p_Val2_3_49_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10790 [1/2] (8.66ns)   --->   "%p_Val2_3_49_7 = mul i70 %OP2_V_49_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10790 'mul' 'p_Val2_3_49_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10791 [1/1] (0.00ns)   --->   "%tmp_2858 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_49_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10791 'partselect' 'tmp_2858' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10792 [1/1] (0.00ns)   --->   "%tmp_3771 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10792 'bitselect' 'tmp_3771' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10793 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49)   --->   "%tmp_3773 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10793 'bitselect' 'tmp_3773' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10794 [1/1] (0.00ns)   --->   "%tmp_2861 = sext i7 %tmp_2860 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10794 'sext' 'tmp_2861' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10795 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49)   --->   "%tmp_3775 = trunc i70 %p_Val2_3_49 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10795 'trunc' 'tmp_3775' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10796 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49)   --->   "%tmp_1610 = or i1 %tmp_3775, %tmp_3773" [S4_4/conv1d.h:1535]   --->   Operation 10796 'or' 'tmp_1610' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10797 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49)   --->   "%tmp_1611 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_49, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10797 'partselect' 'tmp_1611' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10798 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49)   --->   "%tmp_1612 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1611, i1 %tmp_1610)" [S4_4/conv1d.h:1535]   --->   Operation 10798 'bitconcatenate' 'tmp_1612' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10799 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_49 = icmp ne i62 %tmp_1612, 0" [S4_4/conv1d.h:1535]   --->   Operation 10799 'icmp' 'tmp_20_49' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10800 [1/1] (0.80ns)   --->   "%qb_assign_1_49 = and i1 %tmp_20_49, %tmp_3774" [S4_4/conv1d.h:1535]   --->   Operation 10800 'and' 'qb_assign_1_49' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10801 [1/1] (0.00ns)   --->   "%tmp_21_49 = zext i1 %qb_assign_1_49 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10801 'zext' 'tmp_21_49' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp401 = add i8 %tmp_21_49, %tmp_2861" [S4_4/conv1d.h:1541]   --->   Operation 10802 'add' 'tmp401' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10803 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_49 = add i8 %macRegisters_50_V_l, %tmp401" [S4_4/conv1d.h:1541]   --->   Operation 10803 'add' 'p_Val2_7_49' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10804 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_49, i8* %macRegisters_50_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10804 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_62 : Operation 10805 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_1)   --->   "%tmp_3776 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10805 'bitselect' 'tmp_3776' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10806 [1/1] (0.00ns)   --->   "%tmp_2863 = sext i7 %tmp_2862 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10806 'sext' 'tmp_2863' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10807 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_1)   --->   "%tmp_3778 = trunc i70 %p_Val2_3_50_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10807 'trunc' 'tmp_3778' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10808 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_1)   --->   "%tmp_1614 = or i1 %tmp_3778, %tmp_3776" [S4_4/conv1d.h:1535]   --->   Operation 10808 'or' 'tmp_1614' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10809 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_1)   --->   "%tmp_1615 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_50_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10809 'partselect' 'tmp_1615' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10810 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_1)   --->   "%tmp_1616 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1615, i1 %tmp_1614)" [S4_4/conv1d.h:1535]   --->   Operation 10810 'bitconcatenate' 'tmp_1616' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10811 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_50_1 = icmp ne i62 %tmp_1616, 0" [S4_4/conv1d.h:1535]   --->   Operation 10811 'icmp' 'tmp_20_50_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10812 [1/1] (0.80ns)   --->   "%qb_assign_1_50_1 = and i1 %tmp_20_50_1, %tmp_3777" [S4_4/conv1d.h:1535]   --->   Operation 10812 'and' 'qb_assign_1_50_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10813 [1/1] (0.00ns)   --->   "%tmp_21_50_1 = zext i1 %qb_assign_1_50_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10813 'zext' 'tmp_21_50_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp402 = add i8 %tmp_21_50_1, %tmp_2863" [S4_4/conv1d.h:1541]   --->   Operation 10814 'add' 'tmp402' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10815 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_50_1 = add i8 %macRegisters_50_V_l_1, %tmp402" [S4_4/conv1d.h:1541]   --->   Operation 10815 'add' 'p_Val2_7_50_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 10816 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_50_1, i8* %macRegisters_50_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10816 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_62 : Operation 10817 [1/2] (8.66ns)   --->   "%p_Val2_3_50_2 = mul i70 %OP2_V_50_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10817 'mul' 'p_Val2_3_50_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10818 [1/1] (0.00ns)   --->   "%tmp_2864 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_50_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10818 'partselect' 'tmp_2864' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10819 [1/1] (0.00ns)   --->   "%tmp_3780 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10819 'bitselect' 'tmp_3780' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10820 [1/1] (0.00ns)   --->   "%OP2_V_50_3_cast = sext i7 %weights25_m_weights_815 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10820 'sext' 'OP2_V_50_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10821 [2/2] (8.66ns)   --->   "%p_Val2_3_50_3 = mul i70 %OP2_V_50_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10821 'mul' 'p_Val2_3_50_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10822 [1/1] (0.00ns)   --->   "%OP2_V_50_4_cast = sext i7 %weights25_m_weights_817 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10822 'sext' 'OP2_V_50_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10823 [2/2] (8.66ns)   --->   "%p_Val2_3_50_4 = mul i70 %OP2_V_50_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10823 'mul' 'p_Val2_3_50_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10824 [1/2] (2.77ns)   --->   "%weights25_m_weights_819 = load i7* %weights25_m_weights_818, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10824 'load' 'weights25_m_weights_819' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10825 [1/2] (2.77ns)   --->   "%weights25_m_weights_821 = load i7* %weights25_m_weights_820, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10825 'load' 'weights25_m_weights_821' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10826 [1/1] (0.00ns)   --->   "%OP2_V_50_7_cast = sext i7 %weights25_m_weights_823 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10826 'sext' 'OP2_V_50_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10827 [2/2] (8.66ns)   --->   "%p_Val2_3_50_7 = mul i70 %OP2_V_50_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10827 'mul' 'p_Val2_3_50_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10828 [1/2] (8.66ns)   --->   "%p_Val2_3_50 = mul i70 %OP2_V_51_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10828 'mul' 'p_Val2_3_50' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10829 [1/1] (0.00ns)   --->   "%tmp_2876 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_50, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10829 'partselect' 'tmp_2876' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10830 [1/1] (0.00ns)   --->   "%tmp_3798 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10830 'bitselect' 'tmp_3798' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10831 [1/2] (8.66ns)   --->   "%p_Val2_3_51_1 = mul i70 %OP2_V_51_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10831 'mul' 'p_Val2_3_51_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10832 [1/1] (0.00ns)   --->   "%tmp_2878 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_51_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10832 'partselect' 'tmp_2878' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10833 [1/1] (0.00ns)   --->   "%tmp_3801 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10833 'bitselect' 'tmp_3801' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10834 [1/1] (0.00ns)   --->   "%OP2_V_51_2_cast = sext i7 %weights25_m_weights_829 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10834 'sext' 'OP2_V_51_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10835 [2/2] (8.66ns)   --->   "%p_Val2_3_51_2 = mul i70 %OP2_V_51_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10835 'mul' 'p_Val2_3_51_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10836 [1/2] (2.77ns)   --->   "%weights25_m_weights_831 = load i7* %weights25_m_weights_830, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10836 'load' 'weights25_m_weights_831' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10837 [1/2] (2.77ns)   --->   "%weights25_m_weights_833 = load i7* %weights25_m_weights_832, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10837 'load' 'weights25_m_weights_833' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10838 [1/1] (0.00ns)   --->   "%weights25_m_weights_834 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_50" [S4_4/conv1d.h:1529]   --->   Operation 10838 'getelementptr' 'weights25_m_weights_834' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10839 [2/2] (2.77ns)   --->   "%weights25_m_weights_835 = load i7* %weights25_m_weights_834, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10839 'load' 'weights25_m_weights_835' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10840 [1/1] (0.00ns)   --->   "%weights25_m_weights_836 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_50" [S4_4/conv1d.h:1529]   --->   Operation 10840 'getelementptr' 'weights25_m_weights_836' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10841 [2/2] (2.77ns)   --->   "%weights25_m_weights_837 = load i7* %weights25_m_weights_836, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10841 'load' 'weights25_m_weights_837' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10842 [1/2] (2.77ns)   --->   "%weights25_m_weights_839 = load i7* %weights25_m_weights_838, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10842 'load' 'weights25_m_weights_839' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10843 [1/1] (0.00ns)   --->   "%OP2_V_52_cast = sext i7 %weights25_m_weights_841 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10843 'sext' 'OP2_V_52_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10844 [2/2] (8.66ns)   --->   "%p_Val2_3_51 = mul i70 %OP2_V_52_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10844 'mul' 'p_Val2_3_51' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10845 [1/1] (0.00ns)   --->   "%OP2_V_52_1_cast = sext i7 %weights25_m_weights_843 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10845 'sext' 'OP2_V_52_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10846 [2/2] (8.66ns)   --->   "%p_Val2_3_52_1 = mul i70 %OP2_V_52_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10846 'mul' 'p_Val2_3_52_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 10847 [1/2] (2.77ns)   --->   "%weights25_m_weights_845 = load i7* %weights25_m_weights_844, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10847 'load' 'weights25_m_weights_845' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10848 [1/1] (0.00ns)   --->   "%weights25_m_weights_846 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_51" [S4_4/conv1d.h:1529]   --->   Operation 10848 'getelementptr' 'weights25_m_weights_846' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10849 [2/2] (2.77ns)   --->   "%weights25_m_weights_847 = load i7* %weights25_m_weights_846, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10849 'load' 'weights25_m_weights_847' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10850 [1/1] (0.00ns)   --->   "%weights25_m_weights_848 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_51" [S4_4/conv1d.h:1529]   --->   Operation 10850 'getelementptr' 'weights25_m_weights_848' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10851 [2/2] (2.77ns)   --->   "%weights25_m_weights_849 = load i7* %weights25_m_weights_848, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10851 'load' 'weights25_m_weights_849' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10852 [1/1] (0.00ns)   --->   "%weights25_m_weights_854 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_51" [S4_4/conv1d.h:1529]   --->   Operation 10852 'getelementptr' 'weights25_m_weights_854' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10853 [2/2] (2.77ns)   --->   "%weights25_m_weights_855 = load i7* %weights25_m_weights_854, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10853 'load' 'weights25_m_weights_855' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10854 [1/2] (2.77ns)   --->   "%weights25_m_weights_857 = load i7* %weights25_m_weights_856, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10854 'load' 'weights25_m_weights_857' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10855 [1/2] (2.77ns)   --->   "%weights25_m_weights_859 = load i7* %weights25_m_weights_858, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10855 'load' 'weights25_m_weights_859' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10856 [1/1] (0.00ns)   --->   "%weights25_m_weights_860 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_52" [S4_4/conv1d.h:1529]   --->   Operation 10856 'getelementptr' 'weights25_m_weights_860' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10857 [2/2] (2.77ns)   --->   "%weights25_m_weights_861 = load i7* %weights25_m_weights_860, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10857 'load' 'weights25_m_weights_861' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10858 [1/1] (0.00ns)   --->   "%tmp_9_53_cast = sext i10 %tmp_9_14 to i11" [S4_4/conv1d.h:1529]   --->   Operation 10858 'sext' 'tmp_9_53_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10859 [1/1] (0.00ns)   --->   "%tmp_10_53 = zext i11 %tmp_9_53_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 10859 'zext' 'tmp_10_53' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10860 [1/1] (0.00ns)   --->   "%weights25_m_weights_872 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_53" [S4_4/conv1d.h:1529]   --->   Operation 10860 'getelementptr' 'weights25_m_weights_872' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10861 [2/2] (2.77ns)   --->   "%weights25_m_weights_873 = load i7* %weights25_m_weights_872, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10861 'load' 'weights25_m_weights_873' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_62 : Operation 10862 [1/1] (0.00ns)   --->   "%weights25_m_weights_874 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_53" [S4_4/conv1d.h:1529]   --->   Operation 10862 'getelementptr' 'weights25_m_weights_874' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_62 : Operation 10863 [2/2] (2.77ns)   --->   "%weights25_m_weights_875 = load i7* %weights25_m_weights_874, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10863 'load' 'weights25_m_weights_875' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 63 <SV = 59> <Delay = 8.66>
ST_63 : Operation 10864 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_47_3, i8* %macRegisters_47_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10864 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_63 : Operation 10865 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_5)   --->   "%tmp_3740 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10865 'bitselect' 'tmp_3740' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10866 [1/1] (0.00ns)   --->   "%tmp_2839 = sext i7 %tmp_2838 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10866 'sext' 'tmp_2839' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10867 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_5)   --->   "%tmp_3742 = trunc i70 %p_Val2_3_48_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10867 'trunc' 'tmp_3742' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10868 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_5)   --->   "%tmp_1566 = or i1 %tmp_3742, %tmp_3740" [S4_4/conv1d.h:1535]   --->   Operation 10868 'or' 'tmp_1566' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10869 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_5)   --->   "%tmp_1567 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_48_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10869 'partselect' 'tmp_1567' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10870 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_5)   --->   "%tmp_1568 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1567, i1 %tmp_1566)" [S4_4/conv1d.h:1535]   --->   Operation 10870 'bitconcatenate' 'tmp_1568' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10871 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_48_5 = icmp ne i62 %tmp_1568, 0" [S4_4/conv1d.h:1535]   --->   Operation 10871 'icmp' 'tmp_20_48_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10872 [1/1] (0.80ns)   --->   "%qb_assign_1_48_5 = and i1 %tmp_20_48_5, %tmp_3741" [S4_4/conv1d.h:1535]   --->   Operation 10872 'and' 'qb_assign_1_48_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10873 [1/1] (0.00ns)   --->   "%tmp_21_48_5 = zext i1 %qb_assign_1_48_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10873 'zext' 'tmp_21_48_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp390 = add i8 %tmp_21_48_5, %tmp_2839" [S4_4/conv1d.h:1541]   --->   Operation 10874 'add' 'tmp390' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10875 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_48_5 = add i8 %macRegisters_48_V_l_5, %tmp390" [S4_4/conv1d.h:1541]   --->   Operation 10875 'add' 'p_Val2_7_48_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10876 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_48_5, i8* %macRegisters_48_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10876 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_63 : Operation 10877 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_6)   --->   "%tmp_3743 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_48_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10877 'bitselect' 'tmp_3743' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10878 [1/1] (0.00ns)   --->   "%tmp_2841 = sext i7 %tmp_2840 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10878 'sext' 'tmp_2841' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10879 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_6)   --->   "%tmp_3745 = trunc i70 %p_Val2_3_48_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10879 'trunc' 'tmp_3745' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10880 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_6)   --->   "%tmp_1570 = or i1 %tmp_3745, %tmp_3743" [S4_4/conv1d.h:1535]   --->   Operation 10880 'or' 'tmp_1570' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10881 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_6)   --->   "%tmp_1571 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_48_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10881 'partselect' 'tmp_1571' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10882 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_48_6)   --->   "%tmp_1572 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1571, i1 %tmp_1570)" [S4_4/conv1d.h:1535]   --->   Operation 10882 'bitconcatenate' 'tmp_1572' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10883 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_48_6 = icmp ne i62 %tmp_1572, 0" [S4_4/conv1d.h:1535]   --->   Operation 10883 'icmp' 'tmp_20_48_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10884 [1/1] (0.80ns)   --->   "%qb_assign_1_48_6 = and i1 %tmp_20_48_6, %tmp_3744" [S4_4/conv1d.h:1535]   --->   Operation 10884 'and' 'qb_assign_1_48_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10885 [1/1] (0.00ns)   --->   "%tmp_21_48_6 = zext i1 %qb_assign_1_48_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10885 'zext' 'tmp_21_48_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp391 = add i8 %tmp_21_48_6, %tmp_2841" [S4_4/conv1d.h:1541]   --->   Operation 10886 'add' 'tmp391' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10887 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_48_6 = add i8 %macRegisters_48_V_l_6, %tmp391" [S4_4/conv1d.h:1541]   --->   Operation 10887 'add' 'p_Val2_7_48_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10888 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_48_6, i8* %macRegisters_48_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10888 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_63 : Operation 10889 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_3)   --->   "%tmp_3758 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10889 'bitselect' 'tmp_3758' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10890 [1/1] (0.00ns)   --->   "%tmp_2851 = sext i7 %tmp_2850 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10890 'sext' 'tmp_2851' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10891 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_3)   --->   "%tmp_3760 = trunc i70 %p_Val2_3_49_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10891 'trunc' 'tmp_3760' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10892 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_3)   --->   "%tmp_1590 = or i1 %tmp_3760, %tmp_3758" [S4_4/conv1d.h:1535]   --->   Operation 10892 'or' 'tmp_1590' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10893 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_3)   --->   "%tmp_1591 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_49_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10893 'partselect' 'tmp_1591' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10894 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_3)   --->   "%tmp_1592 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1591, i1 %tmp_1590)" [S4_4/conv1d.h:1535]   --->   Operation 10894 'bitconcatenate' 'tmp_1592' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10895 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_49_3 = icmp ne i62 %tmp_1592, 0" [S4_4/conv1d.h:1535]   --->   Operation 10895 'icmp' 'tmp_20_49_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10896 [1/1] (0.80ns)   --->   "%qb_assign_1_49_3 = and i1 %tmp_20_49_3, %tmp_3759" [S4_4/conv1d.h:1535]   --->   Operation 10896 'and' 'qb_assign_1_49_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10897 [1/1] (0.00ns)   --->   "%tmp_21_49_3 = zext i1 %qb_assign_1_49_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10897 'zext' 'tmp_21_49_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp396 = add i8 %tmp_21_49_3, %tmp_2851" [S4_4/conv1d.h:1541]   --->   Operation 10898 'add' 'tmp396' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10899 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_49_3 = add i8 %macRegisters_49_V_l_3, %tmp396" [S4_4/conv1d.h:1541]   --->   Operation 10899 'add' 'p_Val2_7_49_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10900 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_4)   --->   "%tmp_3761 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10900 'bitselect' 'tmp_3761' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10901 [1/1] (0.00ns)   --->   "%tmp_2853 = sext i7 %tmp_2852 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10901 'sext' 'tmp_2853' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10902 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_4)   --->   "%tmp_3763 = trunc i70 %p_Val2_3_49_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10902 'trunc' 'tmp_3763' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10903 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_4)   --->   "%tmp_1594 = or i1 %tmp_3763, %tmp_3761" [S4_4/conv1d.h:1535]   --->   Operation 10903 'or' 'tmp_1594' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10904 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_4)   --->   "%tmp_1595 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_49_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10904 'partselect' 'tmp_1595' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10905 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_4)   --->   "%tmp_1596 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1595, i1 %tmp_1594)" [S4_4/conv1d.h:1535]   --->   Operation 10905 'bitconcatenate' 'tmp_1596' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10906 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_49_4 = icmp ne i62 %tmp_1596, 0" [S4_4/conv1d.h:1535]   --->   Operation 10906 'icmp' 'tmp_20_49_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10907 [1/1] (0.80ns)   --->   "%qb_assign_1_49_4 = and i1 %tmp_20_49_4, %tmp_3762" [S4_4/conv1d.h:1535]   --->   Operation 10907 'and' 'qb_assign_1_49_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10908 [1/1] (0.00ns)   --->   "%tmp_21_49_4 = zext i1 %qb_assign_1_49_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10908 'zext' 'tmp_21_49_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp397 = add i8 %tmp_21_49_4, %tmp_2853" [S4_4/conv1d.h:1541]   --->   Operation 10909 'add' 'tmp397' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10910 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_49_4 = add i8 %macRegisters_49_V_l_4, %tmp397" [S4_4/conv1d.h:1541]   --->   Operation 10910 'add' 'p_Val2_7_49_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10911 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_49_4, i8* %macRegisters_49_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10911 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_63 : Operation 10912 [1/2] (8.66ns)   --->   "%p_Val2_3_49_5 = mul i70 %OP2_V_49_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10912 'mul' 'p_Val2_3_49_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10913 [1/1] (0.00ns)   --->   "%tmp_2854 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_49_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10913 'partselect' 'tmp_2854' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10914 [1/1] (0.00ns)   --->   "%tmp_3765 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10914 'bitselect' 'tmp_3765' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10915 [1/2] (8.66ns)   --->   "%p_Val2_3_49_6 = mul i70 %OP2_V_49_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10915 'mul' 'p_Val2_3_49_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10916 [1/1] (0.00ns)   --->   "%tmp_2856 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_49_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10916 'partselect' 'tmp_2856' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10917 [1/1] (0.00ns)   --->   "%tmp_3768 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10917 'bitselect' 'tmp_3768' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10918 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_7)   --->   "%tmp_3770 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10918 'bitselect' 'tmp_3770' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10919 [1/1] (0.00ns)   --->   "%tmp_2859 = sext i7 %tmp_2858 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10919 'sext' 'tmp_2859' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10920 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_7)   --->   "%tmp_3772 = trunc i70 %p_Val2_3_49_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10920 'trunc' 'tmp_3772' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10921 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_7)   --->   "%tmp_1606 = or i1 %tmp_3772, %tmp_3770" [S4_4/conv1d.h:1535]   --->   Operation 10921 'or' 'tmp_1606' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10922 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_7)   --->   "%tmp_1607 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_49_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10922 'partselect' 'tmp_1607' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10923 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_7)   --->   "%tmp_1608 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1607, i1 %tmp_1606)" [S4_4/conv1d.h:1535]   --->   Operation 10923 'bitconcatenate' 'tmp_1608' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10924 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_49_7 = icmp ne i62 %tmp_1608, 0" [S4_4/conv1d.h:1535]   --->   Operation 10924 'icmp' 'tmp_20_49_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10925 [1/1] (0.80ns)   --->   "%qb_assign_1_49_7 = and i1 %tmp_20_49_7, %tmp_3771" [S4_4/conv1d.h:1535]   --->   Operation 10925 'and' 'qb_assign_1_49_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10926 [1/1] (0.00ns)   --->   "%tmp_21_49_7 = zext i1 %qb_assign_1_49_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10926 'zext' 'tmp_21_49_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp400 = add i8 %tmp_21_49_7, %tmp_2859" [S4_4/conv1d.h:1541]   --->   Operation 10927 'add' 'tmp400' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10928 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_49_7 = add i8 %macRegisters_49_V_l_7, %tmp400" [S4_4/conv1d.h:1541]   --->   Operation 10928 'add' 'p_Val2_7_49_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10929 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_49_7, i8* %macRegisters_49_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10929 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_63 : Operation 10930 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_2)   --->   "%tmp_3779 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10930 'bitselect' 'tmp_3779' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10931 [1/1] (0.00ns)   --->   "%tmp_2865 = sext i7 %tmp_2864 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10931 'sext' 'tmp_2865' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10932 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_2)   --->   "%tmp_3781 = trunc i70 %p_Val2_3_50_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10932 'trunc' 'tmp_3781' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10933 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_2)   --->   "%tmp_1618 = or i1 %tmp_3781, %tmp_3779" [S4_4/conv1d.h:1535]   --->   Operation 10933 'or' 'tmp_1618' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10934 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_2)   --->   "%tmp_1619 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_50_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10934 'partselect' 'tmp_1619' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10935 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_2)   --->   "%tmp_1620 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1619, i1 %tmp_1618)" [S4_4/conv1d.h:1535]   --->   Operation 10935 'bitconcatenate' 'tmp_1620' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10936 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_50_2 = icmp ne i62 %tmp_1620, 0" [S4_4/conv1d.h:1535]   --->   Operation 10936 'icmp' 'tmp_20_50_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10937 [1/1] (0.80ns)   --->   "%qb_assign_1_50_2 = and i1 %tmp_20_50_2, %tmp_3780" [S4_4/conv1d.h:1535]   --->   Operation 10937 'and' 'qb_assign_1_50_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10938 [1/1] (0.00ns)   --->   "%tmp_21_50_2 = zext i1 %qb_assign_1_50_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10938 'zext' 'tmp_21_50_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp403 = add i8 %tmp_21_50_2, %tmp_2865" [S4_4/conv1d.h:1541]   --->   Operation 10939 'add' 'tmp403' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10940 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_50_2 = add i8 %macRegisters_50_V_l_2, %tmp403" [S4_4/conv1d.h:1541]   --->   Operation 10940 'add' 'p_Val2_7_50_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10941 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_50_2, i8* %macRegisters_50_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10941 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_63 : Operation 10942 [1/2] (8.66ns)   --->   "%p_Val2_3_50_3 = mul i70 %OP2_V_50_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10942 'mul' 'p_Val2_3_50_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10943 [1/1] (0.00ns)   --->   "%tmp_2866 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_50_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10943 'partselect' 'tmp_2866' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10944 [1/1] (0.00ns)   --->   "%tmp_3783 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10944 'bitselect' 'tmp_3783' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10945 [1/2] (8.66ns)   --->   "%p_Val2_3_50_4 = mul i70 %OP2_V_50_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10945 'mul' 'p_Val2_3_50_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10946 [1/1] (0.00ns)   --->   "%tmp_2868 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_50_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10946 'partselect' 'tmp_2868' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10947 [1/1] (0.00ns)   --->   "%tmp_3786 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10947 'bitselect' 'tmp_3786' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10948 [1/1] (0.00ns)   --->   "%OP2_V_50_5_cast = sext i7 %weights25_m_weights_819 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10948 'sext' 'OP2_V_50_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10949 [2/2] (8.66ns)   --->   "%p_Val2_3_50_5 = mul i70 %OP2_V_50_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10949 'mul' 'p_Val2_3_50_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10950 [1/1] (0.00ns)   --->   "%OP2_V_50_6_cast = sext i7 %weights25_m_weights_821 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10950 'sext' 'OP2_V_50_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10951 [2/2] (8.66ns)   --->   "%p_Val2_3_50_6 = mul i70 %OP2_V_50_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10951 'mul' 'p_Val2_3_50_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10952 [1/2] (8.66ns)   --->   "%p_Val2_3_50_7 = mul i70 %OP2_V_50_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10952 'mul' 'p_Val2_3_50_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10953 [1/1] (0.00ns)   --->   "%tmp_2874 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_50_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10953 'partselect' 'tmp_2874' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10954 [1/1] (0.00ns)   --->   "%tmp_3795 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10954 'bitselect' 'tmp_3795' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10955 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50)   --->   "%tmp_3797 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10955 'bitselect' 'tmp_3797' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10956 [1/1] (0.00ns)   --->   "%tmp_2877 = sext i7 %tmp_2876 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10956 'sext' 'tmp_2877' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10957 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50)   --->   "%tmp_3799 = trunc i70 %p_Val2_3_50 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10957 'trunc' 'tmp_3799' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10958 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50)   --->   "%tmp_1642 = or i1 %tmp_3799, %tmp_3797" [S4_4/conv1d.h:1535]   --->   Operation 10958 'or' 'tmp_1642' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10959 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50)   --->   "%tmp_1643 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_50, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10959 'partselect' 'tmp_1643' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10960 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50)   --->   "%tmp_1644 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1643, i1 %tmp_1642)" [S4_4/conv1d.h:1535]   --->   Operation 10960 'bitconcatenate' 'tmp_1644' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10961 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_50 = icmp ne i62 %tmp_1644, 0" [S4_4/conv1d.h:1535]   --->   Operation 10961 'icmp' 'tmp_20_50' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10962 [1/1] (0.80ns)   --->   "%qb_assign_1_50 = and i1 %tmp_20_50, %tmp_3798" [S4_4/conv1d.h:1535]   --->   Operation 10962 'and' 'qb_assign_1_50' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10963 [1/1] (0.00ns)   --->   "%tmp_21_50 = zext i1 %qb_assign_1_50 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10963 'zext' 'tmp_21_50' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp409 = add i8 %tmp_21_50, %tmp_2877" [S4_4/conv1d.h:1541]   --->   Operation 10964 'add' 'tmp409' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10965 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_50 = add i8 %macRegisters_51_V_l, %tmp409" [S4_4/conv1d.h:1541]   --->   Operation 10965 'add' 'p_Val2_7_50' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10966 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_50, i8* %macRegisters_51_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10966 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_63 : Operation 10967 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_1)   --->   "%tmp_3800 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10967 'bitselect' 'tmp_3800' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10968 [1/1] (0.00ns)   --->   "%tmp_2879 = sext i7 %tmp_2878 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10968 'sext' 'tmp_2879' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10969 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_1)   --->   "%tmp_3802 = trunc i70 %p_Val2_3_51_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 10969 'trunc' 'tmp_3802' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10970 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_1)   --->   "%tmp_1646 = or i1 %tmp_3802, %tmp_3800" [S4_4/conv1d.h:1535]   --->   Operation 10970 'or' 'tmp_1646' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10971 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_1)   --->   "%tmp_1647 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_51_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 10971 'partselect' 'tmp_1647' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10972 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_1)   --->   "%tmp_1648 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1647, i1 %tmp_1646)" [S4_4/conv1d.h:1535]   --->   Operation 10972 'bitconcatenate' 'tmp_1648' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10973 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_51_1 = icmp ne i62 %tmp_1648, 0" [S4_4/conv1d.h:1535]   --->   Operation 10973 'icmp' 'tmp_20_51_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10974 [1/1] (0.80ns)   --->   "%qb_assign_1_51_1 = and i1 %tmp_20_51_1, %tmp_3801" [S4_4/conv1d.h:1535]   --->   Operation 10974 'and' 'qb_assign_1_51_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10975 [1/1] (0.00ns)   --->   "%tmp_21_51_1 = zext i1 %qb_assign_1_51_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 10975 'zext' 'tmp_21_51_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp410 = add i8 %tmp_21_51_1, %tmp_2879" [S4_4/conv1d.h:1541]   --->   Operation 10976 'add' 'tmp410' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10977 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_51_1 = add i8 %macRegisters_51_V_l_1, %tmp410" [S4_4/conv1d.h:1541]   --->   Operation 10977 'add' 'p_Val2_7_51_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 10978 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_51_1, i8* %macRegisters_51_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 10978 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_63 : Operation 10979 [1/2] (8.66ns)   --->   "%p_Val2_3_51_2 = mul i70 %OP2_V_51_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10979 'mul' 'p_Val2_3_51_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10980 [1/1] (0.00ns)   --->   "%tmp_2880 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_51_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10980 'partselect' 'tmp_2880' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10981 [1/1] (0.00ns)   --->   "%tmp_3804 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10981 'bitselect' 'tmp_3804' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10982 [1/1] (0.00ns)   --->   "%OP2_V_51_3_cast = sext i7 %weights25_m_weights_831 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10982 'sext' 'OP2_V_51_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10983 [2/2] (8.66ns)   --->   "%p_Val2_3_51_3 = mul i70 %OP2_V_51_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10983 'mul' 'p_Val2_3_51_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10984 [1/1] (0.00ns)   --->   "%OP2_V_51_4_cast = sext i7 %weights25_m_weights_833 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10984 'sext' 'OP2_V_51_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10985 [2/2] (8.66ns)   --->   "%p_Val2_3_51_4 = mul i70 %OP2_V_51_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10985 'mul' 'p_Val2_3_51_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10986 [1/2] (2.77ns)   --->   "%weights25_m_weights_835 = load i7* %weights25_m_weights_834, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10986 'load' 'weights25_m_weights_835' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 10987 [1/2] (2.77ns)   --->   "%weights25_m_weights_837 = load i7* %weights25_m_weights_836, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10987 'load' 'weights25_m_weights_837' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 10988 [1/1] (0.00ns)   --->   "%OP2_V_51_7_cast = sext i7 %weights25_m_weights_839 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10988 'sext' 'OP2_V_51_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10989 [2/2] (8.66ns)   --->   "%p_Val2_3_51_7 = mul i70 %OP2_V_51_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10989 'mul' 'p_Val2_3_51_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10990 [1/2] (8.66ns)   --->   "%p_Val2_3_51 = mul i70 %OP2_V_52_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10990 'mul' 'p_Val2_3_51' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10991 [1/1] (0.00ns)   --->   "%tmp_2892 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_51, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10991 'partselect' 'tmp_2892' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10992 [1/1] (0.00ns)   --->   "%tmp_3822 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10992 'bitselect' 'tmp_3822' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10993 [1/2] (8.66ns)   --->   "%p_Val2_3_52_1 = mul i70 %OP2_V_52_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10993 'mul' 'p_Val2_3_52_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10994 [1/1] (0.00ns)   --->   "%tmp_2894 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_52_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 10994 'partselect' 'tmp_2894' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10995 [1/1] (0.00ns)   --->   "%tmp_3825 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 10995 'bitselect' 'tmp_3825' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10996 [1/1] (0.00ns)   --->   "%OP2_V_52_2_cast = sext i7 %weights25_m_weights_845 to i70" [S4_4/conv1d.h:1535]   --->   Operation 10996 'sext' 'OP2_V_52_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 10997 [2/2] (8.66ns)   --->   "%p_Val2_3_52_2 = mul i70 %OP2_V_52_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 10997 'mul' 'p_Val2_3_52_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 10998 [1/2] (2.77ns)   --->   "%weights25_m_weights_847 = load i7* %weights25_m_weights_846, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10998 'load' 'weights25_m_weights_847' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 10999 [1/2] (2.77ns)   --->   "%weights25_m_weights_849 = load i7* %weights25_m_weights_848, align 1" [S4_4/conv1d.h:1529]   --->   Operation 10999 'load' 'weights25_m_weights_849' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11000 [1/1] (0.00ns)   --->   "%weights25_m_weights_850 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_51" [S4_4/conv1d.h:1529]   --->   Operation 11000 'getelementptr' 'weights25_m_weights_850' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11001 [2/2] (2.77ns)   --->   "%weights25_m_weights_851 = load i7* %weights25_m_weights_850, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11001 'load' 'weights25_m_weights_851' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11002 [1/1] (0.00ns)   --->   "%weights25_m_weights_852 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_51" [S4_4/conv1d.h:1529]   --->   Operation 11002 'getelementptr' 'weights25_m_weights_852' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11003 [2/2] (2.77ns)   --->   "%weights25_m_weights_853 = load i7* %weights25_m_weights_852, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11003 'load' 'weights25_m_weights_853' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11004 [1/2] (2.77ns)   --->   "%weights25_m_weights_855 = load i7* %weights25_m_weights_854, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11004 'load' 'weights25_m_weights_855' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11005 [1/1] (0.00ns)   --->   "%OP2_V_53_cast = sext i7 %weights25_m_weights_857 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11005 'sext' 'OP2_V_53_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11006 [2/2] (8.66ns)   --->   "%p_Val2_3_52 = mul i70 %OP2_V_53_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11006 'mul' 'p_Val2_3_52' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 11007 [1/1] (0.00ns)   --->   "%OP2_V_53_1_cast = sext i7 %weights25_m_weights_859 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11007 'sext' 'OP2_V_53_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11008 [2/2] (8.66ns)   --->   "%p_Val2_3_53_1 = mul i70 %OP2_V_53_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11008 'mul' 'p_Val2_3_53_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 11009 [1/2] (2.77ns)   --->   "%weights25_m_weights_861 = load i7* %weights25_m_weights_860, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11009 'load' 'weights25_m_weights_861' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11010 [1/1] (0.00ns)   --->   "%weights25_m_weights_862 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_52" [S4_4/conv1d.h:1529]   --->   Operation 11010 'getelementptr' 'weights25_m_weights_862' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11011 [2/2] (2.77ns)   --->   "%weights25_m_weights_863 = load i7* %weights25_m_weights_862, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11011 'load' 'weights25_m_weights_863' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11012 [1/1] (0.00ns)   --->   "%weights25_m_weights_864 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_52" [S4_4/conv1d.h:1529]   --->   Operation 11012 'getelementptr' 'weights25_m_weights_864' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11013 [2/2] (2.77ns)   --->   "%weights25_m_weights_865 = load i7* %weights25_m_weights_864, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11013 'load' 'weights25_m_weights_865' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11014 [1/1] (0.00ns)   --->   "%weights25_m_weights_870 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_52" [S4_4/conv1d.h:1529]   --->   Operation 11014 'getelementptr' 'weights25_m_weights_870' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11015 [2/2] (2.77ns)   --->   "%weights25_m_weights_871 = load i7* %weights25_m_weights_870, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11015 'load' 'weights25_m_weights_871' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11016 [1/2] (2.77ns)   --->   "%weights25_m_weights_873 = load i7* %weights25_m_weights_872, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11016 'load' 'weights25_m_weights_873' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11017 [1/2] (2.77ns)   --->   "%weights25_m_weights_875 = load i7* %weights25_m_weights_874, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11017 'load' 'weights25_m_weights_875' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11018 [1/1] (0.00ns)   --->   "%weights25_m_weights_876 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_53" [S4_4/conv1d.h:1529]   --->   Operation 11018 'getelementptr' 'weights25_m_weights_876' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11019 [2/2] (2.77ns)   --->   "%weights25_m_weights_877 = load i7* %weights25_m_weights_876, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11019 'load' 'weights25_m_weights_877' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11020 [1/1] (0.00ns)   --->   "%tmp_9_54_cast = sext i10 %tmp_9_15 to i11" [S4_4/conv1d.h:1529]   --->   Operation 11020 'sext' 'tmp_9_54_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11021 [1/1] (0.00ns)   --->   "%tmp_10_54 = zext i11 %tmp_9_54_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 11021 'zext' 'tmp_10_54' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11022 [1/1] (0.00ns)   --->   "%weights25_m_weights_888 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_54" [S4_4/conv1d.h:1529]   --->   Operation 11022 'getelementptr' 'weights25_m_weights_888' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11023 [2/2] (2.77ns)   --->   "%weights25_m_weights_889 = load i7* %weights25_m_weights_888, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11023 'load' 'weights25_m_weights_889' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_63 : Operation 11024 [1/1] (0.00ns)   --->   "%weights25_m_weights_890 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_54" [S4_4/conv1d.h:1529]   --->   Operation 11024 'getelementptr' 'weights25_m_weights_890' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_63 : Operation 11025 [2/2] (2.77ns)   --->   "%weights25_m_weights_891 = load i7* %weights25_m_weights_890, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11025 'load' 'weights25_m_weights_891' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 64 <SV = 60> <Delay = 8.66>
ST_64 : Operation 11026 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_48_3, i8* %macRegisters_48_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11026 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_64 : Operation 11027 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_5)   --->   "%tmp_3764 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11027 'bitselect' 'tmp_3764' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11028 [1/1] (0.00ns)   --->   "%tmp_2855 = sext i7 %tmp_2854 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11028 'sext' 'tmp_2855' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11029 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_5)   --->   "%tmp_3766 = trunc i70 %p_Val2_3_49_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11029 'trunc' 'tmp_3766' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11030 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_5)   --->   "%tmp_1598 = or i1 %tmp_3766, %tmp_3764" [S4_4/conv1d.h:1535]   --->   Operation 11030 'or' 'tmp_1598' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11031 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_5)   --->   "%tmp_1599 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_49_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11031 'partselect' 'tmp_1599' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11032 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_5)   --->   "%tmp_1600 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1599, i1 %tmp_1598)" [S4_4/conv1d.h:1535]   --->   Operation 11032 'bitconcatenate' 'tmp_1600' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11033 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_49_5 = icmp ne i62 %tmp_1600, 0" [S4_4/conv1d.h:1535]   --->   Operation 11033 'icmp' 'tmp_20_49_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11034 [1/1] (0.80ns)   --->   "%qb_assign_1_49_5 = and i1 %tmp_20_49_5, %tmp_3765" [S4_4/conv1d.h:1535]   --->   Operation 11034 'and' 'qb_assign_1_49_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11035 [1/1] (0.00ns)   --->   "%tmp_21_49_5 = zext i1 %qb_assign_1_49_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11035 'zext' 'tmp_21_49_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp398 = add i8 %tmp_21_49_5, %tmp_2855" [S4_4/conv1d.h:1541]   --->   Operation 11036 'add' 'tmp398' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11037 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_49_5 = add i8 %macRegisters_49_V_l_5, %tmp398" [S4_4/conv1d.h:1541]   --->   Operation 11037 'add' 'p_Val2_7_49_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11038 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_49_5, i8* %macRegisters_49_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11038 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_64 : Operation 11039 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_6)   --->   "%tmp_3767 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_49_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11039 'bitselect' 'tmp_3767' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11040 [1/1] (0.00ns)   --->   "%tmp_2857 = sext i7 %tmp_2856 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11040 'sext' 'tmp_2857' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11041 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_6)   --->   "%tmp_3769 = trunc i70 %p_Val2_3_49_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11041 'trunc' 'tmp_3769' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11042 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_6)   --->   "%tmp_1602 = or i1 %tmp_3769, %tmp_3767" [S4_4/conv1d.h:1535]   --->   Operation 11042 'or' 'tmp_1602' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11043 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_6)   --->   "%tmp_1603 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_49_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11043 'partselect' 'tmp_1603' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11044 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_49_6)   --->   "%tmp_1604 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1603, i1 %tmp_1602)" [S4_4/conv1d.h:1535]   --->   Operation 11044 'bitconcatenate' 'tmp_1604' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11045 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_49_6 = icmp ne i62 %tmp_1604, 0" [S4_4/conv1d.h:1535]   --->   Operation 11045 'icmp' 'tmp_20_49_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11046 [1/1] (0.80ns)   --->   "%qb_assign_1_49_6 = and i1 %tmp_20_49_6, %tmp_3768" [S4_4/conv1d.h:1535]   --->   Operation 11046 'and' 'qb_assign_1_49_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11047 [1/1] (0.00ns)   --->   "%tmp_21_49_6 = zext i1 %qb_assign_1_49_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11047 'zext' 'tmp_21_49_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp399 = add i8 %tmp_21_49_6, %tmp_2857" [S4_4/conv1d.h:1541]   --->   Operation 11048 'add' 'tmp399' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11049 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_49_6 = add i8 %macRegisters_49_V_l_6, %tmp399" [S4_4/conv1d.h:1541]   --->   Operation 11049 'add' 'p_Val2_7_49_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11050 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_49_6, i8* %macRegisters_49_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11050 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_64 : Operation 11051 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_3)   --->   "%tmp_3782 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11051 'bitselect' 'tmp_3782' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11052 [1/1] (0.00ns)   --->   "%tmp_2867 = sext i7 %tmp_2866 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11052 'sext' 'tmp_2867' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11053 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_3)   --->   "%tmp_3784 = trunc i70 %p_Val2_3_50_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11053 'trunc' 'tmp_3784' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11054 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_3)   --->   "%tmp_1622 = or i1 %tmp_3784, %tmp_3782" [S4_4/conv1d.h:1535]   --->   Operation 11054 'or' 'tmp_1622' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11055 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_3)   --->   "%tmp_1623 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_50_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11055 'partselect' 'tmp_1623' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11056 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_3)   --->   "%tmp_1624 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1623, i1 %tmp_1622)" [S4_4/conv1d.h:1535]   --->   Operation 11056 'bitconcatenate' 'tmp_1624' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11057 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_50_3 = icmp ne i62 %tmp_1624, 0" [S4_4/conv1d.h:1535]   --->   Operation 11057 'icmp' 'tmp_20_50_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11058 [1/1] (0.80ns)   --->   "%qb_assign_1_50_3 = and i1 %tmp_20_50_3, %tmp_3783" [S4_4/conv1d.h:1535]   --->   Operation 11058 'and' 'qb_assign_1_50_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11059 [1/1] (0.00ns)   --->   "%tmp_21_50_3 = zext i1 %qb_assign_1_50_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11059 'zext' 'tmp_21_50_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp404 = add i8 %tmp_21_50_3, %tmp_2867" [S4_4/conv1d.h:1541]   --->   Operation 11060 'add' 'tmp404' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11061 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_50_3 = add i8 %macRegisters_50_V_l_3, %tmp404" [S4_4/conv1d.h:1541]   --->   Operation 11061 'add' 'p_Val2_7_50_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11062 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_4)   --->   "%tmp_3785 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11062 'bitselect' 'tmp_3785' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11063 [1/1] (0.00ns)   --->   "%tmp_2869 = sext i7 %tmp_2868 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11063 'sext' 'tmp_2869' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11064 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_4)   --->   "%tmp_3787 = trunc i70 %p_Val2_3_50_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11064 'trunc' 'tmp_3787' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11065 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_4)   --->   "%tmp_1626 = or i1 %tmp_3787, %tmp_3785" [S4_4/conv1d.h:1535]   --->   Operation 11065 'or' 'tmp_1626' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11066 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_4)   --->   "%tmp_1627 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_50_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11066 'partselect' 'tmp_1627' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11067 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_4)   --->   "%tmp_1628 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1627, i1 %tmp_1626)" [S4_4/conv1d.h:1535]   --->   Operation 11067 'bitconcatenate' 'tmp_1628' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11068 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_50_4 = icmp ne i62 %tmp_1628, 0" [S4_4/conv1d.h:1535]   --->   Operation 11068 'icmp' 'tmp_20_50_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11069 [1/1] (0.80ns)   --->   "%qb_assign_1_50_4 = and i1 %tmp_20_50_4, %tmp_3786" [S4_4/conv1d.h:1535]   --->   Operation 11069 'and' 'qb_assign_1_50_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11070 [1/1] (0.00ns)   --->   "%tmp_21_50_4 = zext i1 %qb_assign_1_50_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11070 'zext' 'tmp_21_50_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp405 = add i8 %tmp_21_50_4, %tmp_2869" [S4_4/conv1d.h:1541]   --->   Operation 11071 'add' 'tmp405' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11072 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_50_4 = add i8 %macRegisters_50_V_l_4, %tmp405" [S4_4/conv1d.h:1541]   --->   Operation 11072 'add' 'p_Val2_7_50_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11073 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_50_4, i8* %macRegisters_50_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11073 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_64 : Operation 11074 [1/2] (8.66ns)   --->   "%p_Val2_3_50_5 = mul i70 %OP2_V_50_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11074 'mul' 'p_Val2_3_50_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11075 [1/1] (0.00ns)   --->   "%tmp_2870 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_50_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11075 'partselect' 'tmp_2870' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11076 [1/1] (0.00ns)   --->   "%tmp_3789 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11076 'bitselect' 'tmp_3789' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11077 [1/2] (8.66ns)   --->   "%p_Val2_3_50_6 = mul i70 %OP2_V_50_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11077 'mul' 'p_Val2_3_50_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11078 [1/1] (0.00ns)   --->   "%tmp_2872 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_50_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11078 'partselect' 'tmp_2872' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11079 [1/1] (0.00ns)   --->   "%tmp_3792 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11079 'bitselect' 'tmp_3792' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11080 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_7)   --->   "%tmp_3794 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11080 'bitselect' 'tmp_3794' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11081 [1/1] (0.00ns)   --->   "%tmp_2875 = sext i7 %tmp_2874 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11081 'sext' 'tmp_2875' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11082 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_7)   --->   "%tmp_3796 = trunc i70 %p_Val2_3_50_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11082 'trunc' 'tmp_3796' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11083 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_7)   --->   "%tmp_1638 = or i1 %tmp_3796, %tmp_3794" [S4_4/conv1d.h:1535]   --->   Operation 11083 'or' 'tmp_1638' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11084 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_7)   --->   "%tmp_1639 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_50_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11084 'partselect' 'tmp_1639' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11085 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_7)   --->   "%tmp_1640 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1639, i1 %tmp_1638)" [S4_4/conv1d.h:1535]   --->   Operation 11085 'bitconcatenate' 'tmp_1640' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11086 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_50_7 = icmp ne i62 %tmp_1640, 0" [S4_4/conv1d.h:1535]   --->   Operation 11086 'icmp' 'tmp_20_50_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11087 [1/1] (0.80ns)   --->   "%qb_assign_1_50_7 = and i1 %tmp_20_50_7, %tmp_3795" [S4_4/conv1d.h:1535]   --->   Operation 11087 'and' 'qb_assign_1_50_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11088 [1/1] (0.00ns)   --->   "%tmp_21_50_7 = zext i1 %qb_assign_1_50_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11088 'zext' 'tmp_21_50_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp408 = add i8 %tmp_21_50_7, %tmp_2875" [S4_4/conv1d.h:1541]   --->   Operation 11089 'add' 'tmp408' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11090 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_50_7 = add i8 %macRegisters_50_V_l_7, %tmp408" [S4_4/conv1d.h:1541]   --->   Operation 11090 'add' 'p_Val2_7_50_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11091 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_50_7, i8* %macRegisters_50_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11091 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_64 : Operation 11092 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_2)   --->   "%tmp_3803 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11092 'bitselect' 'tmp_3803' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11093 [1/1] (0.00ns)   --->   "%tmp_2881 = sext i7 %tmp_2880 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11093 'sext' 'tmp_2881' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11094 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_2)   --->   "%tmp_3805 = trunc i70 %p_Val2_3_51_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11094 'trunc' 'tmp_3805' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11095 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_2)   --->   "%tmp_1650 = or i1 %tmp_3805, %tmp_3803" [S4_4/conv1d.h:1535]   --->   Operation 11095 'or' 'tmp_1650' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11096 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_2)   --->   "%tmp_1651 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_51_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11096 'partselect' 'tmp_1651' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11097 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_2)   --->   "%tmp_1652 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1651, i1 %tmp_1650)" [S4_4/conv1d.h:1535]   --->   Operation 11097 'bitconcatenate' 'tmp_1652' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11098 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_51_2 = icmp ne i62 %tmp_1652, 0" [S4_4/conv1d.h:1535]   --->   Operation 11098 'icmp' 'tmp_20_51_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11099 [1/1] (0.80ns)   --->   "%qb_assign_1_51_2 = and i1 %tmp_20_51_2, %tmp_3804" [S4_4/conv1d.h:1535]   --->   Operation 11099 'and' 'qb_assign_1_51_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11100 [1/1] (0.00ns)   --->   "%tmp_21_51_2 = zext i1 %qb_assign_1_51_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11100 'zext' 'tmp_21_51_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp411 = add i8 %tmp_21_51_2, %tmp_2881" [S4_4/conv1d.h:1541]   --->   Operation 11101 'add' 'tmp411' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11102 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_51_2 = add i8 %macRegisters_51_V_l_2, %tmp411" [S4_4/conv1d.h:1541]   --->   Operation 11102 'add' 'p_Val2_7_51_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11103 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_51_2, i8* %macRegisters_51_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11103 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_64 : Operation 11104 [1/2] (8.66ns)   --->   "%p_Val2_3_51_3 = mul i70 %OP2_V_51_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11104 'mul' 'p_Val2_3_51_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11105 [1/1] (0.00ns)   --->   "%tmp_2882 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_51_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11105 'partselect' 'tmp_2882' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11106 [1/1] (0.00ns)   --->   "%tmp_3807 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11106 'bitselect' 'tmp_3807' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11107 [1/2] (8.66ns)   --->   "%p_Val2_3_51_4 = mul i70 %OP2_V_51_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11107 'mul' 'p_Val2_3_51_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11108 [1/1] (0.00ns)   --->   "%tmp_2884 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_51_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11108 'partselect' 'tmp_2884' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11109 [1/1] (0.00ns)   --->   "%tmp_3810 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11109 'bitselect' 'tmp_3810' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11110 [1/1] (0.00ns)   --->   "%OP2_V_51_5_cast = sext i7 %weights25_m_weights_835 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11110 'sext' 'OP2_V_51_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11111 [2/2] (8.66ns)   --->   "%p_Val2_3_51_5 = mul i70 %OP2_V_51_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11111 'mul' 'p_Val2_3_51_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11112 [1/1] (0.00ns)   --->   "%OP2_V_51_6_cast = sext i7 %weights25_m_weights_837 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11112 'sext' 'OP2_V_51_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11113 [2/2] (8.66ns)   --->   "%p_Val2_3_51_6 = mul i70 %OP2_V_51_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11113 'mul' 'p_Val2_3_51_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11114 [1/2] (8.66ns)   --->   "%p_Val2_3_51_7 = mul i70 %OP2_V_51_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11114 'mul' 'p_Val2_3_51_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11115 [1/1] (0.00ns)   --->   "%tmp_2890 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_51_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11115 'partselect' 'tmp_2890' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11116 [1/1] (0.00ns)   --->   "%tmp_3819 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11116 'bitselect' 'tmp_3819' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11117 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51)   --->   "%tmp_3821 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11117 'bitselect' 'tmp_3821' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11118 [1/1] (0.00ns)   --->   "%tmp_2893 = sext i7 %tmp_2892 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11118 'sext' 'tmp_2893' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11119 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51)   --->   "%tmp_3823 = trunc i70 %p_Val2_3_51 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11119 'trunc' 'tmp_3823' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11120 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51)   --->   "%tmp_1674 = or i1 %tmp_3823, %tmp_3821" [S4_4/conv1d.h:1535]   --->   Operation 11120 'or' 'tmp_1674' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11121 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51)   --->   "%tmp_1675 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_51, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11121 'partselect' 'tmp_1675' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11122 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51)   --->   "%tmp_1676 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1675, i1 %tmp_1674)" [S4_4/conv1d.h:1535]   --->   Operation 11122 'bitconcatenate' 'tmp_1676' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11123 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_51 = icmp ne i62 %tmp_1676, 0" [S4_4/conv1d.h:1535]   --->   Operation 11123 'icmp' 'tmp_20_51' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11124 [1/1] (0.80ns)   --->   "%qb_assign_1_51 = and i1 %tmp_20_51, %tmp_3822" [S4_4/conv1d.h:1535]   --->   Operation 11124 'and' 'qb_assign_1_51' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11125 [1/1] (0.00ns)   --->   "%tmp_21_51 = zext i1 %qb_assign_1_51 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11125 'zext' 'tmp_21_51' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp417 = add i8 %tmp_21_51, %tmp_2893" [S4_4/conv1d.h:1541]   --->   Operation 11126 'add' 'tmp417' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11127 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_51 = add i8 %macRegisters_52_V_l, %tmp417" [S4_4/conv1d.h:1541]   --->   Operation 11127 'add' 'p_Val2_7_51' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11128 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_51, i8* %macRegisters_52_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11128 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_64 : Operation 11129 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_1)   --->   "%tmp_3824 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11129 'bitselect' 'tmp_3824' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11130 [1/1] (0.00ns)   --->   "%tmp_2895 = sext i7 %tmp_2894 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11130 'sext' 'tmp_2895' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11131 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_1)   --->   "%tmp_3826 = trunc i70 %p_Val2_3_52_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11131 'trunc' 'tmp_3826' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11132 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_1)   --->   "%tmp_1678 = or i1 %tmp_3826, %tmp_3824" [S4_4/conv1d.h:1535]   --->   Operation 11132 'or' 'tmp_1678' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11133 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_1)   --->   "%tmp_1679 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_52_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11133 'partselect' 'tmp_1679' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11134 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_1)   --->   "%tmp_1680 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1679, i1 %tmp_1678)" [S4_4/conv1d.h:1535]   --->   Operation 11134 'bitconcatenate' 'tmp_1680' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11135 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_52_1 = icmp ne i62 %tmp_1680, 0" [S4_4/conv1d.h:1535]   --->   Operation 11135 'icmp' 'tmp_20_52_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11136 [1/1] (0.80ns)   --->   "%qb_assign_1_52_1 = and i1 %tmp_20_52_1, %tmp_3825" [S4_4/conv1d.h:1535]   --->   Operation 11136 'and' 'qb_assign_1_52_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11137 [1/1] (0.00ns)   --->   "%tmp_21_52_1 = zext i1 %qb_assign_1_52_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11137 'zext' 'tmp_21_52_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp418 = add i8 %tmp_21_52_1, %tmp_2895" [S4_4/conv1d.h:1541]   --->   Operation 11138 'add' 'tmp418' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11139 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_52_1 = add i8 %macRegisters_52_V_l_1, %tmp418" [S4_4/conv1d.h:1541]   --->   Operation 11139 'add' 'p_Val2_7_52_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 11140 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_52_1, i8* %macRegisters_52_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11140 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_64 : Operation 11141 [1/2] (8.66ns)   --->   "%p_Val2_3_52_2 = mul i70 %OP2_V_52_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11141 'mul' 'p_Val2_3_52_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11142 [1/1] (0.00ns)   --->   "%tmp_2896 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_52_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11142 'partselect' 'tmp_2896' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11143 [1/1] (0.00ns)   --->   "%tmp_3828 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11143 'bitselect' 'tmp_3828' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11144 [1/1] (0.00ns)   --->   "%OP2_V_52_3_cast = sext i7 %weights25_m_weights_847 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11144 'sext' 'OP2_V_52_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11145 [2/2] (8.66ns)   --->   "%p_Val2_3_52_3 = mul i70 %OP2_V_52_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11145 'mul' 'p_Val2_3_52_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11146 [1/1] (0.00ns)   --->   "%OP2_V_52_4_cast = sext i7 %weights25_m_weights_849 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11146 'sext' 'OP2_V_52_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11147 [2/2] (8.66ns)   --->   "%p_Val2_3_52_4 = mul i70 %OP2_V_52_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11147 'mul' 'p_Val2_3_52_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11148 [1/2] (2.77ns)   --->   "%weights25_m_weights_851 = load i7* %weights25_m_weights_850, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11148 'load' 'weights25_m_weights_851' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11149 [1/2] (2.77ns)   --->   "%weights25_m_weights_853 = load i7* %weights25_m_weights_852, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11149 'load' 'weights25_m_weights_853' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11150 [1/1] (0.00ns)   --->   "%OP2_V_52_7_cast = sext i7 %weights25_m_weights_855 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11150 'sext' 'OP2_V_52_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11151 [2/2] (8.66ns)   --->   "%p_Val2_3_52_7 = mul i70 %OP2_V_52_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11151 'mul' 'p_Val2_3_52_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11152 [1/2] (8.66ns)   --->   "%p_Val2_3_52 = mul i70 %OP2_V_53_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11152 'mul' 'p_Val2_3_52' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11153 [1/1] (0.00ns)   --->   "%tmp_2908 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_52, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11153 'partselect' 'tmp_2908' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11154 [1/1] (0.00ns)   --->   "%tmp_3846 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11154 'bitselect' 'tmp_3846' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11155 [1/2] (8.66ns)   --->   "%p_Val2_3_53_1 = mul i70 %OP2_V_53_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11155 'mul' 'p_Val2_3_53_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11156 [1/1] (0.00ns)   --->   "%tmp_2910 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_53_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11156 'partselect' 'tmp_2910' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11157 [1/1] (0.00ns)   --->   "%tmp_3849 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11157 'bitselect' 'tmp_3849' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11158 [1/1] (0.00ns)   --->   "%OP2_V_53_2_cast = sext i7 %weights25_m_weights_861 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11158 'sext' 'OP2_V_53_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11159 [2/2] (8.66ns)   --->   "%p_Val2_3_53_2 = mul i70 %OP2_V_53_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11159 'mul' 'p_Val2_3_53_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11160 [1/2] (2.77ns)   --->   "%weights25_m_weights_863 = load i7* %weights25_m_weights_862, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11160 'load' 'weights25_m_weights_863' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11161 [1/2] (2.77ns)   --->   "%weights25_m_weights_865 = load i7* %weights25_m_weights_864, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11161 'load' 'weights25_m_weights_865' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11162 [1/1] (0.00ns)   --->   "%weights25_m_weights_866 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_52" [S4_4/conv1d.h:1529]   --->   Operation 11162 'getelementptr' 'weights25_m_weights_866' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11163 [2/2] (2.77ns)   --->   "%weights25_m_weights_867 = load i7* %weights25_m_weights_866, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11163 'load' 'weights25_m_weights_867' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11164 [1/1] (0.00ns)   --->   "%weights25_m_weights_868 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_52" [S4_4/conv1d.h:1529]   --->   Operation 11164 'getelementptr' 'weights25_m_weights_868' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11165 [2/2] (2.77ns)   --->   "%weights25_m_weights_869 = load i7* %weights25_m_weights_868, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11165 'load' 'weights25_m_weights_869' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11166 [1/2] (2.77ns)   --->   "%weights25_m_weights_871 = load i7* %weights25_m_weights_870, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11166 'load' 'weights25_m_weights_871' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11167 [1/1] (0.00ns)   --->   "%OP2_V_54_cast = sext i7 %weights25_m_weights_873 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11167 'sext' 'OP2_V_54_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11168 [2/2] (8.66ns)   --->   "%p_Val2_3_53 = mul i70 %OP2_V_54_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11168 'mul' 'p_Val2_3_53' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11169 [1/1] (0.00ns)   --->   "%OP2_V_54_1_cast = sext i7 %weights25_m_weights_875 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11169 'sext' 'OP2_V_54_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11170 [2/2] (8.66ns)   --->   "%p_Val2_3_54_1 = mul i70 %OP2_V_54_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11170 'mul' 'p_Val2_3_54_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 11171 [1/2] (2.77ns)   --->   "%weights25_m_weights_877 = load i7* %weights25_m_weights_876, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11171 'load' 'weights25_m_weights_877' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11172 [1/1] (0.00ns)   --->   "%weights25_m_weights_878 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_53" [S4_4/conv1d.h:1529]   --->   Operation 11172 'getelementptr' 'weights25_m_weights_878' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11173 [2/2] (2.77ns)   --->   "%weights25_m_weights_879 = load i7* %weights25_m_weights_878, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11173 'load' 'weights25_m_weights_879' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11174 [1/1] (0.00ns)   --->   "%weights25_m_weights_880 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_53" [S4_4/conv1d.h:1529]   --->   Operation 11174 'getelementptr' 'weights25_m_weights_880' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11175 [2/2] (2.77ns)   --->   "%weights25_m_weights_881 = load i7* %weights25_m_weights_880, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11175 'load' 'weights25_m_weights_881' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11176 [1/1] (0.00ns)   --->   "%weights25_m_weights_886 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_53" [S4_4/conv1d.h:1529]   --->   Operation 11176 'getelementptr' 'weights25_m_weights_886' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11177 [2/2] (2.77ns)   --->   "%weights25_m_weights_887 = load i7* %weights25_m_weights_886, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11177 'load' 'weights25_m_weights_887' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11178 [1/2] (2.77ns)   --->   "%weights25_m_weights_889 = load i7* %weights25_m_weights_888, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11178 'load' 'weights25_m_weights_889' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11179 [1/2] (2.77ns)   --->   "%weights25_m_weights_891 = load i7* %weights25_m_weights_890, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11179 'load' 'weights25_m_weights_891' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11180 [1/1] (0.00ns)   --->   "%weights25_m_weights_892 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_54" [S4_4/conv1d.h:1529]   --->   Operation 11180 'getelementptr' 'weights25_m_weights_892' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11181 [2/2] (2.77ns)   --->   "%weights25_m_weights_893 = load i7* %weights25_m_weights_892, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11181 'load' 'weights25_m_weights_893' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11182 [1/1] (0.00ns)   --->   "%tmp_9_55_cast = sext i9 %tmp_9_3 to i11" [S4_4/conv1d.h:1529]   --->   Operation 11182 'sext' 'tmp_9_55_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11183 [1/1] (0.00ns)   --->   "%tmp_10_55 = zext i11 %tmp_9_55_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 11183 'zext' 'tmp_10_55' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11184 [1/1] (0.00ns)   --->   "%weights25_m_weights_904 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_55" [S4_4/conv1d.h:1529]   --->   Operation 11184 'getelementptr' 'weights25_m_weights_904' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11185 [2/2] (2.77ns)   --->   "%weights25_m_weights_905 = load i7* %weights25_m_weights_904, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11185 'load' 'weights25_m_weights_905' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_64 : Operation 11186 [1/1] (0.00ns)   --->   "%weights25_m_weights_906 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_55" [S4_4/conv1d.h:1529]   --->   Operation 11186 'getelementptr' 'weights25_m_weights_906' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_64 : Operation 11187 [2/2] (2.77ns)   --->   "%weights25_m_weights_907 = load i7* %weights25_m_weights_906, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11187 'load' 'weights25_m_weights_907' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 65 <SV = 61> <Delay = 8.66>
ST_65 : Operation 11188 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_49_3, i8* %macRegisters_49_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11188 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_65 : Operation 11189 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_5)   --->   "%tmp_3788 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11189 'bitselect' 'tmp_3788' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11190 [1/1] (0.00ns)   --->   "%tmp_2871 = sext i7 %tmp_2870 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11190 'sext' 'tmp_2871' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11191 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_5)   --->   "%tmp_3790 = trunc i70 %p_Val2_3_50_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11191 'trunc' 'tmp_3790' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11192 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_5)   --->   "%tmp_1630 = or i1 %tmp_3790, %tmp_3788" [S4_4/conv1d.h:1535]   --->   Operation 11192 'or' 'tmp_1630' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11193 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_5)   --->   "%tmp_1631 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_50_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11193 'partselect' 'tmp_1631' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11194 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_5)   --->   "%tmp_1632 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1631, i1 %tmp_1630)" [S4_4/conv1d.h:1535]   --->   Operation 11194 'bitconcatenate' 'tmp_1632' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11195 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_50_5 = icmp ne i62 %tmp_1632, 0" [S4_4/conv1d.h:1535]   --->   Operation 11195 'icmp' 'tmp_20_50_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11196 [1/1] (0.80ns)   --->   "%qb_assign_1_50_5 = and i1 %tmp_20_50_5, %tmp_3789" [S4_4/conv1d.h:1535]   --->   Operation 11196 'and' 'qb_assign_1_50_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11197 [1/1] (0.00ns)   --->   "%tmp_21_50_5 = zext i1 %qb_assign_1_50_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11197 'zext' 'tmp_21_50_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp406 = add i8 %tmp_21_50_5, %tmp_2871" [S4_4/conv1d.h:1541]   --->   Operation 11198 'add' 'tmp406' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11199 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_50_5 = add i8 %macRegisters_50_V_l_5, %tmp406" [S4_4/conv1d.h:1541]   --->   Operation 11199 'add' 'p_Val2_7_50_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11200 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_50_5, i8* %macRegisters_50_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11200 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_65 : Operation 11201 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_6)   --->   "%tmp_3791 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_50_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11201 'bitselect' 'tmp_3791' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11202 [1/1] (0.00ns)   --->   "%tmp_2873 = sext i7 %tmp_2872 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11202 'sext' 'tmp_2873' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11203 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_6)   --->   "%tmp_3793 = trunc i70 %p_Val2_3_50_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11203 'trunc' 'tmp_3793' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11204 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_6)   --->   "%tmp_1634 = or i1 %tmp_3793, %tmp_3791" [S4_4/conv1d.h:1535]   --->   Operation 11204 'or' 'tmp_1634' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11205 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_6)   --->   "%tmp_1635 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_50_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11205 'partselect' 'tmp_1635' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11206 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_50_6)   --->   "%tmp_1636 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1635, i1 %tmp_1634)" [S4_4/conv1d.h:1535]   --->   Operation 11206 'bitconcatenate' 'tmp_1636' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11207 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_50_6 = icmp ne i62 %tmp_1636, 0" [S4_4/conv1d.h:1535]   --->   Operation 11207 'icmp' 'tmp_20_50_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11208 [1/1] (0.80ns)   --->   "%qb_assign_1_50_6 = and i1 %tmp_20_50_6, %tmp_3792" [S4_4/conv1d.h:1535]   --->   Operation 11208 'and' 'qb_assign_1_50_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11209 [1/1] (0.00ns)   --->   "%tmp_21_50_6 = zext i1 %qb_assign_1_50_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11209 'zext' 'tmp_21_50_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp407 = add i8 %tmp_21_50_6, %tmp_2873" [S4_4/conv1d.h:1541]   --->   Operation 11210 'add' 'tmp407' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11211 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_50_6 = add i8 %macRegisters_50_V_l_6, %tmp407" [S4_4/conv1d.h:1541]   --->   Operation 11211 'add' 'p_Val2_7_50_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11212 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_50_6, i8* %macRegisters_50_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11212 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_65 : Operation 11213 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_3)   --->   "%tmp_3806 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11213 'bitselect' 'tmp_3806' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11214 [1/1] (0.00ns)   --->   "%tmp_2883 = sext i7 %tmp_2882 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11214 'sext' 'tmp_2883' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11215 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_3)   --->   "%tmp_3808 = trunc i70 %p_Val2_3_51_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11215 'trunc' 'tmp_3808' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11216 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_3)   --->   "%tmp_1654 = or i1 %tmp_3808, %tmp_3806" [S4_4/conv1d.h:1535]   --->   Operation 11216 'or' 'tmp_1654' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11217 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_3)   --->   "%tmp_1655 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_51_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11217 'partselect' 'tmp_1655' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11218 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_3)   --->   "%tmp_1656 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1655, i1 %tmp_1654)" [S4_4/conv1d.h:1535]   --->   Operation 11218 'bitconcatenate' 'tmp_1656' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11219 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_51_3 = icmp ne i62 %tmp_1656, 0" [S4_4/conv1d.h:1535]   --->   Operation 11219 'icmp' 'tmp_20_51_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11220 [1/1] (0.80ns)   --->   "%qb_assign_1_51_3 = and i1 %tmp_20_51_3, %tmp_3807" [S4_4/conv1d.h:1535]   --->   Operation 11220 'and' 'qb_assign_1_51_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11221 [1/1] (0.00ns)   --->   "%tmp_21_51_3 = zext i1 %qb_assign_1_51_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11221 'zext' 'tmp_21_51_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp412 = add i8 %tmp_21_51_3, %tmp_2883" [S4_4/conv1d.h:1541]   --->   Operation 11222 'add' 'tmp412' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11223 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_51_3 = add i8 %macRegisters_51_V_l_3, %tmp412" [S4_4/conv1d.h:1541]   --->   Operation 11223 'add' 'p_Val2_7_51_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11224 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_4)   --->   "%tmp_3809 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11224 'bitselect' 'tmp_3809' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11225 [1/1] (0.00ns)   --->   "%tmp_2885 = sext i7 %tmp_2884 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11225 'sext' 'tmp_2885' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11226 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_4)   --->   "%tmp_3811 = trunc i70 %p_Val2_3_51_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11226 'trunc' 'tmp_3811' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11227 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_4)   --->   "%tmp_1658 = or i1 %tmp_3811, %tmp_3809" [S4_4/conv1d.h:1535]   --->   Operation 11227 'or' 'tmp_1658' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11228 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_4)   --->   "%tmp_1659 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_51_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11228 'partselect' 'tmp_1659' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11229 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_4)   --->   "%tmp_1660 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1659, i1 %tmp_1658)" [S4_4/conv1d.h:1535]   --->   Operation 11229 'bitconcatenate' 'tmp_1660' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11230 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_51_4 = icmp ne i62 %tmp_1660, 0" [S4_4/conv1d.h:1535]   --->   Operation 11230 'icmp' 'tmp_20_51_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11231 [1/1] (0.80ns)   --->   "%qb_assign_1_51_4 = and i1 %tmp_20_51_4, %tmp_3810" [S4_4/conv1d.h:1535]   --->   Operation 11231 'and' 'qb_assign_1_51_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11232 [1/1] (0.00ns)   --->   "%tmp_21_51_4 = zext i1 %qb_assign_1_51_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11232 'zext' 'tmp_21_51_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp413 = add i8 %tmp_21_51_4, %tmp_2885" [S4_4/conv1d.h:1541]   --->   Operation 11233 'add' 'tmp413' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11234 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_51_4 = add i8 %macRegisters_51_V_l_4, %tmp413" [S4_4/conv1d.h:1541]   --->   Operation 11234 'add' 'p_Val2_7_51_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11235 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_51_4, i8* %macRegisters_51_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11235 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_65 : Operation 11236 [1/2] (8.66ns)   --->   "%p_Val2_3_51_5 = mul i70 %OP2_V_51_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11236 'mul' 'p_Val2_3_51_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11237 [1/1] (0.00ns)   --->   "%tmp_2886 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_51_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11237 'partselect' 'tmp_2886' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11238 [1/1] (0.00ns)   --->   "%tmp_3813 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11238 'bitselect' 'tmp_3813' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11239 [1/2] (8.66ns)   --->   "%p_Val2_3_51_6 = mul i70 %OP2_V_51_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11239 'mul' 'p_Val2_3_51_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11240 [1/1] (0.00ns)   --->   "%tmp_2888 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_51_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11240 'partselect' 'tmp_2888' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11241 [1/1] (0.00ns)   --->   "%tmp_3816 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11241 'bitselect' 'tmp_3816' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11242 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_7)   --->   "%tmp_3818 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11242 'bitselect' 'tmp_3818' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11243 [1/1] (0.00ns)   --->   "%tmp_2891 = sext i7 %tmp_2890 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11243 'sext' 'tmp_2891' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11244 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_7)   --->   "%tmp_3820 = trunc i70 %p_Val2_3_51_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11244 'trunc' 'tmp_3820' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11245 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_7)   --->   "%tmp_1670 = or i1 %tmp_3820, %tmp_3818" [S4_4/conv1d.h:1535]   --->   Operation 11245 'or' 'tmp_1670' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11246 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_7)   --->   "%tmp_1671 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_51_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11246 'partselect' 'tmp_1671' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11247 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_7)   --->   "%tmp_1672 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1671, i1 %tmp_1670)" [S4_4/conv1d.h:1535]   --->   Operation 11247 'bitconcatenate' 'tmp_1672' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11248 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_51_7 = icmp ne i62 %tmp_1672, 0" [S4_4/conv1d.h:1535]   --->   Operation 11248 'icmp' 'tmp_20_51_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11249 [1/1] (0.80ns)   --->   "%qb_assign_1_51_7 = and i1 %tmp_20_51_7, %tmp_3819" [S4_4/conv1d.h:1535]   --->   Operation 11249 'and' 'qb_assign_1_51_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11250 [1/1] (0.00ns)   --->   "%tmp_21_51_7 = zext i1 %qb_assign_1_51_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11250 'zext' 'tmp_21_51_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp416 = add i8 %tmp_21_51_7, %tmp_2891" [S4_4/conv1d.h:1541]   --->   Operation 11251 'add' 'tmp416' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11252 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_51_7 = add i8 %macRegisters_51_V_l_7, %tmp416" [S4_4/conv1d.h:1541]   --->   Operation 11252 'add' 'p_Val2_7_51_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11253 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_51_7, i8* %macRegisters_51_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11253 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_65 : Operation 11254 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_2)   --->   "%tmp_3827 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11254 'bitselect' 'tmp_3827' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11255 [1/1] (0.00ns)   --->   "%tmp_2897 = sext i7 %tmp_2896 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11255 'sext' 'tmp_2897' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11256 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_2)   --->   "%tmp_3829 = trunc i70 %p_Val2_3_52_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11256 'trunc' 'tmp_3829' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11257 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_2)   --->   "%tmp_1682 = or i1 %tmp_3829, %tmp_3827" [S4_4/conv1d.h:1535]   --->   Operation 11257 'or' 'tmp_1682' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11258 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_2)   --->   "%tmp_1683 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_52_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11258 'partselect' 'tmp_1683' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11259 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_2)   --->   "%tmp_1684 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1683, i1 %tmp_1682)" [S4_4/conv1d.h:1535]   --->   Operation 11259 'bitconcatenate' 'tmp_1684' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11260 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_52_2 = icmp ne i62 %tmp_1684, 0" [S4_4/conv1d.h:1535]   --->   Operation 11260 'icmp' 'tmp_20_52_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11261 [1/1] (0.80ns)   --->   "%qb_assign_1_52_2 = and i1 %tmp_20_52_2, %tmp_3828" [S4_4/conv1d.h:1535]   --->   Operation 11261 'and' 'qb_assign_1_52_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11262 [1/1] (0.00ns)   --->   "%tmp_21_52_2 = zext i1 %qb_assign_1_52_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11262 'zext' 'tmp_21_52_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp419 = add i8 %tmp_21_52_2, %tmp_2897" [S4_4/conv1d.h:1541]   --->   Operation 11263 'add' 'tmp419' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11264 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_52_2 = add i8 %macRegisters_52_V_l_2, %tmp419" [S4_4/conv1d.h:1541]   --->   Operation 11264 'add' 'p_Val2_7_52_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11265 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_52_2, i8* %macRegisters_52_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11265 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_65 : Operation 11266 [1/2] (8.66ns)   --->   "%p_Val2_3_52_3 = mul i70 %OP2_V_52_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11266 'mul' 'p_Val2_3_52_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11267 [1/1] (0.00ns)   --->   "%tmp_2898 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_52_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11267 'partselect' 'tmp_2898' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11268 [1/1] (0.00ns)   --->   "%tmp_3831 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11268 'bitselect' 'tmp_3831' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11269 [1/2] (8.66ns)   --->   "%p_Val2_3_52_4 = mul i70 %OP2_V_52_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11269 'mul' 'p_Val2_3_52_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11270 [1/1] (0.00ns)   --->   "%tmp_2900 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_52_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11270 'partselect' 'tmp_2900' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11271 [1/1] (0.00ns)   --->   "%tmp_3834 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11271 'bitselect' 'tmp_3834' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11272 [1/1] (0.00ns)   --->   "%OP2_V_52_5_cast = sext i7 %weights25_m_weights_851 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11272 'sext' 'OP2_V_52_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11273 [2/2] (8.66ns)   --->   "%p_Val2_3_52_5 = mul i70 %OP2_V_52_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11273 'mul' 'p_Val2_3_52_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11274 [1/1] (0.00ns)   --->   "%OP2_V_52_6_cast = sext i7 %weights25_m_weights_853 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11274 'sext' 'OP2_V_52_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11275 [2/2] (8.66ns)   --->   "%p_Val2_3_52_6 = mul i70 %OP2_V_52_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11275 'mul' 'p_Val2_3_52_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11276 [1/2] (8.66ns)   --->   "%p_Val2_3_52_7 = mul i70 %OP2_V_52_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11276 'mul' 'p_Val2_3_52_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11277 [1/1] (0.00ns)   --->   "%tmp_2906 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_52_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11277 'partselect' 'tmp_2906' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11278 [1/1] (0.00ns)   --->   "%tmp_3843 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11278 'bitselect' 'tmp_3843' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11279 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52)   --->   "%tmp_3845 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11279 'bitselect' 'tmp_3845' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11280 [1/1] (0.00ns)   --->   "%tmp_2909 = sext i7 %tmp_2908 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11280 'sext' 'tmp_2909' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11281 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52)   --->   "%tmp_3847 = trunc i70 %p_Val2_3_52 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11281 'trunc' 'tmp_3847' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11282 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52)   --->   "%tmp_1706 = or i1 %tmp_3847, %tmp_3845" [S4_4/conv1d.h:1535]   --->   Operation 11282 'or' 'tmp_1706' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11283 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52)   --->   "%tmp_1707 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_52, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11283 'partselect' 'tmp_1707' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11284 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52)   --->   "%tmp_1708 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1707, i1 %tmp_1706)" [S4_4/conv1d.h:1535]   --->   Operation 11284 'bitconcatenate' 'tmp_1708' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11285 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_52 = icmp ne i62 %tmp_1708, 0" [S4_4/conv1d.h:1535]   --->   Operation 11285 'icmp' 'tmp_20_52' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11286 [1/1] (0.80ns)   --->   "%qb_assign_1_52 = and i1 %tmp_20_52, %tmp_3846" [S4_4/conv1d.h:1535]   --->   Operation 11286 'and' 'qb_assign_1_52' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11287 [1/1] (0.00ns)   --->   "%tmp_21_52 = zext i1 %qb_assign_1_52 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11287 'zext' 'tmp_21_52' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp425 = add i8 %tmp_21_52, %tmp_2909" [S4_4/conv1d.h:1541]   --->   Operation 11288 'add' 'tmp425' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11289 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_52 = add i8 %macRegisters_53_V_l, %tmp425" [S4_4/conv1d.h:1541]   --->   Operation 11289 'add' 'p_Val2_7_52' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11290 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_52, i8* %macRegisters_53_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11290 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_65 : Operation 11291 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_1)   --->   "%tmp_3848 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11291 'bitselect' 'tmp_3848' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11292 [1/1] (0.00ns)   --->   "%tmp_2911 = sext i7 %tmp_2910 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11292 'sext' 'tmp_2911' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11293 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_1)   --->   "%tmp_3850 = trunc i70 %p_Val2_3_53_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11293 'trunc' 'tmp_3850' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11294 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_1)   --->   "%tmp_1710 = or i1 %tmp_3850, %tmp_3848" [S4_4/conv1d.h:1535]   --->   Operation 11294 'or' 'tmp_1710' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11295 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_1)   --->   "%tmp_1711 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_53_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11295 'partselect' 'tmp_1711' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11296 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_1)   --->   "%tmp_1712 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1711, i1 %tmp_1710)" [S4_4/conv1d.h:1535]   --->   Operation 11296 'bitconcatenate' 'tmp_1712' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11297 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_53_1 = icmp ne i62 %tmp_1712, 0" [S4_4/conv1d.h:1535]   --->   Operation 11297 'icmp' 'tmp_20_53_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11298 [1/1] (0.80ns)   --->   "%qb_assign_1_53_1 = and i1 %tmp_20_53_1, %tmp_3849" [S4_4/conv1d.h:1535]   --->   Operation 11298 'and' 'qb_assign_1_53_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11299 [1/1] (0.00ns)   --->   "%tmp_21_53_1 = zext i1 %qb_assign_1_53_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11299 'zext' 'tmp_21_53_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp426 = add i8 %tmp_21_53_1, %tmp_2911" [S4_4/conv1d.h:1541]   --->   Operation 11300 'add' 'tmp426' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11301 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_53_1 = add i8 %macRegisters_53_V_l_1, %tmp426" [S4_4/conv1d.h:1541]   --->   Operation 11301 'add' 'p_Val2_7_53_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 11302 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_53_1, i8* %macRegisters_53_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11302 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_65 : Operation 11303 [1/2] (8.66ns)   --->   "%p_Val2_3_53_2 = mul i70 %OP2_V_53_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11303 'mul' 'p_Val2_3_53_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11304 [1/1] (0.00ns)   --->   "%tmp_2912 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_53_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11304 'partselect' 'tmp_2912' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11305 [1/1] (0.00ns)   --->   "%tmp_3852 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11305 'bitselect' 'tmp_3852' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11306 [1/1] (0.00ns)   --->   "%OP2_V_53_3_cast = sext i7 %weights25_m_weights_863 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11306 'sext' 'OP2_V_53_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11307 [2/2] (8.66ns)   --->   "%p_Val2_3_53_3 = mul i70 %OP2_V_53_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11307 'mul' 'p_Val2_3_53_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11308 [1/1] (0.00ns)   --->   "%OP2_V_53_4_cast = sext i7 %weights25_m_weights_865 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11308 'sext' 'OP2_V_53_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11309 [2/2] (8.66ns)   --->   "%p_Val2_3_53_4 = mul i70 %OP2_V_53_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11309 'mul' 'p_Val2_3_53_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11310 [1/2] (2.77ns)   --->   "%weights25_m_weights_867 = load i7* %weights25_m_weights_866, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11310 'load' 'weights25_m_weights_867' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11311 [1/2] (2.77ns)   --->   "%weights25_m_weights_869 = load i7* %weights25_m_weights_868, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11311 'load' 'weights25_m_weights_869' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11312 [1/1] (0.00ns)   --->   "%OP2_V_53_7_cast = sext i7 %weights25_m_weights_871 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11312 'sext' 'OP2_V_53_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11313 [2/2] (8.66ns)   --->   "%p_Val2_3_53_7 = mul i70 %OP2_V_53_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11313 'mul' 'p_Val2_3_53_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11314 [1/2] (8.66ns)   --->   "%p_Val2_3_53 = mul i70 %OP2_V_54_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11314 'mul' 'p_Val2_3_53' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11315 [1/1] (0.00ns)   --->   "%tmp_2924 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_53, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11315 'partselect' 'tmp_2924' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11316 [1/1] (0.00ns)   --->   "%tmp_3870 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11316 'bitselect' 'tmp_3870' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11317 [1/2] (8.66ns)   --->   "%p_Val2_3_54_1 = mul i70 %OP2_V_54_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11317 'mul' 'p_Val2_3_54_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11318 [1/1] (0.00ns)   --->   "%tmp_2926 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_54_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11318 'partselect' 'tmp_2926' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11319 [1/1] (0.00ns)   --->   "%tmp_3873 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11319 'bitselect' 'tmp_3873' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11320 [1/1] (0.00ns)   --->   "%OP2_V_54_2_cast = sext i7 %weights25_m_weights_877 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11320 'sext' 'OP2_V_54_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11321 [2/2] (8.66ns)   --->   "%p_Val2_3_54_2 = mul i70 %OP2_V_54_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11321 'mul' 'p_Val2_3_54_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11322 [1/2] (2.77ns)   --->   "%weights25_m_weights_879 = load i7* %weights25_m_weights_878, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11322 'load' 'weights25_m_weights_879' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11323 [1/2] (2.77ns)   --->   "%weights25_m_weights_881 = load i7* %weights25_m_weights_880, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11323 'load' 'weights25_m_weights_881' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11324 [1/1] (0.00ns)   --->   "%weights25_m_weights_882 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_53" [S4_4/conv1d.h:1529]   --->   Operation 11324 'getelementptr' 'weights25_m_weights_882' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11325 [2/2] (2.77ns)   --->   "%weights25_m_weights_883 = load i7* %weights25_m_weights_882, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11325 'load' 'weights25_m_weights_883' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11326 [1/1] (0.00ns)   --->   "%weights25_m_weights_884 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_53" [S4_4/conv1d.h:1529]   --->   Operation 11326 'getelementptr' 'weights25_m_weights_884' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11327 [2/2] (2.77ns)   --->   "%weights25_m_weights_885 = load i7* %weights25_m_weights_884, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11327 'load' 'weights25_m_weights_885' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11328 [1/2] (2.77ns)   --->   "%weights25_m_weights_887 = load i7* %weights25_m_weights_886, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11328 'load' 'weights25_m_weights_887' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11329 [1/1] (0.00ns)   --->   "%OP2_V_55_cast = sext i7 %weights25_m_weights_889 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11329 'sext' 'OP2_V_55_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11330 [2/2] (8.66ns)   --->   "%p_Val2_3_54 = mul i70 %OP2_V_55_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11330 'mul' 'p_Val2_3_54' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11331 [1/1] (0.00ns)   --->   "%OP2_V_55_1_cast = sext i7 %weights25_m_weights_891 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11331 'sext' 'OP2_V_55_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11332 [2/2] (8.66ns)   --->   "%p_Val2_3_55_1 = mul i70 %OP2_V_55_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11332 'mul' 'p_Val2_3_55_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 11333 [1/2] (2.77ns)   --->   "%weights25_m_weights_893 = load i7* %weights25_m_weights_892, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11333 'load' 'weights25_m_weights_893' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11334 [1/1] (0.00ns)   --->   "%weights25_m_weights_894 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_54" [S4_4/conv1d.h:1529]   --->   Operation 11334 'getelementptr' 'weights25_m_weights_894' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11335 [2/2] (2.77ns)   --->   "%weights25_m_weights_895 = load i7* %weights25_m_weights_894, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11335 'load' 'weights25_m_weights_895' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11336 [1/1] (0.00ns)   --->   "%weights25_m_weights_896 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_54" [S4_4/conv1d.h:1529]   --->   Operation 11336 'getelementptr' 'weights25_m_weights_896' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11337 [2/2] (2.77ns)   --->   "%weights25_m_weights_897 = load i7* %weights25_m_weights_896, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11337 'load' 'weights25_m_weights_897' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11338 [1/2] (2.77ns)   --->   "%weights25_m_weights_905 = load i7* %weights25_m_weights_904, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11338 'load' 'weights25_m_weights_905' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11339 [1/2] (2.77ns)   --->   "%weights25_m_weights_907 = load i7* %weights25_m_weights_906, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11339 'load' 'weights25_m_weights_907' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11340 [1/1] (0.00ns)   --->   "%weights25_m_weights_908 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_55" [S4_4/conv1d.h:1529]   --->   Operation 11340 'getelementptr' 'weights25_m_weights_908' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11341 [2/2] (2.77ns)   --->   "%weights25_m_weights_909 = load i7* %weights25_m_weights_908, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11341 'load' 'weights25_m_weights_909' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11342 [1/1] (0.00ns)   --->   "%tmp_9_56_cast = sext i9 %tmp_9_9 to i11" [S4_4/conv1d.h:1529]   --->   Operation 11342 'sext' 'tmp_9_56_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11343 [1/1] (0.00ns)   --->   "%tmp_10_56 = zext i11 %tmp_9_56_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 11343 'zext' 'tmp_10_56' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11344 [1/1] (0.00ns)   --->   "%weights25_m_weights_920 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_56" [S4_4/conv1d.h:1529]   --->   Operation 11344 'getelementptr' 'weights25_m_weights_920' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11345 [2/2] (2.77ns)   --->   "%weights25_m_weights_921 = load i7* %weights25_m_weights_920, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11345 'load' 'weights25_m_weights_921' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11346 [1/1] (0.00ns)   --->   "%weights25_m_weights_922 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_56" [S4_4/conv1d.h:1529]   --->   Operation 11346 'getelementptr' 'weights25_m_weights_922' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11347 [2/2] (2.77ns)   --->   "%weights25_m_weights_923 = load i7* %weights25_m_weights_922, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11347 'load' 'weights25_m_weights_923' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_65 : Operation 11348 [1/1] (0.00ns)   --->   "%weights25_m_weights_982 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_59" [S4_4/conv1d.h:1529]   --->   Operation 11348 'getelementptr' 'weights25_m_weights_982' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_65 : Operation 11349 [2/2] (2.77ns)   --->   "%weights25_m_weights_983 = load i7* %weights25_m_weights_982, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11349 'load' 'weights25_m_weights_983' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 66 <SV = 62> <Delay = 8.66>
ST_66 : Operation 11350 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_50_3, i8* %macRegisters_50_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11350 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_66 : Operation 11351 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_5)   --->   "%tmp_3812 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11351 'bitselect' 'tmp_3812' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11352 [1/1] (0.00ns)   --->   "%tmp_2887 = sext i7 %tmp_2886 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11352 'sext' 'tmp_2887' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11353 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_5)   --->   "%tmp_3814 = trunc i70 %p_Val2_3_51_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11353 'trunc' 'tmp_3814' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11354 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_5)   --->   "%tmp_1662 = or i1 %tmp_3814, %tmp_3812" [S4_4/conv1d.h:1535]   --->   Operation 11354 'or' 'tmp_1662' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11355 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_5)   --->   "%tmp_1663 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_51_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11355 'partselect' 'tmp_1663' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11356 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_5)   --->   "%tmp_1664 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1663, i1 %tmp_1662)" [S4_4/conv1d.h:1535]   --->   Operation 11356 'bitconcatenate' 'tmp_1664' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11357 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_51_5 = icmp ne i62 %tmp_1664, 0" [S4_4/conv1d.h:1535]   --->   Operation 11357 'icmp' 'tmp_20_51_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11358 [1/1] (0.80ns)   --->   "%qb_assign_1_51_5 = and i1 %tmp_20_51_5, %tmp_3813" [S4_4/conv1d.h:1535]   --->   Operation 11358 'and' 'qb_assign_1_51_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11359 [1/1] (0.00ns)   --->   "%tmp_21_51_5 = zext i1 %qb_assign_1_51_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11359 'zext' 'tmp_21_51_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp414 = add i8 %tmp_21_51_5, %tmp_2887" [S4_4/conv1d.h:1541]   --->   Operation 11360 'add' 'tmp414' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11361 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_51_5 = add i8 %macRegisters_51_V_l_5, %tmp414" [S4_4/conv1d.h:1541]   --->   Operation 11361 'add' 'p_Val2_7_51_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11362 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_51_5, i8* %macRegisters_51_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11362 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_66 : Operation 11363 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_6)   --->   "%tmp_3815 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_51_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11363 'bitselect' 'tmp_3815' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11364 [1/1] (0.00ns)   --->   "%tmp_2889 = sext i7 %tmp_2888 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11364 'sext' 'tmp_2889' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11365 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_6)   --->   "%tmp_3817 = trunc i70 %p_Val2_3_51_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11365 'trunc' 'tmp_3817' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11366 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_6)   --->   "%tmp_1666 = or i1 %tmp_3817, %tmp_3815" [S4_4/conv1d.h:1535]   --->   Operation 11366 'or' 'tmp_1666' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11367 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_6)   --->   "%tmp_1667 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_51_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11367 'partselect' 'tmp_1667' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11368 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_51_6)   --->   "%tmp_1668 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1667, i1 %tmp_1666)" [S4_4/conv1d.h:1535]   --->   Operation 11368 'bitconcatenate' 'tmp_1668' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11369 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_51_6 = icmp ne i62 %tmp_1668, 0" [S4_4/conv1d.h:1535]   --->   Operation 11369 'icmp' 'tmp_20_51_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11370 [1/1] (0.80ns)   --->   "%qb_assign_1_51_6 = and i1 %tmp_20_51_6, %tmp_3816" [S4_4/conv1d.h:1535]   --->   Operation 11370 'and' 'qb_assign_1_51_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11371 [1/1] (0.00ns)   --->   "%tmp_21_51_6 = zext i1 %qb_assign_1_51_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11371 'zext' 'tmp_21_51_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp415 = add i8 %tmp_21_51_6, %tmp_2889" [S4_4/conv1d.h:1541]   --->   Operation 11372 'add' 'tmp415' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11373 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_51_6 = add i8 %macRegisters_51_V_l_6, %tmp415" [S4_4/conv1d.h:1541]   --->   Operation 11373 'add' 'p_Val2_7_51_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11374 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_51_6, i8* %macRegisters_51_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11374 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_66 : Operation 11375 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_3)   --->   "%tmp_3830 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11375 'bitselect' 'tmp_3830' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11376 [1/1] (0.00ns)   --->   "%tmp_2899 = sext i7 %tmp_2898 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11376 'sext' 'tmp_2899' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11377 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_3)   --->   "%tmp_3832 = trunc i70 %p_Val2_3_52_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11377 'trunc' 'tmp_3832' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11378 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_3)   --->   "%tmp_1686 = or i1 %tmp_3832, %tmp_3830" [S4_4/conv1d.h:1535]   --->   Operation 11378 'or' 'tmp_1686' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11379 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_3)   --->   "%tmp_1687 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_52_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11379 'partselect' 'tmp_1687' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11380 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_3)   --->   "%tmp_1688 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1687, i1 %tmp_1686)" [S4_4/conv1d.h:1535]   --->   Operation 11380 'bitconcatenate' 'tmp_1688' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11381 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_52_3 = icmp ne i62 %tmp_1688, 0" [S4_4/conv1d.h:1535]   --->   Operation 11381 'icmp' 'tmp_20_52_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11382 [1/1] (0.80ns)   --->   "%qb_assign_1_52_3 = and i1 %tmp_20_52_3, %tmp_3831" [S4_4/conv1d.h:1535]   --->   Operation 11382 'and' 'qb_assign_1_52_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11383 [1/1] (0.00ns)   --->   "%tmp_21_52_3 = zext i1 %qb_assign_1_52_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11383 'zext' 'tmp_21_52_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp420 = add i8 %tmp_21_52_3, %tmp_2899" [S4_4/conv1d.h:1541]   --->   Operation 11384 'add' 'tmp420' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11385 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_52_3 = add i8 %macRegisters_52_V_l_3, %tmp420" [S4_4/conv1d.h:1541]   --->   Operation 11385 'add' 'p_Val2_7_52_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11386 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_4)   --->   "%tmp_3833 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11386 'bitselect' 'tmp_3833' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11387 [1/1] (0.00ns)   --->   "%tmp_2901 = sext i7 %tmp_2900 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11387 'sext' 'tmp_2901' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11388 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_4)   --->   "%tmp_3835 = trunc i70 %p_Val2_3_52_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11388 'trunc' 'tmp_3835' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11389 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_4)   --->   "%tmp_1690 = or i1 %tmp_3835, %tmp_3833" [S4_4/conv1d.h:1535]   --->   Operation 11389 'or' 'tmp_1690' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11390 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_4)   --->   "%tmp_1691 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_52_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11390 'partselect' 'tmp_1691' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11391 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_4)   --->   "%tmp_1692 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1691, i1 %tmp_1690)" [S4_4/conv1d.h:1535]   --->   Operation 11391 'bitconcatenate' 'tmp_1692' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11392 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_52_4 = icmp ne i62 %tmp_1692, 0" [S4_4/conv1d.h:1535]   --->   Operation 11392 'icmp' 'tmp_20_52_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11393 [1/1] (0.80ns)   --->   "%qb_assign_1_52_4 = and i1 %tmp_20_52_4, %tmp_3834" [S4_4/conv1d.h:1535]   --->   Operation 11393 'and' 'qb_assign_1_52_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11394 [1/1] (0.00ns)   --->   "%tmp_21_52_4 = zext i1 %qb_assign_1_52_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11394 'zext' 'tmp_21_52_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp421 = add i8 %tmp_21_52_4, %tmp_2901" [S4_4/conv1d.h:1541]   --->   Operation 11395 'add' 'tmp421' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11396 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_52_4 = add i8 %macRegisters_52_V_l_4, %tmp421" [S4_4/conv1d.h:1541]   --->   Operation 11396 'add' 'p_Val2_7_52_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11397 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_52_4, i8* %macRegisters_52_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11397 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_66 : Operation 11398 [1/2] (8.66ns)   --->   "%p_Val2_3_52_5 = mul i70 %OP2_V_52_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11398 'mul' 'p_Val2_3_52_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11399 [1/1] (0.00ns)   --->   "%tmp_2902 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_52_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11399 'partselect' 'tmp_2902' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11400 [1/1] (0.00ns)   --->   "%tmp_3837 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11400 'bitselect' 'tmp_3837' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11401 [1/2] (8.66ns)   --->   "%p_Val2_3_52_6 = mul i70 %OP2_V_52_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11401 'mul' 'p_Val2_3_52_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11402 [1/1] (0.00ns)   --->   "%tmp_2904 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_52_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11402 'partselect' 'tmp_2904' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11403 [1/1] (0.00ns)   --->   "%tmp_3840 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11403 'bitselect' 'tmp_3840' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11404 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_7)   --->   "%tmp_3842 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11404 'bitselect' 'tmp_3842' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11405 [1/1] (0.00ns)   --->   "%tmp_2907 = sext i7 %tmp_2906 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11405 'sext' 'tmp_2907' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11406 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_7)   --->   "%tmp_3844 = trunc i70 %p_Val2_3_52_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11406 'trunc' 'tmp_3844' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11407 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_7)   --->   "%tmp_1702 = or i1 %tmp_3844, %tmp_3842" [S4_4/conv1d.h:1535]   --->   Operation 11407 'or' 'tmp_1702' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11408 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_7)   --->   "%tmp_1703 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_52_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11408 'partselect' 'tmp_1703' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11409 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_7)   --->   "%tmp_1704 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1703, i1 %tmp_1702)" [S4_4/conv1d.h:1535]   --->   Operation 11409 'bitconcatenate' 'tmp_1704' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11410 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_52_7 = icmp ne i62 %tmp_1704, 0" [S4_4/conv1d.h:1535]   --->   Operation 11410 'icmp' 'tmp_20_52_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11411 [1/1] (0.80ns)   --->   "%qb_assign_1_52_7 = and i1 %tmp_20_52_7, %tmp_3843" [S4_4/conv1d.h:1535]   --->   Operation 11411 'and' 'qb_assign_1_52_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11412 [1/1] (0.00ns)   --->   "%tmp_21_52_7 = zext i1 %qb_assign_1_52_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11412 'zext' 'tmp_21_52_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp424 = add i8 %tmp_21_52_7, %tmp_2907" [S4_4/conv1d.h:1541]   --->   Operation 11413 'add' 'tmp424' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11414 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_52_7 = add i8 %macRegisters_52_V_l_7, %tmp424" [S4_4/conv1d.h:1541]   --->   Operation 11414 'add' 'p_Val2_7_52_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11415 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_52_7, i8* %macRegisters_52_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11415 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_66 : Operation 11416 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_2)   --->   "%tmp_3851 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11416 'bitselect' 'tmp_3851' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11417 [1/1] (0.00ns)   --->   "%tmp_2913 = sext i7 %tmp_2912 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11417 'sext' 'tmp_2913' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11418 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_2)   --->   "%tmp_3853 = trunc i70 %p_Val2_3_53_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11418 'trunc' 'tmp_3853' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11419 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_2)   --->   "%tmp_1714 = or i1 %tmp_3853, %tmp_3851" [S4_4/conv1d.h:1535]   --->   Operation 11419 'or' 'tmp_1714' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11420 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_2)   --->   "%tmp_1715 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_53_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11420 'partselect' 'tmp_1715' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11421 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_2)   --->   "%tmp_1716 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1715, i1 %tmp_1714)" [S4_4/conv1d.h:1535]   --->   Operation 11421 'bitconcatenate' 'tmp_1716' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11422 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_53_2 = icmp ne i62 %tmp_1716, 0" [S4_4/conv1d.h:1535]   --->   Operation 11422 'icmp' 'tmp_20_53_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11423 [1/1] (0.80ns)   --->   "%qb_assign_1_53_2 = and i1 %tmp_20_53_2, %tmp_3852" [S4_4/conv1d.h:1535]   --->   Operation 11423 'and' 'qb_assign_1_53_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11424 [1/1] (0.00ns)   --->   "%tmp_21_53_2 = zext i1 %qb_assign_1_53_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11424 'zext' 'tmp_21_53_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp427 = add i8 %tmp_21_53_2, %tmp_2913" [S4_4/conv1d.h:1541]   --->   Operation 11425 'add' 'tmp427' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11426 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_53_2 = add i8 %macRegisters_53_V_l_2, %tmp427" [S4_4/conv1d.h:1541]   --->   Operation 11426 'add' 'p_Val2_7_53_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11427 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_53_2, i8* %macRegisters_53_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11427 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_66 : Operation 11428 [1/2] (8.66ns)   --->   "%p_Val2_3_53_3 = mul i70 %OP2_V_53_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11428 'mul' 'p_Val2_3_53_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11429 [1/1] (0.00ns)   --->   "%tmp_2914 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_53_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11429 'partselect' 'tmp_2914' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11430 [1/1] (0.00ns)   --->   "%tmp_3855 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11430 'bitselect' 'tmp_3855' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11431 [1/2] (8.66ns)   --->   "%p_Val2_3_53_4 = mul i70 %OP2_V_53_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11431 'mul' 'p_Val2_3_53_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11432 [1/1] (0.00ns)   --->   "%tmp_2916 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_53_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11432 'partselect' 'tmp_2916' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11433 [1/1] (0.00ns)   --->   "%tmp_3858 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11433 'bitselect' 'tmp_3858' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11434 [1/1] (0.00ns)   --->   "%OP2_V_53_5_cast = sext i7 %weights25_m_weights_867 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11434 'sext' 'OP2_V_53_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11435 [2/2] (8.66ns)   --->   "%p_Val2_3_53_5 = mul i70 %OP2_V_53_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11435 'mul' 'p_Val2_3_53_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11436 [1/1] (0.00ns)   --->   "%OP2_V_53_6_cast = sext i7 %weights25_m_weights_869 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11436 'sext' 'OP2_V_53_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11437 [2/2] (8.66ns)   --->   "%p_Val2_3_53_6 = mul i70 %OP2_V_53_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11437 'mul' 'p_Val2_3_53_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11438 [1/2] (8.66ns)   --->   "%p_Val2_3_53_7 = mul i70 %OP2_V_53_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11438 'mul' 'p_Val2_3_53_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11439 [1/1] (0.00ns)   --->   "%tmp_2922 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_53_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11439 'partselect' 'tmp_2922' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11440 [1/1] (0.00ns)   --->   "%tmp_3867 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11440 'bitselect' 'tmp_3867' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11441 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53)   --->   "%tmp_3869 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11441 'bitselect' 'tmp_3869' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11442 [1/1] (0.00ns)   --->   "%tmp_2925 = sext i7 %tmp_2924 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11442 'sext' 'tmp_2925' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11443 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53)   --->   "%tmp_3871 = trunc i70 %p_Val2_3_53 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11443 'trunc' 'tmp_3871' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11444 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53)   --->   "%tmp_1738 = or i1 %tmp_3871, %tmp_3869" [S4_4/conv1d.h:1535]   --->   Operation 11444 'or' 'tmp_1738' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11445 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53)   --->   "%tmp_1739 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_53, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11445 'partselect' 'tmp_1739' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11446 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53)   --->   "%tmp_1740 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1739, i1 %tmp_1738)" [S4_4/conv1d.h:1535]   --->   Operation 11446 'bitconcatenate' 'tmp_1740' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11447 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_53 = icmp ne i62 %tmp_1740, 0" [S4_4/conv1d.h:1535]   --->   Operation 11447 'icmp' 'tmp_20_53' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11448 [1/1] (0.80ns)   --->   "%qb_assign_1_53 = and i1 %tmp_20_53, %tmp_3870" [S4_4/conv1d.h:1535]   --->   Operation 11448 'and' 'qb_assign_1_53' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11449 [1/1] (0.00ns)   --->   "%tmp_21_53 = zext i1 %qb_assign_1_53 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11449 'zext' 'tmp_21_53' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp433 = add i8 %tmp_21_53, %tmp_2925" [S4_4/conv1d.h:1541]   --->   Operation 11450 'add' 'tmp433' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11451 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_53 = add i8 %macRegisters_54_V_l, %tmp433" [S4_4/conv1d.h:1541]   --->   Operation 11451 'add' 'p_Val2_7_53' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11452 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_53, i8* %macRegisters_54_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11452 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_66 : Operation 11453 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_1)   --->   "%tmp_3872 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11453 'bitselect' 'tmp_3872' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11454 [1/1] (0.00ns)   --->   "%tmp_2927 = sext i7 %tmp_2926 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11454 'sext' 'tmp_2927' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11455 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_1)   --->   "%tmp_3874 = trunc i70 %p_Val2_3_54_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11455 'trunc' 'tmp_3874' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11456 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_1)   --->   "%tmp_1742 = or i1 %tmp_3874, %tmp_3872" [S4_4/conv1d.h:1535]   --->   Operation 11456 'or' 'tmp_1742' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11457 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_1)   --->   "%tmp_1743 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_54_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11457 'partselect' 'tmp_1743' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11458 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_1)   --->   "%tmp_1744 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1743, i1 %tmp_1742)" [S4_4/conv1d.h:1535]   --->   Operation 11458 'bitconcatenate' 'tmp_1744' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11459 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_54_1 = icmp ne i62 %tmp_1744, 0" [S4_4/conv1d.h:1535]   --->   Operation 11459 'icmp' 'tmp_20_54_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11460 [1/1] (0.80ns)   --->   "%qb_assign_1_54_1 = and i1 %tmp_20_54_1, %tmp_3873" [S4_4/conv1d.h:1535]   --->   Operation 11460 'and' 'qb_assign_1_54_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11461 [1/1] (0.00ns)   --->   "%tmp_21_54_1 = zext i1 %qb_assign_1_54_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11461 'zext' 'tmp_21_54_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp434 = add i8 %tmp_21_54_1, %tmp_2927" [S4_4/conv1d.h:1541]   --->   Operation 11462 'add' 'tmp434' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11463 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_54_1 = add i8 %macRegisters_54_V_l_1, %tmp434" [S4_4/conv1d.h:1541]   --->   Operation 11463 'add' 'p_Val2_7_54_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 11464 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_54_1, i8* %macRegisters_54_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11464 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_66 : Operation 11465 [1/2] (8.66ns)   --->   "%p_Val2_3_54_2 = mul i70 %OP2_V_54_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11465 'mul' 'p_Val2_3_54_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11466 [1/1] (0.00ns)   --->   "%tmp_2928 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_54_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11466 'partselect' 'tmp_2928' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11467 [1/1] (0.00ns)   --->   "%tmp_3876 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11467 'bitselect' 'tmp_3876' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11468 [1/1] (0.00ns)   --->   "%OP2_V_54_3_cast = sext i7 %weights25_m_weights_879 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11468 'sext' 'OP2_V_54_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11469 [2/2] (8.66ns)   --->   "%p_Val2_3_54_3 = mul i70 %OP2_V_54_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11469 'mul' 'p_Val2_3_54_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11470 [1/1] (0.00ns)   --->   "%OP2_V_54_4_cast = sext i7 %weights25_m_weights_881 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11470 'sext' 'OP2_V_54_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11471 [2/2] (8.66ns)   --->   "%p_Val2_3_54_4 = mul i70 %OP2_V_54_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11471 'mul' 'p_Val2_3_54_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11472 [1/2] (2.77ns)   --->   "%weights25_m_weights_883 = load i7* %weights25_m_weights_882, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11472 'load' 'weights25_m_weights_883' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11473 [1/2] (2.77ns)   --->   "%weights25_m_weights_885 = load i7* %weights25_m_weights_884, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11473 'load' 'weights25_m_weights_885' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11474 [1/1] (0.00ns)   --->   "%OP2_V_54_7_cast = sext i7 %weights25_m_weights_887 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11474 'sext' 'OP2_V_54_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11475 [2/2] (8.66ns)   --->   "%p_Val2_3_54_7 = mul i70 %OP2_V_54_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11475 'mul' 'p_Val2_3_54_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11476 [1/2] (8.66ns)   --->   "%p_Val2_3_54 = mul i70 %OP2_V_55_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11476 'mul' 'p_Val2_3_54' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11477 [1/1] (0.00ns)   --->   "%tmp_2940 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_54, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11477 'partselect' 'tmp_2940' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11478 [1/1] (0.00ns)   --->   "%tmp_3894 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11478 'bitselect' 'tmp_3894' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11479 [1/2] (8.66ns)   --->   "%p_Val2_3_55_1 = mul i70 %OP2_V_55_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11479 'mul' 'p_Val2_3_55_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11480 [1/1] (0.00ns)   --->   "%tmp_2942 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_55_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11480 'partselect' 'tmp_2942' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11481 [1/1] (0.00ns)   --->   "%tmp_3897 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11481 'bitselect' 'tmp_3897' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11482 [1/1] (0.00ns)   --->   "%OP2_V_55_2_cast = sext i7 %weights25_m_weights_893 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11482 'sext' 'OP2_V_55_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11483 [2/2] (8.66ns)   --->   "%p_Val2_3_55_2 = mul i70 %OP2_V_55_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11483 'mul' 'p_Val2_3_55_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11484 [1/2] (2.77ns)   --->   "%weights25_m_weights_895 = load i7* %weights25_m_weights_894, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11484 'load' 'weights25_m_weights_895' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11485 [1/2] (2.77ns)   --->   "%weights25_m_weights_897 = load i7* %weights25_m_weights_896, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11485 'load' 'weights25_m_weights_897' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11486 [1/1] (0.00ns)   --->   "%weights25_m_weights_898 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_54" [S4_4/conv1d.h:1529]   --->   Operation 11486 'getelementptr' 'weights25_m_weights_898' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11487 [2/2] (2.77ns)   --->   "%weights25_m_weights_899 = load i7* %weights25_m_weights_898, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11487 'load' 'weights25_m_weights_899' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11488 [1/1] (0.00ns)   --->   "%weights25_m_weights_900 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_54" [S4_4/conv1d.h:1529]   --->   Operation 11488 'getelementptr' 'weights25_m_weights_900' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11489 [2/2] (2.77ns)   --->   "%weights25_m_weights_901 = load i7* %weights25_m_weights_900, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11489 'load' 'weights25_m_weights_901' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11490 [1/1] (0.00ns)   --->   "%weights25_m_weights_902 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_54" [S4_4/conv1d.h:1529]   --->   Operation 11490 'getelementptr' 'weights25_m_weights_902' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11491 [2/2] (2.77ns)   --->   "%weights25_m_weights_903 = load i7* %weights25_m_weights_902, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11491 'load' 'weights25_m_weights_903' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11492 [1/1] (0.00ns)   --->   "%OP2_V_56_cast = sext i7 %weights25_m_weights_905 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11492 'sext' 'OP2_V_56_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11493 [2/2] (8.66ns)   --->   "%p_Val2_3_55 = mul i70 %OP2_V_56_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11493 'mul' 'p_Val2_3_55' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11494 [1/1] (0.00ns)   --->   "%OP2_V_56_1_cast = sext i7 %weights25_m_weights_907 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11494 'sext' 'OP2_V_56_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11495 [2/2] (8.66ns)   --->   "%p_Val2_3_56_1 = mul i70 %OP2_V_56_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11495 'mul' 'p_Val2_3_56_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 11496 [1/2] (2.77ns)   --->   "%weights25_m_weights_909 = load i7* %weights25_m_weights_908, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11496 'load' 'weights25_m_weights_909' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11497 [1/1] (0.00ns)   --->   "%weights25_m_weights_910 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_55" [S4_4/conv1d.h:1529]   --->   Operation 11497 'getelementptr' 'weights25_m_weights_910' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11498 [2/2] (2.77ns)   --->   "%weights25_m_weights_911 = load i7* %weights25_m_weights_910, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11498 'load' 'weights25_m_weights_911' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11499 [1/1] (0.00ns)   --->   "%weights25_m_weights_912 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_55" [S4_4/conv1d.h:1529]   --->   Operation 11499 'getelementptr' 'weights25_m_weights_912' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11500 [2/2] (2.77ns)   --->   "%weights25_m_weights_913 = load i7* %weights25_m_weights_912, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11500 'load' 'weights25_m_weights_913' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11501 [1/2] (2.77ns)   --->   "%weights25_m_weights_921 = load i7* %weights25_m_weights_920, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11501 'load' 'weights25_m_weights_921' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11502 [1/2] (2.77ns)   --->   "%weights25_m_weights_923 = load i7* %weights25_m_weights_922, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11502 'load' 'weights25_m_weights_923' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11503 [1/1] (0.00ns)   --->   "%weights25_m_weights_924 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_56" [S4_4/conv1d.h:1529]   --->   Operation 11503 'getelementptr' 'weights25_m_weights_924' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11504 [2/2] (2.77ns)   --->   "%weights25_m_weights_925 = load i7* %weights25_m_weights_924, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11504 'load' 'weights25_m_weights_925' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11505 [1/1] (0.00ns)   --->   "%tmp_9_57_cast = sext i9 %tmp_9_4 to i11" [S4_4/conv1d.h:1529]   --->   Operation 11505 'sext' 'tmp_9_57_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11506 [1/1] (0.00ns)   --->   "%tmp_10_57 = zext i11 %tmp_9_57_cast to i64" [S4_4/conv1d.h:1529]   --->   Operation 11506 'zext' 'tmp_10_57' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11507 [1/1] (0.00ns)   --->   "%weights25_m_weights_936 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_57" [S4_4/conv1d.h:1529]   --->   Operation 11507 'getelementptr' 'weights25_m_weights_936' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11508 [2/2] (2.77ns)   --->   "%weights25_m_weights_937 = load i7* %weights25_m_weights_936, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11508 'load' 'weights25_m_weights_937' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11509 [1/1] (0.00ns)   --->   "%weights25_m_weights_938 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_57" [S4_4/conv1d.h:1529]   --->   Operation 11509 'getelementptr' 'weights25_m_weights_938' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_66 : Operation 11510 [2/2] (2.77ns)   --->   "%weights25_m_weights_939 = load i7* %weights25_m_weights_938, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11510 'load' 'weights25_m_weights_939' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_66 : Operation 11511 [1/2] (2.77ns)   --->   "%weights25_m_weights_983 = load i7* %weights25_m_weights_982, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11511 'load' 'weights25_m_weights_983' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 67 <SV = 63> <Delay = 8.66>
ST_67 : Operation 11512 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_51_3, i8* %macRegisters_51_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11512 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_67 : Operation 11513 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_5)   --->   "%tmp_3836 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11513 'bitselect' 'tmp_3836' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11514 [1/1] (0.00ns)   --->   "%tmp_2903 = sext i7 %tmp_2902 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11514 'sext' 'tmp_2903' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11515 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_5)   --->   "%tmp_3838 = trunc i70 %p_Val2_3_52_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11515 'trunc' 'tmp_3838' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11516 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_5)   --->   "%tmp_1694 = or i1 %tmp_3838, %tmp_3836" [S4_4/conv1d.h:1535]   --->   Operation 11516 'or' 'tmp_1694' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11517 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_5)   --->   "%tmp_1695 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_52_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11517 'partselect' 'tmp_1695' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11518 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_5)   --->   "%tmp_1696 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1695, i1 %tmp_1694)" [S4_4/conv1d.h:1535]   --->   Operation 11518 'bitconcatenate' 'tmp_1696' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11519 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_52_5 = icmp ne i62 %tmp_1696, 0" [S4_4/conv1d.h:1535]   --->   Operation 11519 'icmp' 'tmp_20_52_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11520 [1/1] (0.80ns)   --->   "%qb_assign_1_52_5 = and i1 %tmp_20_52_5, %tmp_3837" [S4_4/conv1d.h:1535]   --->   Operation 11520 'and' 'qb_assign_1_52_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11521 [1/1] (0.00ns)   --->   "%tmp_21_52_5 = zext i1 %qb_assign_1_52_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11521 'zext' 'tmp_21_52_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp422 = add i8 %tmp_21_52_5, %tmp_2903" [S4_4/conv1d.h:1541]   --->   Operation 11522 'add' 'tmp422' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11523 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_52_5 = add i8 %macRegisters_52_V_l_5, %tmp422" [S4_4/conv1d.h:1541]   --->   Operation 11523 'add' 'p_Val2_7_52_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11524 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_52_5, i8* %macRegisters_52_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11524 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_67 : Operation 11525 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_6)   --->   "%tmp_3839 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_52_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11525 'bitselect' 'tmp_3839' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11526 [1/1] (0.00ns)   --->   "%tmp_2905 = sext i7 %tmp_2904 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11526 'sext' 'tmp_2905' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11527 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_6)   --->   "%tmp_3841 = trunc i70 %p_Val2_3_52_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11527 'trunc' 'tmp_3841' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11528 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_6)   --->   "%tmp_1698 = or i1 %tmp_3841, %tmp_3839" [S4_4/conv1d.h:1535]   --->   Operation 11528 'or' 'tmp_1698' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11529 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_6)   --->   "%tmp_1699 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_52_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11529 'partselect' 'tmp_1699' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11530 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_52_6)   --->   "%tmp_1700 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1699, i1 %tmp_1698)" [S4_4/conv1d.h:1535]   --->   Operation 11530 'bitconcatenate' 'tmp_1700' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11531 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_52_6 = icmp ne i62 %tmp_1700, 0" [S4_4/conv1d.h:1535]   --->   Operation 11531 'icmp' 'tmp_20_52_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11532 [1/1] (0.80ns)   --->   "%qb_assign_1_52_6 = and i1 %tmp_20_52_6, %tmp_3840" [S4_4/conv1d.h:1535]   --->   Operation 11532 'and' 'qb_assign_1_52_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11533 [1/1] (0.00ns)   --->   "%tmp_21_52_6 = zext i1 %qb_assign_1_52_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11533 'zext' 'tmp_21_52_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp423 = add i8 %tmp_21_52_6, %tmp_2905" [S4_4/conv1d.h:1541]   --->   Operation 11534 'add' 'tmp423' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11535 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_52_6 = add i8 %macRegisters_52_V_l_6, %tmp423" [S4_4/conv1d.h:1541]   --->   Operation 11535 'add' 'p_Val2_7_52_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11536 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_52_6, i8* %macRegisters_52_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11536 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_67 : Operation 11537 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_3)   --->   "%tmp_3854 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11537 'bitselect' 'tmp_3854' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11538 [1/1] (0.00ns)   --->   "%tmp_2915 = sext i7 %tmp_2914 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11538 'sext' 'tmp_2915' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11539 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_3)   --->   "%tmp_3856 = trunc i70 %p_Val2_3_53_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11539 'trunc' 'tmp_3856' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11540 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_3)   --->   "%tmp_1718 = or i1 %tmp_3856, %tmp_3854" [S4_4/conv1d.h:1535]   --->   Operation 11540 'or' 'tmp_1718' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11541 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_3)   --->   "%tmp_1719 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_53_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11541 'partselect' 'tmp_1719' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11542 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_3)   --->   "%tmp_1720 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1719, i1 %tmp_1718)" [S4_4/conv1d.h:1535]   --->   Operation 11542 'bitconcatenate' 'tmp_1720' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11543 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_53_3 = icmp ne i62 %tmp_1720, 0" [S4_4/conv1d.h:1535]   --->   Operation 11543 'icmp' 'tmp_20_53_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11544 [1/1] (0.80ns)   --->   "%qb_assign_1_53_3 = and i1 %tmp_20_53_3, %tmp_3855" [S4_4/conv1d.h:1535]   --->   Operation 11544 'and' 'qb_assign_1_53_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11545 [1/1] (0.00ns)   --->   "%tmp_21_53_3 = zext i1 %qb_assign_1_53_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11545 'zext' 'tmp_21_53_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp428 = add i8 %tmp_21_53_3, %tmp_2915" [S4_4/conv1d.h:1541]   --->   Operation 11546 'add' 'tmp428' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11547 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_53_3 = add i8 %macRegisters_53_V_l_3, %tmp428" [S4_4/conv1d.h:1541]   --->   Operation 11547 'add' 'p_Val2_7_53_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11548 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_4)   --->   "%tmp_3857 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11548 'bitselect' 'tmp_3857' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11549 [1/1] (0.00ns)   --->   "%tmp_2917 = sext i7 %tmp_2916 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11549 'sext' 'tmp_2917' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11550 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_4)   --->   "%tmp_3859 = trunc i70 %p_Val2_3_53_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11550 'trunc' 'tmp_3859' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11551 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_4)   --->   "%tmp_1722 = or i1 %tmp_3859, %tmp_3857" [S4_4/conv1d.h:1535]   --->   Operation 11551 'or' 'tmp_1722' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11552 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_4)   --->   "%tmp_1723 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_53_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11552 'partselect' 'tmp_1723' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11553 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_4)   --->   "%tmp_1724 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1723, i1 %tmp_1722)" [S4_4/conv1d.h:1535]   --->   Operation 11553 'bitconcatenate' 'tmp_1724' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11554 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_53_4 = icmp ne i62 %tmp_1724, 0" [S4_4/conv1d.h:1535]   --->   Operation 11554 'icmp' 'tmp_20_53_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11555 [1/1] (0.80ns)   --->   "%qb_assign_1_53_4 = and i1 %tmp_20_53_4, %tmp_3858" [S4_4/conv1d.h:1535]   --->   Operation 11555 'and' 'qb_assign_1_53_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11556 [1/1] (0.00ns)   --->   "%tmp_21_53_4 = zext i1 %qb_assign_1_53_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11556 'zext' 'tmp_21_53_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp429 = add i8 %tmp_21_53_4, %tmp_2917" [S4_4/conv1d.h:1541]   --->   Operation 11557 'add' 'tmp429' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11558 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_53_4 = add i8 %macRegisters_53_V_l_4, %tmp429" [S4_4/conv1d.h:1541]   --->   Operation 11558 'add' 'p_Val2_7_53_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11559 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_53_4, i8* %macRegisters_53_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11559 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_67 : Operation 11560 [1/2] (8.66ns)   --->   "%p_Val2_3_53_5 = mul i70 %OP2_V_53_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11560 'mul' 'p_Val2_3_53_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11561 [1/1] (0.00ns)   --->   "%tmp_2918 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_53_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11561 'partselect' 'tmp_2918' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11562 [1/1] (0.00ns)   --->   "%tmp_3861 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11562 'bitselect' 'tmp_3861' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11563 [1/2] (8.66ns)   --->   "%p_Val2_3_53_6 = mul i70 %OP2_V_53_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11563 'mul' 'p_Val2_3_53_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11564 [1/1] (0.00ns)   --->   "%tmp_2920 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_53_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11564 'partselect' 'tmp_2920' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11565 [1/1] (0.00ns)   --->   "%tmp_3864 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11565 'bitselect' 'tmp_3864' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11566 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_7)   --->   "%tmp_3866 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11566 'bitselect' 'tmp_3866' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11567 [1/1] (0.00ns)   --->   "%tmp_2923 = sext i7 %tmp_2922 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11567 'sext' 'tmp_2923' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11568 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_7)   --->   "%tmp_3868 = trunc i70 %p_Val2_3_53_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11568 'trunc' 'tmp_3868' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11569 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_7)   --->   "%tmp_1734 = or i1 %tmp_3868, %tmp_3866" [S4_4/conv1d.h:1535]   --->   Operation 11569 'or' 'tmp_1734' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11570 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_7)   --->   "%tmp_1735 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_53_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11570 'partselect' 'tmp_1735' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11571 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_7)   --->   "%tmp_1736 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1735, i1 %tmp_1734)" [S4_4/conv1d.h:1535]   --->   Operation 11571 'bitconcatenate' 'tmp_1736' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11572 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_53_7 = icmp ne i62 %tmp_1736, 0" [S4_4/conv1d.h:1535]   --->   Operation 11572 'icmp' 'tmp_20_53_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11573 [1/1] (0.80ns)   --->   "%qb_assign_1_53_7 = and i1 %tmp_20_53_7, %tmp_3867" [S4_4/conv1d.h:1535]   --->   Operation 11573 'and' 'qb_assign_1_53_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11574 [1/1] (0.00ns)   --->   "%tmp_21_53_7 = zext i1 %qb_assign_1_53_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11574 'zext' 'tmp_21_53_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp432 = add i8 %tmp_21_53_7, %tmp_2923" [S4_4/conv1d.h:1541]   --->   Operation 11575 'add' 'tmp432' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11576 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_53_7 = add i8 %macRegisters_53_V_l_7, %tmp432" [S4_4/conv1d.h:1541]   --->   Operation 11576 'add' 'p_Val2_7_53_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11577 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_53_7, i8* %macRegisters_53_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11577 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_67 : Operation 11578 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_2)   --->   "%tmp_3875 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11578 'bitselect' 'tmp_3875' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11579 [1/1] (0.00ns)   --->   "%tmp_2929 = sext i7 %tmp_2928 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11579 'sext' 'tmp_2929' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11580 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_2)   --->   "%tmp_3877 = trunc i70 %p_Val2_3_54_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11580 'trunc' 'tmp_3877' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11581 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_2)   --->   "%tmp_1746 = or i1 %tmp_3877, %tmp_3875" [S4_4/conv1d.h:1535]   --->   Operation 11581 'or' 'tmp_1746' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11582 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_2)   --->   "%tmp_1747 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_54_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11582 'partselect' 'tmp_1747' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11583 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_2)   --->   "%tmp_1748 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1747, i1 %tmp_1746)" [S4_4/conv1d.h:1535]   --->   Operation 11583 'bitconcatenate' 'tmp_1748' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11584 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_54_2 = icmp ne i62 %tmp_1748, 0" [S4_4/conv1d.h:1535]   --->   Operation 11584 'icmp' 'tmp_20_54_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11585 [1/1] (0.80ns)   --->   "%qb_assign_1_54_2 = and i1 %tmp_20_54_2, %tmp_3876" [S4_4/conv1d.h:1535]   --->   Operation 11585 'and' 'qb_assign_1_54_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11586 [1/1] (0.00ns)   --->   "%tmp_21_54_2 = zext i1 %qb_assign_1_54_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11586 'zext' 'tmp_21_54_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp435 = add i8 %tmp_21_54_2, %tmp_2929" [S4_4/conv1d.h:1541]   --->   Operation 11587 'add' 'tmp435' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11588 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_54_2 = add i8 %macRegisters_54_V_l_2, %tmp435" [S4_4/conv1d.h:1541]   --->   Operation 11588 'add' 'p_Val2_7_54_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11589 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_54_2, i8* %macRegisters_54_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11589 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_67 : Operation 11590 [1/2] (8.66ns)   --->   "%p_Val2_3_54_3 = mul i70 %OP2_V_54_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11590 'mul' 'p_Val2_3_54_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11591 [1/1] (0.00ns)   --->   "%tmp_2930 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_54_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11591 'partselect' 'tmp_2930' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11592 [1/1] (0.00ns)   --->   "%tmp_3879 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11592 'bitselect' 'tmp_3879' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11593 [1/2] (8.66ns)   --->   "%p_Val2_3_54_4 = mul i70 %OP2_V_54_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11593 'mul' 'p_Val2_3_54_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11594 [1/1] (0.00ns)   --->   "%tmp_2932 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_54_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11594 'partselect' 'tmp_2932' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11595 [1/1] (0.00ns)   --->   "%tmp_3882 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11595 'bitselect' 'tmp_3882' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11596 [1/1] (0.00ns)   --->   "%OP2_V_54_5_cast = sext i7 %weights25_m_weights_883 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11596 'sext' 'OP2_V_54_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11597 [2/2] (8.66ns)   --->   "%p_Val2_3_54_5 = mul i70 %OP2_V_54_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11597 'mul' 'p_Val2_3_54_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11598 [1/1] (0.00ns)   --->   "%OP2_V_54_6_cast = sext i7 %weights25_m_weights_885 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11598 'sext' 'OP2_V_54_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11599 [2/2] (8.66ns)   --->   "%p_Val2_3_54_6 = mul i70 %OP2_V_54_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11599 'mul' 'p_Val2_3_54_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11600 [1/2] (8.66ns)   --->   "%p_Val2_3_54_7 = mul i70 %OP2_V_54_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11600 'mul' 'p_Val2_3_54_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11601 [1/1] (0.00ns)   --->   "%tmp_2938 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_54_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11601 'partselect' 'tmp_2938' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11602 [1/1] (0.00ns)   --->   "%tmp_3891 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11602 'bitselect' 'tmp_3891' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11603 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54)   --->   "%tmp_3893 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11603 'bitselect' 'tmp_3893' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11604 [1/1] (0.00ns)   --->   "%tmp_2941 = sext i7 %tmp_2940 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11604 'sext' 'tmp_2941' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11605 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54)   --->   "%tmp_3895 = trunc i70 %p_Val2_3_54 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11605 'trunc' 'tmp_3895' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11606 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54)   --->   "%tmp_1770 = or i1 %tmp_3895, %tmp_3893" [S4_4/conv1d.h:1535]   --->   Operation 11606 'or' 'tmp_1770' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11607 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54)   --->   "%tmp_1771 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_54, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11607 'partselect' 'tmp_1771' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11608 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54)   --->   "%tmp_1772 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1771, i1 %tmp_1770)" [S4_4/conv1d.h:1535]   --->   Operation 11608 'bitconcatenate' 'tmp_1772' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11609 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_54 = icmp ne i62 %tmp_1772, 0" [S4_4/conv1d.h:1535]   --->   Operation 11609 'icmp' 'tmp_20_54' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11610 [1/1] (0.80ns)   --->   "%qb_assign_1_54 = and i1 %tmp_20_54, %tmp_3894" [S4_4/conv1d.h:1535]   --->   Operation 11610 'and' 'qb_assign_1_54' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11611 [1/1] (0.00ns)   --->   "%tmp_21_54 = zext i1 %qb_assign_1_54 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11611 'zext' 'tmp_21_54' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp441 = add i8 %tmp_21_54, %tmp_2941" [S4_4/conv1d.h:1541]   --->   Operation 11612 'add' 'tmp441' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11613 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_54 = add i8 %macRegisters_55_V_l, %tmp441" [S4_4/conv1d.h:1541]   --->   Operation 11613 'add' 'p_Val2_7_54' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11614 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_54, i8* %macRegisters_55_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11614 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_67 : Operation 11615 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_1)   --->   "%tmp_3896 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11615 'bitselect' 'tmp_3896' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11616 [1/1] (0.00ns)   --->   "%tmp_2943 = sext i7 %tmp_2942 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11616 'sext' 'tmp_2943' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11617 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_1)   --->   "%tmp_3898 = trunc i70 %p_Val2_3_55_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11617 'trunc' 'tmp_3898' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11618 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_1)   --->   "%tmp_1774 = or i1 %tmp_3898, %tmp_3896" [S4_4/conv1d.h:1535]   --->   Operation 11618 'or' 'tmp_1774' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11619 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_1)   --->   "%tmp_1775 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_55_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11619 'partselect' 'tmp_1775' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11620 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_1)   --->   "%tmp_1776 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1775, i1 %tmp_1774)" [S4_4/conv1d.h:1535]   --->   Operation 11620 'bitconcatenate' 'tmp_1776' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11621 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_55_1 = icmp ne i62 %tmp_1776, 0" [S4_4/conv1d.h:1535]   --->   Operation 11621 'icmp' 'tmp_20_55_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11622 [1/1] (0.80ns)   --->   "%qb_assign_1_55_1 = and i1 %tmp_20_55_1, %tmp_3897" [S4_4/conv1d.h:1535]   --->   Operation 11622 'and' 'qb_assign_1_55_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11623 [1/1] (0.00ns)   --->   "%tmp_21_55_1 = zext i1 %qb_assign_1_55_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11623 'zext' 'tmp_21_55_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp442 = add i8 %tmp_21_55_1, %tmp_2943" [S4_4/conv1d.h:1541]   --->   Operation 11624 'add' 'tmp442' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11625 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_55_1 = add i8 %macRegisters_55_V_l_1, %tmp442" [S4_4/conv1d.h:1541]   --->   Operation 11625 'add' 'p_Val2_7_55_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 11626 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_55_1, i8* %macRegisters_55_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11626 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_67 : Operation 11627 [1/2] (8.66ns)   --->   "%p_Val2_3_55_2 = mul i70 %OP2_V_55_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11627 'mul' 'p_Val2_3_55_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11628 [1/1] (0.00ns)   --->   "%tmp_2944 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_55_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11628 'partselect' 'tmp_2944' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11629 [1/1] (0.00ns)   --->   "%tmp_3900 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11629 'bitselect' 'tmp_3900' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11630 [1/1] (0.00ns)   --->   "%OP2_V_55_3_cast = sext i7 %weights25_m_weights_895 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11630 'sext' 'OP2_V_55_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11631 [2/2] (8.66ns)   --->   "%p_Val2_3_55_3 = mul i70 %OP2_V_55_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11631 'mul' 'p_Val2_3_55_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11632 [1/1] (0.00ns)   --->   "%OP2_V_55_4_cast = sext i7 %weights25_m_weights_897 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11632 'sext' 'OP2_V_55_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11633 [2/2] (8.66ns)   --->   "%p_Val2_3_55_4 = mul i70 %OP2_V_55_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11633 'mul' 'p_Val2_3_55_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11634 [1/2] (2.77ns)   --->   "%weights25_m_weights_899 = load i7* %weights25_m_weights_898, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11634 'load' 'weights25_m_weights_899' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11635 [1/2] (2.77ns)   --->   "%weights25_m_weights_901 = load i7* %weights25_m_weights_900, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11635 'load' 'weights25_m_weights_901' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11636 [1/2] (2.77ns)   --->   "%weights25_m_weights_903 = load i7* %weights25_m_weights_902, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11636 'load' 'weights25_m_weights_903' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11637 [1/2] (8.66ns)   --->   "%p_Val2_3_55 = mul i70 %OP2_V_56_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11637 'mul' 'p_Val2_3_55' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11638 [1/1] (0.00ns)   --->   "%tmp_2956 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_55, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11638 'partselect' 'tmp_2956' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11639 [1/1] (0.00ns)   --->   "%tmp_3918 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11639 'bitselect' 'tmp_3918' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11640 [1/2] (8.66ns)   --->   "%p_Val2_3_56_1 = mul i70 %OP2_V_56_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11640 'mul' 'p_Val2_3_56_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11641 [1/1] (0.00ns)   --->   "%tmp_2958 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_56_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11641 'partselect' 'tmp_2958' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11642 [1/1] (0.00ns)   --->   "%tmp_3921 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11642 'bitselect' 'tmp_3921' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11643 [1/1] (0.00ns)   --->   "%OP2_V_56_2_cast = sext i7 %weights25_m_weights_909 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11643 'sext' 'OP2_V_56_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11644 [2/2] (8.66ns)   --->   "%p_Val2_3_56_2 = mul i70 %OP2_V_56_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11644 'mul' 'p_Val2_3_56_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11645 [1/2] (2.77ns)   --->   "%weights25_m_weights_911 = load i7* %weights25_m_weights_910, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11645 'load' 'weights25_m_weights_911' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11646 [1/2] (2.77ns)   --->   "%weights25_m_weights_913 = load i7* %weights25_m_weights_912, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11646 'load' 'weights25_m_weights_913' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11647 [1/1] (0.00ns)   --->   "%weights25_m_weights_914 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_55" [S4_4/conv1d.h:1529]   --->   Operation 11647 'getelementptr' 'weights25_m_weights_914' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11648 [2/2] (2.77ns)   --->   "%weights25_m_weights_915 = load i7* %weights25_m_weights_914, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11648 'load' 'weights25_m_weights_915' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11649 [1/1] (0.00ns)   --->   "%weights25_m_weights_916 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_55" [S4_4/conv1d.h:1529]   --->   Operation 11649 'getelementptr' 'weights25_m_weights_916' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11650 [2/2] (2.77ns)   --->   "%weights25_m_weights_917 = load i7* %weights25_m_weights_916, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11650 'load' 'weights25_m_weights_917' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11651 [1/1] (0.00ns)   --->   "%weights25_m_weights_918 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_55" [S4_4/conv1d.h:1529]   --->   Operation 11651 'getelementptr' 'weights25_m_weights_918' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11652 [2/2] (2.77ns)   --->   "%weights25_m_weights_919 = load i7* %weights25_m_weights_918, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11652 'load' 'weights25_m_weights_919' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11653 [1/1] (0.00ns)   --->   "%OP2_V_57_cast = sext i7 %weights25_m_weights_921 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11653 'sext' 'OP2_V_57_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11654 [2/2] (8.66ns)   --->   "%p_Val2_3_56 = mul i70 %OP2_V_57_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11654 'mul' 'p_Val2_3_56' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11655 [1/1] (0.00ns)   --->   "%OP2_V_57_1_cast = sext i7 %weights25_m_weights_923 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11655 'sext' 'OP2_V_57_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11656 [2/2] (8.66ns)   --->   "%p_Val2_3_57_1 = mul i70 %OP2_V_57_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11656 'mul' 'p_Val2_3_57_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 11657 [1/2] (2.77ns)   --->   "%weights25_m_weights_925 = load i7* %weights25_m_weights_924, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11657 'load' 'weights25_m_weights_925' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11658 [1/1] (0.00ns)   --->   "%weights25_m_weights_926 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_56" [S4_4/conv1d.h:1529]   --->   Operation 11658 'getelementptr' 'weights25_m_weights_926' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11659 [2/2] (2.77ns)   --->   "%weights25_m_weights_927 = load i7* %weights25_m_weights_926, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11659 'load' 'weights25_m_weights_927' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11660 [1/1] (0.00ns)   --->   "%weights25_m_weights_928 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_56" [S4_4/conv1d.h:1529]   --->   Operation 11660 'getelementptr' 'weights25_m_weights_928' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11661 [2/2] (2.77ns)   --->   "%weights25_m_weights_929 = load i7* %weights25_m_weights_928, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11661 'load' 'weights25_m_weights_929' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11662 [1/2] (2.77ns)   --->   "%weights25_m_weights_937 = load i7* %weights25_m_weights_936, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11662 'load' 'weights25_m_weights_937' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11663 [1/2] (2.77ns)   --->   "%weights25_m_weights_939 = load i7* %weights25_m_weights_938, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11663 'load' 'weights25_m_weights_939' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11664 [1/1] (0.00ns)   --->   "%weights25_m_weights_940 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_57" [S4_4/conv1d.h:1529]   --->   Operation 11664 'getelementptr' 'weights25_m_weights_940' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11665 [2/2] (2.77ns)   --->   "%weights25_m_weights_941 = load i7* %weights25_m_weights_940, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11665 'load' 'weights25_m_weights_941' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11666 [1/1] (0.00ns)   --->   "%weights25_m_weights_952 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_58" [S4_4/conv1d.h:1529]   --->   Operation 11666 'getelementptr' 'weights25_m_weights_952' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11667 [2/2] (2.77ns)   --->   "%weights25_m_weights_953 = load i7* %weights25_m_weights_952, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11667 'load' 'weights25_m_weights_953' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11668 [1/1] (0.00ns)   --->   "%weights25_m_weights_954 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_58" [S4_4/conv1d.h:1529]   --->   Operation 11668 'getelementptr' 'weights25_m_weights_954' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11669 [2/2] (2.77ns)   --->   "%weights25_m_weights_955 = load i7* %weights25_m_weights_954, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11669 'load' 'weights25_m_weights_955' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_67 : Operation 11670 [1/1] (0.00ns)   --->   "%OP2_V_60_7_cast = sext i7 %weights25_m_weights_983 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11670 'sext' 'OP2_V_60_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_67 : Operation 11671 [2/2] (8.66ns)   --->   "%p_Val2_3_60_7 = mul i70 %OP2_V_60_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11671 'mul' 'p_Val2_3_60_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 64> <Delay = 8.66>
ST_68 : Operation 11672 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_52_3, i8* %macRegisters_52_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11672 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_68 : Operation 11673 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_5)   --->   "%tmp_3860 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11673 'bitselect' 'tmp_3860' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11674 [1/1] (0.00ns)   --->   "%tmp_2919 = sext i7 %tmp_2918 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11674 'sext' 'tmp_2919' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11675 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_5)   --->   "%tmp_3862 = trunc i70 %p_Val2_3_53_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11675 'trunc' 'tmp_3862' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11676 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_5)   --->   "%tmp_1726 = or i1 %tmp_3862, %tmp_3860" [S4_4/conv1d.h:1535]   --->   Operation 11676 'or' 'tmp_1726' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11677 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_5)   --->   "%tmp_1727 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_53_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11677 'partselect' 'tmp_1727' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11678 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_5)   --->   "%tmp_1728 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1727, i1 %tmp_1726)" [S4_4/conv1d.h:1535]   --->   Operation 11678 'bitconcatenate' 'tmp_1728' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11679 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_53_5 = icmp ne i62 %tmp_1728, 0" [S4_4/conv1d.h:1535]   --->   Operation 11679 'icmp' 'tmp_20_53_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11680 [1/1] (0.80ns)   --->   "%qb_assign_1_53_5 = and i1 %tmp_20_53_5, %tmp_3861" [S4_4/conv1d.h:1535]   --->   Operation 11680 'and' 'qb_assign_1_53_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11681 [1/1] (0.00ns)   --->   "%tmp_21_53_5 = zext i1 %qb_assign_1_53_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11681 'zext' 'tmp_21_53_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp430 = add i8 %tmp_21_53_5, %tmp_2919" [S4_4/conv1d.h:1541]   --->   Operation 11682 'add' 'tmp430' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11683 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_53_5 = add i8 %macRegisters_53_V_l_5, %tmp430" [S4_4/conv1d.h:1541]   --->   Operation 11683 'add' 'p_Val2_7_53_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11684 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_53_5, i8* %macRegisters_53_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11684 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_68 : Operation 11685 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_6)   --->   "%tmp_3863 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_53_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11685 'bitselect' 'tmp_3863' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11686 [1/1] (0.00ns)   --->   "%tmp_2921 = sext i7 %tmp_2920 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11686 'sext' 'tmp_2921' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11687 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_6)   --->   "%tmp_3865 = trunc i70 %p_Val2_3_53_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11687 'trunc' 'tmp_3865' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11688 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_6)   --->   "%tmp_1730 = or i1 %tmp_3865, %tmp_3863" [S4_4/conv1d.h:1535]   --->   Operation 11688 'or' 'tmp_1730' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11689 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_6)   --->   "%tmp_1731 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_53_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11689 'partselect' 'tmp_1731' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11690 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_53_6)   --->   "%tmp_1732 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1731, i1 %tmp_1730)" [S4_4/conv1d.h:1535]   --->   Operation 11690 'bitconcatenate' 'tmp_1732' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11691 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_53_6 = icmp ne i62 %tmp_1732, 0" [S4_4/conv1d.h:1535]   --->   Operation 11691 'icmp' 'tmp_20_53_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11692 [1/1] (0.80ns)   --->   "%qb_assign_1_53_6 = and i1 %tmp_20_53_6, %tmp_3864" [S4_4/conv1d.h:1535]   --->   Operation 11692 'and' 'qb_assign_1_53_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11693 [1/1] (0.00ns)   --->   "%tmp_21_53_6 = zext i1 %qb_assign_1_53_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11693 'zext' 'tmp_21_53_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp431 = add i8 %tmp_21_53_6, %tmp_2921" [S4_4/conv1d.h:1541]   --->   Operation 11694 'add' 'tmp431' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11695 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_53_6 = add i8 %macRegisters_53_V_l_6, %tmp431" [S4_4/conv1d.h:1541]   --->   Operation 11695 'add' 'p_Val2_7_53_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11696 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_53_6, i8* %macRegisters_53_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11696 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_68 : Operation 11697 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_3)   --->   "%tmp_3878 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11697 'bitselect' 'tmp_3878' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11698 [1/1] (0.00ns)   --->   "%tmp_2931 = sext i7 %tmp_2930 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11698 'sext' 'tmp_2931' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11699 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_3)   --->   "%tmp_3880 = trunc i70 %p_Val2_3_54_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11699 'trunc' 'tmp_3880' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11700 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_3)   --->   "%tmp_1750 = or i1 %tmp_3880, %tmp_3878" [S4_4/conv1d.h:1535]   --->   Operation 11700 'or' 'tmp_1750' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11701 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_3)   --->   "%tmp_1751 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_54_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11701 'partselect' 'tmp_1751' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11702 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_3)   --->   "%tmp_1752 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1751, i1 %tmp_1750)" [S4_4/conv1d.h:1535]   --->   Operation 11702 'bitconcatenate' 'tmp_1752' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11703 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_54_3 = icmp ne i62 %tmp_1752, 0" [S4_4/conv1d.h:1535]   --->   Operation 11703 'icmp' 'tmp_20_54_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11704 [1/1] (0.80ns)   --->   "%qb_assign_1_54_3 = and i1 %tmp_20_54_3, %tmp_3879" [S4_4/conv1d.h:1535]   --->   Operation 11704 'and' 'qb_assign_1_54_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11705 [1/1] (0.00ns)   --->   "%tmp_21_54_3 = zext i1 %qb_assign_1_54_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11705 'zext' 'tmp_21_54_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp436 = add i8 %tmp_21_54_3, %tmp_2931" [S4_4/conv1d.h:1541]   --->   Operation 11706 'add' 'tmp436' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11707 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_54_3 = add i8 %macRegisters_54_V_l_3, %tmp436" [S4_4/conv1d.h:1541]   --->   Operation 11707 'add' 'p_Val2_7_54_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11708 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_4)   --->   "%tmp_3881 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11708 'bitselect' 'tmp_3881' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11709 [1/1] (0.00ns)   --->   "%tmp_2933 = sext i7 %tmp_2932 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11709 'sext' 'tmp_2933' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11710 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_4)   --->   "%tmp_3883 = trunc i70 %p_Val2_3_54_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11710 'trunc' 'tmp_3883' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11711 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_4)   --->   "%tmp_1754 = or i1 %tmp_3883, %tmp_3881" [S4_4/conv1d.h:1535]   --->   Operation 11711 'or' 'tmp_1754' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11712 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_4)   --->   "%tmp_1755 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_54_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11712 'partselect' 'tmp_1755' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11713 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_4)   --->   "%tmp_1756 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1755, i1 %tmp_1754)" [S4_4/conv1d.h:1535]   --->   Operation 11713 'bitconcatenate' 'tmp_1756' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11714 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_54_4 = icmp ne i62 %tmp_1756, 0" [S4_4/conv1d.h:1535]   --->   Operation 11714 'icmp' 'tmp_20_54_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11715 [1/1] (0.80ns)   --->   "%qb_assign_1_54_4 = and i1 %tmp_20_54_4, %tmp_3882" [S4_4/conv1d.h:1535]   --->   Operation 11715 'and' 'qb_assign_1_54_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11716 [1/1] (0.00ns)   --->   "%tmp_21_54_4 = zext i1 %qb_assign_1_54_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11716 'zext' 'tmp_21_54_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp437 = add i8 %tmp_21_54_4, %tmp_2933" [S4_4/conv1d.h:1541]   --->   Operation 11717 'add' 'tmp437' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11718 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_54_4 = add i8 %macRegisters_54_V_l_4, %tmp437" [S4_4/conv1d.h:1541]   --->   Operation 11718 'add' 'p_Val2_7_54_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11719 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_54_4, i8* %macRegisters_54_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11719 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_68 : Operation 11720 [1/2] (8.66ns)   --->   "%p_Val2_3_54_5 = mul i70 %OP2_V_54_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11720 'mul' 'p_Val2_3_54_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11721 [1/1] (0.00ns)   --->   "%tmp_2934 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_54_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11721 'partselect' 'tmp_2934' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11722 [1/1] (0.00ns)   --->   "%tmp_3885 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11722 'bitselect' 'tmp_3885' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11723 [1/2] (8.66ns)   --->   "%p_Val2_3_54_6 = mul i70 %OP2_V_54_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11723 'mul' 'p_Val2_3_54_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11724 [1/1] (0.00ns)   --->   "%tmp_2936 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_54_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11724 'partselect' 'tmp_2936' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11725 [1/1] (0.00ns)   --->   "%tmp_3888 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11725 'bitselect' 'tmp_3888' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11726 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_7)   --->   "%tmp_3890 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11726 'bitselect' 'tmp_3890' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11727 [1/1] (0.00ns)   --->   "%tmp_2939 = sext i7 %tmp_2938 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11727 'sext' 'tmp_2939' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11728 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_7)   --->   "%tmp_3892 = trunc i70 %p_Val2_3_54_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11728 'trunc' 'tmp_3892' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11729 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_7)   --->   "%tmp_1766 = or i1 %tmp_3892, %tmp_3890" [S4_4/conv1d.h:1535]   --->   Operation 11729 'or' 'tmp_1766' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11730 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_7)   --->   "%tmp_1767 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_54_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11730 'partselect' 'tmp_1767' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11731 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_7)   --->   "%tmp_1768 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1767, i1 %tmp_1766)" [S4_4/conv1d.h:1535]   --->   Operation 11731 'bitconcatenate' 'tmp_1768' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11732 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_54_7 = icmp ne i62 %tmp_1768, 0" [S4_4/conv1d.h:1535]   --->   Operation 11732 'icmp' 'tmp_20_54_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11733 [1/1] (0.80ns)   --->   "%qb_assign_1_54_7 = and i1 %tmp_20_54_7, %tmp_3891" [S4_4/conv1d.h:1535]   --->   Operation 11733 'and' 'qb_assign_1_54_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11734 [1/1] (0.00ns)   --->   "%tmp_21_54_7 = zext i1 %qb_assign_1_54_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11734 'zext' 'tmp_21_54_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp440 = add i8 %tmp_21_54_7, %tmp_2939" [S4_4/conv1d.h:1541]   --->   Operation 11735 'add' 'tmp440' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11736 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_54_7 = add i8 %macRegisters_54_V_l_7, %tmp440" [S4_4/conv1d.h:1541]   --->   Operation 11736 'add' 'p_Val2_7_54_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11737 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_54_7, i8* %macRegisters_54_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11737 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_68 : Operation 11738 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_2)   --->   "%tmp_3899 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11738 'bitselect' 'tmp_3899' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11739 [1/1] (0.00ns)   --->   "%tmp_2945 = sext i7 %tmp_2944 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11739 'sext' 'tmp_2945' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11740 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_2)   --->   "%tmp_3901 = trunc i70 %p_Val2_3_55_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11740 'trunc' 'tmp_3901' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11741 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_2)   --->   "%tmp_1778 = or i1 %tmp_3901, %tmp_3899" [S4_4/conv1d.h:1535]   --->   Operation 11741 'or' 'tmp_1778' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11742 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_2)   --->   "%tmp_1779 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_55_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11742 'partselect' 'tmp_1779' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11743 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_2)   --->   "%tmp_1780 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1779, i1 %tmp_1778)" [S4_4/conv1d.h:1535]   --->   Operation 11743 'bitconcatenate' 'tmp_1780' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11744 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_55_2 = icmp ne i62 %tmp_1780, 0" [S4_4/conv1d.h:1535]   --->   Operation 11744 'icmp' 'tmp_20_55_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11745 [1/1] (0.80ns)   --->   "%qb_assign_1_55_2 = and i1 %tmp_20_55_2, %tmp_3900" [S4_4/conv1d.h:1535]   --->   Operation 11745 'and' 'qb_assign_1_55_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11746 [1/1] (0.00ns)   --->   "%tmp_21_55_2 = zext i1 %qb_assign_1_55_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11746 'zext' 'tmp_21_55_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp443 = add i8 %tmp_21_55_2, %tmp_2945" [S4_4/conv1d.h:1541]   --->   Operation 11747 'add' 'tmp443' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11748 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_55_2 = add i8 %macRegisters_55_V_l_2, %tmp443" [S4_4/conv1d.h:1541]   --->   Operation 11748 'add' 'p_Val2_7_55_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11749 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_55_2, i8* %macRegisters_55_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11749 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_68 : Operation 11750 [1/2] (8.66ns)   --->   "%p_Val2_3_55_3 = mul i70 %OP2_V_55_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11750 'mul' 'p_Val2_3_55_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11751 [1/1] (0.00ns)   --->   "%tmp_2946 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_55_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11751 'partselect' 'tmp_2946' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11752 [1/1] (0.00ns)   --->   "%tmp_3903 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11752 'bitselect' 'tmp_3903' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11753 [1/2] (8.66ns)   --->   "%p_Val2_3_55_4 = mul i70 %OP2_V_55_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11753 'mul' 'p_Val2_3_55_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11754 [1/1] (0.00ns)   --->   "%tmp_2948 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_55_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11754 'partselect' 'tmp_2948' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11755 [1/1] (0.00ns)   --->   "%tmp_3906 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11755 'bitselect' 'tmp_3906' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11756 [1/1] (0.00ns)   --->   "%OP2_V_55_5_cast = sext i7 %weights25_m_weights_899 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11756 'sext' 'OP2_V_55_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11757 [2/2] (8.66ns)   --->   "%p_Val2_3_55_5 = mul i70 %OP2_V_55_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11757 'mul' 'p_Val2_3_55_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11758 [1/1] (0.00ns)   --->   "%OP2_V_55_6_cast = sext i7 %weights25_m_weights_901 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11758 'sext' 'OP2_V_55_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11759 [2/2] (8.66ns)   --->   "%p_Val2_3_55_6 = mul i70 %OP2_V_55_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11759 'mul' 'p_Val2_3_55_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11760 [1/1] (0.00ns)   --->   "%OP2_V_55_7_cast = sext i7 %weights25_m_weights_903 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11760 'sext' 'OP2_V_55_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11761 [2/2] (8.66ns)   --->   "%p_Val2_3_55_7 = mul i70 %OP2_V_55_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11761 'mul' 'p_Val2_3_55_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11762 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55)   --->   "%tmp_3917 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11762 'bitselect' 'tmp_3917' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11763 [1/1] (0.00ns)   --->   "%tmp_2957 = sext i7 %tmp_2956 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11763 'sext' 'tmp_2957' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11764 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55)   --->   "%tmp_3919 = trunc i70 %p_Val2_3_55 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11764 'trunc' 'tmp_3919' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11765 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55)   --->   "%tmp_1802 = or i1 %tmp_3919, %tmp_3917" [S4_4/conv1d.h:1535]   --->   Operation 11765 'or' 'tmp_1802' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11766 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55)   --->   "%tmp_1803 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_55, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11766 'partselect' 'tmp_1803' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11767 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55)   --->   "%tmp_1804 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1803, i1 %tmp_1802)" [S4_4/conv1d.h:1535]   --->   Operation 11767 'bitconcatenate' 'tmp_1804' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11768 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_55 = icmp ne i62 %tmp_1804, 0" [S4_4/conv1d.h:1535]   --->   Operation 11768 'icmp' 'tmp_20_55' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11769 [1/1] (0.80ns)   --->   "%qb_assign_1_55 = and i1 %tmp_20_55, %tmp_3918" [S4_4/conv1d.h:1535]   --->   Operation 11769 'and' 'qb_assign_1_55' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11770 [1/1] (0.00ns)   --->   "%tmp_21_55 = zext i1 %qb_assign_1_55 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11770 'zext' 'tmp_21_55' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp449 = add i8 %tmp_21_55, %tmp_2957" [S4_4/conv1d.h:1541]   --->   Operation 11771 'add' 'tmp449' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11772 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_55 = add i8 %macRegisters_56_V_l, %tmp449" [S4_4/conv1d.h:1541]   --->   Operation 11772 'add' 'p_Val2_7_55' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11773 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_55, i8* %macRegisters_56_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11773 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_68 : Operation 11774 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_1)   --->   "%tmp_3920 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11774 'bitselect' 'tmp_3920' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11775 [1/1] (0.00ns)   --->   "%tmp_2959 = sext i7 %tmp_2958 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11775 'sext' 'tmp_2959' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11776 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_1)   --->   "%tmp_3922 = trunc i70 %p_Val2_3_56_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11776 'trunc' 'tmp_3922' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11777 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_1)   --->   "%tmp_1806 = or i1 %tmp_3922, %tmp_3920" [S4_4/conv1d.h:1535]   --->   Operation 11777 'or' 'tmp_1806' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11778 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_1)   --->   "%tmp_1807 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_56_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11778 'partselect' 'tmp_1807' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11779 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_1)   --->   "%tmp_1808 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1807, i1 %tmp_1806)" [S4_4/conv1d.h:1535]   --->   Operation 11779 'bitconcatenate' 'tmp_1808' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11780 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_56_1 = icmp ne i62 %tmp_1808, 0" [S4_4/conv1d.h:1535]   --->   Operation 11780 'icmp' 'tmp_20_56_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11781 [1/1] (0.80ns)   --->   "%qb_assign_1_56_1 = and i1 %tmp_20_56_1, %tmp_3921" [S4_4/conv1d.h:1535]   --->   Operation 11781 'and' 'qb_assign_1_56_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11782 [1/1] (0.00ns)   --->   "%tmp_21_56_1 = zext i1 %qb_assign_1_56_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11782 'zext' 'tmp_21_56_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp450 = add i8 %tmp_21_56_1, %tmp_2959" [S4_4/conv1d.h:1541]   --->   Operation 11783 'add' 'tmp450' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11784 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_56_1 = add i8 %macRegisters_56_V_l_1, %tmp450" [S4_4/conv1d.h:1541]   --->   Operation 11784 'add' 'p_Val2_7_56_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 11785 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_56_1, i8* %macRegisters_56_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11785 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_68 : Operation 11786 [1/2] (8.66ns)   --->   "%p_Val2_3_56_2 = mul i70 %OP2_V_56_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11786 'mul' 'p_Val2_3_56_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11787 [1/1] (0.00ns)   --->   "%tmp_2960 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_56_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11787 'partselect' 'tmp_2960' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11788 [1/1] (0.00ns)   --->   "%tmp_3924 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11788 'bitselect' 'tmp_3924' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11789 [1/1] (0.00ns)   --->   "%OP2_V_56_3_cast = sext i7 %weights25_m_weights_911 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11789 'sext' 'OP2_V_56_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11790 [2/2] (8.66ns)   --->   "%p_Val2_3_56_3 = mul i70 %OP2_V_56_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11790 'mul' 'p_Val2_3_56_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11791 [1/1] (0.00ns)   --->   "%OP2_V_56_4_cast = sext i7 %weights25_m_weights_913 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11791 'sext' 'OP2_V_56_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11792 [2/2] (8.66ns)   --->   "%p_Val2_3_56_4 = mul i70 %OP2_V_56_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11792 'mul' 'p_Val2_3_56_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11793 [1/2] (2.77ns)   --->   "%weights25_m_weights_915 = load i7* %weights25_m_weights_914, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11793 'load' 'weights25_m_weights_915' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11794 [1/2] (2.77ns)   --->   "%weights25_m_weights_917 = load i7* %weights25_m_weights_916, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11794 'load' 'weights25_m_weights_917' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11795 [1/2] (2.77ns)   --->   "%weights25_m_weights_919 = load i7* %weights25_m_weights_918, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11795 'load' 'weights25_m_weights_919' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11796 [1/2] (8.66ns)   --->   "%p_Val2_3_56 = mul i70 %OP2_V_57_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11796 'mul' 'p_Val2_3_56' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11797 [1/1] (0.00ns)   --->   "%tmp_2972 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_56, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11797 'partselect' 'tmp_2972' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11798 [1/1] (0.00ns)   --->   "%tmp_3942 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11798 'bitselect' 'tmp_3942' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11799 [1/2] (8.66ns)   --->   "%p_Val2_3_57_1 = mul i70 %OP2_V_57_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11799 'mul' 'p_Val2_3_57_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11800 [1/1] (0.00ns)   --->   "%tmp_2974 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_57_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11800 'partselect' 'tmp_2974' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11801 [1/1] (0.00ns)   --->   "%tmp_3945 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11801 'bitselect' 'tmp_3945' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11802 [1/1] (0.00ns)   --->   "%OP2_V_57_2_cast = sext i7 %weights25_m_weights_925 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11802 'sext' 'OP2_V_57_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11803 [2/2] (8.66ns)   --->   "%p_Val2_3_57_2 = mul i70 %OP2_V_57_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11803 'mul' 'p_Val2_3_57_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11804 [1/2] (2.77ns)   --->   "%weights25_m_weights_927 = load i7* %weights25_m_weights_926, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11804 'load' 'weights25_m_weights_927' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11805 [1/2] (2.77ns)   --->   "%weights25_m_weights_929 = load i7* %weights25_m_weights_928, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11805 'load' 'weights25_m_weights_929' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11806 [1/1] (0.00ns)   --->   "%weights25_m_weights_930 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_56" [S4_4/conv1d.h:1529]   --->   Operation 11806 'getelementptr' 'weights25_m_weights_930' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11807 [2/2] (2.77ns)   --->   "%weights25_m_weights_931 = load i7* %weights25_m_weights_930, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11807 'load' 'weights25_m_weights_931' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11808 [1/1] (0.00ns)   --->   "%OP2_V_58_cast = sext i7 %weights25_m_weights_937 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11808 'sext' 'OP2_V_58_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11809 [2/2] (8.66ns)   --->   "%p_Val2_3_57 = mul i70 %OP2_V_58_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11809 'mul' 'p_Val2_3_57' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11810 [1/1] (0.00ns)   --->   "%OP2_V_58_1_cast = sext i7 %weights25_m_weights_939 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11810 'sext' 'OP2_V_58_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11811 [2/2] (8.66ns)   --->   "%p_Val2_3_58_1 = mul i70 %OP2_V_58_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11811 'mul' 'p_Val2_3_58_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11812 [1/2] (2.77ns)   --->   "%weights25_m_weights_941 = load i7* %weights25_m_weights_940, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11812 'load' 'weights25_m_weights_941' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11813 [1/1] (0.00ns)   --->   "%weights25_m_weights_942 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_57" [S4_4/conv1d.h:1529]   --->   Operation 11813 'getelementptr' 'weights25_m_weights_942' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11814 [2/2] (2.77ns)   --->   "%weights25_m_weights_943 = load i7* %weights25_m_weights_942, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11814 'load' 'weights25_m_weights_943' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11815 [1/1] (0.00ns)   --->   "%weights25_m_weights_948 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_57" [S4_4/conv1d.h:1529]   --->   Operation 11815 'getelementptr' 'weights25_m_weights_948' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11816 [2/2] (2.77ns)   --->   "%weights25_m_weights_949 = load i7* %weights25_m_weights_948, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11816 'load' 'weights25_m_weights_949' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11817 [1/1] (0.00ns)   --->   "%weights25_m_weights_950 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_57" [S4_4/conv1d.h:1529]   --->   Operation 11817 'getelementptr' 'weights25_m_weights_950' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11818 [2/2] (2.77ns)   --->   "%weights25_m_weights_951 = load i7* %weights25_m_weights_950, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11818 'load' 'weights25_m_weights_951' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11819 [1/2] (2.77ns)   --->   "%weights25_m_weights_953 = load i7* %weights25_m_weights_952, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11819 'load' 'weights25_m_weights_953' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11820 [1/2] (2.77ns)   --->   "%weights25_m_weights_955 = load i7* %weights25_m_weights_954, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11820 'load' 'weights25_m_weights_955' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11821 [1/1] (0.00ns)   --->   "%weights25_m_weights_968 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_59" [S4_4/conv1d.h:1529]   --->   Operation 11821 'getelementptr' 'weights25_m_weights_968' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11822 [2/2] (2.77ns)   --->   "%weights25_m_weights_969 = load i7* %weights25_m_weights_968, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11822 'load' 'weights25_m_weights_969' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11823 [1/1] (0.00ns)   --->   "%weights25_m_weights_970 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_59" [S4_4/conv1d.h:1529]   --->   Operation 11823 'getelementptr' 'weights25_m_weights_970' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11824 [2/2] (2.77ns)   --->   "%weights25_m_weights_971 = load i7* %weights25_m_weights_970, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11824 'load' 'weights25_m_weights_971' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11825 [1/1] (0.00ns)   --->   "%weights25_m_weights_972 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_59" [S4_4/conv1d.h:1529]   --->   Operation 11825 'getelementptr' 'weights25_m_weights_972' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11826 [2/2] (2.77ns)   --->   "%weights25_m_weights_973 = load i7* %weights25_m_weights_972, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11826 'load' 'weights25_m_weights_973' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11827 [1/1] (0.00ns)   --->   "%weights25_m_weights_976 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_59" [S4_4/conv1d.h:1529]   --->   Operation 11827 'getelementptr' 'weights25_m_weights_976' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11828 [2/2] (2.77ns)   --->   "%weights25_m_weights_977 = load i7* %weights25_m_weights_976, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11828 'load' 'weights25_m_weights_977' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_68 : Operation 11829 [1/2] (8.66ns)   --->   "%p_Val2_3_60_7 = mul i70 %OP2_V_60_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11829 'mul' 'p_Val2_3_60_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 11830 [1/1] (0.00ns)   --->   "%tmp_3034 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_60_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11830 'partselect' 'tmp_3034' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_68 : Operation 11831 [1/1] (0.00ns)   --->   "%tmp_4035 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11831 'bitselect' 'tmp_4035' <Predicate = (!tmp_1)> <Delay = 0.00>

State 69 <SV = 65> <Delay = 8.66>
ST_69 : Operation 11832 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_53_3, i8* %macRegisters_53_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11832 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_69 : Operation 11833 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_5)   --->   "%tmp_3884 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11833 'bitselect' 'tmp_3884' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11834 [1/1] (0.00ns)   --->   "%tmp_2935 = sext i7 %tmp_2934 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11834 'sext' 'tmp_2935' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11835 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_5)   --->   "%tmp_3886 = trunc i70 %p_Val2_3_54_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11835 'trunc' 'tmp_3886' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11836 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_5)   --->   "%tmp_1758 = or i1 %tmp_3886, %tmp_3884" [S4_4/conv1d.h:1535]   --->   Operation 11836 'or' 'tmp_1758' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11837 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_5)   --->   "%tmp_1759 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_54_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11837 'partselect' 'tmp_1759' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11838 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_5)   --->   "%tmp_1760 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1759, i1 %tmp_1758)" [S4_4/conv1d.h:1535]   --->   Operation 11838 'bitconcatenate' 'tmp_1760' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11839 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_54_5 = icmp ne i62 %tmp_1760, 0" [S4_4/conv1d.h:1535]   --->   Operation 11839 'icmp' 'tmp_20_54_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11840 [1/1] (0.80ns)   --->   "%qb_assign_1_54_5 = and i1 %tmp_20_54_5, %tmp_3885" [S4_4/conv1d.h:1535]   --->   Operation 11840 'and' 'qb_assign_1_54_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11841 [1/1] (0.00ns)   --->   "%tmp_21_54_5 = zext i1 %qb_assign_1_54_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11841 'zext' 'tmp_21_54_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp438 = add i8 %tmp_21_54_5, %tmp_2935" [S4_4/conv1d.h:1541]   --->   Operation 11842 'add' 'tmp438' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11843 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_54_5 = add i8 %macRegisters_54_V_l_5, %tmp438" [S4_4/conv1d.h:1541]   --->   Operation 11843 'add' 'p_Val2_7_54_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11844 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_54_5, i8* %macRegisters_54_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11844 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_69 : Operation 11845 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_6)   --->   "%tmp_3887 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_54_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11845 'bitselect' 'tmp_3887' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11846 [1/1] (0.00ns)   --->   "%tmp_2937 = sext i7 %tmp_2936 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11846 'sext' 'tmp_2937' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11847 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_6)   --->   "%tmp_3889 = trunc i70 %p_Val2_3_54_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11847 'trunc' 'tmp_3889' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11848 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_6)   --->   "%tmp_1762 = or i1 %tmp_3889, %tmp_3887" [S4_4/conv1d.h:1535]   --->   Operation 11848 'or' 'tmp_1762' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11849 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_6)   --->   "%tmp_1763 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_54_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11849 'partselect' 'tmp_1763' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11850 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_54_6)   --->   "%tmp_1764 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1763, i1 %tmp_1762)" [S4_4/conv1d.h:1535]   --->   Operation 11850 'bitconcatenate' 'tmp_1764' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11851 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_54_6 = icmp ne i62 %tmp_1764, 0" [S4_4/conv1d.h:1535]   --->   Operation 11851 'icmp' 'tmp_20_54_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11852 [1/1] (0.80ns)   --->   "%qb_assign_1_54_6 = and i1 %tmp_20_54_6, %tmp_3888" [S4_4/conv1d.h:1535]   --->   Operation 11852 'and' 'qb_assign_1_54_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11853 [1/1] (0.00ns)   --->   "%tmp_21_54_6 = zext i1 %qb_assign_1_54_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11853 'zext' 'tmp_21_54_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp439 = add i8 %tmp_21_54_6, %tmp_2937" [S4_4/conv1d.h:1541]   --->   Operation 11854 'add' 'tmp439' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11855 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_54_6 = add i8 %macRegisters_54_V_l_6, %tmp439" [S4_4/conv1d.h:1541]   --->   Operation 11855 'add' 'p_Val2_7_54_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11856 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_54_6, i8* %macRegisters_54_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11856 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_69 : Operation 11857 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_3)   --->   "%tmp_3902 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11857 'bitselect' 'tmp_3902' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11858 [1/1] (0.00ns)   --->   "%tmp_2947 = sext i7 %tmp_2946 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11858 'sext' 'tmp_2947' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11859 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_3)   --->   "%tmp_3904 = trunc i70 %p_Val2_3_55_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11859 'trunc' 'tmp_3904' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11860 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_3)   --->   "%tmp_1782 = or i1 %tmp_3904, %tmp_3902" [S4_4/conv1d.h:1535]   --->   Operation 11860 'or' 'tmp_1782' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11861 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_3)   --->   "%tmp_1783 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_55_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11861 'partselect' 'tmp_1783' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11862 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_3)   --->   "%tmp_1784 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1783, i1 %tmp_1782)" [S4_4/conv1d.h:1535]   --->   Operation 11862 'bitconcatenate' 'tmp_1784' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11863 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_55_3 = icmp ne i62 %tmp_1784, 0" [S4_4/conv1d.h:1535]   --->   Operation 11863 'icmp' 'tmp_20_55_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11864 [1/1] (0.80ns)   --->   "%qb_assign_1_55_3 = and i1 %tmp_20_55_3, %tmp_3903" [S4_4/conv1d.h:1535]   --->   Operation 11864 'and' 'qb_assign_1_55_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11865 [1/1] (0.00ns)   --->   "%tmp_21_55_3 = zext i1 %qb_assign_1_55_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11865 'zext' 'tmp_21_55_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp444 = add i8 %tmp_21_55_3, %tmp_2947" [S4_4/conv1d.h:1541]   --->   Operation 11866 'add' 'tmp444' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11867 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_55_3 = add i8 %macRegisters_55_V_l_3, %tmp444" [S4_4/conv1d.h:1541]   --->   Operation 11867 'add' 'p_Val2_7_55_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11868 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_55_3, i8* %macRegisters_55_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11868 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_69 : Operation 11869 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_4)   --->   "%tmp_3905 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11869 'bitselect' 'tmp_3905' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11870 [1/1] (0.00ns)   --->   "%tmp_2949 = sext i7 %tmp_2948 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11870 'sext' 'tmp_2949' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11871 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_4)   --->   "%tmp_3907 = trunc i70 %p_Val2_3_55_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11871 'trunc' 'tmp_3907' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11872 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_4)   --->   "%tmp_1786 = or i1 %tmp_3907, %tmp_3905" [S4_4/conv1d.h:1535]   --->   Operation 11872 'or' 'tmp_1786' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11873 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_4)   --->   "%tmp_1787 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_55_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11873 'partselect' 'tmp_1787' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11874 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_4)   --->   "%tmp_1788 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1787, i1 %tmp_1786)" [S4_4/conv1d.h:1535]   --->   Operation 11874 'bitconcatenate' 'tmp_1788' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11875 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_55_4 = icmp ne i62 %tmp_1788, 0" [S4_4/conv1d.h:1535]   --->   Operation 11875 'icmp' 'tmp_20_55_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11876 [1/1] (0.80ns)   --->   "%qb_assign_1_55_4 = and i1 %tmp_20_55_4, %tmp_3906" [S4_4/conv1d.h:1535]   --->   Operation 11876 'and' 'qb_assign_1_55_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11877 [1/1] (0.00ns)   --->   "%tmp_21_55_4 = zext i1 %qb_assign_1_55_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11877 'zext' 'tmp_21_55_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp445 = add i8 %tmp_21_55_4, %tmp_2949" [S4_4/conv1d.h:1541]   --->   Operation 11878 'add' 'tmp445' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11879 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_55_4 = add i8 %macRegisters_55_V_l_4, %tmp445" [S4_4/conv1d.h:1541]   --->   Operation 11879 'add' 'p_Val2_7_55_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11880 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_55_4, i8* %macRegisters_55_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11880 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_69 : Operation 11881 [1/2] (8.66ns)   --->   "%p_Val2_3_55_5 = mul i70 %OP2_V_55_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11881 'mul' 'p_Val2_3_55_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11882 [1/1] (0.00ns)   --->   "%tmp_2950 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_55_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11882 'partselect' 'tmp_2950' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11883 [1/1] (0.00ns)   --->   "%tmp_3909 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11883 'bitselect' 'tmp_3909' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11884 [1/2] (8.66ns)   --->   "%p_Val2_3_55_6 = mul i70 %OP2_V_55_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11884 'mul' 'p_Val2_3_55_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11885 [1/1] (0.00ns)   --->   "%tmp_2952 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_55_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11885 'partselect' 'tmp_2952' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11886 [1/1] (0.00ns)   --->   "%tmp_3912 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11886 'bitselect' 'tmp_3912' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11887 [1/2] (8.66ns)   --->   "%p_Val2_3_55_7 = mul i70 %OP2_V_55_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11887 'mul' 'p_Val2_3_55_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11888 [1/1] (0.00ns)   --->   "%tmp_2954 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_55_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11888 'partselect' 'tmp_2954' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11889 [1/1] (0.00ns)   --->   "%tmp_3915 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11889 'bitselect' 'tmp_3915' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11890 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_2)   --->   "%tmp_3923 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11890 'bitselect' 'tmp_3923' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11891 [1/1] (0.00ns)   --->   "%tmp_2961 = sext i7 %tmp_2960 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11891 'sext' 'tmp_2961' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11892 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_2)   --->   "%tmp_3925 = trunc i70 %p_Val2_3_56_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11892 'trunc' 'tmp_3925' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11893 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_2)   --->   "%tmp_1810 = or i1 %tmp_3925, %tmp_3923" [S4_4/conv1d.h:1535]   --->   Operation 11893 'or' 'tmp_1810' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11894 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_2)   --->   "%tmp_1811 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_56_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11894 'partselect' 'tmp_1811' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11895 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_2)   --->   "%tmp_1812 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1811, i1 %tmp_1810)" [S4_4/conv1d.h:1535]   --->   Operation 11895 'bitconcatenate' 'tmp_1812' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11896 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_56_2 = icmp ne i62 %tmp_1812, 0" [S4_4/conv1d.h:1535]   --->   Operation 11896 'icmp' 'tmp_20_56_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11897 [1/1] (0.80ns)   --->   "%qb_assign_1_56_2 = and i1 %tmp_20_56_2, %tmp_3924" [S4_4/conv1d.h:1535]   --->   Operation 11897 'and' 'qb_assign_1_56_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11898 [1/1] (0.00ns)   --->   "%tmp_21_56_2 = zext i1 %qb_assign_1_56_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11898 'zext' 'tmp_21_56_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp451 = add i8 %tmp_21_56_2, %tmp_2961" [S4_4/conv1d.h:1541]   --->   Operation 11899 'add' 'tmp451' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11900 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_56_2 = add i8 %macRegisters_56_V_l_2, %tmp451" [S4_4/conv1d.h:1541]   --->   Operation 11900 'add' 'p_Val2_7_56_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11901 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_56_2, i8* %macRegisters_56_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11901 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_69 : Operation 11902 [1/2] (8.66ns)   --->   "%p_Val2_3_56_3 = mul i70 %OP2_V_56_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11902 'mul' 'p_Val2_3_56_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11903 [1/1] (0.00ns)   --->   "%tmp_2962 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_56_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11903 'partselect' 'tmp_2962' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11904 [1/1] (0.00ns)   --->   "%tmp_3927 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11904 'bitselect' 'tmp_3927' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11905 [1/2] (8.66ns)   --->   "%p_Val2_3_56_4 = mul i70 %OP2_V_56_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11905 'mul' 'p_Val2_3_56_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11906 [1/1] (0.00ns)   --->   "%tmp_2964 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_56_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11906 'partselect' 'tmp_2964' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11907 [1/1] (0.00ns)   --->   "%tmp_3930 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11907 'bitselect' 'tmp_3930' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11908 [1/1] (0.00ns)   --->   "%OP2_V_56_5_cast = sext i7 %weights25_m_weights_915 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11908 'sext' 'OP2_V_56_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11909 [2/2] (8.66ns)   --->   "%p_Val2_3_56_5 = mul i70 %OP2_V_56_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11909 'mul' 'p_Val2_3_56_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11910 [1/1] (0.00ns)   --->   "%OP2_V_56_6_cast = sext i7 %weights25_m_weights_917 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11910 'sext' 'OP2_V_56_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11911 [2/2] (8.66ns)   --->   "%p_Val2_3_56_6 = mul i70 %OP2_V_56_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11911 'mul' 'p_Val2_3_56_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11912 [1/1] (0.00ns)   --->   "%OP2_V_56_7_cast = sext i7 %weights25_m_weights_919 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11912 'sext' 'OP2_V_56_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11913 [2/2] (8.66ns)   --->   "%p_Val2_3_56_7 = mul i70 %OP2_V_56_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11913 'mul' 'p_Val2_3_56_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11914 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56)   --->   "%tmp_3941 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11914 'bitselect' 'tmp_3941' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11915 [1/1] (0.00ns)   --->   "%tmp_2973 = sext i7 %tmp_2972 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11915 'sext' 'tmp_2973' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11916 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56)   --->   "%tmp_3943 = trunc i70 %p_Val2_3_56 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11916 'trunc' 'tmp_3943' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11917 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56)   --->   "%tmp_1834 = or i1 %tmp_3943, %tmp_3941" [S4_4/conv1d.h:1535]   --->   Operation 11917 'or' 'tmp_1834' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11918 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56)   --->   "%tmp_1835 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_56, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11918 'partselect' 'tmp_1835' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11919 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56)   --->   "%tmp_1836 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1835, i1 %tmp_1834)" [S4_4/conv1d.h:1535]   --->   Operation 11919 'bitconcatenate' 'tmp_1836' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11920 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_56 = icmp ne i62 %tmp_1836, 0" [S4_4/conv1d.h:1535]   --->   Operation 11920 'icmp' 'tmp_20_56' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11921 [1/1] (0.80ns)   --->   "%qb_assign_1_56 = and i1 %tmp_20_56, %tmp_3942" [S4_4/conv1d.h:1535]   --->   Operation 11921 'and' 'qb_assign_1_56' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11922 [1/1] (0.00ns)   --->   "%tmp_21_56 = zext i1 %qb_assign_1_56 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11922 'zext' 'tmp_21_56' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp457 = add i8 %tmp_21_56, %tmp_2973" [S4_4/conv1d.h:1541]   --->   Operation 11923 'add' 'tmp457' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11924 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_56 = add i8 %macRegisters_57_V_l, %tmp457" [S4_4/conv1d.h:1541]   --->   Operation 11924 'add' 'p_Val2_7_56' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11925 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_56, i8* %macRegisters_57_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11925 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_69 : Operation 11926 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_1)   --->   "%tmp_3944 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11926 'bitselect' 'tmp_3944' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11927 [1/1] (0.00ns)   --->   "%tmp_2975 = sext i7 %tmp_2974 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11927 'sext' 'tmp_2975' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11928 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_1)   --->   "%tmp_3946 = trunc i70 %p_Val2_3_57_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11928 'trunc' 'tmp_3946' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11929 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_1)   --->   "%tmp_1838 = or i1 %tmp_3946, %tmp_3944" [S4_4/conv1d.h:1535]   --->   Operation 11929 'or' 'tmp_1838' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11930 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_1)   --->   "%tmp_1839 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_57_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11930 'partselect' 'tmp_1839' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11931 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_1)   --->   "%tmp_1840 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1839, i1 %tmp_1838)" [S4_4/conv1d.h:1535]   --->   Operation 11931 'bitconcatenate' 'tmp_1840' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11932 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_57_1 = icmp ne i62 %tmp_1840, 0" [S4_4/conv1d.h:1535]   --->   Operation 11932 'icmp' 'tmp_20_57_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11933 [1/1] (0.80ns)   --->   "%qb_assign_1_57_1 = and i1 %tmp_20_57_1, %tmp_3945" [S4_4/conv1d.h:1535]   --->   Operation 11933 'and' 'qb_assign_1_57_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11934 [1/1] (0.00ns)   --->   "%tmp_21_57_1 = zext i1 %qb_assign_1_57_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11934 'zext' 'tmp_21_57_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp458 = add i8 %tmp_21_57_1, %tmp_2975" [S4_4/conv1d.h:1541]   --->   Operation 11935 'add' 'tmp458' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11936 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_57_1 = add i8 %macRegisters_57_V_l_1, %tmp458" [S4_4/conv1d.h:1541]   --->   Operation 11936 'add' 'p_Val2_7_57_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11937 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_57_1, i8* %macRegisters_57_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11937 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_69 : Operation 11938 [1/2] (8.66ns)   --->   "%p_Val2_3_57_2 = mul i70 %OP2_V_57_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11938 'mul' 'p_Val2_3_57_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11939 [1/1] (0.00ns)   --->   "%tmp_2976 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_57_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11939 'partselect' 'tmp_2976' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11940 [1/1] (0.00ns)   --->   "%tmp_3948 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11940 'bitselect' 'tmp_3948' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11941 [1/1] (0.00ns)   --->   "%OP2_V_57_3_cast = sext i7 %weights25_m_weights_927 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11941 'sext' 'OP2_V_57_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11942 [2/2] (8.66ns)   --->   "%p_Val2_3_57_3 = mul i70 %OP2_V_57_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11942 'mul' 'p_Val2_3_57_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11943 [1/1] (0.00ns)   --->   "%OP2_V_57_4_cast = sext i7 %weights25_m_weights_929 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11943 'sext' 'OP2_V_57_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11944 [2/2] (8.66ns)   --->   "%p_Val2_3_57_4 = mul i70 %OP2_V_57_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11944 'mul' 'p_Val2_3_57_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11945 [1/2] (2.77ns)   --->   "%weights25_m_weights_931 = load i7* %weights25_m_weights_930, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11945 'load' 'weights25_m_weights_931' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11946 [1/1] (0.00ns)   --->   "%weights25_m_weights_932 = getelementptr [16384 x i7]* @weights25_m_weights_1, i64 0, i64 %tmp_10_56" [S4_4/conv1d.h:1529]   --->   Operation 11946 'getelementptr' 'weights25_m_weights_932' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11947 [2/2] (2.77ns)   --->   "%weights25_m_weights_933 = load i7* %weights25_m_weights_932, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11947 'load' 'weights25_m_weights_933' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11948 [1/1] (0.00ns)   --->   "%weights25_m_weights_934 = getelementptr [16384 x i7]* @weights25_m_weights_s, i64 0, i64 %tmp_10_56" [S4_4/conv1d.h:1529]   --->   Operation 11948 'getelementptr' 'weights25_m_weights_934' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11949 [2/2] (2.77ns)   --->   "%weights25_m_weights_935 = load i7* %weights25_m_weights_934, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11949 'load' 'weights25_m_weights_935' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11950 [1/2] (8.66ns)   --->   "%p_Val2_3_57 = mul i70 %OP2_V_58_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11950 'mul' 'p_Val2_3_57' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11951 [1/1] (0.00ns)   --->   "%tmp_2988 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_57, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11951 'partselect' 'tmp_2988' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11952 [1/1] (0.00ns)   --->   "%tmp_3966 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11952 'bitselect' 'tmp_3966' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11953 [1/2] (8.66ns)   --->   "%p_Val2_3_58_1 = mul i70 %OP2_V_58_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11953 'mul' 'p_Val2_3_58_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11954 [1/1] (0.00ns)   --->   "%tmp_2990 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_58_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11954 'partselect' 'tmp_2990' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11955 [1/1] (0.00ns)   --->   "%tmp_3969 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 11955 'bitselect' 'tmp_3969' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11956 [1/1] (0.00ns)   --->   "%OP2_V_58_2_cast = sext i7 %weights25_m_weights_941 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11956 'sext' 'OP2_V_58_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11957 [2/2] (8.66ns)   --->   "%p_Val2_3_58_2 = mul i70 %OP2_V_58_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11957 'mul' 'p_Val2_3_58_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11958 [1/2] (2.77ns)   --->   "%weights25_m_weights_943 = load i7* %weights25_m_weights_942, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11958 'load' 'weights25_m_weights_943' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11959 [1/1] (0.00ns)   --->   "%weights25_m_weights_944 = getelementptr [16384 x i7]* @weights25_m_weights_3, i64 0, i64 %tmp_10_57" [S4_4/conv1d.h:1529]   --->   Operation 11959 'getelementptr' 'weights25_m_weights_944' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11960 [2/2] (2.77ns)   --->   "%weights25_m_weights_945 = load i7* %weights25_m_weights_944, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11960 'load' 'weights25_m_weights_945' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11961 [1/1] (0.00ns)   --->   "%weights25_m_weights_946 = getelementptr [16384 x i7]* @weights25_m_weights_2, i64 0, i64 %tmp_10_57" [S4_4/conv1d.h:1529]   --->   Operation 11961 'getelementptr' 'weights25_m_weights_946' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11962 [2/2] (2.77ns)   --->   "%weights25_m_weights_947 = load i7* %weights25_m_weights_946, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11962 'load' 'weights25_m_weights_947' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11963 [1/2] (2.77ns)   --->   "%weights25_m_weights_949 = load i7* %weights25_m_weights_948, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11963 'load' 'weights25_m_weights_949' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11964 [1/2] (2.77ns)   --->   "%weights25_m_weights_951 = load i7* %weights25_m_weights_950, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11964 'load' 'weights25_m_weights_951' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11965 [1/1] (0.00ns)   --->   "%OP2_V_59_cast = sext i7 %weights25_m_weights_953 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11965 'sext' 'OP2_V_59_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11966 [2/2] (8.66ns)   --->   "%p_Val2_3_58 = mul i70 %OP2_V_59_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11966 'mul' 'p_Val2_3_58' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11967 [1/1] (0.00ns)   --->   "%OP2_V_59_1_cast = sext i7 %weights25_m_weights_955 to i70" [S4_4/conv1d.h:1535]   --->   Operation 11967 'sext' 'OP2_V_59_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11968 [2/2] (8.66ns)   --->   "%p_Val2_3_59_1 = mul i70 %OP2_V_59_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 11968 'mul' 'p_Val2_3_59_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11969 [1/1] (0.00ns)   --->   "%weights25_m_weights_956 = getelementptr [16384 x i7]* @weights25_m_weights_5, i64 0, i64 %tmp_10_58" [S4_4/conv1d.h:1529]   --->   Operation 11969 'getelementptr' 'weights25_m_weights_956' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11970 [2/2] (2.77ns)   --->   "%weights25_m_weights_957 = load i7* %weights25_m_weights_956, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11970 'load' 'weights25_m_weights_957' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11971 [1/2] (2.77ns)   --->   "%weights25_m_weights_969 = load i7* %weights25_m_weights_968, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11971 'load' 'weights25_m_weights_969' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11972 [1/2] (2.77ns)   --->   "%weights25_m_weights_971 = load i7* %weights25_m_weights_970, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11972 'load' 'weights25_m_weights_971' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11973 [1/2] (2.77ns)   --->   "%weights25_m_weights_973 = load i7* %weights25_m_weights_972, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11973 'load' 'weights25_m_weights_973' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11974 [1/1] (0.00ns)   --->   "%weights25_m_weights_974 = getelementptr [16384 x i7]* @weights25_m_weights_4, i64 0, i64 %tmp_10_59" [S4_4/conv1d.h:1529]   --->   Operation 11974 'getelementptr' 'weights25_m_weights_974' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11975 [2/2] (2.77ns)   --->   "%weights25_m_weights_975 = load i7* %weights25_m_weights_974, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11975 'load' 'weights25_m_weights_975' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11976 [1/2] (2.77ns)   --->   "%weights25_m_weights_977 = load i7* %weights25_m_weights_976, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11976 'load' 'weights25_m_weights_977' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11977 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_7)   --->   "%tmp_4034 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11977 'bitselect' 'tmp_4034' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11978 [1/1] (0.00ns)   --->   "%tmp_3035 = sext i7 %tmp_3034 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11978 'sext' 'tmp_3035' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11979 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_7)   --->   "%tmp_4036 = trunc i70 %p_Val2_3_60_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11979 'trunc' 'tmp_4036' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11980 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_7)   --->   "%tmp_1958 = or i1 %tmp_4036, %tmp_4034" [S4_4/conv1d.h:1535]   --->   Operation 11980 'or' 'tmp_1958' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11981 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_7)   --->   "%tmp_1959 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_60_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11981 'partselect' 'tmp_1959' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11982 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_7)   --->   "%tmp_1960 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1959, i1 %tmp_1958)" [S4_4/conv1d.h:1535]   --->   Operation 11982 'bitconcatenate' 'tmp_1960' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11983 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_60_7 = icmp ne i62 %tmp_1960, 0" [S4_4/conv1d.h:1535]   --->   Operation 11983 'icmp' 'tmp_20_60_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11984 [1/1] (0.80ns)   --->   "%qb_assign_1_60_7 = and i1 %tmp_20_60_7, %tmp_4035" [S4_4/conv1d.h:1535]   --->   Operation 11984 'and' 'qb_assign_1_60_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 11985 [1/1] (0.00ns)   --->   "%tmp_21_60_7 = zext i1 %qb_assign_1_60_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11985 'zext' 'tmp_21_60_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp488 = add i8 %tmp_21_60_7, %tmp_3035" [S4_4/conv1d.h:1541]   --->   Operation 11986 'add' 'tmp488' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11987 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_60_7 = add i8 %macRegisters_60_V_l_7, %tmp488" [S4_4/conv1d.h:1541]   --->   Operation 11987 'add' 'p_Val2_7_60_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 11988 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_60_7, i8* %macRegisters_60_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11988 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_69 : Operation 11989 [1/1] (0.00ns)   --->   "%weights25_m_weights_1016 = getelementptr [16384 x i7]* @weights25_m_weights_7, i64 0, i64 %tmp_10_62" [S4_4/conv1d.h:1529]   --->   Operation 11989 'getelementptr' 'weights25_m_weights_1016' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11990 [2/2] (2.77ns)   --->   "%weights25_m_weights_1017 = load i7* %weights25_m_weights_1016, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11990 'load' 'weights25_m_weights_1017' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_69 : Operation 11991 [1/1] (0.00ns)   --->   "%weights25_m_weights_1018 = getelementptr [16384 x i7]* @weights25_m_weights_6, i64 0, i64 %tmp_10_62" [S4_4/conv1d.h:1529]   --->   Operation 11991 'getelementptr' 'weights25_m_weights_1018' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_69 : Operation 11992 [2/2] (2.77ns)   --->   "%weights25_m_weights_1019 = load i7* %weights25_m_weights_1018, align 1" [S4_4/conv1d.h:1529]   --->   Operation 11992 'load' 'weights25_m_weights_1019' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 70 <SV = 66> <Delay = 8.66>
ST_70 : Operation 11993 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_54_3, i8* %macRegisters_54_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 11993 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_70 : Operation 11994 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_5)   --->   "%tmp_3908 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 11994 'bitselect' 'tmp_3908' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 11995 [1/1] (0.00ns)   --->   "%tmp_2951 = sext i7 %tmp_2950 to i8" [S4_4/conv1d.h:1535]   --->   Operation 11995 'sext' 'tmp_2951' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 11996 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_5)   --->   "%tmp_3910 = trunc i70 %p_Val2_3_55_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 11996 'trunc' 'tmp_3910' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 11997 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_5)   --->   "%tmp_1790 = or i1 %tmp_3910, %tmp_3908" [S4_4/conv1d.h:1535]   --->   Operation 11997 'or' 'tmp_1790' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 11998 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_5)   --->   "%tmp_1791 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_55_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 11998 'partselect' 'tmp_1791' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 11999 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_5)   --->   "%tmp_1792 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1791, i1 %tmp_1790)" [S4_4/conv1d.h:1535]   --->   Operation 11999 'bitconcatenate' 'tmp_1792' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12000 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_55_5 = icmp ne i62 %tmp_1792, 0" [S4_4/conv1d.h:1535]   --->   Operation 12000 'icmp' 'tmp_20_55_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12001 [1/1] (0.80ns)   --->   "%qb_assign_1_55_5 = and i1 %tmp_20_55_5, %tmp_3909" [S4_4/conv1d.h:1535]   --->   Operation 12001 'and' 'qb_assign_1_55_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12002 [1/1] (0.00ns)   --->   "%tmp_21_55_5 = zext i1 %qb_assign_1_55_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12002 'zext' 'tmp_21_55_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp446 = add i8 %tmp_21_55_5, %tmp_2951" [S4_4/conv1d.h:1541]   --->   Operation 12003 'add' 'tmp446' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12004 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_55_5 = add i8 %macRegisters_55_V_l_5, %tmp446" [S4_4/conv1d.h:1541]   --->   Operation 12004 'add' 'p_Val2_7_55_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12005 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_55_5, i8* %macRegisters_55_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12005 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_70 : Operation 12006 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_6)   --->   "%tmp_3911 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12006 'bitselect' 'tmp_3911' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12007 [1/1] (0.00ns)   --->   "%tmp_2953 = sext i7 %tmp_2952 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12007 'sext' 'tmp_2953' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12008 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_6)   --->   "%tmp_3913 = trunc i70 %p_Val2_3_55_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12008 'trunc' 'tmp_3913' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12009 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_6)   --->   "%tmp_1794 = or i1 %tmp_3913, %tmp_3911" [S4_4/conv1d.h:1535]   --->   Operation 12009 'or' 'tmp_1794' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12010 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_6)   --->   "%tmp_1795 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_55_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12010 'partselect' 'tmp_1795' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12011 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_6)   --->   "%tmp_1796 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1795, i1 %tmp_1794)" [S4_4/conv1d.h:1535]   --->   Operation 12011 'bitconcatenate' 'tmp_1796' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12012 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_55_6 = icmp ne i62 %tmp_1796, 0" [S4_4/conv1d.h:1535]   --->   Operation 12012 'icmp' 'tmp_20_55_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12013 [1/1] (0.80ns)   --->   "%qb_assign_1_55_6 = and i1 %tmp_20_55_6, %tmp_3912" [S4_4/conv1d.h:1535]   --->   Operation 12013 'and' 'qb_assign_1_55_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12014 [1/1] (0.00ns)   --->   "%tmp_21_55_6 = zext i1 %qb_assign_1_55_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12014 'zext' 'tmp_21_55_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp447 = add i8 %tmp_21_55_6, %tmp_2953" [S4_4/conv1d.h:1541]   --->   Operation 12015 'add' 'tmp447' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12016 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_55_6 = add i8 %macRegisters_55_V_l_6, %tmp447" [S4_4/conv1d.h:1541]   --->   Operation 12016 'add' 'p_Val2_7_55_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12017 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_55_6, i8* %macRegisters_55_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12017 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_70 : Operation 12018 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_7)   --->   "%tmp_3914 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_55_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12018 'bitselect' 'tmp_3914' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12019 [1/1] (0.00ns)   --->   "%tmp_2955 = sext i7 %tmp_2954 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12019 'sext' 'tmp_2955' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12020 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_7)   --->   "%tmp_3916 = trunc i70 %p_Val2_3_55_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12020 'trunc' 'tmp_3916' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12021 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_7)   --->   "%tmp_1798 = or i1 %tmp_3916, %tmp_3914" [S4_4/conv1d.h:1535]   --->   Operation 12021 'or' 'tmp_1798' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12022 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_7)   --->   "%tmp_1799 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_55_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12022 'partselect' 'tmp_1799' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12023 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_55_7)   --->   "%tmp_1800 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1799, i1 %tmp_1798)" [S4_4/conv1d.h:1535]   --->   Operation 12023 'bitconcatenate' 'tmp_1800' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12024 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_55_7 = icmp ne i62 %tmp_1800, 0" [S4_4/conv1d.h:1535]   --->   Operation 12024 'icmp' 'tmp_20_55_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12025 [1/1] (0.80ns)   --->   "%qb_assign_1_55_7 = and i1 %tmp_20_55_7, %tmp_3915" [S4_4/conv1d.h:1535]   --->   Operation 12025 'and' 'qb_assign_1_55_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12026 [1/1] (0.00ns)   --->   "%tmp_21_55_7 = zext i1 %qb_assign_1_55_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12026 'zext' 'tmp_21_55_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp448 = add i8 %tmp_21_55_7, %tmp_2955" [S4_4/conv1d.h:1541]   --->   Operation 12027 'add' 'tmp448' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12028 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_55_7 = add i8 %macRegisters_55_V_l_7, %tmp448" [S4_4/conv1d.h:1541]   --->   Operation 12028 'add' 'p_Val2_7_55_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12029 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_3)   --->   "%tmp_3926 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12029 'bitselect' 'tmp_3926' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12030 [1/1] (0.00ns)   --->   "%tmp_2963 = sext i7 %tmp_2962 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12030 'sext' 'tmp_2963' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12031 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_3)   --->   "%tmp_3928 = trunc i70 %p_Val2_3_56_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12031 'trunc' 'tmp_3928' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12032 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_3)   --->   "%tmp_1814 = or i1 %tmp_3928, %tmp_3926" [S4_4/conv1d.h:1535]   --->   Operation 12032 'or' 'tmp_1814' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12033 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_3)   --->   "%tmp_1815 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_56_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12033 'partselect' 'tmp_1815' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12034 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_3)   --->   "%tmp_1816 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1815, i1 %tmp_1814)" [S4_4/conv1d.h:1535]   --->   Operation 12034 'bitconcatenate' 'tmp_1816' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12035 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_56_3 = icmp ne i62 %tmp_1816, 0" [S4_4/conv1d.h:1535]   --->   Operation 12035 'icmp' 'tmp_20_56_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12036 [1/1] (0.80ns)   --->   "%qb_assign_1_56_3 = and i1 %tmp_20_56_3, %tmp_3927" [S4_4/conv1d.h:1535]   --->   Operation 12036 'and' 'qb_assign_1_56_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12037 [1/1] (0.00ns)   --->   "%tmp_21_56_3 = zext i1 %qb_assign_1_56_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12037 'zext' 'tmp_21_56_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp452 = add i8 %tmp_21_56_3, %tmp_2963" [S4_4/conv1d.h:1541]   --->   Operation 12038 'add' 'tmp452' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12039 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_56_3 = add i8 %macRegisters_56_V_l_3, %tmp452" [S4_4/conv1d.h:1541]   --->   Operation 12039 'add' 'p_Val2_7_56_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12040 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_56_3, i8* %macRegisters_56_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12040 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_70 : Operation 12041 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_4)   --->   "%tmp_3929 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12041 'bitselect' 'tmp_3929' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12042 [1/1] (0.00ns)   --->   "%tmp_2965 = sext i7 %tmp_2964 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12042 'sext' 'tmp_2965' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12043 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_4)   --->   "%tmp_3931 = trunc i70 %p_Val2_3_56_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12043 'trunc' 'tmp_3931' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12044 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_4)   --->   "%tmp_1818 = or i1 %tmp_3931, %tmp_3929" [S4_4/conv1d.h:1535]   --->   Operation 12044 'or' 'tmp_1818' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12045 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_4)   --->   "%tmp_1819 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_56_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12045 'partselect' 'tmp_1819' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12046 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_4)   --->   "%tmp_1820 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1819, i1 %tmp_1818)" [S4_4/conv1d.h:1535]   --->   Operation 12046 'bitconcatenate' 'tmp_1820' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12047 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_56_4 = icmp ne i62 %tmp_1820, 0" [S4_4/conv1d.h:1535]   --->   Operation 12047 'icmp' 'tmp_20_56_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12048 [1/1] (0.80ns)   --->   "%qb_assign_1_56_4 = and i1 %tmp_20_56_4, %tmp_3930" [S4_4/conv1d.h:1535]   --->   Operation 12048 'and' 'qb_assign_1_56_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12049 [1/1] (0.00ns)   --->   "%tmp_21_56_4 = zext i1 %qb_assign_1_56_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12049 'zext' 'tmp_21_56_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp453 = add i8 %tmp_21_56_4, %tmp_2965" [S4_4/conv1d.h:1541]   --->   Operation 12050 'add' 'tmp453' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12051 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_56_4 = add i8 %macRegisters_56_V_l_4, %tmp453" [S4_4/conv1d.h:1541]   --->   Operation 12051 'add' 'p_Val2_7_56_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12052 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_56_4, i8* %macRegisters_56_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12052 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_70 : Operation 12053 [1/2] (8.66ns)   --->   "%p_Val2_3_56_5 = mul i70 %OP2_V_56_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12053 'mul' 'p_Val2_3_56_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12054 [1/1] (0.00ns)   --->   "%tmp_2966 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_56_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12054 'partselect' 'tmp_2966' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12055 [1/1] (0.00ns)   --->   "%tmp_3933 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12055 'bitselect' 'tmp_3933' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12056 [1/2] (8.66ns)   --->   "%p_Val2_3_56_6 = mul i70 %OP2_V_56_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12056 'mul' 'p_Val2_3_56_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12057 [1/1] (0.00ns)   --->   "%tmp_2968 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_56_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12057 'partselect' 'tmp_2968' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12058 [1/1] (0.00ns)   --->   "%tmp_3936 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12058 'bitselect' 'tmp_3936' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12059 [1/2] (8.66ns)   --->   "%p_Val2_3_56_7 = mul i70 %OP2_V_56_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12059 'mul' 'p_Val2_3_56_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12060 [1/1] (0.00ns)   --->   "%tmp_2970 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_56_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12060 'partselect' 'tmp_2970' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12061 [1/1] (0.00ns)   --->   "%tmp_3939 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12061 'bitselect' 'tmp_3939' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12062 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_2)   --->   "%tmp_3947 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12062 'bitselect' 'tmp_3947' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12063 [1/1] (0.00ns)   --->   "%tmp_2977 = sext i7 %tmp_2976 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12063 'sext' 'tmp_2977' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12064 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_2)   --->   "%tmp_3949 = trunc i70 %p_Val2_3_57_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12064 'trunc' 'tmp_3949' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12065 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_2)   --->   "%tmp_1842 = or i1 %tmp_3949, %tmp_3947" [S4_4/conv1d.h:1535]   --->   Operation 12065 'or' 'tmp_1842' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12066 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_2)   --->   "%tmp_1843 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_57_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12066 'partselect' 'tmp_1843' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12067 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_2)   --->   "%tmp_1844 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1843, i1 %tmp_1842)" [S4_4/conv1d.h:1535]   --->   Operation 12067 'bitconcatenate' 'tmp_1844' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12068 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_57_2 = icmp ne i62 %tmp_1844, 0" [S4_4/conv1d.h:1535]   --->   Operation 12068 'icmp' 'tmp_20_57_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12069 [1/1] (0.80ns)   --->   "%qb_assign_1_57_2 = and i1 %tmp_20_57_2, %tmp_3948" [S4_4/conv1d.h:1535]   --->   Operation 12069 'and' 'qb_assign_1_57_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12070 [1/1] (0.00ns)   --->   "%tmp_21_57_2 = zext i1 %qb_assign_1_57_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12070 'zext' 'tmp_21_57_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp459 = add i8 %tmp_21_57_2, %tmp_2977" [S4_4/conv1d.h:1541]   --->   Operation 12071 'add' 'tmp459' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12072 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_57_2 = add i8 %macRegisters_57_V_l_2, %tmp459" [S4_4/conv1d.h:1541]   --->   Operation 12072 'add' 'p_Val2_7_57_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12073 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_57_2, i8* %macRegisters_57_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12073 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_70 : Operation 12074 [1/2] (8.66ns)   --->   "%p_Val2_3_57_3 = mul i70 %OP2_V_57_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12074 'mul' 'p_Val2_3_57_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12075 [1/1] (0.00ns)   --->   "%tmp_2978 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_57_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12075 'partselect' 'tmp_2978' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12076 [1/1] (0.00ns)   --->   "%tmp_3951 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12076 'bitselect' 'tmp_3951' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12077 [1/2] (8.66ns)   --->   "%p_Val2_3_57_4 = mul i70 %OP2_V_57_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12077 'mul' 'p_Val2_3_57_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12078 [1/1] (0.00ns)   --->   "%tmp_2980 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_57_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12078 'partselect' 'tmp_2980' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12079 [1/1] (0.00ns)   --->   "%tmp_3954 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12079 'bitselect' 'tmp_3954' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12080 [1/1] (0.00ns)   --->   "%OP2_V_57_5_cast = sext i7 %weights25_m_weights_931 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12080 'sext' 'OP2_V_57_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12081 [2/2] (8.66ns)   --->   "%p_Val2_3_57_5 = mul i70 %OP2_V_57_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12081 'mul' 'p_Val2_3_57_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12082 [1/2] (2.77ns)   --->   "%weights25_m_weights_933 = load i7* %weights25_m_weights_932, align 1" [S4_4/conv1d.h:1529]   --->   Operation 12082 'load' 'weights25_m_weights_933' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_70 : Operation 12083 [1/2] (2.77ns)   --->   "%weights25_m_weights_935 = load i7* %weights25_m_weights_934, align 1" [S4_4/conv1d.h:1529]   --->   Operation 12083 'load' 'weights25_m_weights_935' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_70 : Operation 12084 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57)   --->   "%tmp_3965 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12084 'bitselect' 'tmp_3965' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12085 [1/1] (0.00ns)   --->   "%tmp_2989 = sext i7 %tmp_2988 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12085 'sext' 'tmp_2989' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12086 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57)   --->   "%tmp_3967 = trunc i70 %p_Val2_3_57 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12086 'trunc' 'tmp_3967' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12087 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57)   --->   "%tmp_1866 = or i1 %tmp_3967, %tmp_3965" [S4_4/conv1d.h:1535]   --->   Operation 12087 'or' 'tmp_1866' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12088 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57)   --->   "%tmp_1867 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_57, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12088 'partselect' 'tmp_1867' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12089 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57)   --->   "%tmp_1868 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1867, i1 %tmp_1866)" [S4_4/conv1d.h:1535]   --->   Operation 12089 'bitconcatenate' 'tmp_1868' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12090 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_57 = icmp ne i62 %tmp_1868, 0" [S4_4/conv1d.h:1535]   --->   Operation 12090 'icmp' 'tmp_20_57' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12091 [1/1] (0.80ns)   --->   "%qb_assign_1_57 = and i1 %tmp_20_57, %tmp_3966" [S4_4/conv1d.h:1535]   --->   Operation 12091 'and' 'qb_assign_1_57' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12092 [1/1] (0.00ns)   --->   "%tmp_21_57 = zext i1 %qb_assign_1_57 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12092 'zext' 'tmp_21_57' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp465 = add i8 %tmp_21_57, %tmp_2989" [S4_4/conv1d.h:1541]   --->   Operation 12093 'add' 'tmp465' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12094 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_57 = add i8 %macRegisters_58_V_l, %tmp465" [S4_4/conv1d.h:1541]   --->   Operation 12094 'add' 'p_Val2_7_57' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12095 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_57, i8* %macRegisters_58_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12095 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_70 : Operation 12096 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_1)   --->   "%tmp_3968 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12096 'bitselect' 'tmp_3968' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12097 [1/1] (0.00ns)   --->   "%tmp_2991 = sext i7 %tmp_2990 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12097 'sext' 'tmp_2991' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12098 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_1)   --->   "%tmp_3970 = trunc i70 %p_Val2_3_58_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12098 'trunc' 'tmp_3970' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12099 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_1)   --->   "%tmp_1870 = or i1 %tmp_3970, %tmp_3968" [S4_4/conv1d.h:1535]   --->   Operation 12099 'or' 'tmp_1870' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12100 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_1)   --->   "%tmp_1871 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_58_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12100 'partselect' 'tmp_1871' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12101 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_1)   --->   "%tmp_1872 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1871, i1 %tmp_1870)" [S4_4/conv1d.h:1535]   --->   Operation 12101 'bitconcatenate' 'tmp_1872' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12102 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_58_1 = icmp ne i62 %tmp_1872, 0" [S4_4/conv1d.h:1535]   --->   Operation 12102 'icmp' 'tmp_20_58_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12103 [1/1] (0.80ns)   --->   "%qb_assign_1_58_1 = and i1 %tmp_20_58_1, %tmp_3969" [S4_4/conv1d.h:1535]   --->   Operation 12103 'and' 'qb_assign_1_58_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12104 [1/1] (0.00ns)   --->   "%tmp_21_58_1 = zext i1 %qb_assign_1_58_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12104 'zext' 'tmp_21_58_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp466 = add i8 %tmp_21_58_1, %tmp_2991" [S4_4/conv1d.h:1541]   --->   Operation 12105 'add' 'tmp466' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12106 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_58_1 = add i8 %macRegisters_58_V_l_1, %tmp466" [S4_4/conv1d.h:1541]   --->   Operation 12106 'add' 'p_Val2_7_58_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 12107 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_58_1, i8* %macRegisters_58_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12107 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_70 : Operation 12108 [1/2] (8.66ns)   --->   "%p_Val2_3_58_2 = mul i70 %OP2_V_58_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12108 'mul' 'p_Val2_3_58_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12109 [1/1] (0.00ns)   --->   "%tmp_2992 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_58_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12109 'partselect' 'tmp_2992' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12110 [1/1] (0.00ns)   --->   "%tmp_3972 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12110 'bitselect' 'tmp_3972' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12111 [1/1] (0.00ns)   --->   "%OP2_V_58_3_cast = sext i7 %weights25_m_weights_943 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12111 'sext' 'OP2_V_58_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12112 [2/2] (8.66ns)   --->   "%p_Val2_3_58_3 = mul i70 %OP2_V_58_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12112 'mul' 'p_Val2_3_58_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12113 [1/2] (2.77ns)   --->   "%weights25_m_weights_945 = load i7* %weights25_m_weights_944, align 1" [S4_4/conv1d.h:1529]   --->   Operation 12113 'load' 'weights25_m_weights_945' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_70 : Operation 12114 [1/2] (2.77ns)   --->   "%weights25_m_weights_947 = load i7* %weights25_m_weights_946, align 1" [S4_4/conv1d.h:1529]   --->   Operation 12114 'load' 'weights25_m_weights_947' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_70 : Operation 12115 [1/1] (0.00ns)   --->   "%OP2_V_58_6_cast = sext i7 %weights25_m_weights_949 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12115 'sext' 'OP2_V_58_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12116 [2/2] (8.66ns)   --->   "%p_Val2_3_58_6 = mul i70 %OP2_V_58_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12116 'mul' 'p_Val2_3_58_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12117 [1/1] (0.00ns)   --->   "%OP2_V_58_7_cast = sext i7 %weights25_m_weights_951 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12117 'sext' 'OP2_V_58_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12118 [2/2] (8.66ns)   --->   "%p_Val2_3_58_7 = mul i70 %OP2_V_58_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12118 'mul' 'p_Val2_3_58_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12119 [1/2] (8.66ns)   --->   "%p_Val2_3_58 = mul i70 %OP2_V_59_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12119 'mul' 'p_Val2_3_58' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12120 [1/1] (0.00ns)   --->   "%tmp_3004 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_58, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12120 'partselect' 'tmp_3004' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12121 [1/1] (0.00ns)   --->   "%tmp_3990 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12121 'bitselect' 'tmp_3990' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12122 [1/2] (8.66ns)   --->   "%p_Val2_3_59_1 = mul i70 %OP2_V_59_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12122 'mul' 'p_Val2_3_59_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12123 [1/1] (0.00ns)   --->   "%tmp_3006 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_59_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12123 'partselect' 'tmp_3006' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12124 [1/1] (0.00ns)   --->   "%tmp_3993 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12124 'bitselect' 'tmp_3993' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12125 [1/2] (2.77ns)   --->   "%weights25_m_weights_957 = load i7* %weights25_m_weights_956, align 1" [S4_4/conv1d.h:1529]   --->   Operation 12125 'load' 'weights25_m_weights_957' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_70 : Operation 12126 [1/1] (0.00ns)   --->   "%OP2_V_60_cast = sext i7 %weights25_m_weights_969 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12126 'sext' 'OP2_V_60_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12127 [2/2] (8.66ns)   --->   "%p_Val2_3_59 = mul i70 %OP2_V_60_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12127 'mul' 'p_Val2_3_59' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12128 [1/1] (0.00ns)   --->   "%OP2_V_60_1_cast = sext i7 %weights25_m_weights_971 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12128 'sext' 'OP2_V_60_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12129 [2/2] (8.66ns)   --->   "%p_Val2_3_60_1 = mul i70 %OP2_V_60_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12129 'mul' 'p_Val2_3_60_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12130 [1/1] (0.00ns)   --->   "%OP2_V_60_2_cast = sext i7 %weights25_m_weights_973 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12130 'sext' 'OP2_V_60_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12131 [2/2] (8.66ns)   --->   "%p_Val2_3_60_2 = mul i70 %OP2_V_60_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12131 'mul' 'p_Val2_3_60_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12132 [1/2] (2.77ns)   --->   "%weights25_m_weights_975 = load i7* %weights25_m_weights_974, align 1" [S4_4/conv1d.h:1529]   --->   Operation 12132 'load' 'weights25_m_weights_975' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_70 : Operation 12133 [1/1] (0.00ns)   --->   "%OP2_V_60_4_cast = sext i7 %weights25_m_weights_977 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12133 'sext' 'OP2_V_60_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_70 : Operation 12134 [2/2] (8.66ns)   --->   "%p_Val2_3_60_4 = mul i70 %OP2_V_60_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12134 'mul' 'p_Val2_3_60_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 12135 [1/2] (2.77ns)   --->   "%weights25_m_weights_1017 = load i7* %weights25_m_weights_1016, align 1" [S4_4/conv1d.h:1529]   --->   Operation 12135 'load' 'weights25_m_weights_1017' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_70 : Operation 12136 [1/2] (2.77ns)   --->   "%weights25_m_weights_1019 = load i7* %weights25_m_weights_1018, align 1" [S4_4/conv1d.h:1529]   --->   Operation 12136 'load' 'weights25_m_weights_1019' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 71 <SV = 67> <Delay = 8.66>
ST_71 : Operation 12137 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_55_7, i8* %macRegisters_55_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12137 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_71 : Operation 12138 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_5)   --->   "%tmp_3932 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12138 'bitselect' 'tmp_3932' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12139 [1/1] (0.00ns)   --->   "%tmp_2967 = sext i7 %tmp_2966 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12139 'sext' 'tmp_2967' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12140 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_5)   --->   "%tmp_3934 = trunc i70 %p_Val2_3_56_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12140 'trunc' 'tmp_3934' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12141 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_5)   --->   "%tmp_1822 = or i1 %tmp_3934, %tmp_3932" [S4_4/conv1d.h:1535]   --->   Operation 12141 'or' 'tmp_1822' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12142 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_5)   --->   "%tmp_1823 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_56_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12142 'partselect' 'tmp_1823' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12143 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_5)   --->   "%tmp_1824 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1823, i1 %tmp_1822)" [S4_4/conv1d.h:1535]   --->   Operation 12143 'bitconcatenate' 'tmp_1824' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12144 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_56_5 = icmp ne i62 %tmp_1824, 0" [S4_4/conv1d.h:1535]   --->   Operation 12144 'icmp' 'tmp_20_56_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12145 [1/1] (0.80ns)   --->   "%qb_assign_1_56_5 = and i1 %tmp_20_56_5, %tmp_3933" [S4_4/conv1d.h:1535]   --->   Operation 12145 'and' 'qb_assign_1_56_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12146 [1/1] (0.00ns)   --->   "%tmp_21_56_5 = zext i1 %qb_assign_1_56_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12146 'zext' 'tmp_21_56_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp454 = add i8 %tmp_21_56_5, %tmp_2967" [S4_4/conv1d.h:1541]   --->   Operation 12147 'add' 'tmp454' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12148 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_56_5 = add i8 %macRegisters_56_V_l_5, %tmp454" [S4_4/conv1d.h:1541]   --->   Operation 12148 'add' 'p_Val2_7_56_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12149 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_56_5, i8* %macRegisters_56_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12149 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_71 : Operation 12150 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_6)   --->   "%tmp_3935 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12150 'bitselect' 'tmp_3935' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12151 [1/1] (0.00ns)   --->   "%tmp_2969 = sext i7 %tmp_2968 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12151 'sext' 'tmp_2969' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12152 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_6)   --->   "%tmp_3937 = trunc i70 %p_Val2_3_56_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12152 'trunc' 'tmp_3937' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12153 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_6)   --->   "%tmp_1826 = or i1 %tmp_3937, %tmp_3935" [S4_4/conv1d.h:1535]   --->   Operation 12153 'or' 'tmp_1826' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12154 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_6)   --->   "%tmp_1827 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_56_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12154 'partselect' 'tmp_1827' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12155 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_6)   --->   "%tmp_1828 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1827, i1 %tmp_1826)" [S4_4/conv1d.h:1535]   --->   Operation 12155 'bitconcatenate' 'tmp_1828' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12156 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_56_6 = icmp ne i62 %tmp_1828, 0" [S4_4/conv1d.h:1535]   --->   Operation 12156 'icmp' 'tmp_20_56_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12157 [1/1] (0.80ns)   --->   "%qb_assign_1_56_6 = and i1 %tmp_20_56_6, %tmp_3936" [S4_4/conv1d.h:1535]   --->   Operation 12157 'and' 'qb_assign_1_56_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12158 [1/1] (0.00ns)   --->   "%tmp_21_56_6 = zext i1 %qb_assign_1_56_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12158 'zext' 'tmp_21_56_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp455 = add i8 %tmp_21_56_6, %tmp_2969" [S4_4/conv1d.h:1541]   --->   Operation 12159 'add' 'tmp455' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12160 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_56_6 = add i8 %macRegisters_56_V_l_6, %tmp455" [S4_4/conv1d.h:1541]   --->   Operation 12160 'add' 'p_Val2_7_56_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12161 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_56_6, i8* %macRegisters_56_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12161 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_71 : Operation 12162 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_7)   --->   "%tmp_3938 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_56_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12162 'bitselect' 'tmp_3938' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12163 [1/1] (0.00ns)   --->   "%tmp_2971 = sext i7 %tmp_2970 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12163 'sext' 'tmp_2971' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12164 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_7)   --->   "%tmp_3940 = trunc i70 %p_Val2_3_56_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12164 'trunc' 'tmp_3940' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12165 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_7)   --->   "%tmp_1830 = or i1 %tmp_3940, %tmp_3938" [S4_4/conv1d.h:1535]   --->   Operation 12165 'or' 'tmp_1830' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12166 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_7)   --->   "%tmp_1831 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_56_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12166 'partselect' 'tmp_1831' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12167 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_56_7)   --->   "%tmp_1832 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1831, i1 %tmp_1830)" [S4_4/conv1d.h:1535]   --->   Operation 12167 'bitconcatenate' 'tmp_1832' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12168 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_56_7 = icmp ne i62 %tmp_1832, 0" [S4_4/conv1d.h:1535]   --->   Operation 12168 'icmp' 'tmp_20_56_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12169 [1/1] (0.80ns)   --->   "%qb_assign_1_56_7 = and i1 %tmp_20_56_7, %tmp_3939" [S4_4/conv1d.h:1535]   --->   Operation 12169 'and' 'qb_assign_1_56_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12170 [1/1] (0.00ns)   --->   "%tmp_21_56_7 = zext i1 %qb_assign_1_56_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12170 'zext' 'tmp_21_56_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp456 = add i8 %tmp_21_56_7, %tmp_2971" [S4_4/conv1d.h:1541]   --->   Operation 12171 'add' 'tmp456' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12172 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_56_7 = add i8 %macRegisters_56_V_l_7, %tmp456" [S4_4/conv1d.h:1541]   --->   Operation 12172 'add' 'p_Val2_7_56_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12173 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_3)   --->   "%tmp_3950 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12173 'bitselect' 'tmp_3950' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12174 [1/1] (0.00ns)   --->   "%tmp_2979 = sext i7 %tmp_2978 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12174 'sext' 'tmp_2979' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12175 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_3)   --->   "%tmp_3952 = trunc i70 %p_Val2_3_57_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12175 'trunc' 'tmp_3952' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12176 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_3)   --->   "%tmp_1846 = or i1 %tmp_3952, %tmp_3950" [S4_4/conv1d.h:1535]   --->   Operation 12176 'or' 'tmp_1846' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12177 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_3)   --->   "%tmp_1847 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_57_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12177 'partselect' 'tmp_1847' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12178 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_3)   --->   "%tmp_1848 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1847, i1 %tmp_1846)" [S4_4/conv1d.h:1535]   --->   Operation 12178 'bitconcatenate' 'tmp_1848' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12179 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_57_3 = icmp ne i62 %tmp_1848, 0" [S4_4/conv1d.h:1535]   --->   Operation 12179 'icmp' 'tmp_20_57_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12180 [1/1] (0.80ns)   --->   "%qb_assign_1_57_3 = and i1 %tmp_20_57_3, %tmp_3951" [S4_4/conv1d.h:1535]   --->   Operation 12180 'and' 'qb_assign_1_57_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12181 [1/1] (0.00ns)   --->   "%tmp_21_57_3 = zext i1 %qb_assign_1_57_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12181 'zext' 'tmp_21_57_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp460 = add i8 %tmp_21_57_3, %tmp_2979" [S4_4/conv1d.h:1541]   --->   Operation 12182 'add' 'tmp460' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12183 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_57_3 = add i8 %macRegisters_57_V_l_3, %tmp460" [S4_4/conv1d.h:1541]   --->   Operation 12183 'add' 'p_Val2_7_57_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12184 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_57_3, i8* %macRegisters_57_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12184 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_71 : Operation 12185 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_4)   --->   "%tmp_3953 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12185 'bitselect' 'tmp_3953' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12186 [1/1] (0.00ns)   --->   "%tmp_2981 = sext i7 %tmp_2980 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12186 'sext' 'tmp_2981' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12187 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_4)   --->   "%tmp_3955 = trunc i70 %p_Val2_3_57_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12187 'trunc' 'tmp_3955' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12188 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_4)   --->   "%tmp_1850 = or i1 %tmp_3955, %tmp_3953" [S4_4/conv1d.h:1535]   --->   Operation 12188 'or' 'tmp_1850' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12189 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_4)   --->   "%tmp_1851 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_57_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12189 'partselect' 'tmp_1851' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12190 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_4)   --->   "%tmp_1852 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1851, i1 %tmp_1850)" [S4_4/conv1d.h:1535]   --->   Operation 12190 'bitconcatenate' 'tmp_1852' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12191 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_57_4 = icmp ne i62 %tmp_1852, 0" [S4_4/conv1d.h:1535]   --->   Operation 12191 'icmp' 'tmp_20_57_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12192 [1/1] (0.80ns)   --->   "%qb_assign_1_57_4 = and i1 %tmp_20_57_4, %tmp_3954" [S4_4/conv1d.h:1535]   --->   Operation 12192 'and' 'qb_assign_1_57_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12193 [1/1] (0.00ns)   --->   "%tmp_21_57_4 = zext i1 %qb_assign_1_57_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12193 'zext' 'tmp_21_57_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp461 = add i8 %tmp_21_57_4, %tmp_2981" [S4_4/conv1d.h:1541]   --->   Operation 12194 'add' 'tmp461' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12195 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_57_4 = add i8 %macRegisters_57_V_l_4, %tmp461" [S4_4/conv1d.h:1541]   --->   Operation 12195 'add' 'p_Val2_7_57_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12196 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_57_4, i8* %macRegisters_57_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12196 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_71 : Operation 12197 [1/2] (8.66ns)   --->   "%p_Val2_3_57_5 = mul i70 %OP2_V_57_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12197 'mul' 'p_Val2_3_57_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12198 [1/1] (0.00ns)   --->   "%tmp_2982 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_57_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12198 'partselect' 'tmp_2982' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12199 [1/1] (0.00ns)   --->   "%tmp_3957 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12199 'bitselect' 'tmp_3957' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12200 [1/1] (0.00ns)   --->   "%OP2_V_57_6_cast = sext i7 %weights25_m_weights_933 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12200 'sext' 'OP2_V_57_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12201 [2/2] (8.66ns)   --->   "%p_Val2_3_57_6 = mul i70 %OP2_V_57_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12201 'mul' 'p_Val2_3_57_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12202 [1/1] (0.00ns)   --->   "%OP2_V_57_7_cast = sext i7 %weights25_m_weights_935 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12202 'sext' 'OP2_V_57_7_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12203 [2/2] (8.66ns)   --->   "%p_Val2_3_57_7 = mul i70 %OP2_V_57_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12203 'mul' 'p_Val2_3_57_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12204 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_2)   --->   "%tmp_3971 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12204 'bitselect' 'tmp_3971' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12205 [1/1] (0.00ns)   --->   "%tmp_2993 = sext i7 %tmp_2992 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12205 'sext' 'tmp_2993' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12206 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_2)   --->   "%tmp_3973 = trunc i70 %p_Val2_3_58_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12206 'trunc' 'tmp_3973' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12207 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_2)   --->   "%tmp_1874 = or i1 %tmp_3973, %tmp_3971" [S4_4/conv1d.h:1535]   --->   Operation 12207 'or' 'tmp_1874' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12208 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_2)   --->   "%tmp_1875 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_58_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12208 'partselect' 'tmp_1875' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12209 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_2)   --->   "%tmp_1876 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1875, i1 %tmp_1874)" [S4_4/conv1d.h:1535]   --->   Operation 12209 'bitconcatenate' 'tmp_1876' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12210 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_58_2 = icmp ne i62 %tmp_1876, 0" [S4_4/conv1d.h:1535]   --->   Operation 12210 'icmp' 'tmp_20_58_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12211 [1/1] (0.80ns)   --->   "%qb_assign_1_58_2 = and i1 %tmp_20_58_2, %tmp_3972" [S4_4/conv1d.h:1535]   --->   Operation 12211 'and' 'qb_assign_1_58_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12212 [1/1] (0.00ns)   --->   "%tmp_21_58_2 = zext i1 %qb_assign_1_58_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12212 'zext' 'tmp_21_58_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp467 = add i8 %tmp_21_58_2, %tmp_2993" [S4_4/conv1d.h:1541]   --->   Operation 12213 'add' 'tmp467' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12214 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_58_2 = add i8 %macRegisters_58_V_l_2, %tmp467" [S4_4/conv1d.h:1541]   --->   Operation 12214 'add' 'p_Val2_7_58_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12215 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_58_2, i8* %macRegisters_58_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12215 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_71 : Operation 12216 [1/2] (8.66ns)   --->   "%p_Val2_3_58_3 = mul i70 %OP2_V_58_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12216 'mul' 'p_Val2_3_58_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12217 [1/1] (0.00ns)   --->   "%tmp_2994 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_58_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12217 'partselect' 'tmp_2994' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12218 [1/1] (0.00ns)   --->   "%tmp_3975 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12218 'bitselect' 'tmp_3975' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12219 [1/1] (0.00ns)   --->   "%OP2_V_58_4_cast = sext i7 %weights25_m_weights_945 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12219 'sext' 'OP2_V_58_4_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12220 [2/2] (8.66ns)   --->   "%p_Val2_3_58_4 = mul i70 %OP2_V_58_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12220 'mul' 'p_Val2_3_58_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12221 [1/1] (0.00ns)   --->   "%OP2_V_58_5_cast = sext i7 %weights25_m_weights_947 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12221 'sext' 'OP2_V_58_5_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12222 [2/2] (8.66ns)   --->   "%p_Val2_3_58_5 = mul i70 %OP2_V_58_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12222 'mul' 'p_Val2_3_58_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12223 [1/2] (8.66ns)   --->   "%p_Val2_3_58_6 = mul i70 %OP2_V_58_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12223 'mul' 'p_Val2_3_58_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12224 [1/1] (0.00ns)   --->   "%tmp_3000 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_58_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12224 'partselect' 'tmp_3000' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12225 [1/1] (0.00ns)   --->   "%tmp_3984 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12225 'bitselect' 'tmp_3984' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12226 [1/2] (8.66ns)   --->   "%p_Val2_3_58_7 = mul i70 %OP2_V_58_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12226 'mul' 'p_Val2_3_58_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12227 [1/1] (0.00ns)   --->   "%tmp_3002 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_58_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12227 'partselect' 'tmp_3002' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12228 [1/1] (0.00ns)   --->   "%tmp_3987 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12228 'bitselect' 'tmp_3987' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12229 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58)   --->   "%tmp_3989 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12229 'bitselect' 'tmp_3989' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12230 [1/1] (0.00ns)   --->   "%tmp_3005 = sext i7 %tmp_3004 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12230 'sext' 'tmp_3005' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12231 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58)   --->   "%tmp_3991 = trunc i70 %p_Val2_3_58 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12231 'trunc' 'tmp_3991' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12232 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58)   --->   "%tmp_1898 = or i1 %tmp_3991, %tmp_3989" [S4_4/conv1d.h:1535]   --->   Operation 12232 'or' 'tmp_1898' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12233 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58)   --->   "%tmp_1899 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_58, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12233 'partselect' 'tmp_1899' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12234 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58)   --->   "%tmp_1900 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1899, i1 %tmp_1898)" [S4_4/conv1d.h:1535]   --->   Operation 12234 'bitconcatenate' 'tmp_1900' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12235 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_58 = icmp ne i62 %tmp_1900, 0" [S4_4/conv1d.h:1535]   --->   Operation 12235 'icmp' 'tmp_20_58' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12236 [1/1] (0.80ns)   --->   "%qb_assign_1_58 = and i1 %tmp_20_58, %tmp_3990" [S4_4/conv1d.h:1535]   --->   Operation 12236 'and' 'qb_assign_1_58' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12237 [1/1] (0.00ns)   --->   "%tmp_21_58 = zext i1 %qb_assign_1_58 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12237 'zext' 'tmp_21_58' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp473 = add i8 %tmp_21_58, %tmp_3005" [S4_4/conv1d.h:1541]   --->   Operation 12238 'add' 'tmp473' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12239 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_58 = add i8 %macRegisters_59_V_l, %tmp473" [S4_4/conv1d.h:1541]   --->   Operation 12239 'add' 'p_Val2_7_58' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12240 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_58, i8* %macRegisters_59_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12240 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_71 : Operation 12241 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_1)   --->   "%tmp_3992 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12241 'bitselect' 'tmp_3992' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12242 [1/1] (0.00ns)   --->   "%tmp_3007 = sext i7 %tmp_3006 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12242 'sext' 'tmp_3007' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12243 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_1)   --->   "%tmp_3994 = trunc i70 %p_Val2_3_59_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12243 'trunc' 'tmp_3994' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12244 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_1)   --->   "%tmp_1902 = or i1 %tmp_3994, %tmp_3992" [S4_4/conv1d.h:1535]   --->   Operation 12244 'or' 'tmp_1902' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12245 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_1)   --->   "%tmp_1903 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_59_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12245 'partselect' 'tmp_1903' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12246 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_1)   --->   "%tmp_1904 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1903, i1 %tmp_1902)" [S4_4/conv1d.h:1535]   --->   Operation 12246 'bitconcatenate' 'tmp_1904' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12247 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_59_1 = icmp ne i62 %tmp_1904, 0" [S4_4/conv1d.h:1535]   --->   Operation 12247 'icmp' 'tmp_20_59_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12248 [1/1] (0.80ns)   --->   "%qb_assign_1_59_1 = and i1 %tmp_20_59_1, %tmp_3993" [S4_4/conv1d.h:1535]   --->   Operation 12248 'and' 'qb_assign_1_59_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12249 [1/1] (0.00ns)   --->   "%tmp_21_59_1 = zext i1 %qb_assign_1_59_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12249 'zext' 'tmp_21_59_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp474 = add i8 %tmp_21_59_1, %tmp_3007" [S4_4/conv1d.h:1541]   --->   Operation 12250 'add' 'tmp474' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12251 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_59_1 = add i8 %macRegisters_59_V_l_1, %tmp474" [S4_4/conv1d.h:1541]   --->   Operation 12251 'add' 'p_Val2_7_59_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 12252 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_59_1, i8* %macRegisters_59_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12252 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_71 : Operation 12253 [1/1] (0.00ns)   --->   "%OP2_V_59_2_cast = sext i7 %weights25_m_weights_957 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12253 'sext' 'OP2_V_59_2_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12254 [2/2] (8.66ns)   --->   "%p_Val2_3_59_2 = mul i70 %OP2_V_59_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12254 'mul' 'p_Val2_3_59_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12255 [1/2] (8.66ns)   --->   "%p_Val2_3_59 = mul i70 %OP2_V_60_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12255 'mul' 'p_Val2_3_59' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12256 [1/1] (0.00ns)   --->   "%tmp_3020 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_59, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12256 'partselect' 'tmp_3020' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12257 [1/1] (0.00ns)   --->   "%tmp_4014 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12257 'bitselect' 'tmp_4014' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12258 [1/2] (8.66ns)   --->   "%p_Val2_3_60_1 = mul i70 %OP2_V_60_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12258 'mul' 'p_Val2_3_60_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12259 [1/1] (0.00ns)   --->   "%tmp_3022 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_60_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12259 'partselect' 'tmp_3022' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12260 [1/1] (0.00ns)   --->   "%tmp_4017 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12260 'bitselect' 'tmp_4017' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12261 [1/2] (8.66ns)   --->   "%p_Val2_3_60_2 = mul i70 %OP2_V_60_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12261 'mul' 'p_Val2_3_60_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12262 [1/1] (0.00ns)   --->   "%tmp_3024 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_60_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12262 'partselect' 'tmp_3024' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12263 [1/1] (0.00ns)   --->   "%tmp_4020 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12263 'bitselect' 'tmp_4020' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12264 [1/1] (0.00ns)   --->   "%OP2_V_60_3_cast = sext i7 %weights25_m_weights_975 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12264 'sext' 'OP2_V_60_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12265 [2/2] (8.66ns)   --->   "%p_Val2_3_60_3 = mul i70 %OP2_V_60_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12265 'mul' 'p_Val2_3_60_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12266 [1/2] (8.66ns)   --->   "%p_Val2_3_60_4 = mul i70 %OP2_V_60_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12266 'mul' 'p_Val2_3_60_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12267 [1/1] (0.00ns)   --->   "%tmp_3028 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_60_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12267 'partselect' 'tmp_3028' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12268 [1/1] (0.00ns)   --->   "%tmp_4026 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12268 'bitselect' 'tmp_4026' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12269 [1/1] (0.00ns)   --->   "%OP2_V_63_cast = sext i7 %weights25_m_weights_1017 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12269 'sext' 'OP2_V_63_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12270 [2/2] (8.66ns)   --->   "%p_Val2_3_62 = mul i70 %OP2_V_63_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12270 'mul' 'p_Val2_3_62' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 12271 [1/1] (0.00ns)   --->   "%OP2_V_63_1_cast = sext i7 %weights25_m_weights_1019 to i70" [S4_4/conv1d.h:1535]   --->   Operation 12271 'sext' 'OP2_V_63_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_71 : Operation 12272 [2/2] (8.66ns)   --->   "%p_Val2_3_63_1 = mul i70 %OP2_V_63_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12272 'mul' 'p_Val2_3_63_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 68> <Delay = 8.66>
ST_72 : Operation 12273 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_56_7, i8* %macRegisters_56_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12273 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_72 : Operation 12274 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_5)   --->   "%tmp_3956 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12274 'bitselect' 'tmp_3956' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12275 [1/1] (0.00ns)   --->   "%tmp_2983 = sext i7 %tmp_2982 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12275 'sext' 'tmp_2983' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12276 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_5)   --->   "%tmp_3958 = trunc i70 %p_Val2_3_57_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12276 'trunc' 'tmp_3958' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12277 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_5)   --->   "%tmp_1854 = or i1 %tmp_3958, %tmp_3956" [S4_4/conv1d.h:1535]   --->   Operation 12277 'or' 'tmp_1854' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12278 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_5)   --->   "%tmp_1855 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_57_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12278 'partselect' 'tmp_1855' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12279 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_5)   --->   "%tmp_1856 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1855, i1 %tmp_1854)" [S4_4/conv1d.h:1535]   --->   Operation 12279 'bitconcatenate' 'tmp_1856' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12280 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_57_5 = icmp ne i62 %tmp_1856, 0" [S4_4/conv1d.h:1535]   --->   Operation 12280 'icmp' 'tmp_20_57_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12281 [1/1] (0.80ns)   --->   "%qb_assign_1_57_5 = and i1 %tmp_20_57_5, %tmp_3957" [S4_4/conv1d.h:1535]   --->   Operation 12281 'and' 'qb_assign_1_57_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12282 [1/1] (0.00ns)   --->   "%tmp_21_57_5 = zext i1 %qb_assign_1_57_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12282 'zext' 'tmp_21_57_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp462 = add i8 %tmp_21_57_5, %tmp_2983" [S4_4/conv1d.h:1541]   --->   Operation 12283 'add' 'tmp462' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12284 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_57_5 = add i8 %macRegisters_57_V_l_5, %tmp462" [S4_4/conv1d.h:1541]   --->   Operation 12284 'add' 'p_Val2_7_57_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12285 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_57_5, i8* %macRegisters_57_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12285 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_72 : Operation 12286 [1/2] (8.66ns)   --->   "%p_Val2_3_57_6 = mul i70 %OP2_V_57_6_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12286 'mul' 'p_Val2_3_57_6' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12287 [1/1] (0.00ns)   --->   "%tmp_2984 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_57_6, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12287 'partselect' 'tmp_2984' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12288 [1/1] (0.00ns)   --->   "%tmp_3960 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_6, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12288 'bitselect' 'tmp_3960' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12289 [1/2] (8.66ns)   --->   "%p_Val2_3_57_7 = mul i70 %OP2_V_57_7_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12289 'mul' 'p_Val2_3_57_7' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12290 [1/1] (0.00ns)   --->   "%tmp_2986 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_57_7, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12290 'partselect' 'tmp_2986' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12291 [1/1] (0.00ns)   --->   "%tmp_3963 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_7, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12291 'bitselect' 'tmp_3963' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12292 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_3)   --->   "%tmp_3974 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12292 'bitselect' 'tmp_3974' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12293 [1/1] (0.00ns)   --->   "%tmp_2995 = sext i7 %tmp_2994 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12293 'sext' 'tmp_2995' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12294 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_3)   --->   "%tmp_3976 = trunc i70 %p_Val2_3_58_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12294 'trunc' 'tmp_3976' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12295 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_3)   --->   "%tmp_1878 = or i1 %tmp_3976, %tmp_3974" [S4_4/conv1d.h:1535]   --->   Operation 12295 'or' 'tmp_1878' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12296 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_3)   --->   "%tmp_1879 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_58_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12296 'partselect' 'tmp_1879' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12297 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_3)   --->   "%tmp_1880 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1879, i1 %tmp_1878)" [S4_4/conv1d.h:1535]   --->   Operation 12297 'bitconcatenate' 'tmp_1880' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12298 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_58_3 = icmp ne i62 %tmp_1880, 0" [S4_4/conv1d.h:1535]   --->   Operation 12298 'icmp' 'tmp_20_58_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12299 [1/1] (0.80ns)   --->   "%qb_assign_1_58_3 = and i1 %tmp_20_58_3, %tmp_3975" [S4_4/conv1d.h:1535]   --->   Operation 12299 'and' 'qb_assign_1_58_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12300 [1/1] (0.00ns)   --->   "%tmp_21_58_3 = zext i1 %qb_assign_1_58_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12300 'zext' 'tmp_21_58_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp468 = add i8 %tmp_21_58_3, %tmp_2995" [S4_4/conv1d.h:1541]   --->   Operation 12301 'add' 'tmp468' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12302 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_58_3 = add i8 %macRegisters_58_V_l_3, %tmp468" [S4_4/conv1d.h:1541]   --->   Operation 12302 'add' 'p_Val2_7_58_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12303 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_58_3, i8* %macRegisters_58_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12303 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_72 : Operation 12304 [1/2] (8.66ns)   --->   "%p_Val2_3_58_4 = mul i70 %OP2_V_58_4_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12304 'mul' 'p_Val2_3_58_4' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12305 [1/1] (0.00ns)   --->   "%tmp_2996 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_58_4, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12305 'partselect' 'tmp_2996' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12306 [1/1] (0.00ns)   --->   "%tmp_3978 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_4, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12306 'bitselect' 'tmp_3978' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12307 [1/2] (8.66ns)   --->   "%p_Val2_3_58_5 = mul i70 %OP2_V_58_5_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12307 'mul' 'p_Val2_3_58_5' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12308 [1/1] (0.00ns)   --->   "%tmp_2998 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_58_5, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12308 'partselect' 'tmp_2998' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12309 [1/1] (0.00ns)   --->   "%tmp_3981 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_5, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12309 'bitselect' 'tmp_3981' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12310 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_6)   --->   "%tmp_3983 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12310 'bitselect' 'tmp_3983' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12311 [1/1] (0.00ns)   --->   "%tmp_3001 = sext i7 %tmp_3000 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12311 'sext' 'tmp_3001' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12312 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_6)   --->   "%tmp_3985 = trunc i70 %p_Val2_3_58_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12312 'trunc' 'tmp_3985' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12313 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_6)   --->   "%tmp_1890 = or i1 %tmp_3985, %tmp_3983" [S4_4/conv1d.h:1535]   --->   Operation 12313 'or' 'tmp_1890' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12314 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_6)   --->   "%tmp_1891 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_58_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12314 'partselect' 'tmp_1891' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12315 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_6)   --->   "%tmp_1892 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1891, i1 %tmp_1890)" [S4_4/conv1d.h:1535]   --->   Operation 12315 'bitconcatenate' 'tmp_1892' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12316 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_58_6 = icmp ne i62 %tmp_1892, 0" [S4_4/conv1d.h:1535]   --->   Operation 12316 'icmp' 'tmp_20_58_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12317 [1/1] (0.80ns)   --->   "%qb_assign_1_58_6 = and i1 %tmp_20_58_6, %tmp_3984" [S4_4/conv1d.h:1535]   --->   Operation 12317 'and' 'qb_assign_1_58_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12318 [1/1] (0.00ns)   --->   "%tmp_21_58_6 = zext i1 %qb_assign_1_58_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12318 'zext' 'tmp_21_58_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp471 = add i8 %tmp_21_58_6, %tmp_3001" [S4_4/conv1d.h:1541]   --->   Operation 12319 'add' 'tmp471' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12320 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_58_6 = add i8 %macRegisters_58_V_l_6, %tmp471" [S4_4/conv1d.h:1541]   --->   Operation 12320 'add' 'p_Val2_7_58_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12321 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_7)   --->   "%tmp_3986 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12321 'bitselect' 'tmp_3986' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12322 [1/1] (0.00ns)   --->   "%tmp_3003 = sext i7 %tmp_3002 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12322 'sext' 'tmp_3003' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12323 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_7)   --->   "%tmp_3988 = trunc i70 %p_Val2_3_58_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12323 'trunc' 'tmp_3988' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12324 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_7)   --->   "%tmp_1894 = or i1 %tmp_3988, %tmp_3986" [S4_4/conv1d.h:1535]   --->   Operation 12324 'or' 'tmp_1894' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12325 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_7)   --->   "%tmp_1895 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_58_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12325 'partselect' 'tmp_1895' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12326 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_7)   --->   "%tmp_1896 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1895, i1 %tmp_1894)" [S4_4/conv1d.h:1535]   --->   Operation 12326 'bitconcatenate' 'tmp_1896' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12327 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_58_7 = icmp ne i62 %tmp_1896, 0" [S4_4/conv1d.h:1535]   --->   Operation 12327 'icmp' 'tmp_20_58_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12328 [1/1] (0.80ns)   --->   "%qb_assign_1_58_7 = and i1 %tmp_20_58_7, %tmp_3987" [S4_4/conv1d.h:1535]   --->   Operation 12328 'and' 'qb_assign_1_58_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12329 [1/1] (0.00ns)   --->   "%tmp_21_58_7 = zext i1 %qb_assign_1_58_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12329 'zext' 'tmp_21_58_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp472 = add i8 %tmp_21_58_7, %tmp_3003" [S4_4/conv1d.h:1541]   --->   Operation 12330 'add' 'tmp472' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12331 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_58_7 = add i8 %macRegisters_58_V_l_7, %tmp472" [S4_4/conv1d.h:1541]   --->   Operation 12331 'add' 'p_Val2_7_58_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12332 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_58_7, i8* %macRegisters_58_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12332 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_72 : Operation 12333 [1/2] (8.66ns)   --->   "%p_Val2_3_59_2 = mul i70 %OP2_V_59_2_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12333 'mul' 'p_Val2_3_59_2' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12334 [1/1] (0.00ns)   --->   "%tmp_3008 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_59_2, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12334 'partselect' 'tmp_3008' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12335 [1/1] (0.00ns)   --->   "%tmp_3996 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_2, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12335 'bitselect' 'tmp_3996' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12336 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59)   --->   "%tmp_4013 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12336 'bitselect' 'tmp_4013' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12337 [1/1] (0.00ns)   --->   "%tmp_3021 = sext i7 %tmp_3020 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12337 'sext' 'tmp_3021' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12338 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59)   --->   "%tmp_4015 = trunc i70 %p_Val2_3_59 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12338 'trunc' 'tmp_4015' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12339 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59)   --->   "%tmp_1930 = or i1 %tmp_4015, %tmp_4013" [S4_4/conv1d.h:1535]   --->   Operation 12339 'or' 'tmp_1930' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12340 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59)   --->   "%tmp_1931 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_59, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12340 'partselect' 'tmp_1931' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12341 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59)   --->   "%tmp_1932 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1931, i1 %tmp_1930)" [S4_4/conv1d.h:1535]   --->   Operation 12341 'bitconcatenate' 'tmp_1932' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12342 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_59 = icmp ne i62 %tmp_1932, 0" [S4_4/conv1d.h:1535]   --->   Operation 12342 'icmp' 'tmp_20_59' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12343 [1/1] (0.80ns)   --->   "%qb_assign_1_59 = and i1 %tmp_20_59, %tmp_4014" [S4_4/conv1d.h:1535]   --->   Operation 12343 'and' 'qb_assign_1_59' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12344 [1/1] (0.00ns)   --->   "%tmp_21_59 = zext i1 %qb_assign_1_59 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12344 'zext' 'tmp_21_59' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp481 = add i8 %tmp_21_59, %tmp_3021" [S4_4/conv1d.h:1541]   --->   Operation 12345 'add' 'tmp481' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12346 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_59 = add i8 %macRegisters_60_V_l, %tmp481" [S4_4/conv1d.h:1541]   --->   Operation 12346 'add' 'p_Val2_7_59' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12347 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_59, i8* %macRegisters_60_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12347 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_72 : Operation 12348 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_1)   --->   "%tmp_4016 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12348 'bitselect' 'tmp_4016' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12349 [1/1] (0.00ns)   --->   "%tmp_3023 = sext i7 %tmp_3022 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12349 'sext' 'tmp_3023' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12350 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_1)   --->   "%tmp_4018 = trunc i70 %p_Val2_3_60_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12350 'trunc' 'tmp_4018' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12351 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_1)   --->   "%tmp_1934 = or i1 %tmp_4018, %tmp_4016" [S4_4/conv1d.h:1535]   --->   Operation 12351 'or' 'tmp_1934' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12352 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_1)   --->   "%tmp_1935 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_60_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12352 'partselect' 'tmp_1935' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12353 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_1)   --->   "%tmp_1936 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1935, i1 %tmp_1934)" [S4_4/conv1d.h:1535]   --->   Operation 12353 'bitconcatenate' 'tmp_1936' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12354 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_60_1 = icmp ne i62 %tmp_1936, 0" [S4_4/conv1d.h:1535]   --->   Operation 12354 'icmp' 'tmp_20_60_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12355 [1/1] (0.80ns)   --->   "%qb_assign_1_60_1 = and i1 %tmp_20_60_1, %tmp_4017" [S4_4/conv1d.h:1535]   --->   Operation 12355 'and' 'qb_assign_1_60_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12356 [1/1] (0.00ns)   --->   "%tmp_21_60_1 = zext i1 %qb_assign_1_60_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12356 'zext' 'tmp_21_60_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp482 = add i8 %tmp_21_60_1, %tmp_3023" [S4_4/conv1d.h:1541]   --->   Operation 12357 'add' 'tmp482' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12358 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_60_1 = add i8 %macRegisters_60_V_l_1, %tmp482" [S4_4/conv1d.h:1541]   --->   Operation 12358 'add' 'p_Val2_7_60_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12359 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_2)   --->   "%tmp_4019 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12359 'bitselect' 'tmp_4019' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12360 [1/1] (0.00ns)   --->   "%tmp_3025 = sext i7 %tmp_3024 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12360 'sext' 'tmp_3025' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12361 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_2)   --->   "%tmp_4021 = trunc i70 %p_Val2_3_60_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12361 'trunc' 'tmp_4021' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12362 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_2)   --->   "%tmp_1938 = or i1 %tmp_4021, %tmp_4019" [S4_4/conv1d.h:1535]   --->   Operation 12362 'or' 'tmp_1938' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12363 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_2)   --->   "%tmp_1939 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_60_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12363 'partselect' 'tmp_1939' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12364 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_2)   --->   "%tmp_1940 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1939, i1 %tmp_1938)" [S4_4/conv1d.h:1535]   --->   Operation 12364 'bitconcatenate' 'tmp_1940' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12365 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_60_2 = icmp ne i62 %tmp_1940, 0" [S4_4/conv1d.h:1535]   --->   Operation 12365 'icmp' 'tmp_20_60_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12366 [1/1] (0.80ns)   --->   "%qb_assign_1_60_2 = and i1 %tmp_20_60_2, %tmp_4020" [S4_4/conv1d.h:1535]   --->   Operation 12366 'and' 'qb_assign_1_60_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12367 [1/1] (0.00ns)   --->   "%tmp_21_60_2 = zext i1 %qb_assign_1_60_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12367 'zext' 'tmp_21_60_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp483 = add i8 %tmp_21_60_2, %tmp_3025" [S4_4/conv1d.h:1541]   --->   Operation 12368 'add' 'tmp483' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12369 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_60_2 = add i8 %macRegisters_60_V_l_2, %tmp483" [S4_4/conv1d.h:1541]   --->   Operation 12369 'add' 'p_Val2_7_60_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12370 [1/2] (8.66ns)   --->   "%p_Val2_3_60_3 = mul i70 %OP2_V_60_3_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12370 'mul' 'p_Val2_3_60_3' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12371 [1/1] (0.00ns)   --->   "%tmp_3026 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_60_3, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12371 'partselect' 'tmp_3026' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12372 [1/1] (0.00ns)   --->   "%tmp_4023 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_3, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12372 'bitselect' 'tmp_4023' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12373 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_4)   --->   "%tmp_4025 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12373 'bitselect' 'tmp_4025' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12374 [1/1] (0.00ns)   --->   "%tmp_3029 = sext i7 %tmp_3028 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12374 'sext' 'tmp_3029' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12375 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_4)   --->   "%tmp_4027 = trunc i70 %p_Val2_3_60_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12375 'trunc' 'tmp_4027' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12376 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_4)   --->   "%tmp_1946 = or i1 %tmp_4027, %tmp_4025" [S4_4/conv1d.h:1535]   --->   Operation 12376 'or' 'tmp_1946' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12377 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_4)   --->   "%tmp_1947 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_60_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12377 'partselect' 'tmp_1947' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12378 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_4)   --->   "%tmp_1948 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1947, i1 %tmp_1946)" [S4_4/conv1d.h:1535]   --->   Operation 12378 'bitconcatenate' 'tmp_1948' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12379 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_60_4 = icmp ne i62 %tmp_1948, 0" [S4_4/conv1d.h:1535]   --->   Operation 12379 'icmp' 'tmp_20_60_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12380 [1/1] (0.80ns)   --->   "%qb_assign_1_60_4 = and i1 %tmp_20_60_4, %tmp_4026" [S4_4/conv1d.h:1535]   --->   Operation 12380 'and' 'qb_assign_1_60_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12381 [1/1] (0.00ns)   --->   "%tmp_21_60_4 = zext i1 %qb_assign_1_60_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12381 'zext' 'tmp_21_60_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp485 = add i8 %tmp_21_60_4, %tmp_3029" [S4_4/conv1d.h:1541]   --->   Operation 12382 'add' 'tmp485' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12383 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_60_4 = add i8 %macRegisters_60_V_l_4, %tmp485" [S4_4/conv1d.h:1541]   --->   Operation 12383 'add' 'p_Val2_7_60_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 12384 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_60_4, i8* %macRegisters_60_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12384 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_72 : Operation 12385 [1/2] (8.66ns)   --->   "%p_Val2_3_62 = mul i70 %OP2_V_63_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12385 'mul' 'p_Val2_3_62' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12386 [1/1] (0.00ns)   --->   "%tmp_3068 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_62, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12386 'partselect' 'tmp_3068' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12387 [1/1] (0.00ns)   --->   "%tmp_4086 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12387 'bitselect' 'tmp_4086' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12388 [1/2] (8.66ns)   --->   "%p_Val2_3_63_1 = mul i70 %OP2_V_63_1_cast, %OP1_V_0_cast" [S4_4/conv1d.h:1535]   --->   Operation 12388 'mul' 'p_Val2_3_63_1' <Predicate = (!tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 12389 [1/1] (0.00ns)   --->   "%tmp_3070 = call i7 @_ssdm_op_PartSelect.i7.i70.i32.i32(i70 %p_Val2_3_63_1, i32 63, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12389 'partselect' 'tmp_3070' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_72 : Operation 12390 [1/1] (0.00ns)   --->   "%tmp_4089 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_1, i32 62)" [S4_4/conv1d.h:1535]   --->   Operation 12390 'bitselect' 'tmp_4089' <Predicate = (!tmp_1)> <Delay = 0.00>

State 73 <SV = 69> <Delay = 7.82>
ST_73 : Operation 12391 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_6)   --->   "%tmp_3959 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_6, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12391 'bitselect' 'tmp_3959' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12392 [1/1] (0.00ns)   --->   "%tmp_2985 = sext i7 %tmp_2984 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12392 'sext' 'tmp_2985' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12393 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_6)   --->   "%tmp_3961 = trunc i70 %p_Val2_3_57_6 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12393 'trunc' 'tmp_3961' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12394 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_6)   --->   "%tmp_1858 = or i1 %tmp_3961, %tmp_3959" [S4_4/conv1d.h:1535]   --->   Operation 12394 'or' 'tmp_1858' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12395 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_6)   --->   "%tmp_1859 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_57_6, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12395 'partselect' 'tmp_1859' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12396 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_6)   --->   "%tmp_1860 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1859, i1 %tmp_1858)" [S4_4/conv1d.h:1535]   --->   Operation 12396 'bitconcatenate' 'tmp_1860' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12397 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_57_6 = icmp ne i62 %tmp_1860, 0" [S4_4/conv1d.h:1535]   --->   Operation 12397 'icmp' 'tmp_20_57_6' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12398 [1/1] (0.80ns)   --->   "%qb_assign_1_57_6 = and i1 %tmp_20_57_6, %tmp_3960" [S4_4/conv1d.h:1535]   --->   Operation 12398 'and' 'qb_assign_1_57_6' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12399 [1/1] (0.00ns)   --->   "%tmp_21_57_6 = zext i1 %qb_assign_1_57_6 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12399 'zext' 'tmp_21_57_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp463 = add i8 %tmp_21_57_6, %tmp_2985" [S4_4/conv1d.h:1541]   --->   Operation 12400 'add' 'tmp463' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12401 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_57_6 = add i8 %macRegisters_57_V_l_6, %tmp463" [S4_4/conv1d.h:1541]   --->   Operation 12401 'add' 'p_Val2_7_57_6' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12402 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_57_6, i8* %macRegisters_57_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12402 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_73 : Operation 12403 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_7)   --->   "%tmp_3962 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_57_7, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12403 'bitselect' 'tmp_3962' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12404 [1/1] (0.00ns)   --->   "%tmp_2987 = sext i7 %tmp_2986 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12404 'sext' 'tmp_2987' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12405 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_7)   --->   "%tmp_3964 = trunc i70 %p_Val2_3_57_7 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12405 'trunc' 'tmp_3964' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12406 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_7)   --->   "%tmp_1862 = or i1 %tmp_3964, %tmp_3962" [S4_4/conv1d.h:1535]   --->   Operation 12406 'or' 'tmp_1862' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12407 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_7)   --->   "%tmp_1863 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_57_7, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12407 'partselect' 'tmp_1863' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12408 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_57_7)   --->   "%tmp_1864 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1863, i1 %tmp_1862)" [S4_4/conv1d.h:1535]   --->   Operation 12408 'bitconcatenate' 'tmp_1864' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12409 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_57_7 = icmp ne i62 %tmp_1864, 0" [S4_4/conv1d.h:1535]   --->   Operation 12409 'icmp' 'tmp_20_57_7' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12410 [1/1] (0.80ns)   --->   "%qb_assign_1_57_7 = and i1 %tmp_20_57_7, %tmp_3963" [S4_4/conv1d.h:1535]   --->   Operation 12410 'and' 'qb_assign_1_57_7' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12411 [1/1] (0.00ns)   --->   "%tmp_21_57_7 = zext i1 %qb_assign_1_57_7 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12411 'zext' 'tmp_21_57_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp464 = add i8 %tmp_21_57_7, %tmp_2987" [S4_4/conv1d.h:1541]   --->   Operation 12412 'add' 'tmp464' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12413 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_57_7 = add i8 %macRegisters_57_V_l_7, %tmp464" [S4_4/conv1d.h:1541]   --->   Operation 12413 'add' 'p_Val2_7_57_7' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12414 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_57_7, i8* %macRegisters_57_V_a_7, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12414 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_73 : Operation 12415 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_4)   --->   "%tmp_3977 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_4, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12415 'bitselect' 'tmp_3977' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12416 [1/1] (0.00ns)   --->   "%tmp_2997 = sext i7 %tmp_2996 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12416 'sext' 'tmp_2997' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12417 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_4)   --->   "%tmp_3979 = trunc i70 %p_Val2_3_58_4 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12417 'trunc' 'tmp_3979' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12418 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_4)   --->   "%tmp_1882 = or i1 %tmp_3979, %tmp_3977" [S4_4/conv1d.h:1535]   --->   Operation 12418 'or' 'tmp_1882' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12419 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_4)   --->   "%tmp_1883 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_58_4, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12419 'partselect' 'tmp_1883' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12420 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_4)   --->   "%tmp_1884 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1883, i1 %tmp_1882)" [S4_4/conv1d.h:1535]   --->   Operation 12420 'bitconcatenate' 'tmp_1884' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12421 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_58_4 = icmp ne i62 %tmp_1884, 0" [S4_4/conv1d.h:1535]   --->   Operation 12421 'icmp' 'tmp_20_58_4' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12422 [1/1] (0.80ns)   --->   "%qb_assign_1_58_4 = and i1 %tmp_20_58_4, %tmp_3978" [S4_4/conv1d.h:1535]   --->   Operation 12422 'and' 'qb_assign_1_58_4' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12423 [1/1] (0.00ns)   --->   "%tmp_21_58_4 = zext i1 %qb_assign_1_58_4 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12423 'zext' 'tmp_21_58_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp469 = add i8 %tmp_21_58_4, %tmp_2997" [S4_4/conv1d.h:1541]   --->   Operation 12424 'add' 'tmp469' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12425 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_58_4 = add i8 %macRegisters_58_V_l_4, %tmp469" [S4_4/conv1d.h:1541]   --->   Operation 12425 'add' 'p_Val2_7_58_4' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12426 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_5)   --->   "%tmp_3980 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_58_5, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12426 'bitselect' 'tmp_3980' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12427 [1/1] (0.00ns)   --->   "%tmp_2999 = sext i7 %tmp_2998 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12427 'sext' 'tmp_2999' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12428 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_5)   --->   "%tmp_3982 = trunc i70 %p_Val2_3_58_5 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12428 'trunc' 'tmp_3982' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12429 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_5)   --->   "%tmp_1886 = or i1 %tmp_3982, %tmp_3980" [S4_4/conv1d.h:1535]   --->   Operation 12429 'or' 'tmp_1886' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12430 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_5)   --->   "%tmp_1887 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_58_5, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12430 'partselect' 'tmp_1887' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12431 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_58_5)   --->   "%tmp_1888 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1887, i1 %tmp_1886)" [S4_4/conv1d.h:1535]   --->   Operation 12431 'bitconcatenate' 'tmp_1888' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12432 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_58_5 = icmp ne i62 %tmp_1888, 0" [S4_4/conv1d.h:1535]   --->   Operation 12432 'icmp' 'tmp_20_58_5' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12433 [1/1] (0.80ns)   --->   "%qb_assign_1_58_5 = and i1 %tmp_20_58_5, %tmp_3981" [S4_4/conv1d.h:1535]   --->   Operation 12433 'and' 'qb_assign_1_58_5' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12434 [1/1] (0.00ns)   --->   "%tmp_21_58_5 = zext i1 %qb_assign_1_58_5 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12434 'zext' 'tmp_21_58_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp470 = add i8 %tmp_21_58_5, %tmp_2999" [S4_4/conv1d.h:1541]   --->   Operation 12435 'add' 'tmp470' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12436 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_58_5 = add i8 %macRegisters_58_V_l_5, %tmp470" [S4_4/conv1d.h:1541]   --->   Operation 12436 'add' 'p_Val2_7_58_5' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12437 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_58_5, i8* %macRegisters_58_V_a_5, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12437 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_73 : Operation 12438 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_58_6, i8* %macRegisters_58_V_a_6, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12438 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_73 : Operation 12439 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_2)   --->   "%tmp_3995 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_59_2, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12439 'bitselect' 'tmp_3995' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12440 [1/1] (0.00ns)   --->   "%tmp_3009 = sext i7 %tmp_3008 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12440 'sext' 'tmp_3009' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12441 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_2)   --->   "%tmp_3997 = trunc i70 %p_Val2_3_59_2 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12441 'trunc' 'tmp_3997' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12442 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_2)   --->   "%tmp_1906 = or i1 %tmp_3997, %tmp_3995" [S4_4/conv1d.h:1535]   --->   Operation 12442 'or' 'tmp_1906' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12443 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_2)   --->   "%tmp_1907 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_59_2, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12443 'partselect' 'tmp_1907' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12444 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_59_2)   --->   "%tmp_1908 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1907, i1 %tmp_1906)" [S4_4/conv1d.h:1535]   --->   Operation 12444 'bitconcatenate' 'tmp_1908' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12445 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_59_2 = icmp ne i62 %tmp_1908, 0" [S4_4/conv1d.h:1535]   --->   Operation 12445 'icmp' 'tmp_20_59_2' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12446 [1/1] (0.80ns)   --->   "%qb_assign_1_59_2 = and i1 %tmp_20_59_2, %tmp_3996" [S4_4/conv1d.h:1535]   --->   Operation 12446 'and' 'qb_assign_1_59_2' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12447 [1/1] (0.00ns)   --->   "%tmp_21_59_2 = zext i1 %qb_assign_1_59_2 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12447 'zext' 'tmp_21_59_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp475 = add i8 %tmp_21_59_2, %tmp_3009" [S4_4/conv1d.h:1541]   --->   Operation 12448 'add' 'tmp475' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12449 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_59_2 = add i8 %macRegisters_59_V_l_2, %tmp475" [S4_4/conv1d.h:1541]   --->   Operation 12449 'add' 'p_Val2_7_59_2' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12450 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_59_2, i8* %macRegisters_59_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12450 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_73 : Operation 12451 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_60_1, i8* %macRegisters_60_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12451 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_73 : Operation 12452 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_3)   --->   "%tmp_4022 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_60_3, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12452 'bitselect' 'tmp_4022' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12453 [1/1] (0.00ns)   --->   "%tmp_3027 = sext i7 %tmp_3026 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12453 'sext' 'tmp_3027' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12454 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_3)   --->   "%tmp_4024 = trunc i70 %p_Val2_3_60_3 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12454 'trunc' 'tmp_4024' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12455 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_3)   --->   "%tmp_1942 = or i1 %tmp_4024, %tmp_4022" [S4_4/conv1d.h:1535]   --->   Operation 12455 'or' 'tmp_1942' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12456 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_3)   --->   "%tmp_1943 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_60_3, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12456 'partselect' 'tmp_1943' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12457 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_60_3)   --->   "%tmp_1944 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_1943, i1 %tmp_1942)" [S4_4/conv1d.h:1535]   --->   Operation 12457 'bitconcatenate' 'tmp_1944' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12458 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_60_3 = icmp ne i62 %tmp_1944, 0" [S4_4/conv1d.h:1535]   --->   Operation 12458 'icmp' 'tmp_20_60_3' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12459 [1/1] (0.80ns)   --->   "%qb_assign_1_60_3 = and i1 %tmp_20_60_3, %tmp_4023" [S4_4/conv1d.h:1535]   --->   Operation 12459 'and' 'qb_assign_1_60_3' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12460 [1/1] (0.00ns)   --->   "%tmp_21_60_3 = zext i1 %qb_assign_1_60_3 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12460 'zext' 'tmp_21_60_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp484 = add i8 %tmp_21_60_3, %tmp_3027" [S4_4/conv1d.h:1541]   --->   Operation 12461 'add' 'tmp484' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12462 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_60_3 = add i8 %macRegisters_60_V_l_3, %tmp484" [S4_4/conv1d.h:1541]   --->   Operation 12462 'add' 'p_Val2_7_60_3' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12463 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_60_3, i8* %macRegisters_60_V_a_3, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12463 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_73 : Operation 12464 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62)   --->   "%tmp_4085 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_62, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12464 'bitselect' 'tmp_4085' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12465 [1/1] (0.00ns)   --->   "%tmp_3069 = sext i7 %tmp_3068 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12465 'sext' 'tmp_3069' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12466 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62)   --->   "%tmp_4087 = trunc i70 %p_Val2_3_62 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12466 'trunc' 'tmp_4087' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12467 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62)   --->   "%tmp_2026 = or i1 %tmp_4087, %tmp_4085" [S4_4/conv1d.h:1535]   --->   Operation 12467 'or' 'tmp_2026' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12468 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62)   --->   "%tmp_2027 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_62, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12468 'partselect' 'tmp_2027' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12469 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_62)   --->   "%tmp_2028 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2027, i1 %tmp_2026)" [S4_4/conv1d.h:1535]   --->   Operation 12469 'bitconcatenate' 'tmp_2028' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12470 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_62 = icmp ne i62 %tmp_2028, 0" [S4_4/conv1d.h:1535]   --->   Operation 12470 'icmp' 'tmp_20_62' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12471 [1/1] (0.80ns)   --->   "%qb_assign_1_62 = and i1 %tmp_20_62, %tmp_4086" [S4_4/conv1d.h:1535]   --->   Operation 12471 'and' 'qb_assign_1_62' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12472 [1/1] (0.00ns)   --->   "%tmp_21_62 = zext i1 %qb_assign_1_62 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12472 'zext' 'tmp_21_62' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp505 = add i8 %tmp_21_62, %tmp_3069" [S4_4/conv1d.h:1541]   --->   Operation 12473 'add' 'tmp505' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12474 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_62 = add i8 %macRegisters_63_V_l, %tmp505" [S4_4/conv1d.h:1541]   --->   Operation 12474 'add' 'p_Val2_7_62' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12475 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_62, i8* %macRegisters_63_V_a, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12475 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_73 : Operation 12476 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_1)   --->   "%tmp_4088 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_3_63_1, i32 69)" [S4_4/conv1d.h:1535]   --->   Operation 12476 'bitselect' 'tmp_4088' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12477 [1/1] (0.00ns)   --->   "%tmp_3071 = sext i7 %tmp_3070 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12477 'sext' 'tmp_3071' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12478 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_1)   --->   "%tmp_4090 = trunc i70 %p_Val2_3_63_1 to i1" [S4_4/conv1d.h:1535]   --->   Operation 12478 'trunc' 'tmp_4090' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12479 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_1)   --->   "%tmp_2030 = or i1 %tmp_4090, %tmp_4088" [S4_4/conv1d.h:1535]   --->   Operation 12479 'or' 'tmp_2030' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12480 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_1)   --->   "%tmp_2031 = call i61 @_ssdm_op_PartSelect.i61.i70.i32.i32(i70 %p_Val2_3_63_1, i32 1, i32 61)" [S4_4/conv1d.h:1535]   --->   Operation 12480 'partselect' 'tmp_2031' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12481 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_63_1)   --->   "%tmp_2032 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %tmp_2031, i1 %tmp_2030)" [S4_4/conv1d.h:1535]   --->   Operation 12481 'bitconcatenate' 'tmp_2032' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12482 [1/1] (2.30ns) (out node of the LUT)   --->   "%tmp_20_63_1 = icmp ne i62 %tmp_2032, 0" [S4_4/conv1d.h:1535]   --->   Operation 12482 'icmp' 'tmp_20_63_1' <Predicate = (!tmp_1)> <Delay = 2.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12483 [1/1] (0.80ns)   --->   "%qb_assign_1_63_1 = and i1 %tmp_20_63_1, %tmp_4089" [S4_4/conv1d.h:1535]   --->   Operation 12483 'and' 'qb_assign_1_63_1' <Predicate = (!tmp_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 12484 [1/1] (0.00ns)   --->   "%tmp_21_63_1 = zext i1 %qb_assign_1_63_1 to i8" [S4_4/conv1d.h:1535]   --->   Operation 12484 'zext' 'tmp_21_63_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_73 : Operation 12485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp506 = add i8 %tmp_21_63_1, %tmp_3071" [S4_4/conv1d.h:1541]   --->   Operation 12485 'add' 'tmp506' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12486 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_7_63_1 = add i8 %macRegisters_63_V_l_1, %tmp506" [S4_4/conv1d.h:1541]   --->   Operation 12486 'add' 'p_Val2_7_63_1' <Predicate = (!tmp_1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 12487 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_63_1, i8* %macRegisters_63_V_a_1, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12487 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 74 <SV = 70> <Delay = 1.75>
ST_74 : Operation 12488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [S4_4/conv1d.h:1503]   --->   Operation 12488 'specloopname' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_74 : Operation 12489 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [S4_4/conv1d.h:1503]   --->   Operation 12489 'specregionbegin' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_74 : Operation 12490 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 64, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [S4_4/conv1d.h:1504]   --->   Operation 12490 'specpipeline' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_74 : Operation 12491 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_58_4, i8* %macRegisters_58_V_a_4, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12491 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_74 : Operation 12492 [1/1] (1.75ns)   --->   "store i8 %p_Val2_7_60_2, i8* %macRegisters_60_V_a_2, align 1" [S4_4/conv1d.h:1548]   --->   Operation 12492 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_74 : Operation 12493 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_6)" [S4_4/conv1d.h:1551]   --->   Operation 12493 'specregionend' 'empty_58' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_74 : Operation 12494 [1/1] (0.00ns)   --->   "br label %.preheader148" [S4_4/conv1d.h:1502]   --->   Operation 12494 'br' <Predicate = (!tmp_1)> <Delay = 0.00>

State 75 <SV = 3> <Delay = 1.30>
ST_75 : Operation 12495 [1/1] (0.00ns)   --->   "%tmp_V = alloca i64"   --->   Operation 12495 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 12496 [1/1] (1.30ns)   --->   "br label %.preheader" [S4_4/conv1d.h:1553]   --->   Operation 12496 'br' <Predicate = true> <Delay = 1.30>

State 76 <SV = 4> <Delay = 2.04>
ST_76 : Operation 12497 [1/1] (0.00ns)   --->   "%ne6 = phi i7 [ %ne_2, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 12497 'phi' 'ne6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 12498 [1/1] (1.23ns)   --->   "%tmp_4 = icmp eq i7 %ne6, -64" [S4_4/conv1d.h:1553]   --->   Operation 12498 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 12499 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 12499 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 12500 [1/1] (1.65ns)   --->   "%ne_2 = add i7 %ne6, 1" [S4_4/conv1d.h:1553]   --->   Operation 12500 'add' 'ne_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 12501 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %11, label %7" [S4_4/conv1d.h:1553]   --->   Operation 12501 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 12502 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str22) nounwind" [S4_4/conv1d.h:1554]   --->   Operation 12502 'specloopname' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_76 : Operation 12503 [1/1] (0.00ns)   --->   "%tmp_2057 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str22)" [S4_4/conv1d.h:1554]   --->   Operation 12503 'specregionbegin' 'tmp_2057' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_76 : Operation 12504 [1/1] (0.00ns)   --->   "%tmp_4109 = trunc i7 %ne6 to i6" [S4_4/conv1d.h:1553]   --->   Operation 12504 'trunc' 'tmp_4109' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_76 : Operation 12505 [1/1] (1.30ns)   --->   "br label %8" [S4_4/conv1d.h:1557]   --->   Operation 12505 'br' <Predicate = (!tmp_4)> <Delay = 1.30>
ST_76 : Operation 12506 [1/1] (0.00ns)   --->   "ret void" [S4_4/conv1d.h:1578]   --->   Operation 12506 'ret' <Predicate = (tmp_4)> <Delay = 0.00>

State 77 <SV = 5> <Delay = 3.40>
ST_77 : Operation 12507 [1/1] (0.00ns)   --->   "%pe7 = phi i4 [ 0, %7 ], [ %pe_2, %9 ]"   --->   Operation 12507 'phi' 'pe7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 12508 [1/1] (1.09ns)   --->   "%tmp_s = icmp eq i4 %pe7, -8" [S4_4/conv1d.h:1557]   --->   Operation 12508 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 12509 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 12509 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 12510 [1/1] (1.52ns)   --->   "%pe_2 = add i4 %pe7, 1" [S4_4/conv1d.h:1557]   --->   Operation 12510 'add' 'pe_2' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 12511 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %10, label %9" [S4_4/conv1d.h:1557]   --->   Operation 12511 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 12512 [1/1] (0.00ns)   --->   "%tmp_11 = zext i4 %pe7 to i64" [S4_4/conv1d.h:1562]   --->   Operation 12512 'zext' 'tmp_11' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12513 [1/1] (0.00ns)   --->   "%macRegisters_0_V_ad_9 = getelementptr [8 x i8]* %macRegisters_0_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12513 'getelementptr' 'macRegisters_0_V_ad_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12514 [2/2] (1.75ns)   --->   "%macRegisters_0_V_lo_8 = load i8* %macRegisters_0_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12514 'load' 'macRegisters_0_V_lo_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12515 [1/1] (0.00ns)   --->   "%macRegisters_1_V_ad_9 = getelementptr [8 x i8]* %macRegisters_1_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12515 'getelementptr' 'macRegisters_1_V_ad_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12516 [2/2] (1.75ns)   --->   "%macRegisters_1_V_lo_8 = load i8* %macRegisters_1_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12516 'load' 'macRegisters_1_V_lo_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12517 [1/1] (0.00ns)   --->   "%macRegisters_2_V_ad_9 = getelementptr [8 x i8]* %macRegisters_2_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12517 'getelementptr' 'macRegisters_2_V_ad_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12518 [2/2] (1.75ns)   --->   "%macRegisters_2_V_lo_8 = load i8* %macRegisters_2_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12518 'load' 'macRegisters_2_V_lo_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12519 [1/1] (0.00ns)   --->   "%macRegisters_3_V_ad_9 = getelementptr [8 x i8]* %macRegisters_3_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12519 'getelementptr' 'macRegisters_3_V_ad_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12520 [2/2] (1.75ns)   --->   "%macRegisters_3_V_lo_8 = load i8* %macRegisters_3_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12520 'load' 'macRegisters_3_V_lo_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12521 [1/1] (0.00ns)   --->   "%macRegisters_4_V_ad_9 = getelementptr [8 x i8]* %macRegisters_4_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12521 'getelementptr' 'macRegisters_4_V_ad_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12522 [2/2] (1.75ns)   --->   "%macRegisters_4_V_lo_8 = load i8* %macRegisters_4_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12522 'load' 'macRegisters_4_V_lo_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12523 [1/1] (0.00ns)   --->   "%macRegisters_5_V_ad_9 = getelementptr [8 x i8]* %macRegisters_5_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12523 'getelementptr' 'macRegisters_5_V_ad_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12524 [2/2] (1.75ns)   --->   "%macRegisters_5_V_lo_8 = load i8* %macRegisters_5_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12524 'load' 'macRegisters_5_V_lo_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12525 [1/1] (0.00ns)   --->   "%macRegisters_6_V_ad_9 = getelementptr [8 x i8]* %macRegisters_6_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12525 'getelementptr' 'macRegisters_6_V_ad_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12526 [2/2] (1.75ns)   --->   "%macRegisters_6_V_lo_8 = load i8* %macRegisters_6_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12526 'load' 'macRegisters_6_V_lo_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12527 [1/1] (0.00ns)   --->   "%macRegisters_7_V_ad_9 = getelementptr [8 x i8]* %macRegisters_7_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12527 'getelementptr' 'macRegisters_7_V_ad_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12528 [2/2] (1.75ns)   --->   "%macRegisters_7_V_lo_8 = load i8* %macRegisters_7_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12528 'load' 'macRegisters_7_V_lo_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12529 [1/1] (0.00ns)   --->   "%macRegisters_8_V_ad_9 = getelementptr [8 x i8]* %macRegisters_8_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12529 'getelementptr' 'macRegisters_8_V_ad_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12530 [2/2] (1.75ns)   --->   "%macRegisters_8_V_lo_8 = load i8* %macRegisters_8_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12530 'load' 'macRegisters_8_V_lo_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12531 [1/1] (0.00ns)   --->   "%macRegisters_9_V_ad_9 = getelementptr [8 x i8]* %macRegisters_9_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12531 'getelementptr' 'macRegisters_9_V_ad_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12532 [2/2] (1.75ns)   --->   "%macRegisters_9_V_lo_8 = load i8* %macRegisters_9_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12532 'load' 'macRegisters_9_V_lo_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12533 [1/1] (0.00ns)   --->   "%macRegisters_10_V_a_9 = getelementptr [8 x i8]* %macRegisters_10_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12533 'getelementptr' 'macRegisters_10_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12534 [2/2] (1.75ns)   --->   "%macRegisters_10_V_l_8 = load i8* %macRegisters_10_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12534 'load' 'macRegisters_10_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12535 [1/1] (0.00ns)   --->   "%macRegisters_11_V_a_9 = getelementptr [8 x i8]* %macRegisters_11_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12535 'getelementptr' 'macRegisters_11_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12536 [2/2] (1.75ns)   --->   "%macRegisters_11_V_l_8 = load i8* %macRegisters_11_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12536 'load' 'macRegisters_11_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12537 [1/1] (0.00ns)   --->   "%macRegisters_12_V_a_9 = getelementptr [8 x i8]* %macRegisters_12_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12537 'getelementptr' 'macRegisters_12_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12538 [2/2] (1.75ns)   --->   "%macRegisters_12_V_l_8 = load i8* %macRegisters_12_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12538 'load' 'macRegisters_12_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12539 [1/1] (0.00ns)   --->   "%macRegisters_13_V_a_9 = getelementptr [8 x i8]* %macRegisters_13_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12539 'getelementptr' 'macRegisters_13_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12540 [2/2] (1.75ns)   --->   "%macRegisters_13_V_l_8 = load i8* %macRegisters_13_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12540 'load' 'macRegisters_13_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12541 [1/1] (0.00ns)   --->   "%macRegisters_14_V_a_9 = getelementptr [8 x i8]* %macRegisters_14_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12541 'getelementptr' 'macRegisters_14_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12542 [2/2] (1.75ns)   --->   "%macRegisters_14_V_l_8 = load i8* %macRegisters_14_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12542 'load' 'macRegisters_14_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12543 [1/1] (0.00ns)   --->   "%macRegisters_15_V_a_9 = getelementptr [8 x i8]* %macRegisters_15_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12543 'getelementptr' 'macRegisters_15_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12544 [2/2] (1.75ns)   --->   "%macRegisters_15_V_l_8 = load i8* %macRegisters_15_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12544 'load' 'macRegisters_15_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12545 [1/1] (0.00ns)   --->   "%macRegisters_16_V_a_9 = getelementptr [8 x i8]* %macRegisters_16_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12545 'getelementptr' 'macRegisters_16_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12546 [2/2] (1.75ns)   --->   "%macRegisters_16_V_l_8 = load i8* %macRegisters_16_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12546 'load' 'macRegisters_16_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12547 [1/1] (0.00ns)   --->   "%macRegisters_17_V_a_9 = getelementptr [8 x i8]* %macRegisters_17_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12547 'getelementptr' 'macRegisters_17_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12548 [2/2] (1.75ns)   --->   "%macRegisters_17_V_l_8 = load i8* %macRegisters_17_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12548 'load' 'macRegisters_17_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12549 [1/1] (0.00ns)   --->   "%macRegisters_18_V_a_9 = getelementptr [8 x i8]* %macRegisters_18_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12549 'getelementptr' 'macRegisters_18_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12550 [2/2] (1.75ns)   --->   "%macRegisters_18_V_l_8 = load i8* %macRegisters_18_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12550 'load' 'macRegisters_18_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12551 [1/1] (0.00ns)   --->   "%macRegisters_19_V_a_9 = getelementptr [8 x i8]* %macRegisters_19_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12551 'getelementptr' 'macRegisters_19_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12552 [2/2] (1.75ns)   --->   "%macRegisters_19_V_l_8 = load i8* %macRegisters_19_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12552 'load' 'macRegisters_19_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12553 [1/1] (0.00ns)   --->   "%macRegisters_20_V_a_9 = getelementptr [8 x i8]* %macRegisters_20_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12553 'getelementptr' 'macRegisters_20_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12554 [2/2] (1.75ns)   --->   "%macRegisters_20_V_l_8 = load i8* %macRegisters_20_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12554 'load' 'macRegisters_20_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12555 [1/1] (0.00ns)   --->   "%macRegisters_21_V_a_9 = getelementptr [8 x i8]* %macRegisters_21_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12555 'getelementptr' 'macRegisters_21_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12556 [2/2] (1.75ns)   --->   "%macRegisters_21_V_l_8 = load i8* %macRegisters_21_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12556 'load' 'macRegisters_21_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12557 [1/1] (0.00ns)   --->   "%macRegisters_22_V_a_9 = getelementptr [8 x i8]* %macRegisters_22_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12557 'getelementptr' 'macRegisters_22_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12558 [2/2] (1.75ns)   --->   "%macRegisters_22_V_l_8 = load i8* %macRegisters_22_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12558 'load' 'macRegisters_22_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12559 [1/1] (0.00ns)   --->   "%macRegisters_23_V_a_9 = getelementptr [8 x i8]* %macRegisters_23_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12559 'getelementptr' 'macRegisters_23_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12560 [2/2] (1.75ns)   --->   "%macRegisters_23_V_l_8 = load i8* %macRegisters_23_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12560 'load' 'macRegisters_23_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12561 [1/1] (0.00ns)   --->   "%macRegisters_24_V_a_9 = getelementptr [8 x i8]* %macRegisters_24_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12561 'getelementptr' 'macRegisters_24_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12562 [2/2] (1.75ns)   --->   "%macRegisters_24_V_l_8 = load i8* %macRegisters_24_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12562 'load' 'macRegisters_24_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12563 [1/1] (0.00ns)   --->   "%macRegisters_25_V_a_9 = getelementptr [8 x i8]* %macRegisters_25_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12563 'getelementptr' 'macRegisters_25_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12564 [2/2] (1.75ns)   --->   "%macRegisters_25_V_l_8 = load i8* %macRegisters_25_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12564 'load' 'macRegisters_25_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12565 [1/1] (0.00ns)   --->   "%macRegisters_26_V_a_9 = getelementptr [8 x i8]* %macRegisters_26_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12565 'getelementptr' 'macRegisters_26_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12566 [2/2] (1.75ns)   --->   "%macRegisters_26_V_l_8 = load i8* %macRegisters_26_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12566 'load' 'macRegisters_26_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12567 [1/1] (0.00ns)   --->   "%macRegisters_27_V_a_9 = getelementptr [8 x i8]* %macRegisters_27_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12567 'getelementptr' 'macRegisters_27_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12568 [2/2] (1.75ns)   --->   "%macRegisters_27_V_l_8 = load i8* %macRegisters_27_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12568 'load' 'macRegisters_27_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12569 [1/1] (0.00ns)   --->   "%macRegisters_28_V_a_9 = getelementptr [8 x i8]* %macRegisters_28_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12569 'getelementptr' 'macRegisters_28_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12570 [2/2] (1.75ns)   --->   "%macRegisters_28_V_l_8 = load i8* %macRegisters_28_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12570 'load' 'macRegisters_28_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12571 [1/1] (0.00ns)   --->   "%macRegisters_29_V_a_9 = getelementptr [8 x i8]* %macRegisters_29_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12571 'getelementptr' 'macRegisters_29_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12572 [2/2] (1.75ns)   --->   "%macRegisters_29_V_l_8 = load i8* %macRegisters_29_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12572 'load' 'macRegisters_29_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12573 [1/1] (0.00ns)   --->   "%macRegisters_30_V_a_9 = getelementptr [8 x i8]* %macRegisters_30_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12573 'getelementptr' 'macRegisters_30_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12574 [2/2] (1.75ns)   --->   "%macRegisters_30_V_l_8 = load i8* %macRegisters_30_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12574 'load' 'macRegisters_30_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12575 [1/1] (0.00ns)   --->   "%macRegisters_31_V_a_9 = getelementptr [8 x i8]* %macRegisters_31_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12575 'getelementptr' 'macRegisters_31_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12576 [2/2] (1.75ns)   --->   "%macRegisters_31_V_l_8 = load i8* %macRegisters_31_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12576 'load' 'macRegisters_31_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12577 [1/1] (0.00ns)   --->   "%macRegisters_32_V_a_9 = getelementptr [8 x i8]* %macRegisters_32_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12577 'getelementptr' 'macRegisters_32_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12578 [2/2] (1.75ns)   --->   "%macRegisters_32_V_l_8 = load i8* %macRegisters_32_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12578 'load' 'macRegisters_32_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12579 [1/1] (0.00ns)   --->   "%macRegisters_33_V_a_9 = getelementptr [8 x i8]* %macRegisters_33_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12579 'getelementptr' 'macRegisters_33_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12580 [2/2] (1.75ns)   --->   "%macRegisters_33_V_l_8 = load i8* %macRegisters_33_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12580 'load' 'macRegisters_33_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12581 [1/1] (0.00ns)   --->   "%macRegisters_34_V_a_9 = getelementptr [8 x i8]* %macRegisters_34_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12581 'getelementptr' 'macRegisters_34_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12582 [2/2] (1.75ns)   --->   "%macRegisters_34_V_l_8 = load i8* %macRegisters_34_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12582 'load' 'macRegisters_34_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12583 [1/1] (0.00ns)   --->   "%macRegisters_35_V_a_9 = getelementptr [8 x i8]* %macRegisters_35_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12583 'getelementptr' 'macRegisters_35_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12584 [2/2] (1.75ns)   --->   "%macRegisters_35_V_l_8 = load i8* %macRegisters_35_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12584 'load' 'macRegisters_35_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12585 [1/1] (0.00ns)   --->   "%macRegisters_36_V_a_9 = getelementptr [8 x i8]* %macRegisters_36_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12585 'getelementptr' 'macRegisters_36_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12586 [2/2] (1.75ns)   --->   "%macRegisters_36_V_l_8 = load i8* %macRegisters_36_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12586 'load' 'macRegisters_36_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12587 [1/1] (0.00ns)   --->   "%macRegisters_37_V_a_9 = getelementptr [8 x i8]* %macRegisters_37_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12587 'getelementptr' 'macRegisters_37_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12588 [2/2] (1.75ns)   --->   "%macRegisters_37_V_l_8 = load i8* %macRegisters_37_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12588 'load' 'macRegisters_37_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12589 [1/1] (0.00ns)   --->   "%macRegisters_38_V_a_9 = getelementptr [8 x i8]* %macRegisters_38_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12589 'getelementptr' 'macRegisters_38_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12590 [2/2] (1.75ns)   --->   "%macRegisters_38_V_l_8 = load i8* %macRegisters_38_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12590 'load' 'macRegisters_38_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12591 [1/1] (0.00ns)   --->   "%macRegisters_39_V_a_9 = getelementptr [8 x i8]* %macRegisters_39_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12591 'getelementptr' 'macRegisters_39_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12592 [2/2] (1.75ns)   --->   "%macRegisters_39_V_l_8 = load i8* %macRegisters_39_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12592 'load' 'macRegisters_39_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12593 [1/1] (0.00ns)   --->   "%macRegisters_40_V_a_9 = getelementptr [8 x i8]* %macRegisters_40_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12593 'getelementptr' 'macRegisters_40_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12594 [2/2] (1.75ns)   --->   "%macRegisters_40_V_l_8 = load i8* %macRegisters_40_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12594 'load' 'macRegisters_40_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12595 [1/1] (0.00ns)   --->   "%macRegisters_41_V_a_9 = getelementptr [8 x i8]* %macRegisters_41_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12595 'getelementptr' 'macRegisters_41_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12596 [2/2] (1.75ns)   --->   "%macRegisters_41_V_l_8 = load i8* %macRegisters_41_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12596 'load' 'macRegisters_41_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12597 [1/1] (0.00ns)   --->   "%macRegisters_42_V_a_9 = getelementptr [8 x i8]* %macRegisters_42_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12597 'getelementptr' 'macRegisters_42_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12598 [2/2] (1.75ns)   --->   "%macRegisters_42_V_l_8 = load i8* %macRegisters_42_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12598 'load' 'macRegisters_42_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12599 [1/1] (0.00ns)   --->   "%macRegisters_43_V_a_9 = getelementptr [8 x i8]* %macRegisters_43_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12599 'getelementptr' 'macRegisters_43_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12600 [2/2] (1.75ns)   --->   "%macRegisters_43_V_l_8 = load i8* %macRegisters_43_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12600 'load' 'macRegisters_43_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12601 [1/1] (0.00ns)   --->   "%macRegisters_44_V_a_9 = getelementptr [8 x i8]* %macRegisters_44_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12601 'getelementptr' 'macRegisters_44_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12602 [2/2] (1.75ns)   --->   "%macRegisters_44_V_l_8 = load i8* %macRegisters_44_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12602 'load' 'macRegisters_44_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12603 [1/1] (0.00ns)   --->   "%macRegisters_45_V_a_9 = getelementptr [8 x i8]* %macRegisters_45_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12603 'getelementptr' 'macRegisters_45_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12604 [2/2] (1.75ns)   --->   "%macRegisters_45_V_l_8 = load i8* %macRegisters_45_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12604 'load' 'macRegisters_45_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12605 [1/1] (0.00ns)   --->   "%macRegisters_46_V_a_9 = getelementptr [8 x i8]* %macRegisters_46_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12605 'getelementptr' 'macRegisters_46_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12606 [2/2] (1.75ns)   --->   "%macRegisters_46_V_l_8 = load i8* %macRegisters_46_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12606 'load' 'macRegisters_46_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12607 [1/1] (0.00ns)   --->   "%macRegisters_47_V_a_9 = getelementptr [8 x i8]* %macRegisters_47_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12607 'getelementptr' 'macRegisters_47_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12608 [2/2] (1.75ns)   --->   "%macRegisters_47_V_l_8 = load i8* %macRegisters_47_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12608 'load' 'macRegisters_47_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12609 [1/1] (0.00ns)   --->   "%macRegisters_48_V_a_9 = getelementptr [8 x i8]* %macRegisters_48_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12609 'getelementptr' 'macRegisters_48_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12610 [2/2] (1.75ns)   --->   "%macRegisters_48_V_l_8 = load i8* %macRegisters_48_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12610 'load' 'macRegisters_48_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12611 [1/1] (0.00ns)   --->   "%macRegisters_49_V_a_9 = getelementptr [8 x i8]* %macRegisters_49_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12611 'getelementptr' 'macRegisters_49_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12612 [2/2] (1.75ns)   --->   "%macRegisters_49_V_l_8 = load i8* %macRegisters_49_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12612 'load' 'macRegisters_49_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12613 [1/1] (0.00ns)   --->   "%macRegisters_50_V_a_9 = getelementptr [8 x i8]* %macRegisters_50_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12613 'getelementptr' 'macRegisters_50_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12614 [2/2] (1.75ns)   --->   "%macRegisters_50_V_l_8 = load i8* %macRegisters_50_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12614 'load' 'macRegisters_50_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12615 [1/1] (0.00ns)   --->   "%macRegisters_51_V_a_9 = getelementptr [8 x i8]* %macRegisters_51_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12615 'getelementptr' 'macRegisters_51_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12616 [2/2] (1.75ns)   --->   "%macRegisters_51_V_l_8 = load i8* %macRegisters_51_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12616 'load' 'macRegisters_51_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12617 [1/1] (0.00ns)   --->   "%macRegisters_52_V_a_9 = getelementptr [8 x i8]* %macRegisters_52_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12617 'getelementptr' 'macRegisters_52_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12618 [2/2] (1.75ns)   --->   "%macRegisters_52_V_l_8 = load i8* %macRegisters_52_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12618 'load' 'macRegisters_52_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12619 [1/1] (0.00ns)   --->   "%macRegisters_53_V_a_9 = getelementptr [8 x i8]* %macRegisters_53_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12619 'getelementptr' 'macRegisters_53_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12620 [2/2] (1.75ns)   --->   "%macRegisters_53_V_l_8 = load i8* %macRegisters_53_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12620 'load' 'macRegisters_53_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12621 [1/1] (0.00ns)   --->   "%macRegisters_54_V_a_9 = getelementptr [8 x i8]* %macRegisters_54_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12621 'getelementptr' 'macRegisters_54_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12622 [2/2] (1.75ns)   --->   "%macRegisters_54_V_l_8 = load i8* %macRegisters_54_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12622 'load' 'macRegisters_54_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12623 [1/1] (0.00ns)   --->   "%macRegisters_55_V_a_9 = getelementptr [8 x i8]* %macRegisters_55_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12623 'getelementptr' 'macRegisters_55_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12624 [2/2] (1.75ns)   --->   "%macRegisters_55_V_l_8 = load i8* %macRegisters_55_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12624 'load' 'macRegisters_55_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12625 [1/1] (0.00ns)   --->   "%macRegisters_56_V_a_9 = getelementptr [8 x i8]* %macRegisters_56_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12625 'getelementptr' 'macRegisters_56_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12626 [2/2] (1.75ns)   --->   "%macRegisters_56_V_l_8 = load i8* %macRegisters_56_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12626 'load' 'macRegisters_56_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12627 [1/1] (0.00ns)   --->   "%macRegisters_57_V_a_9 = getelementptr [8 x i8]* %macRegisters_57_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12627 'getelementptr' 'macRegisters_57_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12628 [2/2] (1.75ns)   --->   "%macRegisters_57_V_l_8 = load i8* %macRegisters_57_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12628 'load' 'macRegisters_57_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12629 [1/1] (0.00ns)   --->   "%macRegisters_58_V_a_9 = getelementptr [8 x i8]* %macRegisters_58_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12629 'getelementptr' 'macRegisters_58_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12630 [2/2] (1.75ns)   --->   "%macRegisters_58_V_l_8 = load i8* %macRegisters_58_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12630 'load' 'macRegisters_58_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12631 [1/1] (0.00ns)   --->   "%macRegisters_59_V_a_9 = getelementptr [8 x i8]* %macRegisters_59_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12631 'getelementptr' 'macRegisters_59_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12632 [2/2] (1.75ns)   --->   "%macRegisters_59_V_l_8 = load i8* %macRegisters_59_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12632 'load' 'macRegisters_59_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12633 [1/1] (0.00ns)   --->   "%macRegisters_60_V_a_9 = getelementptr [8 x i8]* %macRegisters_60_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12633 'getelementptr' 'macRegisters_60_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12634 [2/2] (1.75ns)   --->   "%macRegisters_60_V_l_8 = load i8* %macRegisters_60_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12634 'load' 'macRegisters_60_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12635 [1/1] (0.00ns)   --->   "%macRegisters_61_V_a_9 = getelementptr [8 x i8]* %macRegisters_61_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12635 'getelementptr' 'macRegisters_61_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12636 [2/2] (1.75ns)   --->   "%macRegisters_61_V_l_8 = load i8* %macRegisters_61_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12636 'load' 'macRegisters_61_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12637 [1/1] (0.00ns)   --->   "%macRegisters_62_V_a_9 = getelementptr [8 x i8]* %macRegisters_62_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12637 'getelementptr' 'macRegisters_62_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12638 [2/2] (1.75ns)   --->   "%macRegisters_62_V_l_8 = load i8* %macRegisters_62_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12638 'load' 'macRegisters_62_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12639 [1/1] (0.00ns)   --->   "%macRegisters_63_V_a_9 = getelementptr [8 x i8]* %macRegisters_63_V, i64 0, i64 %tmp_11" [S4_4/conv1d.h:1562]   --->   Operation 12639 'getelementptr' 'macRegisters_63_V_a_9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12640 [2/2] (1.75ns)   --->   "%macRegisters_63_V_l_8 = load i8* %macRegisters_63_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12640 'load' 'macRegisters_63_V_l_8' <Predicate = (!tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_77 : Operation 12641 [1/1] (0.00ns)   --->   "%tmp_4110 = trunc i4 %pe7 to i3" [S4_4/conv1d.h:1557]   --->   Operation 12641 'trunc' 'tmp_4110' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_77 : Operation 12642 [1/1] (0.00ns)   --->   "%tmp_V_load = load i64* %tmp_V" [S4_4/conv1d.h:1575]   --->   Operation 12642 'load' 'tmp_V_load' <Predicate = (tmp_s)> <Delay = 0.00>
ST_77 : Operation 12643 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %tmp_V_load)" [S4_4/conv1d.h:1575]   --->   Operation 12643 'write' <Predicate = (tmp_s)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_77 : Operation 12644 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str22, i32 %tmp_2057)" [S4_4/conv1d.h:1576]   --->   Operation 12644 'specregionend' 'empty_61' <Predicate = (tmp_s)> <Delay = 0.00>
ST_77 : Operation 12645 [1/1] (0.00ns)   --->   "br label %.preheader" [S4_4/conv1d.h:1553]   --->   Operation 12645 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 78 <SV = 6> <Delay = 8.01>
ST_78 : Operation 12646 [1/1] (0.00ns)   --->   "%tmp_V_load_1 = load i64* %tmp_V" [S4_4/conv1d.h:1572]   --->   Operation 12646 'load' 'tmp_V_load_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12647 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str23) nounwind" [S4_4/conv1d.h:1558]   --->   Operation 12647 'specloopname' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12648 [1/2] (1.75ns)   --->   "%macRegisters_0_V_lo_8 = load i8* %macRegisters_0_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12648 'load' 'macRegisters_0_V_lo_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12649 [1/2] (1.75ns)   --->   "%macRegisters_1_V_lo_8 = load i8* %macRegisters_1_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12649 'load' 'macRegisters_1_V_lo_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12650 [1/2] (1.75ns)   --->   "%macRegisters_2_V_lo_8 = load i8* %macRegisters_2_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12650 'load' 'macRegisters_2_V_lo_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12651 [1/2] (1.75ns)   --->   "%macRegisters_3_V_lo_8 = load i8* %macRegisters_3_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12651 'load' 'macRegisters_3_V_lo_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12652 [1/2] (1.75ns)   --->   "%macRegisters_4_V_lo_8 = load i8* %macRegisters_4_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12652 'load' 'macRegisters_4_V_lo_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12653 [1/2] (1.75ns)   --->   "%macRegisters_5_V_lo_8 = load i8* %macRegisters_5_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12653 'load' 'macRegisters_5_V_lo_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12654 [1/2] (1.75ns)   --->   "%macRegisters_6_V_lo_8 = load i8* %macRegisters_6_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12654 'load' 'macRegisters_6_V_lo_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12655 [1/2] (1.75ns)   --->   "%macRegisters_7_V_lo_8 = load i8* %macRegisters_7_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12655 'load' 'macRegisters_7_V_lo_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12656 [1/2] (1.75ns)   --->   "%macRegisters_8_V_lo_8 = load i8* %macRegisters_8_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12656 'load' 'macRegisters_8_V_lo_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12657 [1/2] (1.75ns)   --->   "%macRegisters_9_V_lo_8 = load i8* %macRegisters_9_V_ad_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12657 'load' 'macRegisters_9_V_lo_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12658 [1/2] (1.75ns)   --->   "%macRegisters_10_V_l_8 = load i8* %macRegisters_10_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12658 'load' 'macRegisters_10_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12659 [1/2] (1.75ns)   --->   "%macRegisters_11_V_l_8 = load i8* %macRegisters_11_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12659 'load' 'macRegisters_11_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12660 [1/2] (1.75ns)   --->   "%macRegisters_12_V_l_8 = load i8* %macRegisters_12_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12660 'load' 'macRegisters_12_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12661 [1/2] (1.75ns)   --->   "%macRegisters_13_V_l_8 = load i8* %macRegisters_13_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12661 'load' 'macRegisters_13_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12662 [1/2] (1.75ns)   --->   "%macRegisters_14_V_l_8 = load i8* %macRegisters_14_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12662 'load' 'macRegisters_14_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12663 [1/2] (1.75ns)   --->   "%macRegisters_15_V_l_8 = load i8* %macRegisters_15_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12663 'load' 'macRegisters_15_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12664 [1/2] (1.75ns)   --->   "%macRegisters_16_V_l_8 = load i8* %macRegisters_16_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12664 'load' 'macRegisters_16_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12665 [1/2] (1.75ns)   --->   "%macRegisters_17_V_l_8 = load i8* %macRegisters_17_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12665 'load' 'macRegisters_17_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12666 [1/2] (1.75ns)   --->   "%macRegisters_18_V_l_8 = load i8* %macRegisters_18_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12666 'load' 'macRegisters_18_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12667 [1/2] (1.75ns)   --->   "%macRegisters_19_V_l_8 = load i8* %macRegisters_19_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12667 'load' 'macRegisters_19_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12668 [1/2] (1.75ns)   --->   "%macRegisters_20_V_l_8 = load i8* %macRegisters_20_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12668 'load' 'macRegisters_20_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12669 [1/2] (1.75ns)   --->   "%macRegisters_21_V_l_8 = load i8* %macRegisters_21_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12669 'load' 'macRegisters_21_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12670 [1/2] (1.75ns)   --->   "%macRegisters_22_V_l_8 = load i8* %macRegisters_22_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12670 'load' 'macRegisters_22_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12671 [1/2] (1.75ns)   --->   "%macRegisters_23_V_l_8 = load i8* %macRegisters_23_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12671 'load' 'macRegisters_23_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12672 [1/2] (1.75ns)   --->   "%macRegisters_24_V_l_8 = load i8* %macRegisters_24_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12672 'load' 'macRegisters_24_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12673 [1/2] (1.75ns)   --->   "%macRegisters_25_V_l_8 = load i8* %macRegisters_25_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12673 'load' 'macRegisters_25_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12674 [1/2] (1.75ns)   --->   "%macRegisters_26_V_l_8 = load i8* %macRegisters_26_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12674 'load' 'macRegisters_26_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12675 [1/2] (1.75ns)   --->   "%macRegisters_27_V_l_8 = load i8* %macRegisters_27_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12675 'load' 'macRegisters_27_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12676 [1/2] (1.75ns)   --->   "%macRegisters_28_V_l_8 = load i8* %macRegisters_28_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12676 'load' 'macRegisters_28_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12677 [1/2] (1.75ns)   --->   "%macRegisters_29_V_l_8 = load i8* %macRegisters_29_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12677 'load' 'macRegisters_29_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12678 [1/2] (1.75ns)   --->   "%macRegisters_30_V_l_8 = load i8* %macRegisters_30_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12678 'load' 'macRegisters_30_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12679 [1/2] (1.75ns)   --->   "%macRegisters_31_V_l_8 = load i8* %macRegisters_31_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12679 'load' 'macRegisters_31_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12680 [1/2] (1.75ns)   --->   "%macRegisters_32_V_l_8 = load i8* %macRegisters_32_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12680 'load' 'macRegisters_32_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12681 [1/2] (1.75ns)   --->   "%macRegisters_33_V_l_8 = load i8* %macRegisters_33_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12681 'load' 'macRegisters_33_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12682 [1/2] (1.75ns)   --->   "%macRegisters_34_V_l_8 = load i8* %macRegisters_34_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12682 'load' 'macRegisters_34_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12683 [1/2] (1.75ns)   --->   "%macRegisters_35_V_l_8 = load i8* %macRegisters_35_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12683 'load' 'macRegisters_35_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12684 [1/2] (1.75ns)   --->   "%macRegisters_36_V_l_8 = load i8* %macRegisters_36_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12684 'load' 'macRegisters_36_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12685 [1/2] (1.75ns)   --->   "%macRegisters_37_V_l_8 = load i8* %macRegisters_37_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12685 'load' 'macRegisters_37_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12686 [1/2] (1.75ns)   --->   "%macRegisters_38_V_l_8 = load i8* %macRegisters_38_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12686 'load' 'macRegisters_38_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12687 [1/2] (1.75ns)   --->   "%macRegisters_39_V_l_8 = load i8* %macRegisters_39_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12687 'load' 'macRegisters_39_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12688 [1/2] (1.75ns)   --->   "%macRegisters_40_V_l_8 = load i8* %macRegisters_40_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12688 'load' 'macRegisters_40_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12689 [1/2] (1.75ns)   --->   "%macRegisters_41_V_l_8 = load i8* %macRegisters_41_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12689 'load' 'macRegisters_41_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12690 [1/2] (1.75ns)   --->   "%macRegisters_42_V_l_8 = load i8* %macRegisters_42_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12690 'load' 'macRegisters_42_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12691 [1/2] (1.75ns)   --->   "%macRegisters_43_V_l_8 = load i8* %macRegisters_43_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12691 'load' 'macRegisters_43_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12692 [1/2] (1.75ns)   --->   "%macRegisters_44_V_l_8 = load i8* %macRegisters_44_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12692 'load' 'macRegisters_44_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12693 [1/2] (1.75ns)   --->   "%macRegisters_45_V_l_8 = load i8* %macRegisters_45_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12693 'load' 'macRegisters_45_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12694 [1/2] (1.75ns)   --->   "%macRegisters_46_V_l_8 = load i8* %macRegisters_46_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12694 'load' 'macRegisters_46_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12695 [1/2] (1.75ns)   --->   "%macRegisters_47_V_l_8 = load i8* %macRegisters_47_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12695 'load' 'macRegisters_47_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12696 [1/2] (1.75ns)   --->   "%macRegisters_48_V_l_8 = load i8* %macRegisters_48_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12696 'load' 'macRegisters_48_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12697 [1/2] (1.75ns)   --->   "%macRegisters_49_V_l_8 = load i8* %macRegisters_49_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12697 'load' 'macRegisters_49_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12698 [1/2] (1.75ns)   --->   "%macRegisters_50_V_l_8 = load i8* %macRegisters_50_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12698 'load' 'macRegisters_50_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12699 [1/2] (1.75ns)   --->   "%macRegisters_51_V_l_8 = load i8* %macRegisters_51_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12699 'load' 'macRegisters_51_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12700 [1/2] (1.75ns)   --->   "%macRegisters_52_V_l_8 = load i8* %macRegisters_52_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12700 'load' 'macRegisters_52_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12701 [1/2] (1.75ns)   --->   "%macRegisters_53_V_l_8 = load i8* %macRegisters_53_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12701 'load' 'macRegisters_53_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12702 [1/2] (1.75ns)   --->   "%macRegisters_54_V_l_8 = load i8* %macRegisters_54_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12702 'load' 'macRegisters_54_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12703 [1/2] (1.75ns)   --->   "%macRegisters_55_V_l_8 = load i8* %macRegisters_55_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12703 'load' 'macRegisters_55_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12704 [1/2] (1.75ns)   --->   "%macRegisters_56_V_l_8 = load i8* %macRegisters_56_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12704 'load' 'macRegisters_56_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12705 [1/2] (1.75ns)   --->   "%macRegisters_57_V_l_8 = load i8* %macRegisters_57_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12705 'load' 'macRegisters_57_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12706 [1/2] (1.75ns)   --->   "%macRegisters_58_V_l_8 = load i8* %macRegisters_58_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12706 'load' 'macRegisters_58_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12707 [1/2] (1.75ns)   --->   "%macRegisters_59_V_l_8 = load i8* %macRegisters_59_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12707 'load' 'macRegisters_59_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12708 [1/2] (1.75ns)   --->   "%macRegisters_60_V_l_8 = load i8* %macRegisters_60_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12708 'load' 'macRegisters_60_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12709 [1/2] (1.75ns)   --->   "%macRegisters_61_V_l_8 = load i8* %macRegisters_61_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12709 'load' 'macRegisters_61_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12710 [1/2] (1.75ns)   --->   "%macRegisters_62_V_l_8 = load i8* %macRegisters_62_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12710 'load' 'macRegisters_62_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12711 [1/2] (1.75ns)   --->   "%macRegisters_63_V_l_8 = load i8* %macRegisters_63_V_a_9, align 1" [S4_4/conv1d.h:1562]   --->   Operation 12711 'load' 'macRegisters_63_V_l_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_78 : Operation 12712 [1/1] (2.53ns)   --->   "%temp_reg_V = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 %macRegisters_0_V_lo_8, i8 %macRegisters_1_V_lo_8, i8 %macRegisters_2_V_lo_8, i8 %macRegisters_3_V_lo_8, i8 %macRegisters_4_V_lo_8, i8 %macRegisters_5_V_lo_8, i8 %macRegisters_6_V_lo_8, i8 %macRegisters_7_V_lo_8, i8 %macRegisters_8_V_lo_8, i8 %macRegisters_9_V_lo_8, i8 %macRegisters_10_V_l_8, i8 %macRegisters_11_V_l_8, i8 %macRegisters_12_V_l_8, i8 %macRegisters_13_V_l_8, i8 %macRegisters_14_V_l_8, i8 %macRegisters_15_V_l_8, i8 %macRegisters_16_V_l_8, i8 %macRegisters_17_V_l_8, i8 %macRegisters_18_V_l_8, i8 %macRegisters_19_V_l_8, i8 %macRegisters_20_V_l_8, i8 %macRegisters_21_V_l_8, i8 %macRegisters_22_V_l_8, i8 %macRegisters_23_V_l_8, i8 %macRegisters_24_V_l_8, i8 %macRegisters_25_V_l_8, i8 %macRegisters_26_V_l_8, i8 %macRegisters_27_V_l_8, i8 %macRegisters_28_V_l_8, i8 %macRegisters_29_V_l_8, i8 %macRegisters_30_V_l_8, i8 %macRegisters_31_V_l_8, i8 %macRegisters_32_V_l_8, i8 %macRegisters_33_V_l_8, i8 %macRegisters_34_V_l_8, i8 %macRegisters_35_V_l_8, i8 %macRegisters_36_V_l_8, i8 %macRegisters_37_V_l_8, i8 %macRegisters_38_V_l_8, i8 %macRegisters_39_V_l_8, i8 %macRegisters_40_V_l_8, i8 %macRegisters_41_V_l_8, i8 %macRegisters_42_V_l_8, i8 %macRegisters_43_V_l_8, i8 %macRegisters_44_V_l_8, i8 %macRegisters_45_V_l_8, i8 %macRegisters_46_V_l_8, i8 %macRegisters_47_V_l_8, i8 %macRegisters_48_V_l_8, i8 %macRegisters_49_V_l_8, i8 %macRegisters_50_V_l_8, i8 %macRegisters_51_V_l_8, i8 %macRegisters_52_V_l_8, i8 %macRegisters_53_V_l_8, i8 %macRegisters_54_V_l_8, i8 %macRegisters_55_V_l_8, i8 %macRegisters_56_V_l_8, i8 %macRegisters_57_V_l_8, i8 %macRegisters_58_V_l_8, i8 %macRegisters_59_V_l_8, i8 %macRegisters_60_V_l_8, i8 %macRegisters_61_V_l_8, i8 %macRegisters_62_V_l_8, i8 %macRegisters_63_V_l_8, i6 %tmp_4109)" [S4_4/conv1d.h:1562]   --->   Operation 12712 'mux' 'temp_reg_V' <Predicate = true> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12713 [1/1] (0.00ns)   --->   "%lowBit = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_4110, i3 0)" [S4_4/conv1d.h:1570]   --->   Operation 12713 'bitconcatenate' 'lowBit' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12714 [1/1] (0.00ns)   --->   "%highBit = or i6 %lowBit, 7" [S4_4/conv1d.h:1571]   --->   Operation 12714 'or' 'highBit' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12715 [1/1] (0.00ns) (grouped into LUT with out node tmp_4122)   --->   "%loc_V = zext i8 %temp_reg_V to i64" [S4_4/conv1d.h:1572]   --->   Operation 12715 'zext' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12716 [1/1] (1.18ns)   --->   "%tmp_4111 = icmp ugt i6 %lowBit, %highBit" [S4_4/conv1d.h:1570]   --->   Operation 12716 'icmp' 'tmp_4111' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12717 [1/1] (0.00ns)   --->   "%tmp_4112 = zext i6 %lowBit to i7" [S4_4/conv1d.h:1572]   --->   Operation 12717 'zext' 'tmp_4112' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12718 [1/1] (0.00ns)   --->   "%tmp_4113 = zext i6 %highBit to i7" [S4_4/conv1d.h:1572]   --->   Operation 12718 'zext' 'tmp_4113' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12719 [1/1] (0.00ns) (grouped into LUT with out node tmp_4122)   --->   "%tmp_4114 = xor i7 %tmp_4112, 63" [S4_4/conv1d.h:1572]   --->   Operation 12719 'xor' 'tmp_4114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12720 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_4115 = select i1 %tmp_4111, i7 %tmp_4112, i7 %tmp_4113" [S4_4/conv1d.h:1570]   --->   Operation 12720 'select' 'tmp_4115' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 12721 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_4116 = select i1 %tmp_4111, i7 %tmp_4113, i7 %tmp_4112" [S4_4/conv1d.h:1570]   --->   Operation 12721 'select' 'tmp_4116' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 12722 [1/1] (0.00ns) (grouped into LUT with out node tmp_4122)   --->   "%tmp_4117 = select i1 %tmp_4111, i7 %tmp_4114, i7 %tmp_4112" [S4_4/conv1d.h:1570]   --->   Operation 12722 'select' 'tmp_4117' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 12723 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_4118 = xor i7 %tmp_4115, 63" [S4_4/conv1d.h:1572]   --->   Operation 12723 'xor' 'tmp_4118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12724 [1/1] (0.00ns) (grouped into LUT with out node tmp_4122)   --->   "%tmp_4119 = zext i7 %tmp_4117 to i64" [S4_4/conv1d.h:1572]   --->   Operation 12724 'zext' 'tmp_4119' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12725 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_4120 = zext i7 %tmp_4116 to i64" [S4_4/conv1d.h:1572]   --->   Operation 12725 'zext' 'tmp_4120' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12726 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_4121 = zext i7 %tmp_4118 to i64" [S4_4/conv1d.h:1572]   --->   Operation 12726 'zext' 'tmp_4121' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12727 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_4122 = shl i64 %loc_V, %tmp_4119" [S4_4/conv1d.h:1572]   --->   Operation 12727 'shl' 'tmp_4122' <Predicate = true> <Delay = 2.55> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12728 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_4123 = call i64 @llvm.part.select.i64(i64 %tmp_4122, i32 63, i32 0)" [S4_4/conv1d.h:1572]   --->   Operation 12728 'partselect' 'tmp_4123' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12729 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_4124 = select i1 %tmp_4111, i64 %tmp_4123, i64 %tmp_4122" [S4_4/conv1d.h:1570]   --->   Operation 12729 'select' 'tmp_4124' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 12730 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_4125 = shl i64 -1, %tmp_4120" [S4_4/conv1d.h:1572]   --->   Operation 12730 'shl' 'tmp_4125' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12731 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_4126 = lshr i64 -1, %tmp_4121" [S4_4/conv1d.h:1572]   --->   Operation 12731 'lshr' 'tmp_4126' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12732 [1/1] (2.48ns) (out node of the LUT)   --->   "%p_demorgan = and i64 %tmp_4125, %tmp_4126" [S4_4/conv1d.h:1572]   --->   Operation 12732 'and' 'p_demorgan' <Predicate = true> <Delay = 2.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12733 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_4127 = xor i64 %p_demorgan, -1" [S4_4/conv1d.h:1572]   --->   Operation 12733 'xor' 'tmp_4127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12734 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_4128 = and i64 %tmp_V_load_1, %tmp_4127" [S4_4/conv1d.h:1572]   --->   Operation 12734 'and' 'tmp_4128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12735 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_4129 = and i64 %tmp_4124, %p_demorgan" [S4_4/conv1d.h:1572]   --->   Operation 12735 'and' 'tmp_4129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12736 [1/1] (1.17ns) (out node of the LUT)   --->   "%p_Result_s = or i64 %tmp_4128, %tmp_4129" [S4_4/conv1d.h:1572]   --->   Operation 12736 'or' 'p_Result_s' <Predicate = true> <Delay = 1.17> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 12737 [1/1] (0.00ns)   --->   "store i64 %p_Result_s, i64* %tmp_V" [S4_4/conv1d.h:1572]   --->   Operation 12737 'store' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 12738 [1/1] (0.00ns)   --->   "br label %8" [S4_4/conv1d.h:1557]   --->   Operation 12738 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ne') with incoming values : ('ne', S4_4/conv1d.h:1485) [143]  (1.3 ns)

 <State 2>: 2.04ns
The critical path consists of the following:
	'icmp' operation ('tmp', S4_4/conv1d.h:1485) [144]  (1.23 ns)
	blocking operation 0.806 ns on control path)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('pe') with incoming values : ('pe', S4_4/conv1d.h:1489) [154]  (0 ns)
	'getelementptr' operation ('bias25_m_weights_V_4_17', S4_4/conv1d.h:1493) [272]  (0 ns)
	'load' operation ('bias25_m_weights_V_4_18', S4_4/conv1d.h:1493) on array 'bias25_m_weights_V_47' [273]  (2.77 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'load' operation ('bias25_m_weights_V_0_2', S4_4/conv1d.h:1493) on array 'bias25_m_weights_V_0' [163]  (2.77 ns)
	'mux' operation ('temp_bias.V', S4_4/conv1d.h:1493) [314]  (2.53 ns)
	'store' operation (S4_4/conv1d.h:1496) of variable 'temp_bias.V', S4_4/conv1d.h:1493 on array 'macRegisters[56].V', S4_4/conv1d.h:1481 [399]  (1.75 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.57ns
The critical path consists of the following:
	'phi' operation ('sy') with incoming values : ('sy', S4_4/conv1d.h:1502) [1092]  (0 ns)
	'xor' operation ('tmp_9_1', S4_4/conv1d.h:1529) [1260]  (0.795 ns)
	'getelementptr' operation ('weights25_m_weights_1020', S4_4/conv1d.h:1529) [10849]  (0 ns)
	'load' operation ('weights25_m_weights_1021', S4_4/conv1d.h:1529) on array 'weights25_m_weights_5' [10850]  (2.77 ns)

 <State 7>: 4.47ns
The critical path consists of the following:
	'add' operation ('tmp_9_6', S4_4/conv1d.h:1529) [2800]  (1.7 ns)
	'getelementptr' operation ('weights25_m_weights_966', S4_4/conv1d.h:1529) [10328]  (0 ns)
	'load' operation ('weights25_m_weights_967', S4_4/conv1d.h:1529) on array 'weights25_m_weights_s' [10329]  (2.77 ns)

 <State 8>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_60_6', S4_4/conv1d.h:1535) [10466]  (8.66 ns)

 <State 9>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_59_7', S4_4/conv1d.h:1535) [10331]  (8.66 ns)

 <State 10>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3', S4_4/conv1d.h:1535) [1112]  (8.66 ns)

 <State 11>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3', S4_4/conv1d.h:1535) [1112]  (8.66 ns)

 <State 12>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_0_2', S4_4/conv1d.h:1535) [1150]  (8.66 ns)

 <State 13>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_0_4', S4_4/conv1d.h:1535) [1188]  (8.66 ns)

 <State 14>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_0_5', S4_4/conv1d.h:1535) [1207]  (8.66 ns)

 <State 15>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_1_5', S4_4/conv1d.h:1535) [1361]  (8.66 ns)

 <State 16>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_2_5', S4_4/conv1d.h:1535) [1515]  (8.66 ns)

 <State 17>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_3_5', S4_4/conv1d.h:1535) [1669]  (8.66 ns)

 <State 18>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_4_5', S4_4/conv1d.h:1535) [1823]  (8.66 ns)

 <State 19>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_5_5', S4_4/conv1d.h:1535) [1977]  (8.66 ns)

 <State 20>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_6_5', S4_4/conv1d.h:1535) [2131]  (8.66 ns)

 <State 21>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_7_5', S4_4/conv1d.h:1535) [2285]  (8.66 ns)

 <State 22>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_8_5', S4_4/conv1d.h:1535) [2439]  (8.66 ns)

 <State 23>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_9_5', S4_4/conv1d.h:1535) [2593]  (8.66 ns)

 <State 24>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_10_5', S4_4/conv1d.h:1535) [2747]  (8.66 ns)

 <State 25>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_11_5', S4_4/conv1d.h:1535) [2901]  (8.66 ns)

 <State 26>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_12_5', S4_4/conv1d.h:1535) [3055]  (8.66 ns)

 <State 27>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_13_5', S4_4/conv1d.h:1535) [3209]  (8.66 ns)

 <State 28>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_14_5', S4_4/conv1d.h:1535) [3363]  (8.66 ns)

 <State 29>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_15_5', S4_4/conv1d.h:1535) [3517]  (8.66 ns)

 <State 30>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_16_5', S4_4/conv1d.h:1535) [3671]  (8.66 ns)

 <State 31>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_17_5', S4_4/conv1d.h:1535) [3825]  (8.66 ns)

 <State 32>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_18_5', S4_4/conv1d.h:1535) [3979]  (8.66 ns)

 <State 33>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_19_5', S4_4/conv1d.h:1535) [4133]  (8.66 ns)

 <State 34>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_20_5', S4_4/conv1d.h:1535) [4287]  (8.66 ns)

 <State 35>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_21_5', S4_4/conv1d.h:1535) [4441]  (8.66 ns)

 <State 36>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_22_5', S4_4/conv1d.h:1535) [4595]  (8.66 ns)

 <State 37>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_23_5', S4_4/conv1d.h:1535) [4749]  (8.66 ns)

 <State 38>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_24_5', S4_4/conv1d.h:1535) [4903]  (8.66 ns)

 <State 39>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_25_5', S4_4/conv1d.h:1535) [5057]  (8.66 ns)

 <State 40>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_26_5', S4_4/conv1d.h:1535) [5211]  (8.66 ns)

 <State 41>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_27_5', S4_4/conv1d.h:1535) [5365]  (8.66 ns)

 <State 42>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_28_5', S4_4/conv1d.h:1535) [5519]  (8.66 ns)

 <State 43>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_29_5', S4_4/conv1d.h:1535) [5673]  (8.66 ns)

 <State 44>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_30_5', S4_4/conv1d.h:1535) [5827]  (8.66 ns)

 <State 45>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_31_5', S4_4/conv1d.h:1535) [5981]  (8.66 ns)

 <State 46>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_32_5', S4_4/conv1d.h:1535) [6135]  (8.66 ns)

 <State 47>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_33_5', S4_4/conv1d.h:1535) [6289]  (8.66 ns)

 <State 48>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_34_5', S4_4/conv1d.h:1535) [6443]  (8.66 ns)

 <State 49>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_35_5', S4_4/conv1d.h:1535) [6597]  (8.66 ns)

 <State 50>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_36_5', S4_4/conv1d.h:1535) [6751]  (8.66 ns)

 <State 51>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_37_5', S4_4/conv1d.h:1535) [6905]  (8.66 ns)

 <State 52>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_38_5', S4_4/conv1d.h:1535) [7059]  (8.66 ns)

 <State 53>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_39_5', S4_4/conv1d.h:1535) [7213]  (8.66 ns)

 <State 54>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_40_5', S4_4/conv1d.h:1535) [7367]  (8.66 ns)

 <State 55>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_41_5', S4_4/conv1d.h:1535) [7521]  (8.66 ns)

 <State 56>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_42_5', S4_4/conv1d.h:1535) [7675]  (8.66 ns)

 <State 57>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_43_5', S4_4/conv1d.h:1535) [7829]  (8.66 ns)

 <State 58>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_44_5', S4_4/conv1d.h:1535) [7983]  (8.66 ns)

 <State 59>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_45_5', S4_4/conv1d.h:1535) [8137]  (8.66 ns)

 <State 60>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_46_5', S4_4/conv1d.h:1535) [8291]  (8.66 ns)

 <State 61>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_47_5', S4_4/conv1d.h:1535) [8445]  (8.66 ns)

 <State 62>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_48_5', S4_4/conv1d.h:1535) [8599]  (8.66 ns)

 <State 63>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_49_5', S4_4/conv1d.h:1535) [8753]  (8.66 ns)

 <State 64>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_50_5', S4_4/conv1d.h:1535) [8907]  (8.66 ns)

 <State 65>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_51_5', S4_4/conv1d.h:1535) [9061]  (8.66 ns)

 <State 66>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_52_5', S4_4/conv1d.h:1535) [9215]  (8.66 ns)

 <State 67>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_53_5', S4_4/conv1d.h:1535) [9369]  (8.66 ns)

 <State 68>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_54_5', S4_4/conv1d.h:1535) [9523]  (8.66 ns)

 <State 69>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_55_5', S4_4/conv1d.h:1535) [9677]  (8.66 ns)

 <State 70>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_56_5', S4_4/conv1d.h:1535) [9831]  (8.66 ns)

 <State 71>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_57_5', S4_4/conv1d.h:1535) [9985]  (8.66 ns)

 <State 72>: 8.66ns
The critical path consists of the following:
	'mul' operation ('p_Val2_3_57_6', S4_4/conv1d.h:1535) [10004]  (8.66 ns)

 <State 73>: 7.82ns
The critical path consists of the following:
	'or' operation ('tmp_1858', S4_4/conv1d.h:1535) [10010]  (0 ns)
	'icmp' operation ('tmp_20_57_6', S4_4/conv1d.h:1535) [10013]  (2.3 ns)
	'and' operation ('qb_assign_1_57_6', S4_4/conv1d.h:1535) [10014]  (0.8 ns)
	'add' operation ('tmp463', S4_4/conv1d.h:1541) [10016]  (0 ns)
	'add' operation ('p_Val2_7_57_6', S4_4/conv1d.h:1541) [10017]  (2.97 ns)
	'store' operation (S4_4/conv1d.h:1548) of variable 'p_Val2_7_57_6', S4_4/conv1d.h:1541 on array 'macRegisters[57].V', S4_4/conv1d.h:1481 [10018]  (1.75 ns)

 <State 74>: 1.75ns
The critical path consists of the following:
	'store' operation (S4_4/conv1d.h:1548) of variable 'p_Val2_7_58_4', S4_4/conv1d.h:1541 on array 'macRegisters[58].V', S4_4/conv1d.h:1481 [10134]  (1.75 ns)

 <State 75>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ne') with incoming values : ('ne', S4_4/conv1d.h:1553) [10968]  (1.3 ns)

 <State 76>: 2.04ns
The critical path consists of the following:
	'icmp' operation ('tmp_4', S4_4/conv1d.h:1553) [10969]  (1.23 ns)
	blocking operation 0.806 ns on control path)

 <State 77>: 3.4ns
The critical path consists of the following:
	'load' operation ('tmp_V_load', S4_4/conv1d.h:1575) on local variable 'tmp.V' [11145]  (0 ns)
	fifo write on port 'out_V_V' (S4_4/conv1d.h:1575) [11146]  (3.4 ns)

 <State 78>: 8.01ns
The critical path consists of the following:
	'load' operation ('macRegisters_0_V_lo_8', S4_4/conv1d.h:1562) on array 'macRegisters[0].V', S4_4/conv1d.h:1481 [10989]  (1.75 ns)
	'mux' operation ('temp_reg.V', S4_4/conv1d.h:1562) [11116]  (2.53 ns)
	'shl' operation ('tmp_4122', S4_4/conv1d.h:1572) [11132]  (2.55 ns)
	'select' operation ('tmp_4124', S4_4/conv1d.h:1570) [11134]  (0 ns)
	'and' operation ('tmp_4129', S4_4/conv1d.h:1572) [11140]  (0 ns)
	'or' operation ('__Result__', S4_4/conv1d.h:1572) [11141]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
