$comment
	File created using the following command:
		vcd file AccN_Demo.msim.vcd -direction
$end
$date
	Tue Apr  4 13:12:19 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module accn_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " dataIn [3] $end
$var wire 1 # dataIn [2] $end
$var wire 1 $ dataIn [1] $end
$var wire 1 % dataIn [0] $end
$var wire 1 & dataOut [3] $end
$var wire 1 ' dataOut [2] $end
$var wire 1 ( dataOut [1] $end
$var wire 1 ) dataOut [0] $end
$var wire 1 * enable $end
$var wire 1 + reset $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var wire 1 / devoe $end
$var wire 1 0 devclrn $end
$var wire 1 1 devpor $end
$var wire 1 2 ww_devoe $end
$var wire 1 3 ww_devclrn $end
$var wire 1 4 ww_devpor $end
$var wire 1 5 ww_clk $end
$var wire 1 6 ww_dataIn [3] $end
$var wire 1 7 ww_dataIn [2] $end
$var wire 1 8 ww_dataIn [1] $end
$var wire 1 9 ww_dataIn [0] $end
$var wire 1 : ww_enable $end
$var wire 1 ; ww_reset $end
$var wire 1 < ww_dataOut [3] $end
$var wire 1 = ww_dataOut [2] $end
$var wire 1 > ww_dataOut [1] $end
$var wire 1 ? ww_dataOut [0] $end
$var wire 1 @ \dataOut[0]~output_o\ $end
$var wire 1 A \dataOut[1]~output_o\ $end
$var wire 1 B \dataOut[2]~output_o\ $end
$var wire 1 C \dataOut[3]~output_o\ $end
$var wire 1 D \clk~input_o\ $end
$var wire 1 E \dataIn[0]~input_o\ $end
$var wire 1 F \reg|dataOut[0]~4_combout\ $end
$var wire 1 G \reset~input_o\ $end
$var wire 1 H \enable~input_o\ $end
$var wire 1 I \reg|dataOut[0]~6_combout\ $end
$var wire 1 J \dataIn[1]~input_o\ $end
$var wire 1 K \reg|dataOut[0]~5\ $end
$var wire 1 L \reg|dataOut[1]~7_combout\ $end
$var wire 1 M \dataIn[2]~input_o\ $end
$var wire 1 N \reg|dataOut[1]~8\ $end
$var wire 1 O \reg|dataOut[2]~9_combout\ $end
$var wire 1 P \dataIn[3]~input_o\ $end
$var wire 1 Q \reg|dataOut[2]~10\ $end
$var wire 1 R \reg|dataOut[3]~11_combout\ $end
$var wire 1 S \reg|dataOut\ [3] $end
$var wire 1 T \reg|dataOut\ [2] $end
$var wire 1 U \reg|dataOut\ [1] $end
$var wire 1 V \reg|dataOut\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0*
0+
0,
1-
x.
1/
10
11
12
13
14
05
0:
0;
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
1L
1M
1N
1O
0P
0Q
0R
0"
1#
1$
0%
06
17
18
09
0S
0T
0U
0V
0&
0'
0(
0)
0<
0=
0>
0?
$end
#20000
1!
15
1D
#40000
0!
05
0D
#60000
1!
15
1D
#80000
0!
05
0D
#90000
1*
1:
1H
1I
#100000
1!
15
1D
1U
1T
0O
1Q
0L
0N
1O
1R
1B
1A
1=
1>
1(
1'
#120000
0!
05
0D
#140000
1!
15
1D
0U
1S
0R
1L
1N
0O
1C
0A
1<
0>
0(
1&
#160000
0!
05
0D
#180000
1!
15
1D
1U
0T
0S
1R
1O
0Q
0L
0N
0O
1Q
0R
0C
0B
1A
1R
0<
0=
1>
1(
0'
0&
#200000
0!
05
0D
#220000
1!
15
1D
0U
1S
0R
1L
1N
1O
0Q
1C
0A
1R
1<
0>
0(
1&
#240000
0!
05
0D
#260000
1!
15
1D
1U
1T
0O
1Q
0L
0N
1O
0R
1B
1A
1=
1>
1(
1'
#280000
0!
05
0D
#290000
1+
1;
1G
#300000
1!
15
1D
0U
0T
0S
1R
0O
1L
1N
1O
0Q
0C
0B
0A
0R
0<
0=
0>
0(
0'
0&
#320000
0!
05
0D
#340000
1!
15
1D
#350000
0+
0;
0G
#360000
0!
05
0D
#380000
1!
15
1D
1U
1T
0O
1Q
0L
0N
1O
1R
1B
1A
1=
1>
1(
1'
#400000
0!
05
0D
#420000
1!
15
1D
0U
1S
0R
1L
1N
0O
1C
0A
1<
0>
0(
1&
#440000
0!
05
0D
#460000
1!
15
1D
1U
0T
0S
1R
1O
0Q
0L
0N
0O
1Q
0R
0C
0B
1A
1R
0<
0=
1>
1(
0'
0&
#480000
0!
05
0D
#500000
1!
15
1D
0U
1S
0R
1L
1N
1O
0Q
1C
0A
1R
1<
0>
0(
1&
#520000
0!
05
0D
#540000
1!
0*
15
0:
0H
1D
1U
1T
0I
0O
1Q
0L
0N
1O
0R
1B
1A
1=
1>
1(
1'
#560000
0!
05
0D
#580000
1!
15
1D
#600000
0!
05
0D
#620000
1!
15
1D
#640000
0!
1*
05
1:
1H
0D
1I
#660000
1!
15
1D
0U
0S
1R
1L
1N
0O
0C
0A
0<
0>
0(
0&
#670000
1+
1;
1G
#680000
0!
05
0D
#700000
1!
0+
15
0;
0G
1D
1U
0T
1S
0R
1O
0Q
0L
0N
0O
1Q
1R
1C
0B
1A
0R
1<
0=
1>
1(
0'
1&
#720000
0!
05
0D
#740000
1!
15
1D
0U
0S
1R
1L
1N
1O
0Q
0C
0A
0R
0<
0>
0(
0&
#760000
0!
05
0D
#780000
1!
15
1D
1U
1T
0O
1Q
0L
0N
1O
1R
1B
1A
1=
1>
1(
1'
#800000
0!
05
0D
#820000
1!
15
1D
0U
1S
0R
1L
1N
0O
1C
0A
1<
0>
0(
1&
#840000
0!
05
0D
#860000
1!
15
1D
1U
0T
0S
1R
1O
0Q
0L
0N
0O
1Q
0R
0C
0B
1A
1R
0<
0=
1>
1(
0'
0&
#880000
0!
05
0D
#900000
1!
15
1D
0U
1S
0R
1L
1N
1O
0Q
1C
0A
1R
1<
0>
0(
1&
#920000
0!
05
0D
#940000
1!
15
1D
1U
1T
0O
1Q
0L
0N
1O
0R
1B
1A
1=
1>
1(
1'
#960000
0!
05
0D
#980000
1!
15
1D
0U
0S
1R
1L
1N
0O
0C
0A
0<
0>
0(
0&
#1000000
