/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [21:0] _02_;
  wire [13:0] _03_;
  reg [6:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [40:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [21:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [19:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [20:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = !(celloutsig_0_23z[6] ? celloutsig_0_22z : celloutsig_0_19z[0]);
  assign celloutsig_0_33z = !(celloutsig_0_30z[16] ? celloutsig_0_6z : celloutsig_0_32z);
  assign celloutsig_0_44z = !(celloutsig_0_38z ? celloutsig_0_9z[1] : celloutsig_0_35z);
  assign celloutsig_1_0z = !(in_data[116] ? in_data[162] : in_data[170]);
  assign celloutsig_0_6z = !(celloutsig_0_5z ? celloutsig_0_1z[11] : celloutsig_0_1z[2]);
  assign celloutsig_1_6z = !(celloutsig_1_4z[15] ? celloutsig_1_4z[8] : celloutsig_1_3z);
  assign celloutsig_1_12z = !(_00_ ? celloutsig_1_9z[1] : _00_);
  assign celloutsig_0_4z = ~celloutsig_0_3z;
  assign celloutsig_0_35z = ~celloutsig_0_19z[2];
  assign celloutsig_1_3z = ~celloutsig_1_0z;
  assign celloutsig_0_7z = ~((celloutsig_0_1z[7] | celloutsig_0_4z) & (celloutsig_0_3z | celloutsig_0_0z));
  assign celloutsig_0_11z = ~((_01_ | celloutsig_0_4z) & (celloutsig_0_7z | celloutsig_0_0z));
  assign celloutsig_0_13z = ~((celloutsig_0_7z | celloutsig_0_5z) & (celloutsig_0_1z[9] | celloutsig_0_11z));
  assign celloutsig_0_16z = ~((celloutsig_0_12z[0] | celloutsig_0_5z) & (celloutsig_0_6z | celloutsig_0_3z));
  assign celloutsig_0_0z = in_data[84] ^ in_data[29];
  assign celloutsig_0_32z = celloutsig_0_16z ^ celloutsig_0_4z;
  assign celloutsig_0_5z = celloutsig_0_2z ^ celloutsig_0_0z;
  assign celloutsig_1_18z = celloutsig_1_2z[2] ^ celloutsig_1_3z;
  assign celloutsig_1_2z = { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_0z } + in_data[175:172];
  assign celloutsig_1_4z = celloutsig_1_1z[16:0] + { in_data[175:168], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_1z[5:0] + { celloutsig_1_1z[21:18], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z } + celloutsig_1_14z[17:8];
  reg [21:0] _27_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 22'h000000;
    else _27_ <= { in_data[176:159], celloutsig_1_7z, celloutsig_1_3z };
  assign { _02_[21:5], _00_, _02_[3:0] } = _27_;
  reg [13:0] _28_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _28_ <= 14'h0000;
    else _28_ <= { celloutsig_0_1z[17:6], celloutsig_0_2z, celloutsig_0_7z };
  assign { _03_[13:12], _01_, _03_[10:0] } = _28_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_12z };
  assign celloutsig_0_9z = { in_data[37:34], celloutsig_0_2z } / { 1'h1, in_data[67:66], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_14z = { _01_, _03_[10:6], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_7z } / { 1'h1, _03_[10:4], celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_17z = { in_data[13:8], celloutsig_0_5z, celloutsig_0_6z } / { 1'h1, in_data[71:66], celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_1z[9:1], celloutsig_0_12z } / { 1'h1, _01_, _03_[10:1] };
  assign celloutsig_0_38z = { in_data[92:81], celloutsig_0_22z, celloutsig_0_22z } == { _04_[5:4], celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_14z };
  assign celloutsig_0_22z = celloutsig_0_15z[6:3] == celloutsig_0_1z[10:7];
  assign celloutsig_0_3z = celloutsig_0_1z[3:1] == { celloutsig_0_1z[13], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_18z, celloutsig_0_12z } || { celloutsig_0_27z[2], celloutsig_0_19z };
  assign celloutsig_0_12z = celloutsig_0_10z ? { _03_[1:0], celloutsig_0_2z } : celloutsig_0_9z[3:1];
  assign celloutsig_0_15z = in_data[40] ? { in_data[43:41], 1'h1, in_data[39:3] } : { celloutsig_0_14z[6:3], celloutsig_0_12z, _03_[13:12], _01_, _03_[10:0], celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_1z = ~ in_data[54:33];
  assign celloutsig_0_25z = ~ { _03_[9:7], celloutsig_0_17z };
  assign celloutsig_0_2z = celloutsig_0_0z & in_data[6];
  assign celloutsig_1_5z = { celloutsig_1_4z[9:4], celloutsig_1_0z, celloutsig_1_0z } << { celloutsig_1_4z[8:7], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_34z = { celloutsig_0_17z[5], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_32z } >> { celloutsig_0_14z[3:2], celloutsig_0_33z, celloutsig_0_28z };
  assign celloutsig_1_1z = in_data[140:119] >> in_data[130:109];
  assign celloutsig_1_10z = { celloutsig_1_1z[21:20], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z } >> { celloutsig_1_4z[15:10], celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_14z = { celloutsig_1_9z[5:1], celloutsig_1_10z, celloutsig_1_6z } >> { celloutsig_1_1z[8], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_7z = celloutsig_1_1z[2:0] >>> { celloutsig_1_2z[1:0], celloutsig_1_6z };
  assign celloutsig_0_19z = { _03_[12], _01_, celloutsig_0_3z } >>> { celloutsig_0_9z[4:3], celloutsig_0_7z };
  assign celloutsig_0_26z = { in_data[18:16], celloutsig_0_18z } >>> { celloutsig_0_25z[9], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_30z = { celloutsig_0_1z[14:7], celloutsig_0_23z } - { celloutsig_0_14z[8:4], celloutsig_0_23z, celloutsig_0_12z };
  assign celloutsig_0_43z = { celloutsig_0_15z[24:7], celloutsig_0_6z } - { celloutsig_0_30z[7:4], celloutsig_0_38z, celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_17z };
  assign celloutsig_0_18z = ~((celloutsig_0_4z & in_data[57]) | celloutsig_0_3z);
  assign celloutsig_0_10z = ~((celloutsig_0_2z & celloutsig_0_7z) | (celloutsig_0_2z & celloutsig_0_6z));
  assign { celloutsig_0_27z[4:1], celloutsig_0_27z[7:5] } = ~ { celloutsig_0_26z, celloutsig_0_19z[2], celloutsig_0_10z, celloutsig_0_2z };
  assign _02_[4] = _00_;
  assign _03_[11] = _01_;
  assign celloutsig_0_27z[0] = celloutsig_0_27z[6];
  assign { out_data[128], out_data[105:96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
