<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FinalProject_67574625_cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a_input_67574625_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_1bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_32bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithmetic_unit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="arithmetic_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="arithmetic_unit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithmetic_unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="b_input_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="c31L_pack.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="c31L_pack.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="c31L_pack.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller_67574625_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_67574625_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2to1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2to1generic_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pcounter_67574625_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_67574625_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_bank_67574625_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_67574625_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_processor_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_processor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_processor_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_processor_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1425873040" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1425873040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426052938" xil_pn:in_ck="-3857093925292994543" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1426052938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="A_input_67574625.vhd"/>
      <outfile xil_pn:name="B_input_alu.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_alu_1bit.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_alu_32bit.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_arithmetic_unit.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_full_adder.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_logic_unit.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_mux2to1.vhd"/>
      <outfile xil_pn:name="controller_67574625.vhd"/>
      <outfile xil_pn:name="memory_67574625.vhd"/>
      <outfile xil_pn:name="pcounter_67574625.vhd"/>
      <outfile xil_pn:name="pooriam_c31L_pack.vhd"/>
      <outfile xil_pn:name="processor_67574625.vhd"/>
      <outfile xil_pn:name="register_bank_67574625.vhd"/>
      <outfile xil_pn:name="testbench_processor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1426041497" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="822552237775412565" xil_pn:start_ts="1426041497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426041497" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4891393315564003261" xil_pn:start_ts="1426041497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425926608" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1801559741614792249" xil_pn:start_ts="1425926608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1426052941" xil_pn:in_ck="-3857093925292994543" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1426052941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="A_input_67574625.vhd"/>
      <outfile xil_pn:name="B_input_alu.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_alu_1bit.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_alu_32bit.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_arithmetic_unit.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_full_adder.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_logic_unit.vhd"/>
      <outfile xil_pn:name="assignment3_67574625_mux2to1.vhd"/>
      <outfile xil_pn:name="controller_67574625.vhd"/>
      <outfile xil_pn:name="memory_67574625.vhd"/>
      <outfile xil_pn:name="pcounter_67574625.vhd"/>
      <outfile xil_pn:name="pooriam_c31L_pack.vhd"/>
      <outfile xil_pn:name="processor_67574625.vhd"/>
      <outfile xil_pn:name="register_bank_67574625.vhd"/>
      <outfile xil_pn:name="testbench_processor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1426052948" xil_pn:in_ck="-3857093925292994543" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8786922597818493560" xil_pn:start_ts="1426052941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_processor_beh.prj"/>
      <outfile xil_pn:name="testbench_processor_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1426052948" xil_pn:in_ck="-5515365039051717370" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4641592384990542229" xil_pn:start_ts="1426052948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_processor_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
