$date
	Sat Aug 09 02:11:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_verify_gctrl $end
$var wire 1 ! st $end
$var wire 6 " sel [5:0] $end
$var reg 1 # clk $end
$var reg 1 $ inwidth $end
$var reg 1 % rstn $end
$var reg 1 & start $end
$var integer 32 ' errors [31:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ inwidth $end
$var wire 1 % rstn $end
$var wire 1 & start $end
$var wire 6 ( max_count [5:0] $end
$var parameter 2 ) COUNT $end
$var parameter 2 * DONE $end
$var parameter 2 + IDLE $end
$var reg 6 , sel [5:0] $end
$var reg 1 ! st $end
$var reg 2 - state [1:0] $end
$upscope $end
$scope task check_output $end
$var reg 6 . expected_sel [5:0] $end
$var reg 1 / st_val $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 +
b10 *
b1 )
$end
#0
$dumpvars
x/
bx .
b0 -
b0 ,
b1011 (
b0 '
0&
0%
0$
0#
b0 "
1!
$end
#5000
1#
#10000
0#
1%
#15000
1#
#20000
0#
1/
b0 .
#21000
1&
#25000
0!
b1 -
1#
#26000
0&
#30000
0#
#35000
b1 "
b1 ,
1#
#40000
0#
#45000
b10 "
b10 ,
1#
#50000
0#
#55000
b11 "
b11 ,
1#
#60000
0#
#65000
b100 "
b100 ,
1#
#70000
0#
#75000
b101 "
b101 ,
1#
#80000
0#
#85000
b110 "
b110 ,
1#
#90000
0#
#95000
b111 "
b111 ,
1#
#100000
0#
#105000
b1000 "
b1000 ,
1#
#110000
0#
#115000
b1001 "
b1001 ,
1#
#120000
0#
#125000
b1010 "
b1010 ,
1#
#130000
0#
#135000
b1011 "
b1011 ,
1#
#140000
0#
#145000
b1011 .
1!
b10 -
1#
#150000
0#
#155000
b0 "
b0 ,
b0 -
1#
#160000
0#
#165000
1#
#166000
b10111 (
1&
1$
#170000
0#
#175000
0!
b1 -
1#
#176000
0&
#180000
0#
#185000
b1 "
b1 ,
1#
#190000
0#
#195000
b10 "
b10 ,
1#
#200000
0#
#205000
b11 "
b11 ,
1#
#210000
0#
#215000
b100 "
b100 ,
1#
#220000
0#
#225000
b101 "
b101 ,
1#
#230000
0#
#235000
b110 "
b110 ,
1#
#240000
0#
#245000
b111 "
b111 ,
1#
#250000
0#
#255000
b1000 "
b1000 ,
1#
#260000
0#
#265000
b1001 "
b1001 ,
1#
#270000
0#
#275000
b1010 "
b1010 ,
1#
#280000
0#
#285000
b1011 "
b1011 ,
1#
#290000
0#
#295000
b1100 "
b1100 ,
1#
#300000
0#
#305000
b1101 "
b1101 ,
1#
#310000
0#
#315000
b1110 "
b1110 ,
1#
#320000
0#
#325000
b1111 "
b1111 ,
1#
#330000
0#
#335000
b10000 "
b10000 ,
1#
#340000
0#
#345000
b10001 "
b10001 ,
1#
#350000
0#
#355000
b10010 "
b10010 ,
1#
#360000
0#
#365000
b10011 "
b10011 ,
1#
#370000
0#
#375000
b10100 "
b10100 ,
1#
#380000
0#
#385000
b10101 "
b10101 ,
1#
#390000
0#
#395000
b10110 "
b10110 ,
1#
#400000
0#
#405000
b10111 "
b10111 ,
1#
#410000
0#
#415000
b10111 .
1!
b10 -
1#
#420000
0#
#425000
b0 "
b0 ,
b0 -
1#
#430000
0#
#435000
1#
#436000
b1011 (
1&
0$
#440000
0#
#445000
0!
b1 -
1#
#446000
0&
#450000
0#
#455000
b1 "
b1 ,
1#
#460000
0#
#465000
b10 "
b10 ,
1#
#470000
0#
#475000
b11 "
b11 ,
1#
#480000
0#
#485000
b100 "
b100 ,
1#
#486000
1&
#490000
0#
#495000
b101 "
b101 ,
1#
#496000
0&
#500000
0#
#505000
b110 "
b110 ,
1#
#510000
0#
#515000
b111 "
b111 ,
1#
#520000
0#
#525000
b1000 "
b1000 ,
1#
#530000
0#
#535000
b1001 "
b1001 ,
1#
#540000
0#
#545000
b1010 "
b1010 ,
1#
#550000
0#
#555000
b1011 "
b1011 ,
1#
#560000
0#
#565000
b1011 .
1!
b10 -
1#
#566000
b10111 (
1&
1$
#570000
0#
#575000
b0 "
b0 ,
b0 -
1#
#576000
0&
#580000
0#
#585000
1#
#590000
0#
#595000
1#
#600000
0#
#605000
1#
#610000
0#
#615000
1#
#620000
0#
#625000
1#
#630000
0#
#635000
1#
#636000
0%
#640000
0#
#645000
1#
#646000
1%
#650000
0#
#655000
1#
#656000
b0 .
#660000
0#
#665000
1#
#670000
0#
#675000
1#
#677000
