TRACE::2024-06-03.15:13:01::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:01::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:01::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:01::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:01::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:01::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-06-03.15:13:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-06-03.15:13:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-06-03.15:13:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2024-06-03.15:13:13::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-06-03.15:13:13::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-03.15:13:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-06-03.15:13:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-06-03.15:13:13::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-06-03.15:13:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:13::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-03.15:13:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-06-03.15:13:13::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-03.15:13:13::SCWMssOS::mss does not exists at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-03.15:13:13::SCWMssOS::Creating sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-03.15:13:13::SCWMssOS::Adding the swdes entry, created swdb C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss with des name C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-03.15:13:13::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-03.15:13:13::SCWMssOS::Writing mss at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-03.15:13:13::SCWMssOS::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp
TRACE::2024-06-03.15:13:13::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-06-03.15:13:13::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-06-03.15:13:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2024-06-03.15:13:14::SCWPlatform::Generating the sources  .
TRACE::2024-06-03.15:13:14::SCWBDomain::Generating boot domain sources.
TRACE::2024-06-03.15:13:14::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::mss does not exists at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::Creating sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::Adding the swdes entry, created swdb C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:15::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:15::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:15::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2024-06-03.15:13:15::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:15::SCWMssOS::Writing mss at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:15::SCWMssOS::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-06-03.15:13:15::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-06-03.15:13:15::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-06-03.15:13:15::SCWBDomain::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-06-03.15:13:24::SCWPlatform::Generating sources Done.
TRACE::2024-06-03.15:13:24::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-03.15:13:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-06-03.15:13:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-06-03.15:13:24::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-06-03.15:13:24::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:24::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:24::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:24::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:24::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:24::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:24::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2024-06-03.15:13:24::SCWPlatform::Generating the sources  .
TRACE::2024-06-03.15:13:24::SCWBDomain::Generating boot domain sources.
TRACE::2024-06-03.15:13:24::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2024-06-03.15:13:24::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:24::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:24::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:24::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:24::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:24::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:24::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||

TRACE::2024-06-03.15:13:24::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:24::SCWMssOS::mss does not exists at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:24::SCWMssOS::Creating sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:24::SCWMssOS::Adding the swdes entry, created swdb C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:24::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:24::SCWMssOS::Writing mss at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:24::SCWMssOS::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-06-03.15:13:24::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-06-03.15:13:24::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-06-03.15:13:24::SCWBDomain::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-06-03.15:13:29::SCWPlatform::Generating sources Done.
TRACE::2024-06-03.15:13:29::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:29::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:29::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:29::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:29::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:29::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:29::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||

TRACE::2024-06-03.15:13:29::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:29::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:29::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:29::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2024-06-03.15:13:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-03.15:13:29::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:29::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:29::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:29::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:29::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:29::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:29::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:13:30::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2024-06-03.15:13:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-03.15:13:30::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:30::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:30::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:30::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2c0cb7f5276a387c1437ff8de539aa57",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1", "xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["psu_cortexa53_0", "standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3ea1e566af69193fa6936bccc75806d6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-06-03.15:13:30::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:30::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:30::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:30::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2c0cb7f5276a387c1437ff8de539aa57",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1", "xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["psu_cortexa53_0", "standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3ea1e566af69193fa6936bccc75806d6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-06-03.15:13:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:31::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-03.15:13:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-06-03.15:13:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-06-03.15:13:31::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-06-03.15:13:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:31::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:31::SCWMssOS::mss does not exists at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:31::SCWMssOS::Creating sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:32::SCWMssOS::Adding the swdes entry, created swdb C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:32::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:32::SCWMssOS::Writing mss at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:32::SCWMssOS::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-06-03.15:13:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-06-03.15:13:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-06-03.15:13:32::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-06-03.15:13:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:32::SCWMssOS::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-06-03.15:13:32::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-06-03.15:13:37::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:37::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:37::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:37::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:37::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-06-03.15:13:37::SCWMssOS::Writing the mss file completed C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:37::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:37::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:37::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:37::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:37::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:37::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:37::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:37::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:37::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:37::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:37::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:37::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:37::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:37::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:37::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:38::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:38::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:38::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:38::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:38::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:38::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:38::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:38::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:38::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:38::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:38::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:38::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:38::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:38::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:38::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2c0cb7f5276a387c1437ff8de539aa57",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1", "xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["psu_cortexa53_0", "standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3ea1e566af69193fa6936bccc75806d6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a9793bfa05c33e00e12810780c8e4285",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_cortexa53_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-06-03.15:13:38::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-06-03.15:13:38::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-03.15:13:38::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-06-03.15:13:38::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2024-06-03.15:13:38::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2024-06-03.15:13:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-03.15:13:38::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2024-06-03.15:13:38::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2024-06-03.15:13:38::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2024-06-03.15:13:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-03.15:13:38::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2024-06-03.15:13:38::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2024-06-03.15:13:38::SCWSystem::Not a boot domain 
LOG::2024-06-03.15:13:38::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-06-03.15:13:38::SCWDomain::Generating domain artifcats
TRACE::2024-06-03.15:13:38::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-03.15:13:38::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-06-03.15:13:38::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-06-03.15:13:38::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-06-03.15:13:38::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-06-03.15:13:38::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-03.15:13:38::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:38::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:38::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:38::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:38::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWMssOS::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-06-03.15:13:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-03.15:13:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-03.15:13:38::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2024-06-03.15:13:38::SCWMssOS::skipping the bsp build ... 
TRACE::2024-06-03.15:13:38::SCWMssOS::Copying to export directory.
TRACE::2024-06-03.15:13:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-03.15:13:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-06-03.15:13:38::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-06-03.15:13:38::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-06-03.15:13:38::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-06-03.15:13:38::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-06-03.15:13:38::SCWPlatform::Started preparing the platform 
TRACE::2024-06-03.15:13:38::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-06-03.15:13:38::SCWSystem::dir created 
TRACE::2024-06-03.15:13:38::SCWSystem::Writing the bif 
TRACE::2024-06-03.15:13:38::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-03.15:13:38::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-03.15:13:38::SCWPlatform::Completed generating the platform
TRACE::2024-06-03.15:13:38::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:38::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:38::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:38::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:38::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:39::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:39::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:39::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:39::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:39::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:39::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:39::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:39::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:39::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:39::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:39::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:39::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:39::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:39::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:39::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:39::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:39::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:39::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:39::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:39::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:39::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:39::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:39::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:39::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:39::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:39::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:39::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:39::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:39::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2c0cb7f5276a387c1437ff8de539aa57",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1", "xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["psu_cortexa53_0", "standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3ea1e566af69193fa6936bccc75806d6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a9793bfa05c33e00e12810780c8e4285",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_cortexa53_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-03.15:13:39::SCWPlatform::updated the xpfm file.
TRACE::2024-06-03.15:13:40::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:40::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:40::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:40::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:40::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:40::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:40::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:40::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:40::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:41::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:41::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:41::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:41::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:41::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:41::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:41::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:41::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:41::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:41::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:41::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:41::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:41::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:41::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:41::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:41::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:41::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:41::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:41::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:41::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:41::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:41::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2c0cb7f5276a387c1437ff8de539aa57",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1", "xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["psu_cortexa53_0", "standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3ea1e566af69193fa6936bccc75806d6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a9793bfa05c33e00e12810780c8e4285",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_cortexa53_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:41::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:41::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:41::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:41::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:41::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:41::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:42::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:42::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:42::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:42::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:42::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:42::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:42::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:42::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:42::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:42::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:42::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:42::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:42::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:42::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:42::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:42::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:42::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:42::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:42::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:42::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:42::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:42::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:42::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:42::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:42::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:42::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:42::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:42::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:42::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:42::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:42::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:42::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:42::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2c0cb7f5276a387c1437ff8de539aa57",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1", "xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["psu_cortexa53_0", "standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3ea1e566af69193fa6936bccc75806d6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a9793bfa05c33e00e12810780c8e4285",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_cortexa53_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-06-03.15:13:42::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-06-03.15:13:42::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-03.15:13:42::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-06-03.15:13:42::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-06-03.15:13:42::SCWDomain::Generating domain artifcats
TRACE::2024-06-03.15:13:42::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-03.15:13:42::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-06-03.15:13:42::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-06-03.15:13:42::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-06-03.15:13:42::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-06-03.15:13:42::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:42::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:42::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:43::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:43::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-06-03.15:13:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-03.15:13:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-03.15:13:43::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2024-06-03.15:13:43::SCWMssOS::skipping the bsp build ... 
TRACE::2024-06-03.15:13:43::SCWMssOS::Copying to export directory.
TRACE::2024-06-03.15:13:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-03.15:13:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-06-03.15:13:43::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-06-03.15:13:43::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-06-03.15:13:43::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-06-03.15:13:43::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-06-03.15:13:43::SCWPlatform::Started preparing the platform 
TRACE::2024-06-03.15:13:43::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-06-03.15:13:43::SCWSystem::dir created 
TRACE::2024-06-03.15:13:43::SCWSystem::Writing the bif 
TRACE::2024-06-03.15:13:43::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-03.15:13:43::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-03.15:13:43::SCWPlatform::Completed generating the platform
TRACE::2024-06-03.15:13:43::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:43::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:43::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:43::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:43::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:13:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:13:43::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:43::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:43::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:43::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:43::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:43::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:43::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:43::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:43::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:43::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:43::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:43::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:43::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:43::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:43::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:43::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:43::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:43::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:43::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:43::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:43::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:43::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:43::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:43::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:43::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:43::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:43::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:13:44::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:13:44::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:13:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-03.15:13:44::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-03.15:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:13:44::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:13:44::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:13:44::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2c0cb7f5276a387c1437ff8de539aa57",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1", "xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["psu_cortexa53_0", "standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3ea1e566af69193fa6936bccc75806d6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a9793bfa05c33e00e12810780c8e4285",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_cortexa53_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-03.15:13:44::SCWPlatform::updated the xpfm file.
TRACE::2024-06-03.15:14:19::SCWPlatform::Clearing the existing platform
TRACE::2024-06-03.15:14:19::SCWSystem::Clearing the existing sysconfig
TRACE::2024-06-03.15:14:19::SCWBDomain::clearing the fsbl build
TRACE::2024-06-03.15:14:19::SCWMssOS::Removing the swdes entry for  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:19::SCWBDomain::clearing the pmufw build
TRACE::2024-06-03.15:14:19::SCWMssOS::Removing the swdes entry for  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:19::SCWMssOS::Removing the swdes entry for  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:19::SCWSystem::Clearing the domains completed.
TRACE::2024-06-03.15:14:19::SCWPlatform::Clearing the opened hw db.
TRACE::2024-06-03.15:14:19::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:19::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:19::SCWPlatform:: Platform location is C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:19::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:19::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:19::SCWPlatform::Removing the HwDB with name C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:19::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:19::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:19::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:19::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:19::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:19::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-06-03.15:14:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-06-03.15:14:29::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-06-03.15:14:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-03.15:14:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-06-03.15:14:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-06-03.15:14:29::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:29::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:29::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||

TRACE::2024-06-03.15:14:29::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:29::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:29::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:29::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:29::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||

TRACE::2024-06-03.15:14:29::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2024-06-03.15:14:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-03.15:14:29::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:29::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:29::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:29::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:29::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:29::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:29::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS:: library already available in sw design:  xilsecure:5.0
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:29::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:29::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:29::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS:: library already available in sw design:  xilpm:4.1
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:29::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:29::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:29::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:29::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-06-03.15:14:29::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:29::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS:: library already available in sw design:  xilsecure:5.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS:: library already available in sw design:  xilpm:4.1
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:30::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:30::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:30::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:30::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:30::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:14:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:14:31::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:14:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-06-03.15:14:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWReader::No isolation master present  
TRACE::2024-06-03.15:14:31::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-03.15:14:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-06-03.15:14:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-06-03.15:14:31::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-06-03.15:14:31::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2024-06-03.15:14:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-03.15:14:31::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS:: library already available in sw design:  xilfpga:6.3
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS:: library already available in sw design:  xilsecure:5.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS:: library already available in sw design:  xilskey:7.3
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:31::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:31::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:31::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:14:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:14:31::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:14:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-06-03.15:14:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-06-03.15:14:31::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:31::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWReader::No isolation master present  
TRACE::2024-06-03.15:14:32::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-03.15:14:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-06-03.15:14:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-06-03.15:14:32::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-06-03.15:14:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-03.15:14:32::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:32::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:32::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:14:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:14:32::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:14:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-06-03.15:14:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:32::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:32::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:33::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:33::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:33::SCWReader::No isolation master present  
TRACE::2024-06-03.15:14:33::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:33::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:33::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:33::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:33::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:33::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:33::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:33::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:33::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::In reload Mss file.
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:35::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:35::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:35::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-06-03.15:14:35::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-03.15:14:35::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:35::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:35::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:35::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:35::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:35::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:35::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:35::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:35::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:35::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:35::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:35::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:35::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:35::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:35::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:35::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:35::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:35::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:35::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:35::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:35::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:35::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:35::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:35::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:35::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:35::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:35::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:36::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:36::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:36::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:36::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:36::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:36::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:36::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:36::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:36::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:36::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:36::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:14:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:14:36::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:14:36::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:36::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:36::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:36::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:14:36::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:14:36::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:14:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:14:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:14:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:14:36::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:14:36::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:14:36::SCWMssOS::Removing the swdes entry for  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
LOG::2024-06-03.15:29:54::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-06-03.15:29:54::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-03.15:29:54::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-06-03.15:29:54::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2024-06-03.15:29:54::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2024-06-03.15:29:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-03.15:29:54::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2024-06-03.15:29:54::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:29:54::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:29:54::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:29:54::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:29:54::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:29:54::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:29:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:29:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:29:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:29:54::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:29:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:29:54::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:29:54::SCWBDomain::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-06-03.15:29:54::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-03.15:29:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-03.15:29:54::SCWBDomain::System Command Ran  C:&  cd  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2024-06-03.15:29:55::SCWBDomain::make: Entering directory 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_b
TRACE::2024-06-03.15:29:55::SCWBDomain::sp'

TRACE::2024-06-03.15:29:55::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-06-03.15:29:55::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2024-06-03.15:29:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:29:55::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:29:55::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:55::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2024-06-03.15:29:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:29:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:29:55::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:55::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2024-06-03.15:29:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:29:55::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:29:55::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:55::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-03.15:29:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2024-06-03.15:29:55::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-06-03.15:29:55::SCWBDomain::atterns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:56::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2024-06-03.15:29:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-06-03.15:29:56::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-06-03.15:29:56::SCWBDomain::terns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:56::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_12/src"

TRACE::2024-06-03.15:29:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:29:56::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:29:56::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:56::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-06-03.15:29:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:29:56::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:29:56::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:56::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_10/src"

TRACE::2024-06-03.15:29:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:29:56::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:29:56::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:56::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_16/src"

TRACE::2024-06-03.15:29:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-03.15:29:56::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -
TRACE::2024-06-03.15:29:56::SCWBDomain::march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:57::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-06-03.15:29:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:29:57::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:29:57::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:57::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_16/src"

TRACE::2024-06-03.15:29:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-06-03.15:29:57::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:29:57::SCWBDomain:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:57::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2024-06-03.15:29:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:29:57::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:29:57::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:57::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-06-03.15:29:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:29:57::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:29:57::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:58::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_0/src"

TRACE::2024-06-03.15:29:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-03.15:29:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -
TRACE::2024-06-03.15:29:58::SCWBDomain::march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:58::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v4_0/src"

TRACE::2024-06-03.15:29:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:29:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:29:58::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:58::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2024-06-03.15:29:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-03.15:29:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -m
TRACE::2024-06-03.15:29:58::SCWBDomain::arch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:29:58::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_0/src"

TRACE::2024-06-03.15:29:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-06-03.15:29:58::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2024-06-03.15:29:58::SCWBDomain::ns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-06-03.15:30:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-03.15:30:02::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pattern
TRACE::2024-06-03.15:30:02::SCWBDomain::s -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2024-06-03.15:30:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:02::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:02::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_12/src"

TRACE::2024-06-03.15:30:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:02::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:02::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:03::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_8/src"

TRACE::2024-06-03.15:30:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-03.15:30:03::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -
TRACE::2024-06-03.15:30:03::SCWBDomain::march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:03::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v4_1/src"

TRACE::2024-06-03.15:30:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-03.15:30:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -m
TRACE::2024-06-03.15:30:03::SCWBDomain::arch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:03::SCWBDomain::"Include files for this library have already been copied."

TRACE::2024-06-03.15:30:03::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-06-03.15:30:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-03.15:30:03::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pattern
TRACE::2024-06-03.15:30:03::SCWBDomain::s -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:03::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_15/src"

TRACE::2024-06-03.15:30:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-03.15:30:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -m
TRACE::2024-06-03.15:30:03::SCWBDomain::arch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:04::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v4_1/src"

TRACE::2024-06-03.15:30:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-03.15:30:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -marc
TRACE::2024-06-03.15:30:04::SCWBDomain::h=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:04::SCWBDomain::"Compiling xilpm library"

TRACE::2024-06-03.15:30:06::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-06-03.15:30:06::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-03.15:30:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -
TRACE::2024-06-03.15:30:06::SCWBDomain::march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:06::SCWBDomain::"Compiling XilSecure Library"

TRACE::2024-06-03.15:30:09::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-06-03.15:30:09::SCWBDomain::make -j 10 --no-print-directory par_libs

TRACE::2024-06-03.15:30:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2024-06-03.15:30:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2024-06-03.15:30:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:09::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:09::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:09::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:09::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2024-06-03.15:30:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:09::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:09::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-03.15:30:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2024-06-03.15:30:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2024-06-03.15:30:09::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-06-03.15:30:09::SCWBDomain::atterns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-06-03.15:30:09::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-06-03.15:30:09::SCWBDomain::terns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_12/src"

TRACE::2024-06-03.15:30:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:09::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:09::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-06-03.15:30:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:09::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:09::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_10/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:10::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:10::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_16/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-03.15:30:10::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -
TRACE::2024-06-03.15:30:10::SCWBDomain::march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:10::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:10::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_16/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-06-03.15:30:10::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:30:10::SCWBDomain:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:10::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:10::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:10::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:10::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_0/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-03.15:30:10::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -
TRACE::2024-06-03.15:30:10::SCWBDomain::march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v4_0/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:10::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:10::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-03.15:30:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -m
TRACE::2024-06-03.15:30:10::SCWBDomain::arch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_0/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-06-03.15:30:10::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2024-06-03.15:30:10::SCWBDomain::ns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-03.15:30:10::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pattern
TRACE::2024-06-03.15:30:10::SCWBDomain::s -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:10::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:10::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_12/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:10::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:10::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_8/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-03.15:30:10::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -
TRACE::2024-06-03.15:30:10::SCWBDomain::march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v4_1/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-03.15:30:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -m
TRACE::2024-06-03.15:30:10::SCWBDomain::arch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-03.15:30:10::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pattern
TRACE::2024-06-03.15:30:10::SCWBDomain::s -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_15/src"

TRACE::2024-06-03.15:30:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-03.15:30:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -m
TRACE::2024-06-03.15:30:10::SCWBDomain::arch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:10::SCWBDomain::"Include files for this library have already been copied."

TRACE::2024-06-03.15:30:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2024-06-03.15:30:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2024-06-03.15:30:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:11::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-03.15:30:11::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march
TRACE::2024-06-03.15:30:11::SCWBDomain::=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2024-06-03.15:30:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:11::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-03.15:30:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2024-06-03.15:30:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-06-03.15:30:11::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2024-06-03.15:30:11::SCWBDomain::erns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-06-03.15:30:11::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2024-06-03.15:30:11::SCWBDomain::ns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_12/src"

TRACE::2024-06-03.15:30:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:11::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-06-03.15:30:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:11::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:12::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_10/src"

TRACE::2024-06-03.15:30:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:12::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:12::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_16/src"

TRACE::2024-06-03.15:30:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-06-03.15:30:12::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -mar
TRACE::2024-06-03.15:30:12::SCWBDomain::ch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:12::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-06-03.15:30:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:12::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:12::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_16/src"

TRACE::2024-06-03.15:30:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-03.15:30:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -m
TRACE::2024-06-03.15:30:12::SCWBDomain::arch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:12::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2024-06-03.15:30:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:13::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:13::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-06-03.15:30:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:13::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:13::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_0/src"

TRACE::2024-06-03.15:30:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-06-03.15:30:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -mar
TRACE::2024-06-03.15:30:13::SCWBDomain::ch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:13::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v4_0/src"

TRACE::2024-06-03.15:30:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-03.15:30:13::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march
TRACE::2024-06-03.15:30:13::SCWBDomain::=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2024-06-03.15:30:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-03.15:30:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -marc
TRACE::2024-06-03.15:30:14::SCWBDomain::h=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_0/src"

TRACE::2024-06-03.15:30:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:30:14::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:30:14::SCWBDomain::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-06-03.15:30:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-03.15:30:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -
TRACE::2024-06-03.15:30:14::SCWBDomain::march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2024-06-03.15:30:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:14::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_12/src"

TRACE::2024-06-03.15:30:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:30:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -ma
TRACE::2024-06-03.15:30:15::SCWBDomain::rch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_8/src"

TRACE::2024-06-03.15:30:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-06-03.15:30:15::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -mar
TRACE::2024-06-03.15:30:15::SCWBDomain::ch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_15/src"

TRACE::2024-06-03.15:30:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-03.15:30:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -marc
TRACE::2024-06-03.15:30:15::SCWBDomain::h=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:18::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-06-03.15:30:18::SCWBDomain::make --no-print-directory archive

TRACE::2024-06-03.15:30:18::SCWBDomain::arm-none-eabi-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/_
TRACE::2024-06-03.15:30:18::SCWBDomain::sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o psu
TRACE::2024-06-03.15:30:18::SCWBDomain::_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/cpu_init.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cor
TRACE::2024-06-03.15:30:18::SCWBDomain::texa53_0/lib/fstat.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib
TRACE::2024-06-03.15:30:18::SCWBDomain::/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_co
TRACE::2024-06-03.15:30:18::SCWBDomain::rtexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/ti
TRACE::2024-06-03.15:30:18::SCWBDomain::me.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/usleep.o psu_cortexa53_0/lib/vect
TRACE::2024-06-03.15:30:18::SCWBDomain::ors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_
TRACE::2024-06-03.15:30:18::SCWBDomain::selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/x
TRACE::2024-06-03.15:30:18::SCWBDomain::bram_intr.o psu_cortexa53_0/lib/xbram_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53
TRACE::2024-06-03.15:30:18::SCWBDomain::_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xcloc
TRACE::2024-06-03.15:30:18::SCWBDomain::kps_gate.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_corte
TRACE::2024-06-03.15:30:18::SCWBDomain::xa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o p
TRACE::2024-06-03.15:30:18::SCWBDomain::su_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgp
TRACE::2024-06-03.15:30:18::SCWBDomain::iops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa
TRACE::2024-06-03.15:30:18::SCWBDomain::53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortex
TRACE::2024-06-03.15:30:18::SCWBDomain::a53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_sel
TRACE::2024-06-03.15:30:18::SCWBDomain::ftest.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0
TRACE::2024-06-03.15:30:18::SCWBDomain::/lib/xil-crt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa
TRACE::2024-06-03.15:30:18::SCWBDomain::53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_corte
TRACE::2024-06-03.15:30:18::SCWBDomain::xa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_te
TRACE::2024-06-03.15:30:18::SCWBDomain::stcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib
TRACE::2024-06-03.15:30:18::SCWBDomain::/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa5
TRACE::2024-06-03.15:30:18::SCWBDomain::3_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa53_0/lib/xqspipsu.o p
TRACE::2024-06-03.15:30:18::SCWBDomain::su_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xq
TRACE::2024-06-03.15:30:18::SCWBDomain::spipsu_options.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_corte
TRACE::2024-06-03.15:30:18::SCWBDomain::xa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o ps
TRACE::2024-06-03.15:30:18::SCWBDomain::u_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscu
TRACE::2024-06-03.15:30:18::SCWBDomain::gic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa5
TRACE::2024-06-03.15:30:18::SCWBDomain::3_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa5
TRACE::2024-06-03.15:30:18::SCWBDomain::3_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cor
TRACE::2024-06-03.15:30:18::SCWBDomain::texa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftes
TRACE::2024-06-03.15:30:18::SCWBDomain::t.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/
TRACE::2024-06-03.15:30:18::SCWBDomain::xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.
TRACE::2024-06-03.15:30:18::SCWBDomain::o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_in
TRACE::2024-06-03.15:30:18::SCWBDomain::tr.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_corte
TRACE::2024-06-03.15:30:18::SCWBDomain::xa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/x
TRACE::2024-06-03.15:30:18::SCWBDomain::usbpsu_device.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_eph
TRACE::2024-06-03.15:30:18::SCWBDomain::andler.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cort
TRACE::2024-06-03.15:30:18::SCWBDomain::exa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_co
TRACE::2024-06-03.15:30:18::SCWBDomain::rtexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2024-06-03.15:30:18::SCWBDomain::'Finished building libraries'

TRACE::2024-06-03.15:30:18::SCWBDomain::make: Leaving directory 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bs
TRACE::2024-06-03.15:30:18::SCWBDomain::p'

TRACE::2024-06-03.15:30:18::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:18::SCWBDomain::-ffat-lto-objects   -c xfsbl_qspi.c -o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:19::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:19::SCWBDomain::-ffat-lto-objects   -c xfsbl_csu_dma.c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:19::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:19::SCWBDomain::-ffat-lto-objects   -c xfsbl_nand.c -o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:19::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:19::SCWBDomain::-ffat-lto-objects   -c xfsbl_sd.c -o xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:19::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:19::SCWBDomain::-ffat-lto-objects   -c xfsbl_usb.c -o xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:19::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:19::SCWBDomain::-ffat-lto-objects   -c xfsbl_hooks.c -o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:20::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:20::SCWBDomain::-ffat-lto-objects   -c xfsbl_main.c -o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:20::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:20::SCWBDomain::-ffat-lto-objects   -c xfsbl_dfu_util.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:20::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:20::SCWBDomain::-ffat-lto-objects   -c xfsbl_partition_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:20::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:20::SCWBDomain::-ffat-lto-objects   -c xfsbl_tpm.c -o xfsbl_tpm.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:21::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:21::SCWBDomain::-ffat-lto-objects   -c xfsbl_initialization.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:21::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:21::SCWBDomain::-ffat-lto-objects   -c xfsbl_ddr_init.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:21::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:21::SCWBDomain::-ffat-lto-objects   -c xfsbl_handoff.c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:21::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:21::SCWBDomain::-ffat-lto-objects   -c psu_init.c -o psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:22::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:22::SCWBDomain::-ffat-lto-objects   -c xfsbl_board.c -o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:22::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:22::SCWBDomain::-ffat-lto-objects   -c xfsbl_misc_drivers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:22::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:22::SCWBDomain::-ffat-lto-objects   -c xfsbl_bs.c -o xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:22::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:22::SCWBDomain::-ffat-lto-objects   -c xfsbl_tpm_util.c -o xfsbl_tpm_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:22::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:22::SCWBDomain::-ffat-lto-objects   -c xfsbl_rsa_sha.c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:23::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:23::SCWBDomain::-ffat-lto-objects   -c xfsbl_plpartition_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:23::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:23::SCWBDomain::-ffat-lto-objects   -c xfsbl_image_header.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:23::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:23::SCWBDomain::-ffat-lto-objects   -c xfsbl_misc.c -o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:23::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:23::SCWBDomain::-ffat-lto-objects   -c xfsbl_authentication.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:24::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:24::SCWBDomain::-ffat-lto-objects   -c xfsbl_translation_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:24::SCWBDomain::arm-none-eabi-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto 
TRACE::2024-06-03.15:30:24::SCWBDomain::-ffat-lto-objects   -c xfsbl_exit.S -o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-06-03.15:30:24::SCWBDomain::arm-none-eabi-gcc -o fsbl_a53.elf psu_init.o xfsbl_authentication.o xfsbl_board.o xfsbl_bs.o xfsbl_csu_dma.o xfsbl_ddr_init.o x
TRACE::2024-06-03.15:30:24::SCWBDomain::fsbl_dfu_util.o xfsbl_exit.o xfsbl_handoff.o xfsbl_hooks.o xfsbl_image_header.o xfsbl_initialization.o xfsbl_main.o xfsbl_misc.
TRACE::2024-06-03.15:30:24::SCWBDomain::o xfsbl_misc_drivers.o xfsbl_nand.o xfsbl_partition_load.o xfsbl_plpartition_valid.o xfsbl_qspi.o xfsbl_rsa_sha.o xfsbl_sd.o xf
TRACE::2024-06-03.15:30:24::SCWBDomain::sbl_tpm.o xfsbl_tpm_util.o xfsbl_translation_table.o xfsbl_usb.o -MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vf
TRACE::2024-06-03.15:30:24::SCWBDomain::pv3 -mfloat-abi=hard -DARMA53_32 -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group
TRACE::2024-06-03.15:30:24::SCWBDomain::,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil
TRACE::2024-06-03.15:30:24::SCWBDomain::,-lgcc,-lc,--end-group                                                                                             -n  -Wl,--gc
TRACE::2024-06-03.15:30:24::SCWBDomain::-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2024-06-03.15:30:28::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2024-06-03.15:30:28::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2024-06-03.15:30:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-03.15:30:28::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2024-06-03.15:30:28::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:30:28::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:30:28::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:30:28::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:30:28::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:30:28::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:30:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:30:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:30:28::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:30:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:30:28::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:30:28::SCWBDomain::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-06-03.15:30:28::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-03.15:30:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-03.15:30:28::SCWBDomain::System Command Ran  C:&  cd  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2024-06-03.15:30:28::SCWBDomain::make: Entering directory 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw
TRACE::2024-06-03.15:30:28::SCWBDomain::_bsp'

TRACE::2024-06-03.15:30:28::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-06-03.15:30:28::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2024-06-03.15:30:28::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:28::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:28::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/bram_v4_8/src"

TRACE::2024-06-03.15:30:29::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:29::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:29::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2024-06-03.15:30:29::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:29::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:29::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_16/src"

TRACE::2024-06-03.15:30:29::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:29::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:29::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_12/src"

TRACE::2024-06-03.15:30:29::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:29::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:29::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-06-03.15:30:29::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:29::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:29::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_10/src"

TRACE::2024-06-03.15:30:29::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:29::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:29::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_16/src"

TRACE::2024-06-03.15:30:30::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-06-03.15:30:30::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-06-03.15:30:30::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-06-03.15:30:30::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_16/src"

TRACE::2024-06-03.15:30:30::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-06-03.15:30:30::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-06-03.15:30:30::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2024-06-03.15:30:30::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:30::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-06-03.15:30:30::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:30::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:30::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v4_0/src"

TRACE::2024-06-03.15:30:31::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:31::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:31::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2024-06-03.15:30:31::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-06-03.15:30:31::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2024-06-03.15:30:31::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_0/src"

TRACE::2024-06-03.15:30:31::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-06-03.15:30:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-06-03.15:30:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-06-03.15:30:33::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-06-03.15:30:33::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-06-03.15:30:33::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src"

TRACE::2024-06-03.15:30:33::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_12/src"

TRACE::2024-06-03.15:30:33::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2024-06-03.15:30:34::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-06-03.15:30:34::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2024-06-03.15:30:34::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_3/src"

TRACE::2024-06-03.15:30:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-06-03.15:30:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-06-03.15:30:34::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-06-03.15:30:34::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_3/src"

TRACE::2024-06-03.15:30:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_15/src"

TRACE::2024-06-03.15:30:34::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-06-03.15:30:34::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2024-06-03.15:30:34::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-06-03.15:30:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-06-03.15:30:35::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-06-03.15:30:35::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:35::SCWBDomain::"Compiling XilSecure Library"

TRACE::2024-06-03.15:30:37::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_3/src"

TRACE::2024-06-03.15:30:37::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:37::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:37::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:37::SCWBDomain::"Compiling Xilskey Library"

TRACE::2024-06-03.15:30:39::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-06-03.15:30:39::SCWBDomain::make -j 10 --no-print-directory par_libs

TRACE::2024-06-03.15:30:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/bram_v4_8/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:40::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:40::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_16/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:40::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:40::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_12/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_10/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_16/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-06-03.15:30:40::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-06-03.15:30:40::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_16/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-06-03.15:30:40::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-06-03.15:30:40::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v4_0/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:40::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:40::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2024-06-03.15:30:40::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-06-03.15:30:40::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2024-06-03.15:30:40::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_0/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-06-03.15:30:41::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-06-03.15:30:41::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-06-03.15:30:41::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-06-03.15:30:41::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:41::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:41::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_12/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:41::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:41::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-06-03.15:30:41::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2024-06-03.15:30:41::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_3/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:41::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:41::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_0/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-06-03.15:30:41::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-06-03.15:30:41::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_3/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:41::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:41::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_15/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-06-03.15:30:41::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2024-06-03.15:30:41::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/bram_v4_8/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2024-06-03.15:30:41::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2024-06-03.15:30:41::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_16/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2024-06-03.15:30:41::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2024-06-03.15:30:41::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_12/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_10/src"

TRACE::2024-06-03.15:30:41::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:41::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:41::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_16/src"

TRACE::2024-06-03.15:30:42::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-06-03.15:30:42::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2024-06-03.15:30:42::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-06-03.15:30:42::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:42::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:42::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_16/src"

TRACE::2024-06-03.15:30:42::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-06-03.15:30:42::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2024-06-03.15:30:42::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2024-06-03.15:30:42::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:42::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:42::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-06-03.15:30:42::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:42::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:42::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v4_0/src"

TRACE::2024-06-03.15:30:43::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2024-06-03.15:30:43::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2024-06-03.15:30:43::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2024-06-03.15:30:43::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2024-06-03.15:30:43::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2024-06-03.15:30:43::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v8_0/src"

TRACE::2024-06-03.15:30:43::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-03.15:30:43::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-06-03.15:30:43::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-06-03.15:30:43::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-06-03.15:30:43::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-06-03.15:30:43::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_11/src"

TRACE::2024-06-03.15:30:44::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:44::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:44::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_12/src"

TRACE::2024-06-03.15:30:44::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:44::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:44::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2024-06-03.15:30:44::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2024-06-03.15:30:44::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2024-06-03.15:30:44::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_3/src"

TRACE::2024-06-03.15:30:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-06-03.15:30:44::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2024-06-03.15:30:44::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_15/src"

TRACE::2024-06-03.15:30:45::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2024-06-03.15:30:45::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2024-06-03.15:30:45::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-06-03.15:30:46::SCWBDomain::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-06-03.15:30:46::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-06-03.15:30:46::SCWBDomain::make --no-print-directory archive

TRACE::2024-06-03.15:30:47::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2024-06-03.15:30:47::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2024-06-03.15:30:47::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2024-06-03.15:30:47::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2024-06-03.15:30:47::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2024-06-03.15:30:47::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2024-06-03.15:30:47::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2024-06-03.15:30:47::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2024-06-03.15:30:47::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2024-06-03.15:30:47::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2024-06-03.15:30:47::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2024-06-03.15:30:47::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_
TRACE::2024-06-03.15:30:47::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xbram.o psu_pmu_0/lib/xbram_g.o psu_pmu_0/lib/xbram_intr.o psu_pmu_0/li
TRACE::2024-06-03.15:30:47::SCWBDomain::b/xbram_selftest.o psu_pmu_0/lib/xbram_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xclockps
TRACE::2024-06-03.15:30:47::SCWBDomain::_fixedfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclockps_pll
TRACE::2024-06-03.15:30:47::SCWBDomain::.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/
TRACE::2024-06-03.15:30:47::SCWBDomain::xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o p
TRACE::2024-06-03.15:30:47::SCWBDomain::su_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib
TRACE::2024-06-03.15:30:47::SCWBDomain::/xiicps_g.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps_options.o 
TRACE::2024-06-03.15:30:47::SCWBDomain::psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0
TRACE::2024-06-03.15:30:47::SCWBDomain::/lib/xil_assert.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o 
TRACE::2024-06-03.15:30:47::SCWBDomain::psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o p
TRACE::2024-06-03.15:30:47::SCWBDomain::su_pmu_0/lib/xil_testio.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xinterrupt_wrap.o psu_pmu_0/lib/xi
TRACE::2024-06-03.15:30:47::SCWBDomain::o.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/x
TRACE::2024-06-03.15:30:47::SCWBDomain::platform_info.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xqspipsu_hw.
TRACE::2024-06-03.15:30:47::SCWBDomain::o psu_pmu_0/lib/xqspipsu_options.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0
TRACE::2024-06-03.15:30:47::SCWBDomain::/lib/xresetps_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_self
TRACE::2024-06-03.15:30:47::SCWBDomain::test.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xsd
TRACE::2024-06-03.15:30:47::SCWBDomain::ps_host.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/xspips.o psu_pmu_0/lib/xspips_g.o psu_pmu_0/l
TRACE::2024-06-03.15:30:47::SCWBDomain::ib/xspips_hw.o psu_pmu_0/lib/xspips_options.o psu_pmu_0/lib/xspips_selftest.o psu_pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmo
TRACE::2024-06-03.15:30:47::SCWBDomain::npsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonps
TRACE::2024-06-03.15:30:47::SCWBDomain::u_sinit.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/l
TRACE::2024-06-03.15:30:47::SCWBDomain::ib/xuartps_options.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xusbp
TRACE::2024-06-03.15:30:47::SCWBDomain::su_command.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0
TRACE::2024-06-03.15:30:47::SCWBDomain::/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/l
TRACE::2024-06-03.15:30:47::SCWBDomain::ib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps
TRACE::2024-06-03.15:30:47::SCWBDomain::_g.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/x
TRACE::2024-06-03.15:30:47::SCWBDomain::zdma_intr.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xzdma_sinit.o

TRACE::2024-06-03.15:30:47::SCWBDomain::'Finished building libraries'

TRACE::2024-06-03.15:30:47::SCWBDomain::make: Leaving directory 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_
TRACE::2024-06-03.15:30:47::SCWBDomain::bsp'

TRACE::2024-06-03.15:30:47::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:47::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2024-06-03.15:30:47::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:47::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:47::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2024-06-03.15:30:47::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:47::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2024-06-03.15:30:48::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2024-06-03.15:30:48::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2024-06-03.15:30:48::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2024-06-03.15:30:48::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2024-06-03.15:30:49::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2024-06-03.15:30:49::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2024-06-03.15:30:49::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2024-06-03.15:30:50::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2024-06-03.15:30:50::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2024-06-03.15:30:50::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2024-06-03.15:30:50::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2024-06-03.15:30:50::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2024-06-03.15:30:51::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2024-06-03.15:30:51::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2024-06-03.15:30:51::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_extwdt.c -o xpfw_mod_extwdt.o 
TRACE::2024-06-03.15:30:51::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2024-06-03.15:30:52::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2024-06-03.15:30:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2024-06-03.15:30:52::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2024-06-03.15:30:52::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2024-06-03.15:30:52::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2024-06-03.15:30:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2024-06-03.15:30:53::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2024-06-03.15:30:53::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2024-06-03.15:30:53::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2024-06-03.15:30:53::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2024-06-03.15:30:53::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2024-06-03.15:30:54::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2024-06-03.15:30:54::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2024-06-03.15:30:54::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2024-06-03.15:30:54::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2024-06-03.15:30:54::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2024-06-03.15:30:55::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2024-06-03.15:30:55::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2024-06-03.15:30:55::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2024-06-03.15:30:55::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2024-06-03.15:30:56::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2024-06-03.15:30:56::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2024-06-03.15:30:56::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2024-06-03.15:30:56::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_overtemp.c -o xpfw_mod_overtem
TRACE::2024-06-03.15:30:56::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:57::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:57::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2024-06-03.15:30:57::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:57::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:57::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2024-06-03.15:30:57::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:57::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:57::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2024-06-03.15:30:57::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:58::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:58::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2024-06-03.15:30:58::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:58::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:58::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2024-06-03.15:30:58::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:58::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:58::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2024-06-03.15:30:58::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:58::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:58::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2024-06-03.15:30:58::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:58::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:58::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_requirement.c -o pm_requirement.o -I
TRACE::2024-06-03.15:30:58::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:59::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:59::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2024-06-03.15:30:59::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:59::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:59::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2024-06-03.15:30:59::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:59::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:59::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2024-06-03.15:30:59::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:30:59::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:30:59::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2024-06-03.15:30:59::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:31:00::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:31:00::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2024-06-03.15:31:00::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:31:00::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:31:00::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ioctl.c -o pm_ioctl.o -Izynqmp_pmufw
TRACE::2024-06-03.15:31:00::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:31:00::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:31:00::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2024-06-03.15:31:00::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:31:00::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:31:00::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2024-06-03.15:31:00::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:31:00::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:31:00::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2024-06-03.15:31:00::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-06-03.15:31:00::SCWBDomain::mb-gcc -o pmufw.elf idle_hooks.o pm_binding.o pm_callbacks.o pm_clock.o pm_config.o pm_core.o pm_csudma.o pm_ddr.o pm_extern.o 
TRACE::2024-06-03.15:31:00::SCWBDomain::pm_gic_proxy.o pm_gpp.o pm_hooks.o pm_ioctl.o pm_master.o pm_mmio_access.o pm_node.o pm_node_reset.o pm_notifier.o pm_periph.o 
TRACE::2024-06-03.15:31:00::SCWBDomain::pm_pinctrl.o pm_pll.o pm_power.o pm_proc.o pm_qspi.o pm_requirement.o pm_reset.o pm_slave.o pm_sram.o pm_system.o pm_usb.o xpfw
TRACE::2024-06-03.15:31:00::SCWBDomain::_aib.o xpfw_core.o xpfw_error_manager.o xpfw_events.o xpfw_interrupts.o xpfw_ipi_manager.o xpfw_main.o xpfw_mod_common.o xpfw_m
TRACE::2024-06-03.15:31:00::SCWBDomain::od_dap.o xpfw_mod_em.o xpfw_mod_extwdt.o xpfw_mod_legacy.o xpfw_mod_overtemp.o xpfw_mod_pm.o xpfw_mod_rpu.o xpfw_mod_rtc.o xpfw
TRACE::2024-06-03.15:31:00::SCWBDomain::_mod_sched.o xpfw_mod_stl.o xpfw_mod_ultra96.o xpfw_mod_wdt.o xpfw_module.o xpfw_platform.o xpfw_resets.o xpfw_restart.o xpfw_r
TRACE::2024-06-03.15:31:00::SCWBDomain::om_interface.o xpfw_scheduler.o xpfw_start.o xpfw_user_startup.o xpfw_util.o xpfw_xpu.o -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-06-03.15:31:00::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-g
TRACE::2024-06-03.15:31:00::SCWBDomain::roup -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2024-06-03.15:31:00::SCWBDomain::art-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                                                
TRACE::2024-06-03.15:31:00::SCWBDomain::                 -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2024-06-03.15:31:04::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2024-06-03.15:31:04::SCWSystem::Not a boot domain 
LOG::2024-06-03.15:31:04::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-06-03.15:31:04::SCWDomain::Generating domain artifcats
TRACE::2024-06-03.15:31:04::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-03.15:31:04::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-06-03.15:31:04::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-06-03.15:31:04::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-06-03.15:31:04::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-06-03.15:31:04::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-03.15:31:04::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:04::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:04::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:04::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:31:04::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:04::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:31:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:31:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:31:04::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:31:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:31:04::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:31:04::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:31:04::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:31:04::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-06-03.15:31:04::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-03.15:31:04::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:31:04::SCWMssOS::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-06-03.15:31:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:31:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-03.15:31:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-03.15:31:04::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2024-06-03.15:31:04::SCWMssOS::doing bsp build ... 
TRACE::2024-06-03.15:31:04::SCWMssOS::System Command Ran  C: & cd  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp & make 
TRACE::2024-06-03.15:31:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-06-03.15:31:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-06-03.15:31:04::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-06-03.15:31:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2024-06-03.15:31:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:31:05::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-06-03.15:31:05::SCWMssOS::rns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2024-06-03.15:31:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:05::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2024-06-03.15:31:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:31:05::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-06-03.15:31:05::SCWMssOS::rns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-03.15:31:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2024-06-03.15:31:05::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-06-03.15:31:05::SCWMssOS::te-patterns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2024-06-03.15:31:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2024-06-03.15:31:05::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-06-03.15:31:05::SCWMssOS::-patterns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_12/src"

TRACE::2024-06-03.15:31:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:31:05::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-06-03.15:31:05::SCWMssOS::rns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-06-03.15:31:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:31:05::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-06-03.15:31:06::SCWMssOS::rns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_10/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_16/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:31:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-06-03.15:31:06::SCWMssOS::rns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-03.15:31:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2024-06-03.15:31:06::SCWMssOS::ns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_16/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:31:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-06-03.15:31:06::SCWMssOS::rns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-06-03.15:31:06::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2024-06-03.15:31:06::SCWMssOS::erns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:31:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-06-03.15:31:06::SCWMssOS::rns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_0/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:31:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-06-03.15:31:06::SCWMssOS::rns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-03.15:31:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2024-06-03.15:31:06::SCWMssOS::ns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v4_0/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:06::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-03.15:31:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pattern
TRACE::2024-06-03.15:31:06::SCWMssOS::s -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_0/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-06-03.15:31:06::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-06-03.15:31:06::SCWMssOS::tterns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-03.15:31:06::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-06-03.15:31:06::SCWMssOS::terns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_12/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:31:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-06-03.15:31:06::SCWMssOS::rns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:31:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-06-03.15:31:06::SCWMssOS::rns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_15/src"

TRACE::2024-06-03.15:31:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-03.15:31:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pattern
TRACE::2024-06-03.15:31:06::SCWMssOS::s -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2024-06-03.15:31:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:07::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2024-06-03.15:31:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-03.15:31:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -m
TRACE::2024-06-03.15:31:07::SCWMssOS::arch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2024-06-03.15:31:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:07::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-03.15:31:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-06-03.15:31:07::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-06-03.15:31:07::SCWMssOS::patterns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2024-06-03.15:31:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-06-03.15:31:07::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-06-03.15:31:07::SCWMssOS::tterns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_12/src"

TRACE::2024-06-03.15:31:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:07::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2024-06-03.15:31:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:07::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_10/src"

TRACE::2024-06-03.15:31:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:08::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_16/src"

TRACE::2024-06-03.15:31:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-06-03.15:31:08::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:31:08::SCWMssOS::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_12/src"

TRACE::2024-06-03.15:31:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:08::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_16/src"

TRACE::2024-06-03.15:31:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-03.15:31:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pattern
TRACE::2024-06-03.15:31:08::SCWMssOS::s -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2024-06-03.15:31:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:08::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2024-06-03.15:31:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:08::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_0/src"

TRACE::2024-06-03.15:31:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-06-03.15:31:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns 
TRACE::2024-06-03.15:31:09::SCWMssOS::-march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v4_0/src"

TRACE::2024-06-03.15:31:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-03.15:31:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -m
TRACE::2024-06-03.15:31:09::SCWMssOS::arch=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2024-06-03.15:31:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-03.15:31:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -
TRACE::2024-06-03.15:31:09::SCWMssOS::march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_0/src"

TRACE::2024-06-03.15:31:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-03.15:31:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-06-03.15:31:09::SCWMssOS::rns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:10::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2024-06-03.15:31:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-03.15:31:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2024-06-03.15:31:10::SCWMssOS::ns -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:10::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2024-06-03.15:31:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:10::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:10::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_12/src"

TRACE::2024-06-03.15:31:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-03.15:31:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns
TRACE::2024-06-03.15:31:10::SCWMssOS:: -march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:10::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_15/src"

TRACE::2024-06-03.15:31:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-03.15:31:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patterns -
TRACE::2024-06-03.15:31:10::SCWMssOS::march=armv7-a -DARMA53_32 -mfpu=vfpv3 -mfloat-abi=hard"

TRACE::2024-06-03.15:31:12::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-06-03.15:31:12::SCWMssOS::make --no-print-directory archive

TRACE::2024-06-03.15:31:12::SCWMssOS::arm-none-eabi-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/_
TRACE::2024-06-03.15:31:12::SCWMssOS::sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o psu
TRACE::2024-06-03.15:31:12::SCWMssOS::_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/cpu_init.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cor
TRACE::2024-06-03.15:31:12::SCWMssOS::texa53_0/lib/fstat.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib
TRACE::2024-06-03.15:31:12::SCWMssOS::/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_co
TRACE::2024-06-03.15:31:13::SCWMssOS::rtexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/ti
TRACE::2024-06-03.15:31:13::SCWMssOS::me.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/usleep.o psu_cortexa53_0/lib/vect
TRACE::2024-06-03.15:31:13::SCWMssOS::ors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_
TRACE::2024-06-03.15:31:13::SCWMssOS::selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/x
TRACE::2024-06-03.15:31:13::SCWMssOS::bram_intr.o psu_cortexa53_0/lib/xbram_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53
TRACE::2024-06-03.15:31:13::SCWMssOS::_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xcloc
TRACE::2024-06-03.15:31:13::SCWMssOS::kps_gate.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_corte
TRACE::2024-06-03.15:31:13::SCWMssOS::xa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o p
TRACE::2024-06-03.15:31:13::SCWMssOS::su_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgp
TRACE::2024-06-03.15:31:13::SCWMssOS::iops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa
TRACE::2024-06-03.15:31:13::SCWMssOS::53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortex
TRACE::2024-06-03.15:31:13::SCWMssOS::a53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_sel
TRACE::2024-06-03.15:31:13::SCWMssOS::ftest.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0
TRACE::2024-06-03.15:31:13::SCWMssOS::/lib/xil-crt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa
TRACE::2024-06-03.15:31:13::SCWMssOS::53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_corte
TRACE::2024-06-03.15:31:13::SCWMssOS::xa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_te
TRACE::2024-06-03.15:31:13::SCWMssOS::stcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib
TRACE::2024-06-03.15:31:13::SCWMssOS::/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa5
TRACE::2024-06-03.15:31:13::SCWMssOS::3_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa53_0/lib/xqspipsu.o p
TRACE::2024-06-03.15:31:13::SCWMssOS::su_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xq
TRACE::2024-06-03.15:31:13::SCWMssOS::spipsu_options.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_corte
TRACE::2024-06-03.15:31:13::SCWMssOS::xa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o ps
TRACE::2024-06-03.15:31:13::SCWMssOS::u_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscu
TRACE::2024-06-03.15:31:13::SCWMssOS::gic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa5
TRACE::2024-06-03.15:31:13::SCWMssOS::3_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa5
TRACE::2024-06-03.15:31:13::SCWMssOS::3_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cor
TRACE::2024-06-03.15:31:13::SCWMssOS::texa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftes
TRACE::2024-06-03.15:31:13::SCWMssOS::t.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/
TRACE::2024-06-03.15:31:13::SCWMssOS::xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.
TRACE::2024-06-03.15:31:13::SCWMssOS::o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_in
TRACE::2024-06-03.15:31:13::SCWMssOS::tr.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_corte
TRACE::2024-06-03.15:31:13::SCWMssOS::xa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/x
TRACE::2024-06-03.15:31:13::SCWMssOS::usbpsu_device.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_eph
TRACE::2024-06-03.15:31:13::SCWMssOS::andler.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cort
TRACE::2024-06-03.15:31:13::SCWMssOS::exa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_co
TRACE::2024-06-03.15:31:13::SCWMssOS::rtexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2024-06-03.15:31:13::SCWMssOS::'Finished building libraries'

TRACE::2024-06-03.15:31:14::SCWMssOS::Copying to export directory.
TRACE::2024-06-03.15:31:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-03.15:31:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-06-03.15:31:14::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-06-03.15:31:14::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-06-03.15:31:14::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-06-03.15:31:14::SCWPlatform::Started preparing the platform 
TRACE::2024-06-03.15:31:15::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-06-03.15:31:15::SCWSystem::dir created 
TRACE::2024-06-03.15:31:15::SCWSystem::Writing the bif 
TRACE::2024-06-03.15:31:15::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-03.15:31:15::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-03.15:31:15::SCWPlatform::Completed generating the platform
TRACE::2024-06-03.15:31:15::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:31:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:31:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:31:15::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:31:15::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:31:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:31:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:31:15::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:31:15::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:31:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-03.15:31:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-03.15:31:15::SCWMssOS::Commit changes completed.
TRACE::2024-06-03.15:31:15::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:31:15::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:31:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:31:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:31:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:31:15::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:31:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:31:15::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-03.15:31:15::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:31:15::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:31:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:31:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:31:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:31:15::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:31:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:31:15::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-03.15:31:15::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:31:15::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:15::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:31:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:31:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:31:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:31:15::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:31:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:31:15::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:31:15::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2c0cb7f5276a387c1437ff8de539aa57",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["psu_cortexa53_0", "standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3ea1e566af69193fa6936bccc75806d6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a9793bfa05c33e00e12810780c8e4285",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_cortexa53_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-03.15:31:15::SCWPlatform::updated the xpfm file.
TRACE::2024-06-03.15:31:16::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:16::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:16::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:16::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-03.15:31:16::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-03.15:31:16::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-03.15:31:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-06-03.15:31:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-06-03.15:31:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-03.15:31:16::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-03.15:31:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-06-03.15:31:16::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:14:59::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:14:59::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:14:59::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:14:59::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:14:59::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:14:59::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:14:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-06-04.00:15:11::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-06-04.00:15:11::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-04.00:15:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-06-04.00:15:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-06-04.00:15:11::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:11::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:11::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-06-04.00:15:11::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss with des name system
TRACE::2024-06-04.00:15:11::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-04.00:15:11::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:11::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:11::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:11::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:11::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||

TRACE::2024-06-04.00:15:11::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_0
TRACE::2024-06-04.00:15:11::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-04.00:15:11::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:11::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:11::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:11::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:11::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:11::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:11::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS:: library already available in sw design:  xilsecure:5.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:11::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:11::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:11::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS:: library already available in sw design:  xilpm:4.1
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:11::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:11::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:11::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:11::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:11::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:11::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:11::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:11::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:11::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:11::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:11::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:11::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:11::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:11::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:11::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:11::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:11::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-04.00:15:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-04.00:15:12::SCWMssOS::Commit changes completed.
TRACE::2024-06-04.00:15:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-06-04.00:15:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:12::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:12::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:15:12::SCWReader::No isolation master present  
TRACE::2024-06-04.00:15:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-04.00:15:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-06-04.00:15:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-06-04.00:15:12::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:12::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:12::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:13::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:13::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||

TRACE::2024-06-04.00:15:13::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_1
TRACE::2024-06-04.00:15:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-04.00:15:13::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:13::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:13::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS:: library already available in sw design:  xilfpga:6.3
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:13::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:13::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS:: library already available in sw design:  xilsecure:5.0
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:13::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:13::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS:: library already available in sw design:  xilskey:7.3
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:13::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:13::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:13::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:13::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-04.00:15:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-04.00:15:13::SCWMssOS::Commit changes completed.
TRACE::2024-06-04.00:15:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-06-04.00:15:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:13::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:13::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWReader::No isolation master present  
TRACE::2024-06-04.00:15:13::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-04.00:15:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-06-04.00:15:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-06-04.00:15:13::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:13::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:13::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2024-06-04.00:15:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-04.00:15:13::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:13::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:13::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:13::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:13::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:13::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:13::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:13::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-04.00:15:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-04.00:15:14::SCWMssOS::Commit changes completed.
TRACE::2024-06-04.00:15:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-06-04.00:15:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWReader::No isolation master present  
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:14::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:14::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:14::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:14::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWMssOS::In reload Mss file.
TRACE::2024-06-04.00:15:18::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:18::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:18::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:18::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2024-06-04.00:15:18::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-04.00:15:18::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:18::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:18::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:18::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:18::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:18::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:18::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:18::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:18::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:18::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:18::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:18::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:19::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:19::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:19::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:19::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:19::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:19::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:19::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:19::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:19::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:19::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:19::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:19::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:19::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:19::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:19::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:19::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:19::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:19::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:19::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:19::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:19::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-04.00:15:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-04.00:15:19::SCWMssOS::Commit changes completed.
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:15:19::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:15:19::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:15:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:15:19::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:15:19::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:15:19::SCWMssOS::Removing the swdes entry for  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
LOG::2024-06-04.00:33:56::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-06-04.00:33:56::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-04.00:33:56::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-06-04.00:33:56::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2024-06-04.00:33:56::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2024-06-04.00:33:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-04.00:33:56::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2024-06-04.00:33:56::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2024-06-04.00:33:56::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2024-06-04.00:33:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-04.00:33:56::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2024-06-04.00:33:56::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2024-06-04.00:33:56::SCWSystem::Not a boot domain 
LOG::2024-06-04.00:33:56::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-06-04.00:33:56::SCWDomain::Generating domain artifcats
TRACE::2024-06-04.00:33:56::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-04.00:33:56::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-06-04.00:33:56::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-06-04.00:33:57::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-06-04.00:33:57::SCWMssOS::Copying the qemu file from  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-06-04.00:33:57::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-04.00:33:57::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:57::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:57::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:57::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:33:57::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:57::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:33:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:33:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:33:57::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:33:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:33:57::SCWMssOS::No sw design opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:33:57::SCWMssOS::mss exists loading the mss file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:33:57::SCWMssOS::Opened the sw design from mss  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:33:57::SCWMssOS::Adding the swdes entry C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_2
TRACE::2024-06-04.00:33:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-04.00:33:57::SCWMssOS::Opened the sw design.  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:33:57::SCWMssOS::Completed writing the mss file at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-06-04.00:33:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:33:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-04.00:33:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-04.00:33:57::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2024-06-04.00:33:57::SCWMssOS::skipping the bsp build ... 
TRACE::2024-06-04.00:33:57::SCWMssOS::Copying to export directory.
TRACE::2024-06-04.00:33:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-04.00:33:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-06-04.00:33:58::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-06-04.00:33:58::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-06-04.00:33:58::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-06-04.00:33:58::SCWPlatform::Started preparing the platform 
TRACE::2024-06-04.00:33:58::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-06-04.00:33:58::SCWSystem::dir created 
TRACE::2024-06-04.00:33:58::SCWSystem::Writing the bif 
TRACE::2024-06-04.00:33:58::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-04.00:33:58::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-04.00:33:58::SCWPlatform::Completed generating the platform
TRACE::2024-06-04.00:33:58::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:33:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-04.00:33:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-04.00:33:58::SCWMssOS::Commit changes completed.
TRACE::2024-06-04.00:33:58::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:33:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-04.00:33:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-04.00:33:58::SCWMssOS::Commit changes completed.
TRACE::2024-06-04.00:33:58::SCWMssOS::Saving the mss changes C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:33:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-04.00:33:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-04.00:33:58::SCWMssOS::Commit changes completed.
TRACE::2024-06-04.00:33:58::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:33:58::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:33:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:33:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:33:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:33:58::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:33:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:33:58::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-06-04.00:33:58::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:33:58::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:33:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:33:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:33:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:33:58::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:33:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:33:58::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-06-04.00:33:58::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:33:58::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:58::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:33:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:33:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:33:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:33:58::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:33:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:33:58::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:33:58::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/bram/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -march=armv7-a -mfpu=vfpv3 -mfloat-abi=hard -DARMA53_32 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"2c0cb7f5276a387c1437ff8de539aa57",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilsecure:5.0", "xilpm:4.1"],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["psu_cortexa53_0", "standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3ea1e566af69193fa6936bccc75806d6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.3", "xilsecure:5.0", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a9793bfa05c33e00e12810780c8e4285",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"psu_cortexa53_0":	{
							"archiver":	"arm-none-eabi-ar",
							"assembler":	"arm-none-eabi-as",
							"compiler":	"arm-none-eabi-gcc",
							"exec_mode":	"aarch32",
							"extra_compiler_flags":	"-g -Wall -Wextra -fno-tree-loop-distribute-patterns -march=armv7-a",
							"libOptionNames":	["archiver", "assembler", "compiler", "exec_mode", "extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_cortexa53_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-04.00:33:58::SCWPlatform::updated the xpfm file.
TRACE::2024-06-04.00:33:59::SCWPlatform::Trying to open the hw design at C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:59::SCWPlatform::DSA given C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:59::SCWPlatform::DSA absoulate path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:59::SCWPlatform::DSA directory C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw
TRACE::2024-06-04.00:33:59::SCWPlatform:: Platform Path C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-06-04.00:33:59::SCWPlatform:: Unique name xilinx:zuboard_1cg::0.0
TRACE::2024-06-04.00:33:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-04.00:33:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-04.00:33:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-04.00:33:59::SCWMssOS::Checking the sw design at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-06-04.00:33:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_2||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss|system||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2024-06-04.00:33:59::SCWMssOS::Sw design exists and opened at  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/bram/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
