// Seed: 3163868520
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri   id_2
    , id_5,
    output tri   id_3
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wand id_2,
    output supply0 id_3,
    input wor id_4,
    input wor id_5,
    output tri1 id_6,
    input wand id_7
);
  assign id_6 = 1;
  assign id_3 = 1;
  wire id_9;
  tri0 id_10 = 1'b0;
  wire id_11;
  wire id_12;
  tri0 id_13 = id_4;
  id_14(
      .id_0(-1), .id_1()
  );
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.type_6 = 0;
endmodule
