// Seed: 3907504496
module module_0 (
    input uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input tri id_3,
    output supply1 id_4,
    output supply1 id_5,
    input wor id_6,
    input wand id_7,
    output tri id_8,
    input tri0 id_9
);
  assign id_8 = -1;
  assign id_8 = id_2;
  integer id_11;
  ;
  string id_12;
  wire   id_13;
  assign id_12 = "";
  logic id_14;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    output supply0 id_8,
    output supply1 id_9,
    input tri id_10,
    input wor id_11
);
  assign id_8 = id_2;
  logic id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1,
      id_5,
      id_8,
      id_9,
      id_7,
      id_10,
      id_9,
      id_5
  );
endmodule
