

================================================================
== Vivado HLS Report for 'DCT_Loop_2_proc'
================================================================
* Date:           Fri Oct 30 11:20:46 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.42|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  145|  145|  145|  145|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  144|  144|        18|          -|          -|     8|    no    |
        | + Loop 1.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	2  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 1.57ns
newFuncRoot:0  br label %.preheader9


 <State 2>: 1.88ns
ST_2: rowidx [1/1] 0.00ns
.preheader9:0  %rowidx = phi i4 [ 0, %newFuncRoot ], [ %rowidx_1, %.preheader ]

ST_2: exitcond3 [1/1] 1.88ns
.preheader9:1  %exitcond3 = icmp eq i4 %rowidx, -8

ST_2: empty [1/1] 0.00ns
.preheader9:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: rowidx_1 [1/1] 0.80ns
.preheader9:3  %rowidx_1 = add i4 %rowidx, 1

ST_2: stg_10 [1/1] 0.00ns
.preheader9:4  br i1 %exitcond3, label %.exitStub, label %.preheader.preheader

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:0  %tmp = trunc i4 %rowidx to i3

ST_2: tmp_1 [1/1] 0.00ns
.preheader.preheader:1  %tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: idx [1/1] 0.00ns
.preheader.preheader:2  %idx = or i6 %tmp_1, 1

ST_2: idx_cast [1/1] 0.00ns
.preheader.preheader:3  %idx_cast = zext i6 %idx to i7

ST_2: tmp_2 [1/1] 0.00ns
.preheader.preheader:4  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %rowidx, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
.preheader.preheader:5  %p_addr_cast = zext i7 %tmp_2 to i8

ST_2: stg_17 [1/1] 1.57ns
.preheader.preheader:6  br label %.preheader

ST_2: stg_18 [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 4.43ns
ST_3: colidx [1/1] 0.00ns
.preheader:0  %colidx = phi i4 [ %colidx_1, %0 ], [ 0, %.preheader.preheader ]

ST_3: colidx_cast [1/1] 0.00ns
.preheader:1  %colidx_cast = zext i4 %colidx to i7

ST_3: exitcond2 [1/1] 1.88ns
.preheader:2  %exitcond2 = icmp eq i4 %colidx, -8

ST_3: empty_4 [1/1] 0.00ns
.preheader:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: colidx_1 [1/1] 0.80ns
.preheader:4  %colidx_1 = add i4 %colidx, 1

ST_3: stg_24 [1/1] 0.00ns
.preheader:5  br i1 %exitcond2, label %.preheader9, label %0

ST_3: tmp_4 [1/1] 1.72ns
:0  %tmp_4 = add i7 %idx_cast, %colidx_cast

ST_3: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i7 %tmp_4 to i64

ST_3: Xbuff_addr [1/1] 0.00ns
:2  %Xbuff_addr = getelementptr inbounds [65 x float]* %Xbuff, i64 0, i64 %tmp_5

ST_3: Xbuff_load [2/2] 2.71ns
:3  %Xbuff_load = load float* %Xbuff_addr, align 4

ST_3: tmp_6_trn_cast [1/1] 0.00ns
:4  %tmp_6_trn_cast = zext i4 %colidx to i8

ST_3: p_addr1 [1/1] 1.72ns
:5  %p_addr1 = add i8 %tmp_6_trn_cast, %p_addr_cast


 <State 4>: 5.42ns
ST_4: Xbuff_load [1/2] 2.71ns
:3  %Xbuff_load = load float* %Xbuff_addr, align 4

ST_4: tmp_3 [1/1] 0.00ns
:6  %tmp_3 = zext i8 %p_addr1 to i64

ST_4: Xmat_addr [1/1] 0.00ns
:7  %Xmat_addr = getelementptr [64 x float]* %Xmat, i64 0, i64 %tmp_3

ST_4: stg_34 [1/1] 2.71ns
:8  store float %Xbuff_load, float* %Xmat_addr, align 4

ST_4: stg_35 [1/1] 0.00ns
:9  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
