{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 14:40:12 2012 " "Info: Processing started: Wed Dec 05 14:40:12 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9 -c Processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9 -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapplanner.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mapplanner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MapPlanner-Behavioral " "Info: Found design unit 1: MapPlanner-Behavioral" {  } { { "mapplanner.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapplanner.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MapPlanner " "Info: Found entity 1: MapPlanner" {  } { { "mapplanner.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapplanner.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file char.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game-Behavioral " "Info: Found design unit 1: Game-Behavioral" {  } { { "char.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/char.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Game " "Info: Found entity 1: Game" {  } { { "char.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/char.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scan_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Register-structural " "Info: Found design unit 1: Scan_Register-structural" {  } { { "Scan_Register.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Scan_Register.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Register " "Info: Found entity 1: Scan_Register" {  } { { "Scan_Register.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Scan_Register.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-Behavioral " "Info: Found design unit 1: ball-Behavioral" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Info: Found entity 1: ball" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncingball.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bouncingball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BouncingBall-Behavioral " "Info: Found design unit 1: BouncingBall-Behavioral" {  } { { "BouncingBall.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/BouncingBall.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BouncingBall " "Info: Found entity 1: BouncingBall" {  } { { "BouncingBall.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/BouncingBall.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file color_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Color_Mapper-Behavioral " "Info: Found design unit 1: Color_Mapper-Behavioral" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Info: Found entity 1: Color_Mapper" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-Behavioral " "Info: Found design unit 1: vga_controller-Behavioral" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipflop-behavior " "Info: Found design unit 1: DFlipflop-behavior" {  } { { "dff.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/dff.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFlipflop " "Info: Found entity 1: DFlipflop" {  } { { "dff.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/dff.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_11.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_11-Behavioral " "Info: Found design unit 1: reg_11-Behavioral" {  } { { "reg_11.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/reg_11.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Info: Found entity 1: reg_11" {  } { { "reg_11.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/reg_11.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mapper-Behavioral " "Info: Found design unit 1: mapper-Behavioral" {  } { { "mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapper.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mapper " "Info: Found entity 1: mapper" {  } { { "mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapper.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hexdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDriver-Behavioral " "Info: Found design unit 1: HexDriver-Behavioral" {  } { { "Hexdriver.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Hexdriver.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Info: Found entity 1: HexDriver" {  } { { "Hexdriver.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Hexdriver.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Info: Found entity 1: Processor" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clockdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkDiv-Behavioral " "Info: Found design unit 1: clkDiv-Behavioral" {  } { { "clockDivider.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/clockDivider.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Info: Found entity 1: clkDiv" {  } { { "clockDivider.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/clockDivider.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linkdatafile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file linkdatafile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linkDataFile-Behavioral " "Info: Found design unit 1: linkDataFile-Behavioral" {  } { { "linkDataFile.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/linkDataFile.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 linkDataFile " "Info: Found entity 1: linkDataFile" {  } { { "linkDataFile.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/linkDataFile.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Info: Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BouncingBall BouncingBall:inst17 " "Info: Elaborating entity \"BouncingBall\" for hierarchy \"BouncingBall:inst17\"" {  } { { "Processor.bdf" "inst17" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 128 1392 1632 352 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller BouncingBall:inst17\|vga_controller:vgaSync_instance " "Info: Elaborating entity \"vga_controller\" for hierarchy \"BouncingBall:inst17\|vga_controller:vgaSync_instance\"" {  } { { "BouncingBall.vhd" "vgaSync_instance" { Text "C:/Users/Jeff/Desktop/385 Final Proj/BouncingBall.vhd" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball BouncingBall:inst17\|ball:ball_instance " "Info: Elaborating entity \"ball\" for hierarchy \"BouncingBall:inst17\|ball:ball_instance\"" {  } { { "BouncingBall.vhd" "ball_instance" { Text "C:/Users/Jeff/Desktop/385 Final Proj/BouncingBall.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Map1En1_Type ball.vhd(45) " "Warning (10541): VHDL Signal Declaration warning at ball.vhd(45): used implicit default value for signal \"Map1En1_Type\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Map1En2_Type ball.vhd(49) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(49): used explicit default value for signal \"Map1En2_Type\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Map1En3_Type ball.vhd(53) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(53): used explicit default value for signal \"Map1En3_Type\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Map2En1_Type ball.vhd(57) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(57): used explicit default value for signal \"Map2En1_Type\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Map2En2_Type ball.vhd(61) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(61): used explicit default value for signal \"Map2En2_Type\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Map2En3_Type ball.vhd(65) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(65): used explicit default value for signal \"Map2En3_Type\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Map3En1_Type ball.vhd(69) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(69): used explicit default value for signal \"Map3En1_Type\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Map3En2_Type ball.vhd(73) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(73): used explicit default value for signal \"Map3En2_Type\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Map3En3_Type ball.vhd(77) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(77): used explicit default value for signal \"Map3En3_Type\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Map4En1_X ball.vhd(79) " "Warning (10541): VHDL Signal Declaration warning at ball.vhd(79): used implicit default value for signal \"Map4En1_X\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Map4En1_Y ball.vhd(79) " "Warning (10541): VHDL Signal Declaration warning at ball.vhd(79): used implicit default value for signal \"Map4En1_Y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Map4En1_Type ball.vhd(81) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(81): used explicit default value for signal \"Map4En1_Type\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Map4En2_X ball.vhd(83) " "Warning (10541): VHDL Signal Declaration warning at ball.vhd(83): used implicit default value for signal \"Map4En2_X\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Map4En2_Y ball.vhd(83) " "Warning (10541): VHDL Signal Declaration warning at ball.vhd(83): used implicit default value for signal \"Map4En2_Y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Map4En2_Type ball.vhd(85) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(85): used explicit default value for signal \"Map4En2_Type\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Map4En3_X ball.vhd(87) " "Warning (10541): VHDL Signal Declaration warning at ball.vhd(87): used implicit default value for signal \"Map4En3_X\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Map4En3_Y ball.vhd(87) " "Warning (10541): VHDL Signal Declaration warning at ball.vhd(87): used implicit default value for signal \"Map4En3_Y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Map4En3_Type ball.vhd(89) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(89): used explicit default value for signal \"Map4En3_Type\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "map0 ball.vhd(99) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(99): used explicit default value for signal \"map0\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "map1 ball.vhd(115) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(115): used explicit default value for signal \"map1\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 115 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "map2 ball.vhd(131) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(131): used explicit default value for signal \"map2\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "map3 ball.vhd(147) " "Warning (10540): VHDL Signal Declaration warning at ball.vhd(147): used explicit default value for signal \"map3\" because signal was never assigned a value" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 147 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map1En1_X ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map1En1_X\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map1En1_Y ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map1En1_Y\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map1En2_X ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map1En2_X\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map1En2_Y ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map1En2_Y\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map1En3_X ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map1En3_X\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map1En3_Y ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map1En3_Y\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map2En1_X ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map2En1_X\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map2En1_Y ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map2En1_Y\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map2En2_X ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map2En2_X\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map2En2_Y ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map2En2_Y\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map2En3_X ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map2En3_X\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map2En3_Y ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map2En3_Y\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map3En1_X ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map3En1_X\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map3En1_Y ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map3En1_Y\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map3En2_X ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map3En2_X\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map3En2_Y ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map3En2_Y\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map3En3_X ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map3En3_X\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Map3En3_Y ball.vhd(222) " "Warning (10631): VHDL Process Statement warning at ball.vhd(222): inferring latch(es) for signal or variable \"Map3En3_Y\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_Y\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_Y\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_Y\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_Y\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_Y\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_Y\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_Y\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_Y\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_Y\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_Y\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_Y\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_Y\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_Y\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_Y\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_Y\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_Y\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_Y\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_Y\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_Y\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_Y\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_X\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_X\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_X\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_X\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_X\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_X\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_X\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_X\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_X\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_X\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_X\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_X\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_X\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_X\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_X\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_X\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_X\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_X\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En3_X\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En3_X\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_Y\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_Y\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_Y\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_Y\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_Y\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_Y\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_Y\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_Y\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_Y\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_Y\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_Y\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_Y\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_Y\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_Y\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_Y\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_Y\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_Y\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_Y\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_Y\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_Y\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_X\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_X\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_X\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_X\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_X\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_X\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_X\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_X\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_X\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_X\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_X\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_X\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_X\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_X\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_X\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_X\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_X\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_X\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En2_X\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En2_X\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_Y\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_Y\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_Y\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_Y\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_Y\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_Y\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_Y\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_Y\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_Y\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_Y\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_Y\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_Y\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_Y\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_Y\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_Y\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_Y\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_Y\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_Y\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_Y\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_Y\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_X\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_X\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_X\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_X\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_X\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_X\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_X\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_X\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_X\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_X\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_X\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_X\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_X\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_X\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_X\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_X\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_X\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_X\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map3En1_X\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map3En1_X\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_Y\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_Y\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_Y\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_Y\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_Y\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_Y\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_Y\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_Y\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_Y\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_Y\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_Y\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_Y\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_Y\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_Y\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_Y\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_Y\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_Y\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_Y\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_Y\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_Y\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_X\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_X\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_X\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_X\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_X\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_X\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_X\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_X\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_X\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_X\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_X\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_X\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_X\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_X\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_X\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_X\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_X\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_X\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En3_X\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En3_X\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_Y\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_Y\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_Y\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_Y\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_Y\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_Y\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_Y\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_Y\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_Y\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_Y\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_Y\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_Y\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_Y\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_Y\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_Y\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_Y\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_Y\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_Y\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_Y\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_Y\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_X\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_X\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_X\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_X\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_X\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_X\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_X\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_X\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_X\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_X\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_X\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_X\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_X\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_X\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_X\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_X\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_X\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_X\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En2_X\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En2_X\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_Y\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_Y\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_Y\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_Y\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_Y\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_Y\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_Y\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_Y\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_Y\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_Y\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_Y\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_Y\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_Y\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_Y\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_Y\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_Y\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_Y\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_Y\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_Y\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_Y\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_X\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_X\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_X\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_X\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_X\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_X\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_X\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_X\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_X\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_X\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_X\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_X\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_X\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_X\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_X\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_X\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_X\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_X\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map2En1_X\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map2En1_X\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_Y\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_Y\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_Y\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_Y\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_Y\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_Y\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_Y\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_Y\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_Y\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_Y\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_Y\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_Y\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_Y\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_Y\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_Y\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_Y\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_Y\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_Y\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_Y\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_Y\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_X\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_X\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_X\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_X\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_X\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_X\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_X\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_X\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_X\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_X\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_X\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_X\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_X\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_X\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_X\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_X\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_X\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_X\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En3_X\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En3_X\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_Y\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_Y\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_Y\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_Y\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_Y\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_Y\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_Y\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_Y\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_Y\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_Y\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_Y\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_Y\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_Y\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_Y\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_Y\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_Y\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_Y\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_Y\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_Y\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_Y\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_X\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_X\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_X\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_X\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_X\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_X\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_X\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_X\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_X\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_X\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_X\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_X\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_X\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_X\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_X\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_X\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_X\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_X\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En2_X\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En2_X\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_Y\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_Y\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_Y\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_Y\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_Y\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_Y\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_Y\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_Y\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_Y\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_Y\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_Y\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_Y\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_Y\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_Y\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_Y\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_Y\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_Y\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_Y\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_Y\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_Y\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_X\[0\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_X\[0\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_X\[1\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_X\[1\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_X\[2\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_X\[2\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_X\[3\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_X\[3\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_X\[4\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_X\[4\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_X\[5\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_X\[5\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_X\[6\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_X\[6\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_X\[7\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_X\[7\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_X\[8\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_X\[8\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Map1En1_X\[9\] ball.vhd(222) " "Info (10041): Inferred latch for \"Map1En1_X\[9\]\" at ball.vhd(222)" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper BouncingBall:inst17\|Color_Mapper:Color_instance " "Info: Elaborating entity \"Color_Mapper\" for hierarchy \"BouncingBall:inst17\|Color_Mapper:Color_instance\"" {  } { { "BouncingBall.vhd" "Color_instance" { Text "C:/Users/Jeff/Desktop/385 Final Proj/BouncingBall.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ball_on Color_Mapper.vhd(48) " "Warning (10036): Verilog HDL or VHDL warning at Color_Mapper.vhd(48): object \"Ball_on\" assigned a value but never read" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "map0 Color_Mapper.vhd(75) " "Warning (10540): VHDL Signal Declaration warning at Color_Mapper.vhd(75): used explicit default value for signal \"map0\" because signal was never assigned a value" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "map1 Color_Mapper.vhd(91) " "Warning (10540): VHDL Signal Declaration warning at Color_Mapper.vhd(91): used explicit default value for signal \"map1\" because signal was never assigned a value" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "map2 Color_Mapper.vhd(107) " "Warning (10540): VHDL Signal Declaration warning at Color_Mapper.vhd(107): used explicit default value for signal \"map2\" because signal was never assigned a value" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "map3 Color_Mapper.vhd(123) " "Warning (10540): VHDL Signal Declaration warning at Color_Mapper.vhd(123): used explicit default value for signal \"map3\" because signal was never assigned a value" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapname Color_Mapper.vhd(335) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(335): signal \"mapname\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "map0 Color_Mapper.vhd(337) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(337): signal \"map0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "map1 Color_Mapper.vhd(339) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(339): signal \"map1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "map2 Color_Mapper.vhd(341) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(341): signal \"map2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "map3 Color_Mapper.vhd(343) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(343): signal \"map3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "swordX1 Color_Mapper.vhd(146) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(146): inferring latch(es) for signal or variable \"swordX1\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "swordX2 Color_Mapper.vhd(146) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(146): inferring latch(es) for signal or variable \"swordX2\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "swordY1 Color_Mapper.vhd(146) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(146): inferring latch(es) for signal or variable \"swordY1\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "swordY2 Color_Mapper.vhd(146) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(146): inferring latch(es) for signal or variable \"swordY2\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "frameNo Color_Mapper.vhd(146) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(146): inferring latch(es) for signal or variable \"frameNo\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "baseOne Color_Mapper.vhd(146) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(146): inferring latch(es) for signal or variable \"baseOne\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blocktype Color_Mapper.vhd(146) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(146): inferring latch(es) for signal or variable \"blocktype\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "drToggle Color_Mapper.vhd(385) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(385): signal \"drToggle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nprToggle Color_Mapper.vhd(387) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(387): signal \"nprToggle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_Addr Color_Mapper.vhd(390) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(390): signal \"temp_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM_Data Color_Mapper.vhd(395) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(395): signal \"RAM_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "drToggle Color_Mapper.vhd(380) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(380): inferring latch(es) for signal or variable \"drToggle\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nprToggle Color_Mapper.vhd(380) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(380): inferring latch(es) for signal or variable \"nprToggle\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RAM_Addr Color_Mapper.vhd(380) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(380): inferring latch(es) for signal or variable \"RAM_Addr\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RG Color_Mapper.vhd(380) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(380): inferring latch(es) for signal or variable \"RG\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Color_Mapper.vhd(380) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(380): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state Color_Mapper.vhd(407) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(407): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state Color_Mapper.vhd(419) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(419): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state Color_Mapper.vhd(432) " "Warning (10492): VHDL Process Statement warning at Color_Mapper.vhd(432): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state Color_Mapper.vhd(427) " "Warning (10631): VHDL Process Statement warning at Color_Mapper.vhd(427): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 427 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GGB Color_Mapper.vhd(454) " "Warning (10036): Verilog HDL or VHDL warning at Color_Mapper.vhd(454): object \"GGB\" assigned a value but never read" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.F Color_Mapper.vhd(427) " "Info (10041): Inferred latch for \"state.F\" at Color_Mapper.vhd(427)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.C Color_Mapper.vhd(427) " "Info (10041): Inferred latch for \"state.C\" at Color_Mapper.vhd(427)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.B Color_Mapper.vhd(427) " "Info (10041): Inferred latch for \"state.B\" at Color_Mapper.vhd(427)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.A Color_Mapper.vhd(427) " "Info (10041): Inferred latch for \"state.A\" at Color_Mapper.vhd(427)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.F Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"next_state.F\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.C Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"next_state.C\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.B Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"next_state.B\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.A Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"next_state.A\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[0\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[0\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[1\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[1\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[2\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[2\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[3\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[3\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[4\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[4\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[5\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[5\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[6\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[6\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[7\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[7\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[8\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[8\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[9\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[9\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[10\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[10\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[11\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[11\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[12\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[12\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[13\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[13\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[14\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[14\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RG\[15\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RG\[15\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[0\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[0\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[1\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[1\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[2\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[2\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[3\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[3\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[4\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[4\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[5\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[5\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[6\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[6\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[7\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[7\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[8\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[8\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[9\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[9\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[10\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[10\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[11\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[11\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[12\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[12\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[13\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[13\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[14\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[14\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[15\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[15\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[16\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[16\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Addr\[17\] Color_Mapper.vhd(380) " "Info (10041): Inferred latch for \"RAM_Addr\[17\]\" at Color_Mapper.vhd(380)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:blocktype\[0\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:blocktype\[0\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:blocktype\[1\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:blocktype\[1\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:blocktype\[2\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:blocktype\[2\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:blocktype\[3\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:blocktype\[3\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[0\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[0\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[1\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[1\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[2\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[2\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[3\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[3\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[4\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[4\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[5\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[5\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[6\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[6\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[7\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[7\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[8\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[8\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[9\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[9\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[10\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[10\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[11\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[11\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[12\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[12\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[13\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[13\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[14\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[14\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[15\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[15\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:baseOne\[16\] Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:baseOne\[16\]\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:frameNo Color_Mapper.vhd(211) " "Info (10041): Inferred latch for \"Ball_on_proc:frameNo\" at Color_Mapper.vhd(211)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY2\[0\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY2\[0\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY2\[1\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY2\[1\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY2\[2\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY2\[2\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY2\[3\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY2\[3\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY2\[4\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY2\[4\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY2\[5\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY2\[5\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY2\[6\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY2\[6\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY2\[7\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY2\[7\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY2\[8\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY2\[8\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY2\[9\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY2\[9\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY1\[0\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY1\[0\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY1\[1\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY1\[1\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY1\[2\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY1\[2\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY1\[3\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY1\[3\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY1\[4\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY1\[4\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY1\[5\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY1\[5\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY1\[6\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY1\[6\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY1\[7\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY1\[7\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY1\[8\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY1\[8\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordY1\[9\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordY1\[9\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX2\[0\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX2\[0\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX2\[1\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX2\[1\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX2\[2\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX2\[2\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX2\[3\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX2\[3\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX2\[4\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX2\[4\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX2\[5\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX2\[5\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX2\[6\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX2\[6\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX2\[7\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX2\[7\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX2\[8\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX2\[8\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX2\[9\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX2\[9\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX1\[0\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX1\[0\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX1\[1\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX1\[1\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX1\[2\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX1\[2\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX1\[3\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX1\[3\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX1\[4\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX1\[4\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX1\[5\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX1\[5\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX1\[6\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX1\[6\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX1\[7\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX1\[7\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX1\[8\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX1\[8\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on_proc:swordX1\[9\] Color_Mapper.vhd(166) " "Info (10041): Inferred latch for \"Ball_on_proc:swordX1\[9\]\" at Color_Mapper.vhd(166)" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv BouncingBall:inst17\|clkDiv:Clock_divider_instance " "Info: Elaborating entity \"clkDiv\" for hierarchy \"BouncingBall:inst17\|clkDiv:Clock_divider_instance\"" {  } { { "BouncingBall.vhd" "Clock_divider_instance" { Text "C:/Users/Jeff/Desktop/385 Final Proj/BouncingBall.vhd" 174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper mapper:inst3 " "Info: Elaborating entity \"mapper\" for hierarchy \"mapper:inst3\"" {  } { { "Processor.bdf" "inst3" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 160 624 808 352 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir mapper.vhd(30) " "Warning (10492): VHDL Process Statement warning at mapper.vhd(30): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapper.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Register Scan_Register:inst4 " "Info: Elaborating entity \"Scan_Register\" for hierarchy \"Scan_Register:inst4\"" {  } { { "Processor.bdf" "inst4" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 176 424 592 304 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 Scan_Register:inst4\|reg_11:RegA " "Info: Elaborating entity \"reg_11\" for hierarchy \"Scan_Register:inst4\|reg_11:RegA\"" {  } { { "Scan_Register.vhd" "RegA" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Scan_Register.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipflop DFlipflop:inst " "Info: Elaborating entity \"DFlipflop\" for hierarchy \"DFlipflop:inst\"" {  } { { "Processor.bdf" "inst" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 192 -24 72 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linkDataFile linkDataFile:inst7 " "Info: Elaborating entity \"linkDataFile\" for hierarchy \"linkDataFile:inst7\"" {  } { { "Processor.bdf" "inst7" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 376 1040 1216 600 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:inst15 " "Info: Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:inst15\"" {  } { { "Processor.bdf" "inst15" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { -56 2064 2208 40 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Info: Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Info: Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Info: Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|multcore:mult_core BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v4h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_v4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v4h " "Info: Found entity 1: add_sub_v4h" {  } { { "db/add_sub_v4h.tdf" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/db/add_sub_v4h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tfh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_tfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tfh " "Info: Found entity 1: add_sub_tfh" {  } { { "db/add_sub_tfh.tdf" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/db/add_sub_tfh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"BouncingBall:inst17\|Color_Mapper:Color_instance\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Info: Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Info: Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Info: Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[1\] BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[1\] " "Info: Duplicate LATCH primitive \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[1\]\" merged with LATCH primitive \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[1\]\"" {  } {  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[0\] BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[0\] " "Info: Duplicate LATCH primitive \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[0\]\" merged with LATCH primitive \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[0\]\"" {  } {  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:frameNo " "Warning: Latch BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:frameNo has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mapper:inst3\|M~0 " "Warning: Ports D and ENA on the latch are fed by the same signal mapper:inst3\|M~0" {  } { { "mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapper.vhd" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[0\] " "Warning: Latch BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[5\]" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[1\] " "Warning: Latch BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[6\]" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[2\] " "Warning: Latch BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[5\]" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sync GND " "Warning (13410): Pin \"sync\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 232 1688 1864 248 "sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_WE VCC " "Warning (13410): Pin \"SRAM_WE\" is stuck at VCC" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 456 1560 1736 472 "SRAM_WE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_OE GND " "Warning (13410): Pin \"SRAM_OE\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 488 1560 1736 504 "SRAM_OE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE GND " "Warning (13410): Pin \"SRAM_CE\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 528 1560 1736 544 "SRAM_CE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_Mask GND " "Warning (13410): Pin \"SRAM_LB_Mask\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 592 1560 1736 608 "SRAM_LB_Mask" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_Mask GND " "Warning (13410): Pin \"SRAM_UB_Mask\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 632 1560 1736 648 "SRAM_UB_Mask" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Blue\[4\] GND " "Warning (13410): Pin \"Blue\[4\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 200 1688 1864 216 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Blue\[3\] GND " "Warning (13410): Pin \"Blue\[3\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 200 1688 1864 216 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Blue\[2\] GND " "Warning (13410): Pin \"Blue\[2\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 200 1688 1864 216 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Blue\[1\] GND " "Warning (13410): Pin \"Blue\[1\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 200 1688 1864 216 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Blue\[0\] GND " "Warning (13410): Pin \"Blue\[0\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 200 1688 1864 216 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Green\[4\] GND " "Warning (13410): Pin \"Green\[4\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 184 1688 1864 200 "Green\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Green\[3\] GND " "Warning (13410): Pin \"Green\[3\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 184 1688 1864 200 "Green\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Green\[2\] GND " "Warning (13410): Pin \"Green\[2\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 184 1688 1864 200 "Green\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Green\[1\] GND " "Warning (13410): Pin \"Green\[1\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 184 1688 1864 200 "Green\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Green\[0\] GND " "Warning (13410): Pin \"Green\[0\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 184 1688 1864 200 "Green\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Red\[4\] GND " "Warning (13410): Pin \"Red\[4\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 168 1688 1864 184 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Red\[3\] GND " "Warning (13410): Pin \"Red\[3\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 168 1688 1864 184 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Red\[2\] GND " "Warning (13410): Pin \"Red\[2\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 168 1688 1864 184 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Red\[1\] GND " "Warning (13410): Pin \"Red\[1\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 168 1688 1864 184 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Red\[0\] GND " "Warning (13410): Pin \"Red\[0\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 168 1688 1864 184 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "BouncingBall:inst17\|ball:ball_instance\|Map1En2_Health\[1\] Low " "Critical Warning (18010): Register BouncingBall:inst17\|ball:ball_instance\|Map1En2_Health\[1\] will power up to Low" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "BouncingBall:inst17\|ball:ball_instance\|Map1En2_Health\[0\] High " "Critical Warning (18010): Register BouncingBall:inst17\|ball:ball_instance\|Map1En2_Health\[0\] will power up to High" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BouncingBall:inst17\|ball:ball_instance\|Enemy1\[4\] " "Info: Register \"BouncingBall:inst17\|ball:ball_instance\|Enemy1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BouncingBall:inst17\|ball:ball_instance\|Enemy2\[4\] " "Info: Register \"BouncingBall:inst17\|ball:ball_instance\|Enemy2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BouncingBall:inst17\|ball:ball_instance\|Enemy3\[4\] " "Info: Register \"BouncingBall:inst17\|ball:ball_instance\|Enemy3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BouncingBall:inst17\|ball:ball_instance\|Map4En1_Health\[0\] " "Info: Register \"BouncingBall:inst17\|ball:ball_instance\|Map4En1_Health\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BouncingBall:inst17\|ball:ball_instance\|Map4En2_Health\[0\] " "Info: Register \"BouncingBall:inst17\|ball:ball_instance\|Map4En2_Health\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BouncingBall:inst17\|ball:ball_instance\|Map4En3_Health\[0\] " "Info: Register \"BouncingBall:inst17\|ball:ball_instance\|Map4En3_Health\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mapper:inst3\|M " "Info: Register \"mapper:inst3\|M\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1902 " "Info: Implemented 1902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Info: Implemented 87 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1795 " "Info: Implemented 1795 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Info: Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 14:40:29 2012 " "Info: Processing ended: Wed Dec 05 14:40:29 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 14:40:29 2012 " "Info: Processing started: Wed Dec 05 14:40:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab9 -c Processor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab9 -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Processor\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 2771 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 2772 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 2773 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 107 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 107 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Up " "Info: Pin Up not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { Up } } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 56 1168 1344 72 "Up" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Up } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node Clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv " "Info: Destination node BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 63 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 408 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mapper:inst3\|At " "Info: Destination node mapper:inst3\|At" {  } { { "mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapper.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapper:inst3|At } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 51 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mapper:inst3\|M~0 " "Info: Destination node mapper:inst3\|M~0" {  } { { "mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapper.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapper:inst3|M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 567 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mapper:inst3\|M~1 " "Info: Destination node mapper:inst3\|M~1" {  } { { "mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapper.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapper:inst3|M~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 568 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { Clk } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 328 -208 -40 344 "Clk" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 519 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BouncingBall:inst17\|Color_Mapper:Color_instance\|state.A_2135~0  " "Info: Automatically promoted node BouncingBall:inst17\|Color_Mapper:Color_instance\|state.A_2135~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|Color_Mapper:Color_instance\|state.A_2135~0 " "Info: Destination node BouncingBall:inst17\|Color_Mapper:Color_instance\|state.A_2135~0" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 427 0 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|Color_Mapper:Color_instance|state.A_2135~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 2766 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 427 0 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|Color_Mapper:Color_instance|state.A_2135~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 2766 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs  " "Info: Automatically promoted node BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[0\] " "Info: Destination node BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[0\]" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[0\] " "Info: Destination node BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[0\]" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_Y_pos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[9\] " "Info: Destination node BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[9\]" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[9\] " "Info: Destination node BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[9\]" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_Y_pos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[5\] " "Info: Destination node BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[5\]" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[6\] " "Info: Destination node BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[6\]" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[7\] " "Info: Destination node BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[7\]" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[8\] " "Info: Destination node BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[8\]" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[5\] " "Info: Destination node BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[5\]" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_Y_pos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[6\] " "Info: Destination node BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[6\]" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_Y_pos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 261 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|vga_controller:vgaSync_instance|vs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 413 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[3\]~2  " "Info: Automatically promoted node BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[3\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeff/Desktop/385 Final Proj/" 0 { } { { 0 { 0 ""} 0 1783 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 35 21 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 35 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 37 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 46 10 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "15.479 ns register register " "Info: Estimated most critical path is register to register delay of 15.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[5\] 1 REG LAB_X38_Y23 45 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X38_Y23; Fanout = 45; REG Node = 'BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_Y_pos[5] } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.150 ns) 1.114 ns BouncingBall:inst17\|ball:ball_instance\|Add10~0 2 COMB LAB_X38_Y26 4 " "Info: 2: + IC(0.964 ns) + CELL(0.150 ns) = 1.114 ns; Loc. = LAB_X38_Y26; Fanout = 4; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Add10~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.114 ns" { BouncingBall:inst17|ball:ball_instance|Ball_Y_pos[5] BouncingBall:inst17|ball:ball_instance|Add10~0 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 485 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.438 ns) 3.018 ns BouncingBall:inst17\|ball:ball_instance\|Add11~4 3 COMB LAB_X40_Y19 53 " "Info: 3: + IC(1.466 ns) + CELL(0.438 ns) = 3.018 ns; Loc. = LAB_X40_Y19; Fanout = 53; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Add11~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.904 ns" { BouncingBall:inst17|ball:ball_instance|Add10~0 BouncingBall:inst17|ball:ball_instance|Add11~4 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 485 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.438 ns) 4.335 ns BouncingBall:inst17\|ball:ball_instance\|Mux110~0 4 COMB LAB_X32_Y19 3 " "Info: 4: + IC(0.879 ns) + CELL(0.438 ns) = 4.335 ns; Loc. = LAB_X32_Y19; Fanout = 3; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Mux110~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.317 ns" { BouncingBall:inst17|ball:ball_instance|Add11~4 BouncingBall:inst17|ball:ball_instance|Mux110~0 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 501 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.420 ns) 5.681 ns BouncingBall:inst17\|ball:ball_instance\|Mux121~49 5 COMB LAB_X34_Y17 1 " "Info: 5: + IC(0.926 ns) + CELL(0.420 ns) = 5.681 ns; Loc. = LAB_X34_Y17; Fanout = 1; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Mux121~49'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.346 ns" { BouncingBall:inst17|ball:ball_instance|Mux110~0 BouncingBall:inst17|ball:ball_instance|Mux121~49 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 490 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 6.246 ns BouncingBall:inst17\|ball:ball_instance\|Mux121~52 6 COMB LAB_X34_Y17 1 " "Info: 6: + IC(0.145 ns) + CELL(0.420 ns) = 6.246 ns; Loc. = LAB_X34_Y17; Fanout = 1; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Mux121~52'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { BouncingBall:inst17|ball:ball_instance|Mux121~49 BouncingBall:inst17|ball:ball_instance|Mux121~52 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 490 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.150 ns) 7.271 ns BouncingBall:inst17\|ball:ball_instance\|Mux121~53 7 COMB LAB_X32_Y17 1 " "Info: 7: + IC(0.875 ns) + CELL(0.150 ns) = 7.271 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Mux121~53'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.025 ns" { BouncingBall:inst17|ball:ball_instance|Mux121~52 BouncingBall:inst17|ball:ball_instance|Mux121~53 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 490 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.836 ns BouncingBall:inst17\|ball:ball_instance\|Mux121~54 8 COMB LAB_X32_Y17 1 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 7.836 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Mux121~54'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { BouncingBall:inst17|ball:ball_instance|Mux121~53 BouncingBall:inst17|ball:ball_instance|Mux121~54 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 490 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 8.397 ns BouncingBall:inst17\|ball:ball_instance\|Mux121~69 9 COMB LAB_X32_Y17 1 " "Info: 9: + IC(0.290 ns) + CELL(0.271 ns) = 8.397 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Mux121~69'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { BouncingBall:inst17|ball:ball_instance|Mux121~54 BouncingBall:inst17|ball:ball_instance|Mux121~69 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 490 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 8.961 ns BouncingBall:inst17\|ball:ball_instance\|Mux121~77 10 COMB LAB_X32_Y17 3 " "Info: 10: + IC(0.127 ns) + CELL(0.437 ns) = 8.961 ns; Loc. = LAB_X32_Y17; Fanout = 3; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Mux121~77'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.564 ns" { BouncingBall:inst17|ball:ball_instance|Mux121~69 BouncingBall:inst17|ball:ball_instance|Mux121~77 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 490 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.438 ns) 10.314 ns BouncingBall:inst17\|ball:ball_instance\|blocktype1~17 11 COMB LAB_X34_Y21 2 " "Info: 11: + IC(0.915 ns) + CELL(0.438 ns) = 10.314 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|blocktype1~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.353 ns" { BouncingBall:inst17|ball:ball_instance|Mux121~77 BouncingBall:inst17|ball:ball_instance|blocktype1~17 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 10.879 ns BouncingBall:inst17\|ball:ball_instance\|blocktype1~34 12 COMB LAB_X34_Y21 1 " "Info: 12: + IC(0.145 ns) + CELL(0.420 ns) = 10.879 ns; Loc. = LAB_X34_Y21; Fanout = 1; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|blocktype1~34'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { BouncingBall:inst17|ball:ball_instance|blocktype1~17 BouncingBall:inst17|ball:ball_instance|blocktype1~34 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.444 ns BouncingBall:inst17\|ball:ball_instance\|blocktype1~35 13 COMB LAB_X34_Y21 5 " "Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 11.444 ns; Loc. = LAB_X34_Y21; Fanout = 5; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|blocktype1~35'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { BouncingBall:inst17|ball:ball_instance|blocktype1~34 BouncingBall:inst17|ball:ball_instance|blocktype1~35 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.420 ns) 12.757 ns BouncingBall:inst17\|ball:ball_instance\|blocktype1~36 14 COMB LAB_X32_Y22 6 " "Info: 14: + IC(0.893 ns) + CELL(0.420 ns) = 12.757 ns; Loc. = LAB_X32_Y22; Fanout = 6; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|blocktype1~36'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.313 ns" { BouncingBall:inst17|ball:ball_instance|blocktype1~35 BouncingBall:inst17|ball:ball_instance|blocktype1~36 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.275 ns) 13.805 ns BouncingBall:inst17\|ball:ball_instance\|Map2En2_Health\[1\]~5 15 COMB LAB_X36_Y22 1 " "Info: 15: + IC(0.773 ns) + CELL(0.275 ns) = 13.805 ns; Loc. = LAB_X36_Y22; Fanout = 1; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Map2En2_Health\[1\]~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.048 ns" { BouncingBall:inst17|ball:ball_instance|blocktype1~36 BouncingBall:inst17|ball:ball_instance|Map2En2_Health[1]~5 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.150 ns) 14.830 ns BouncingBall:inst17\|ball:ball_instance\|Map2En2_Health\[1\]~6 16 COMB LAB_X34_Y22 1 " "Info: 16: + IC(0.875 ns) + CELL(0.150 ns) = 14.830 ns; Loc. = LAB_X34_Y22; Fanout = 1; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Map2En2_Health\[1\]~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.025 ns" { BouncingBall:inst17|ball:ball_instance|Map2En2_Health[1]~5 BouncingBall:inst17|ball:ball_instance|Map2En2_Health[1]~6 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 15.395 ns BouncingBall:inst17\|ball:ball_instance\|Map2En2_Health\[1\]~7 17 COMB LAB_X34_Y22 1 " "Info: 17: + IC(0.415 ns) + CELL(0.150 ns) = 15.395 ns; Loc. = LAB_X34_Y22; Fanout = 1; COMB Node = 'BouncingBall:inst17\|ball:ball_instance\|Map2En2_Health\[1\]~7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { BouncingBall:inst17|ball:ball_instance|Map2En2_Health[1]~6 BouncingBall:inst17|ball:ball_instance|Map2En2_Health[1]~7 } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 15.479 ns BouncingBall:inst17\|ball:ball_instance\|Map2En2_Health\[1\] 18 REG LAB_X34_Y22 3 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 15.479 ns; Loc. = LAB_X34_Y22; Fanout = 3; REG Node = 'BouncingBall:inst17\|ball:ball_instance\|Map2En2_Health\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { BouncingBall:inst17|ball:ball_instance|Map2En2_Health[1]~7 BouncingBall:inst17|ball:ball_instance|Map2En2_Health[1] } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.961 ns ( 32.05 % ) " "Info: Total cell delay = 4.961 ns ( 32.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.518 ns ( 67.95 % ) " "Info: Total interconnect delay = 10.518 ns ( 67.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.479 ns" { BouncingBall:inst17|ball:ball_instance|Ball_Y_pos[5] BouncingBall:inst17|ball:ball_instance|Add10~0 BouncingBall:inst17|ball:ball_instance|Add11~4 BouncingBall:inst17|ball:ball_instance|Mux110~0 BouncingBall:inst17|ball:ball_instance|Mux121~49 BouncingBall:inst17|ball:ball_instance|Mux121~52 BouncingBall:inst17|ball:ball_instance|Mux121~53 BouncingBall:inst17|ball:ball_instance|Mux121~54 BouncingBall:inst17|ball:ball_instance|Mux121~69 BouncingBall:inst17|ball:ball_instance|Mux121~77 BouncingBall:inst17|ball:ball_instance|blocktype1~17 BouncingBall:inst17|ball:ball_instance|blocktype1~34 BouncingBall:inst17|ball:ball_instance|blocktype1~35 BouncingBall:inst17|ball:ball_instance|blocktype1~36 BouncingBall:inst17|ball:ball_instance|Map2En2_Health[1]~5 BouncingBall:inst17|ball:ball_instance|Map2En2_Health[1]~6 BouncingBall:inst17|ball:ball_instance|Map2En2_Health[1]~7 BouncingBall:inst17|ball:ball_instance|Map2En2_Health[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "30 5583 " "Info: 30 (of 5583) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "87 " "Warning: Found 87 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_clk 0 " "Info: Pin \"VGA_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sync 0 " "Info: Pin \"sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blank 0 " "Info: Pin \"blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vs 0 " "Info: Pin \"vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hs 0 " "Info: Pin \"hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Up 0 " "Info: Pin \"Up\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE 0 " "Info: Pin \"SRAM_WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE 0 " "Info: Pin \"SRAM_OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE 0 " "Info: Pin \"SRAM_CE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_Mask 0 " "Info: Pin \"SRAM_LB_Mask\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_Mask 0 " "Info: Pin \"SRAM_UB_Mask\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AhexL\[6\] 0 " "Info: Pin \"AhexL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AhexL\[5\] 0 " "Info: Pin \"AhexL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AhexL\[4\] 0 " "Info: Pin \"AhexL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AhexL\[3\] 0 " "Info: Pin \"AhexL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AhexL\[2\] 0 " "Info: Pin \"AhexL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AhexL\[1\] 0 " "Info: Pin \"AhexL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AhexL\[0\] 0 " "Info: Pin \"AhexL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AHexU\[6\] 0 " "Info: Pin \"AHexU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AHexU\[5\] 0 " "Info: Pin \"AHexU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AHexU\[4\] 0 " "Info: Pin \"AHexU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AHexU\[3\] 0 " "Info: Pin \"AHexU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AHexU\[2\] 0 " "Info: Pin \"AHexU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AHexU\[1\] 0 " "Info: Pin \"AHexU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AHexU\[0\] 0 " "Info: Pin \"AHexU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexL\[6\] 0 " "Info: Pin \"BhexL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexL\[5\] 0 " "Info: Pin \"BhexL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexL\[4\] 0 " "Info: Pin \"BhexL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexL\[3\] 0 " "Info: Pin \"BhexL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexL\[2\] 0 " "Info: Pin \"BhexL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexL\[1\] 0 " "Info: Pin \"BhexL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexL\[0\] 0 " "Info: Pin \"BhexL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexU\[6\] 0 " "Info: Pin \"BhexU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexU\[5\] 0 " "Info: Pin \"BhexU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexU\[4\] 0 " "Info: Pin \"BhexU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexU\[3\] 0 " "Info: Pin \"BhexU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexU\[2\] 0 " "Info: Pin \"BhexU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexU\[1\] 0 " "Info: Pin \"BhexU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BhexU\[0\] 0 " "Info: Pin \"BhexU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[9\] 0 " "Info: Pin \"Blue\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[8\] 0 " "Info: Pin \"Blue\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[7\] 0 " "Info: Pin \"Blue\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[6\] 0 " "Info: Pin \"Blue\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[5\] 0 " "Info: Pin \"Blue\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[4\] 0 " "Info: Pin \"Blue\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[3\] 0 " "Info: Pin \"Blue\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[2\] 0 " "Info: Pin \"Blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[1\] 0 " "Info: Pin \"Blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[0\] 0 " "Info: Pin \"Blue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[9\] 0 " "Info: Pin \"Green\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[8\] 0 " "Info: Pin \"Green\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[7\] 0 " "Info: Pin \"Green\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[6\] 0 " "Info: Pin \"Green\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[5\] 0 " "Info: Pin \"Green\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[4\] 0 " "Info: Pin \"Green\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[3\] 0 " "Info: Pin \"Green\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[2\] 0 " "Info: Pin \"Green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[1\] 0 " "Info: Pin \"Green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[0\] 0 " "Info: Pin \"Green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[9\] 0 " "Info: Pin \"Red\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[8\] 0 " "Info: Pin \"Red\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[7\] 0 " "Info: Pin \"Red\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[6\] 0 " "Info: Pin \"Red\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[5\] 0 " "Info: Pin \"Red\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[4\] 0 " "Info: Pin \"Red\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[3\] 0 " "Info: Pin \"Red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[2\] 0 " "Info: Pin \"Red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[1\] 0 " "Info: Pin \"Red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[0\] 0 " "Info: Pin \"Red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[17\] 0 " "Info: Pin \"SRAM_Addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[16\] 0 " "Info: Pin \"SRAM_Addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[15\] 0 " "Info: Pin \"SRAM_Addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[14\] 0 " "Info: Pin \"SRAM_Addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[13\] 0 " "Info: Pin \"SRAM_Addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[12\] 0 " "Info: Pin \"SRAM_Addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[11\] 0 " "Info: Pin \"SRAM_Addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[10\] 0 " "Info: Pin \"SRAM_Addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[9\] 0 " "Info: Pin \"SRAM_Addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[8\] 0 " "Info: Pin \"SRAM_Addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[7\] 0 " "Info: Pin \"SRAM_Addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[6\] 0 " "Info: Pin \"SRAM_Addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[5\] 0 " "Info: Pin \"SRAM_Addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[4\] 0 " "Info: Pin \"SRAM_Addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[3\] 0 " "Info: Pin \"SRAM_Addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[2\] 0 " "Info: Pin \"SRAM_Addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[1\] 0 " "Info: Pin \"SRAM_Addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[0\] 0 " "Info: Pin \"SRAM_Addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Info: Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 14:40:40 2012 " "Info: Processing ended: Wed Dec 05 14:40:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 14:40:40 2012 " "Info: Processing started: Wed Dec 05 14:40:40 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab9 -c Processor " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab9 -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Info: Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 14:40:42 2012 " "Info: Processing ended: Wed Dec 05 14:40:42 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 14:40:43 2012 " "Info: Processing started: Wed Dec 05 14:40:43 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab9 -c Processor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab9 -c Processor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[0\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[0\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[1\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[1\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[2\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[2\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[3\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[3\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[4\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[4\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[5\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[5\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[6\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[6\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[7\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[7\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[8\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[8\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[9\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[9\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[0\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[0\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[1\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[1\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[2\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[2\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[3\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[3\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[4\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[4\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[5\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[5\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[6\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[6\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[7\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[7\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[8\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[8\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[9\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[9\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[2\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[2\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[3\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[3\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[4\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[4\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[5\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[5\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[6\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[6\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[7\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[7\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[8\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[8\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[9\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[9\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[0\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[0\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[1\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[1\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[2\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[2\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[3\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[3\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[4\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[4\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[5\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[5\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[6\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[6\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[7\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[7\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[8\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[8\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[9\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[9\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:frameNo " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:frameNo\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[0\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[0\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[1\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[1\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[2\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[2\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[10\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[10\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[9\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[9\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[8\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[8\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[11\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[11\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[13\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[13\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[15\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[15\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[12\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[12\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[14\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[14\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[3\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[3\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[0\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[0\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[2\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[2\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[1\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[1\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[7\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[7\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[5\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[5\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[6\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[6\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[4\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[4\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[15\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[15\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[13\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[13\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[12\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[12\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[14\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[14\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[11\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[11\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[9\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[9\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[10\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[10\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[8\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[8\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[4\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[4\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[7\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[7\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[6\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[6\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[5\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[5\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[0\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[0\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[1\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[1\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[2\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[2\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[3\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RG\[3\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[17\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[17\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[16\] " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|RAM_Addr\[16\]\" is a latch" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 380 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "BouncingBall:inst17\|Color_Mapper:Color_instance\|state.A_2135~0 " "Warning: Node \"BouncingBall:inst17\|Color_Mapper:Color_instance\|state.A_2135~0\"" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 427 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 427 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 328 -208 -40 344 "Clk" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "220 " "Warning: Found 220 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[9\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[9\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[8\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[8\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[7\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[7\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[6\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[6\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[5\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[5\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[4\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[4\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[3\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[3\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[2\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[2\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[1\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[1\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[0\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[0\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[9\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[9\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[8\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[8\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[7\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[7\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[6\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[6\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[5\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[5\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[4\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[4\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[3\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[3\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[2\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[2\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[9\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[9\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[8\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[8\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[7\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[7\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[6\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[6\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[5\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[5\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[4\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[4\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[3\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[3\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[2\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[2\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[1\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[1\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[0\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[0\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[9\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[9\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[8\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[8\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[7\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[7\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[6\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[6\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[5\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[5\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[4\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[4\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[3\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[3\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[2\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[2\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[1\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[1\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[0\] " "Info: Detected ripple clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[0\]\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordY2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|blank_proc~0 " "Info: Detected gated clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|blank_proc~0\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|blank_proc~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|LessThan3~0 " "Info: Detected gated clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|LessThan3~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|LessThan3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[3\]~0 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[3\]~0\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~29 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~29\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:frameNo~1 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:frameNo~1\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:frameNo~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "mapper:inst3\|M~1 " "Info: Detected ripple clock \"mapper:inst3\|M~1\" as buffer" {  } { { "mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapper.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mapper:inst3\|M~1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "mapper:inst3\|M~0 " "Info: Detected ripple clock \"mapper:inst3\|M~0\" as buffer" {  } { { "mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapper.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mapper:inst3\|M~0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|frameNo~0 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|frameNo~0\" as buffer" {  } { { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 149 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|frameNo~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~18 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~18\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~17 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~17\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~15 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~15\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~13 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~13\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~11 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~11\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~9 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~9\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~7 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~5 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~3 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~1 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan10~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~18 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~18\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~17 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~17\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~15 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~15\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~13 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~13\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~11 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~11\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~9 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~9\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~7 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~5 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~3 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~1 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~18 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~18\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~17 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~17\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~15 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~15\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~13 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~13\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~11 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~11\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~9 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~9\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~7 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~5 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~3 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~1 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~18 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~18\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~17 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~17\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~15 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~15\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~13 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~13\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~11 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~11\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~9 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~9\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~7 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~5 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~3 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~1 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "mapper:inst3\|At " "Info: Detected ripple clock \"mapper:inst3\|At\" as buffer" {  } { { "mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapper.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mapper:inst3\|At" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~14 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~14\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~38 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~38\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~15 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~15\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Enemy3\[5\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Enemy3\[5\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Enemy3\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan27~0 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan27~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan27~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan22~1 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan22~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan22~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~6 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~6\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~16 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~16\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~22 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~22\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~21 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~21\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~25 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~25\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~24 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~24\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~26 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~26\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan23~0 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan23~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan22~0 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan22~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~4 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~4\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan27~1 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan27~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan27~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan22~2 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan22~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan22~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan17~0 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan17~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Enemy2\[5\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Enemy2\[5\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Enemy2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~10 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~10\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~8 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~8\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~7 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~7\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~17 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~17\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Enemy1\[5\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Enemy1\[5\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Enemy1\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~19 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~19\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~18 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~18\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~23 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~23\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~5 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~5\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~12 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~12\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~11 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~11\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~9 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~9\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~20 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~20\" as buffer" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~18 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~18\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~17 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~17\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~15 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~15\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~13 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~13\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~11 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~11\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~9 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~9\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~7 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~5 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~3 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~1 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1556 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan13~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~8 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~8\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~7 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~6 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~6\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~5 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~4 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~4\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~3 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~2 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add10~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~18 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~18\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~17 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~17\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~15 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~15\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~13 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~13\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~11 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~11\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~9 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~9\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~7 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~5 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~3 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~1 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~18 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~18\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~17 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~17\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~15 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~15\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~13 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~13\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~11 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~11\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~9 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~9\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~7 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~5 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~3 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~1 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan14~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~18 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~18\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~17 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~17\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~15 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~15\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~13 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~13\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~11 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~11\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~9 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~9\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~7 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~5 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~3 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~1 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~8 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~8\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~7 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~6 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~6\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~5 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~4 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~4\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~3 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~2 " "Info: Detected gated clock \"BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|Color_Mapper:Color_instance\|Add11~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Enemy1\[25\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Enemy1\[25\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Enemy1\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Enemy1\[24\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Enemy1\[24\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Enemy1\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Enemy1\[22\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Enemy1\[22\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Enemy1\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Enemy1\[21\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Enemy1\[21\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Enemy1\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[6\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[6\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[7\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[7\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[1\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[1\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[0\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[0\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[3\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[3\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[2\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[2\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[8\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[8\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[1\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[1\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[5\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[5\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[4\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[4\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[9\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[9\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_Y_pos\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[2\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[2\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[3\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[3\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[4\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[4\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[0\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[0\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[9\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[9\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[5\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[5\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[6\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[6\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[7\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[7\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[8\] " "Info: Detected ripple clock \"BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[8\]\" as buffer" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[5\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[5\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[2\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[2\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[4\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[4\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[3\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[3\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[6\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[6\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[8\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[8\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[9\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[9\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[7\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[7\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[5\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[5\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[6\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[6\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[9\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[9\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[8\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[8\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[7\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[7\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[2\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[2\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[3\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[3\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[4\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[4\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[1\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[1\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[0\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[0\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[1\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[1\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 63 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[0\] " "Info: Detected ripple clock \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[0\]\" as buffer" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[0\] register BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[4\] 45.52 MHz 21.968 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 45.52 MHz between source register \"BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[0\]\" and destination register \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[4\]\" (period= 21.968 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.348 ns + Longest register register " "Info: + Longest register to register delay is 6.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[0\] 1 REG LCFF_X42_Y19_N31 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y19_N31; Fanout = 13; REG Node = 'BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.414 ns) 1.488 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~1 2 COMB LCCOMB_X41_Y21_N6 1 " "Info: 2: + IC(1.074 ns) + CELL(0.414 ns) = 1.488 ns; Loc. = LCCOMB_X41_Y21_N6; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.488 ns" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.559 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~3 3 COMB LCCOMB_X41_Y21_N8 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.559 ns; Loc. = LCCOMB_X41_Y21_N8; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~1 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.630 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~5 4 COMB LCCOMB_X41_Y21_N10 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.630 ns; Loc. = LCCOMB_X41_Y21_N10; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~3 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.701 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~7 5 COMB LCCOMB_X41_Y21_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.701 ns; Loc. = LCCOMB_X41_Y21_N12; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~5 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.860 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~9 6 COMB LCCOMB_X41_Y21_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.860 ns; Loc. = LCCOMB_X41_Y21_N14; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~7 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~11 7 COMB LCCOMB_X41_Y21_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X41_Y21_N16; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~9 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.002 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~13 8 COMB LCCOMB_X41_Y21_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.002 ns; Loc. = LCCOMB_X41_Y21_N18; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~13'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~11 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.073 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~15 9 COMB LCCOMB_X41_Y21_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.073 ns; Loc. = LCCOMB_X41_Y21_N20; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~15'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~13 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.144 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~17 10 COMB LCCOMB_X41_Y21_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.144 ns; Loc. = LCCOMB_X41_Y21_N22; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~15 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.554 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~18 11 COMB LCCOMB_X41_Y21_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 2.554 ns; Loc. = LCCOMB_X41_Y21_N24; Fanout = 2; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|LessThan12~18'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~17 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1704 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.275 ns) 3.566 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~31 12 COMB LCCOMB_X42_Y22_N28 1 " "Info: 12: + IC(0.737 ns) + CELL(0.275 ns) = 3.566 ns; Loc. = LCCOMB_X42_Y22_N28; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~31'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.012 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~18 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.388 ns) 4.202 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~32 13 COMB LCCOMB_X42_Y22_N30 20 " "Info: 13: + IC(0.248 ns) + CELL(0.388 ns) = 4.202 ns; Loc. = LCCOMB_X42_Y22_N30; Fanout = 20; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~32'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.636 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~31 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.275 ns) 5.292 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|swordX2~16 14 COMB LCCOMB_X42_Y24_N0 1 " "Info: 14: + IC(0.815 ns) + CELL(0.275 ns) = 5.292 ns; Loc. = LCCOMB_X42_Y24_N0; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|swordX2~16'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.090 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~32 BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~16 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 5.682 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|swordX2~20 15 COMB LCCOMB_X42_Y24_N2 1 " "Info: 15: + IC(0.240 ns) + CELL(0.150 ns) = 5.682 ns; Loc. = LCCOMB_X42_Y24_N2; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|swordX2~20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.390 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~16 BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~20 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.420 ns) 6.348 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[4\] 16 REG LCCOMB_X42_Y24_N28 1 " "Info: 16: + IC(0.246 ns) + CELL(0.420 ns) = 6.348 ns; Loc. = LCCOMB_X42_Y24_N28; Fanout = 1; REG Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.666 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~20 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.988 ns ( 47.07 % ) " "Info: Total cell delay = 2.988 ns ( 47.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.360 ns ( 52.93 % ) " "Info: Total interconnect delay = 3.360 ns ( 52.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.348 ns" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~1 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~3 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~5 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~7 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~9 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~11 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~13 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~15 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~17 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~18 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~31 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~32 BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~16 BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~20 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.348 ns" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~1 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~3 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~5 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~7 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~9 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~11 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~13 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~15 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~17 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~18 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~31 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~32 {} BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~16 {} BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~20 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] {} } { 0.000ns 1.074ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.737ns 0.248ns 0.815ns 0.240ns 0.246ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.388ns 0.275ns 0.150ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.283 ns - Smallest " "Info: - Smallest clock skew is -2.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 4.830 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 4.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 328 -208 -40 344 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.787 ns) 3.619 ns mapper:inst3\|At 2 REG LCFF_X40_Y25_N9 48 " "Info: 2: + IC(1.833 ns) + CELL(0.787 ns) = 3.619 ns; Loc. = LCFF_X40_Y25_N9; Fanout = 48; REG Node = 'mapper:inst3\|At'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.620 ns" { Clk mapper:inst3|At } "NODE_NAME" } } { "mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/mapper.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.150 ns) 4.830 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[4\] 3 REG LCCOMB_X42_Y24_N28 1 " "Info: 3: + IC(1.061 ns) + CELL(0.150 ns) = 4.830 ns; Loc. = LCCOMB_X42_Y24_N28; Fanout = 1; REG Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:swordX2\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.211 ns" { mapper:inst3|At BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 40.08 % ) " "Info: Total cell delay = 1.936 ns ( 40.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.894 ns ( 59.92 % ) " "Info: Total interconnect delay = 2.894 ns ( 59.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.830 ns" { Clk mapper:inst3|At BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.830 ns" { Clk {} Clk~combout {} mapper:inst3|At {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] {} } { 0.000ns 0.000ns 1.833ns 1.061ns } { 0.000ns 0.999ns 0.787ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 7.113 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 7.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 328 -208 -40 344 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.787 ns) 3.330 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv 2 REG LCFF_X38_Y22_N1 24 " "Info: 2: + IC(1.544 ns) + CELL(0.787 ns) = 3.330 ns; Loc. = LCFF_X38_Y22_N1; Fanout = 24; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.787 ns) 4.928 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs 3 REG LCFF_X37_Y25_N1 29 " "Info: 3: + IC(0.811 ns) + CELL(0.787 ns) = 4.928 ns; Loc. = LCFF_X37_Y25_N1; Fanout = 29; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vs } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.537 ns) 7.113 ns BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[0\] 4 REG LCFF_X42_Y19_N31 13 " "Info: 4: + IC(1.648 ns) + CELL(0.537 ns) = 7.113 ns; Loc. = LCFF_X42_Y19_N31; Fanout = 13; REG Node = 'BouncingBall:inst17\|ball:ball_instance\|Ball_X_pos\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|vs BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 43.72 % ) " "Info: Total cell delay = 3.110 ns ( 43.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 56.28 % ) " "Info: Total interconnect delay = 4.003 ns ( 56.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.113 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vs BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.113 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|vs {} BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] {} } { 0.000ns 0.000ns 1.544ns 0.811ns 1.648ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.830 ns" { Clk mapper:inst3|At BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.830 ns" { Clk {} Clk~combout {} mapper:inst3|At {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] {} } { 0.000ns 0.000ns 1.833ns 1.061ns } { 0.000ns 0.999ns 0.787ns 0.150ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.113 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vs BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.113 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|vs {} BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] {} } { 0.000ns 0.000ns 1.544ns 0.811ns 1.648ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.103 ns + " "Info: + Micro setup delay of destination is 2.103 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.348 ns" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~1 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~3 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~5 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~7 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~9 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~11 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~13 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~15 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~17 BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~18 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~31 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~32 BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~16 BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~20 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.348 ns" { BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~1 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~3 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~5 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~7 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~9 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~11 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~13 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~15 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~17 {} BouncingBall:inst17|Color_Mapper:Color_instance|LessThan12~18 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~31 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~32 {} BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~16 {} BouncingBall:inst17|Color_Mapper:Color_instance|swordX2~20 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] {} } { 0.000ns 1.074ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.737ns 0.248ns 0.815ns 0.240ns 0.246ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.388ns 0.275ns 0.150ns 0.420ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.830 ns" { Clk mapper:inst3|At BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.830 ns" { Clk {} Clk~combout {} mapper:inst3|At {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:swordX2[4] {} } { 0.000ns 0.000ns 1.833ns 1.061ns } { 0.000ns 0.999ns 0.787ns 0.150ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.113 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vs BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.113 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|vs {} BouncingBall:inst17|ball:ball_instance|Ball_X_pos[0] {} } { 0.000ns 0.000ns 1.544ns 0.811ns 1.648ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clk 34 " "Warning: Circuit may not operate. Detected 34 non-operational path(s) clocked by clock \"Clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[6\] BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[0\] Clk 4.46 ns " "Info: Found hold time violation between source  pin or register \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[6\]\" and destination pin or register \"BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[0\]\" for clock \"Clk\" (Hold time is 4.46 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.645 ns + Largest " "Info: + Largest clock skew is 11.645 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 16.528 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 16.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 328 -208 -40 344 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.787 ns) 3.330 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv 2 REG LCFF_X38_Y22_N1 24 " "Info: 2: + IC(1.544 ns) + CELL(0.787 ns) = 3.330 ns; Loc. = LCFF_X38_Y22_N1; Fanout = 24; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.787 ns) 4.928 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs 3 REG LCFF_X37_Y25_N1 29 " "Info: 3: + IC(0.811 ns) + CELL(0.787 ns) = 4.928 ns; Loc. = LCFF_X37_Y25_N1; Fanout = 29; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vs } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.787 ns) 7.046 ns BouncingBall:inst17\|ball:ball_instance\|Enemy1\[24\] 4 REG LCFF_X42_Y23_N27 20 " "Info: 4: + IC(1.331 ns) + CELL(0.787 ns) = 7.046 ns; Loc. = LCFF_X42_Y23_N27; Fanout = 20; REG Node = 'BouncingBall:inst17\|ball:ball_instance\|Enemy1\[24\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.118 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|vs BouncingBall:inst17|ball:ball_instance|Enemy1[24] } "NODE_NAME" } } { "ball.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/ball.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.149 ns) 8.861 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~6 5 COMB LCCOMB_X41_Y21_N26 2 " "Info: 5: + IC(1.666 ns) + CELL(0.149 ns) = 8.861 ns; Loc. = LCCOMB_X41_Y21_N26; Fanout = 2; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.815 ns" { BouncingBall:inst17|ball:ball_instance|Enemy1[24] BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.150 ns) 9.682 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~7 6 COMB LCCOMB_X40_Y21_N2 1 " "Info: 6: + IC(0.671 ns) + CELL(0.150 ns) = 9.682 ns; Loc. = LCCOMB_X40_Y21_N2; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.821 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~6 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.420 ns) 10.348 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~9 7 COMB LCCOMB_X40_Y21_N26 1 " "Info: 7: + IC(0.246 ns) + CELL(0.420 ns) = 10.348 ns; Loc. = LCCOMB_X40_Y21_N26; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.666 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~7 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.406 ns) 11.516 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~13 8 COMB LCCOMB_X41_Y24_N26 6 " "Info: 8: + IC(0.762 ns) + CELL(0.406 ns) = 11.516 ns; Loc. = LCCOMB_X41_Y24_N26; Fanout = 6; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|Ball_on_proc~13'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.168 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~9 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.398 ns) 12.407 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[3\]~0 9 COMB LCCOMB_X40_Y24_N6 5 " "Info: 9: + IC(0.493 ns) + CELL(0.398 ns) = 12.407 ns; Loc. = LCCOMB_X40_Y24_N6; Fanout = 5; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.891 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~13 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.436 ns) 13.133 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[3\]~2 10 COMB LCCOMB_X40_Y24_N4 1 " "Info: 10: + IC(0.290 ns) + CELL(0.436 ns) = 13.133 ns; Loc. = LCCOMB_X40_Y24_N4; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[3\]~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.726 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~0 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.000 ns) 15.043 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[3\]~2clkctrl 11 COMB CLKCTRL_G10 3 " "Info: 11: + IC(1.910 ns) + CELL(0.000 ns) = 15.043 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[3\]~2clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.910 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.150 ns) 16.528 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[0\] 12 REG LCCOMB_X44_Y23_N30 1 " "Info: 12: + IC(1.335 ns) + CELL(0.150 ns) = 16.528 ns; Loc. = LCCOMB_X44_Y23_N30; Fanout = 1; REG Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.485 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2clkctrl BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.469 ns ( 33.09 % ) " "Info: Total cell delay = 5.469 ns ( 33.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.059 ns ( 66.91 % ) " "Info: Total interconnect delay = 11.059 ns ( 66.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "16.528 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vs BouncingBall:inst17|ball:ball_instance|Enemy1[24] BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~6 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~7 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~9 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~13 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~0 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2clkctrl BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "16.528 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|vs {} BouncingBall:inst17|ball:ball_instance|Enemy1[24] {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~6 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~7 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~9 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~13 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~0 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2clkctrl {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] {} } { 0.000ns 0.000ns 1.544ns 0.811ns 1.331ns 1.666ns 0.671ns 0.246ns 0.762ns 0.493ns 0.290ns 1.910ns 1.335ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.149ns 0.150ns 0.420ns 0.406ns 0.398ns 0.436ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 4.883 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to source register is 4.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 328 -208 -40 344 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.787 ns) 3.330 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv 2 REG LCFF_X38_Y22_N1 24 " "Info: 2: + IC(1.544 ns) + CELL(0.787 ns) = 3.330 ns; Loc. = LCFF_X38_Y22_N1; Fanout = 24; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 4.883 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[6\] 3 REG LCFF_X42_Y21_N23 63 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 4.883 ns; Loc. = LCFF_X42_Y21_N23; Fanout = 63; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.553 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 47.57 % ) " "Info: Total cell delay = 2.323 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.560 ns ( 52.43 % ) " "Info: Total interconnect delay = 2.560 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.883 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.883 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] {} } { 0.000ns 0.000ns 1.544ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "16.528 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vs BouncingBall:inst17|ball:ball_instance|Enemy1[24] BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~6 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~7 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~9 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~13 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~0 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2clkctrl BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "16.528 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|vs {} BouncingBall:inst17|ball:ball_instance|Enemy1[24] {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~6 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~7 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~9 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~13 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~0 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2clkctrl {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] {} } { 0.000ns 0.000ns 1.544ns 0.811ns 1.331ns 1.666ns 0.671ns 0.246ns 0.762ns 0.493ns 0.290ns 1.910ns 1.335ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.149ns 0.150ns 0.420ns 0.406ns 0.398ns 0.436ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.883 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.883 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] {} } { 0.000ns 0.000ns 1.544ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.935 ns - Shortest register register " "Info: - Shortest register to register delay is 6.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[6\] 1 REG LCFF_X42_Y21_N23 63 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y21_N23; Fanout = 63; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|hc\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|Mux62~1 2 COMB LCCOMB_X42_Y21_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y21_N22; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|Mux62~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~1 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.415 ns) 2.423 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|Mux62~2 3 COMB LCCOMB_X43_Y23_N0 1 " "Info: 3: + IC(1.685 ns) + CELL(0.415 ns) = 2.423 ns; Loc. = LCCOMB_X43_Y23_N0; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|Mux62~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.100 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~1 BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~2 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.150 ns) 4.055 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|Mux62~6 4 COMB LCCOMB_X43_Y23_N28 1 " "Info: 4: + IC(1.482 ns) + CELL(0.150 ns) = 4.055 ns; Loc. = LCCOMB_X43_Y23_N28; Fanout = 1; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|Mux62~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.632 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~2 BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~6 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.420 ns) 5.996 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|Mux62~64 5 COMB LCCOMB_X44_Y23_N26 2 " "Info: 5: + IC(1.521 ns) + CELL(0.420 ns) = 5.996 ns; Loc. = LCCOMB_X44_Y23_N26; Fanout = 2; COMB Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|Mux62~64'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.941 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~6 BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~64 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/Color_Mapper.vhd" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.271 ns) 6.935 ns BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[0\] 6 REG LCCOMB_X44_Y23_N30 1 " "Info: 6: + IC(0.668 ns) + CELL(0.271 ns) = 6.935 ns; Loc. = LCCOMB_X44_Y23_N30; Fanout = 1; REG Node = 'BouncingBall:inst17\|Color_Mapper:Color_instance\|\\Ball_on_proc:blocktype\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.939 ns" { BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~64 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 22.77 % ) " "Info: Total cell delay = 1.579 ns ( 22.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.356 ns ( 77.23 % ) " "Info: Total interconnect delay = 5.356 ns ( 77.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.935 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~1 BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~2 BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~6 BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~64 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.935 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] {} BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~1 {} BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~2 {} BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~6 {} BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~64 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] {} } { 0.000ns 0.000ns 1.685ns 1.482ns 1.521ns 0.668ns } { 0.000ns 0.323ns 0.415ns 0.150ns 0.420ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "16.528 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vs BouncingBall:inst17|ball:ball_instance|Enemy1[24] BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~6 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~7 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~9 BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~13 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~0 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2clkctrl BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "16.528 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|vs {} BouncingBall:inst17|ball:ball_instance|Enemy1[24] {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~6 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~7 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~9 {} BouncingBall:inst17|Color_Mapper:Color_instance|Ball_on_proc~13 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~0 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[3]~2clkctrl {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] {} } { 0.000ns 0.000ns 1.544ns 0.811ns 1.331ns 1.666ns 0.671ns 0.246ns 0.762ns 0.493ns 0.290ns 1.910ns 1.335ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.149ns 0.150ns 0.420ns 0.406ns 0.398ns 0.436ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.883 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.883 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] {} } { 0.000ns 0.000ns 1.544ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.935 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~1 BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~2 BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~6 BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~64 BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.935 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|hc[6] {} BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~1 {} BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~2 {} BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~6 {} BouncingBall:inst17|Color_Mapper:Color_instance|Mux62~64 {} BouncingBall:inst17|Color_Mapper:Color_instance|\Ball_on_proc:blocktype[0] {} } { 0.000ns 0.000ns 1.685ns 1.482ns 1.521ns 0.668ns } { 0.000ns 0.323ns 0.415ns 0.150ns 0.420ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Scan_Register:inst4\|reg_11:RegA\|reg_value\[10\] ps2data Clk 4.276 ns register " "Info: tsu for register \"Scan_Register:inst4\|reg_11:RegA\|reg_value\[10\]\" (data pin = \"ps2data\", clock pin = \"Clk\") is 4.276 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.964 ns + Longest pin register " "Info: + Longest pin to register delay is 6.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns ps2data 1 PIN PIN_C24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 1; PIN Node = 'ps2data'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2data } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 72 -208 -40 88 "ps2data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.849 ns) + CELL(0.149 ns) 6.880 ns Scan_Register:inst4\|reg_11:RegA\|reg_value\[10\]~feeder 2 COMB LCCOMB_X41_Y26_N10 1 " "Info: 2: + IC(5.849 ns) + CELL(0.149 ns) = 6.880 ns; Loc. = LCCOMB_X41_Y26_N10; Fanout = 1; COMB Node = 'Scan_Register:inst4\|reg_11:RegA\|reg_value\[10\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.998 ns" { ps2data Scan_Register:inst4|reg_11:RegA|reg_value[10]~feeder } "NODE_NAME" } } { "reg_11.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/reg_11.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.964 ns Scan_Register:inst4\|reg_11:RegA\|reg_value\[10\] 3 REG LCFF_X41_Y26_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.964 ns; Loc. = LCFF_X41_Y26_N11; Fanout = 1; REG Node = 'Scan_Register:inst4\|reg_11:RegA\|reg_value\[10\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { Scan_Register:inst4|reg_11:RegA|reg_value[10]~feeder Scan_Register:inst4|reg_11:RegA|reg_value[10] } "NODE_NAME" } } { "reg_11.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/reg_11.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 16.01 % ) " "Info: Total cell delay = 1.115 ns ( 16.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.849 ns ( 83.99 % ) " "Info: Total interconnect delay = 5.849 ns ( 83.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.964 ns" { ps2data Scan_Register:inst4|reg_11:RegA|reg_value[10]~feeder Scan_Register:inst4|reg_11:RegA|reg_value[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.964 ns" { ps2data {} ps2data~combout {} Scan_Register:inst4|reg_11:RegA|reg_value[10]~feeder {} Scan_Register:inst4|reg_11:RegA|reg_value[10] {} } { 0.000ns 0.000ns 5.849ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_11.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/reg_11.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.652 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 328 -208 -40 344 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G2 53 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 328 -208 -40 344 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns Scan_Register:inst4\|reg_11:RegA\|reg_value\[10\] 3 REG LCFF_X41_Y26_N11 1 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X41_Y26_N11; Fanout = 1; REG Node = 'Scan_Register:inst4\|reg_11:RegA\|reg_value\[10\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.535 ns" { Clk~clkctrl Scan_Register:inst4|reg_11:RegA|reg_value[10] } "NODE_NAME" } } { "reg_11.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/reg_11.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.652 ns" { Clk Clk~clkctrl Scan_Register:inst4|reg_11:RegA|reg_value[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.652 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Scan_Register:inst4|reg_11:RegA|reg_value[10] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.964 ns" { ps2data Scan_Register:inst4|reg_11:RegA|reg_value[10]~feeder Scan_Register:inst4|reg_11:RegA|reg_value[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.964 ns" { ps2data {} ps2data~combout {} Scan_Register:inst4|reg_11:RegA|reg_value[10]~feeder {} Scan_Register:inst4|reg_11:RegA|reg_value[10] {} } { 0.000ns 0.000ns 5.849ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.652 ns" { Clk Clk~clkctrl Scan_Register:inst4|reg_11:RegA|reg_value[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.652 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Scan_Register:inst4|reg_11:RegA|reg_value[10] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk blank BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[5\] 12.552 ns register " "Info: tco from clock \"Clk\" to destination pin \"blank\" through register \"BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[5\]\" is 12.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 4.674 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 4.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 328 -208 -40 344 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.787 ns) 3.330 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv 2 REG LCFF_X38_Y22_N1 24 " "Info: 2: + IC(1.544 ns) + CELL(0.787 ns) = 3.330 ns; Loc. = LCFF_X38_Y22_N1; Fanout = 24; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.537 ns) 4.674 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[5\] 3 REG LCFF_X37_Y25_N7 26 " "Info: 3: + IC(0.807 ns) + CELL(0.537 ns) = 4.674 ns; Loc. = LCFF_X37_Y25_N7; Fanout = 26; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.344 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vc[5] } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 49.70 % ) " "Info: Total cell delay = 2.323 ns ( 49.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.351 ns ( 50.30 % ) " "Info: Total interconnect delay = 2.351 ns ( 50.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.674 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vc[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.674 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|vc[5] {} } { 0.000ns 0.000ns 1.544ns 0.807ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.628 ns + Longest register pin " "Info: + Longest register to pin delay is 7.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[5\] 1 REG LCFF_X37_Y25_N7 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y25_N7; Fanout = 26; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|vc\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BouncingBall:inst17|vga_controller:vgaSync_instance|vc[5] } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.410 ns) 1.421 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|LessThan3~0 2 COMB LCCOMB_X42_Y25_N4 2 " "Info: 2: + IC(1.011 ns) + CELL(0.410 ns) = 1.421 ns; Loc. = LCCOMB_X42_Y25_N4; Fanout = 2; COMB Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|LessThan3~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.421 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|vc[5] BouncingBall:inst17|vga_controller:vgaSync_instance|LessThan3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.149 ns) 2.524 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|blank_proc~1 3 COMB LCCOMB_X40_Y24_N10 2 " "Info: 3: + IC(0.954 ns) + CELL(0.149 ns) = 2.524 ns; Loc. = LCCOMB_X40_Y24_N10; Fanout = 2; COMB Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|blank_proc~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.103 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|LessThan3~0 BouncingBall:inst17|vga_controller:vgaSync_instance|blank_proc~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(2.798 ns) 7.628 ns blank 4 PIN PIN_D6 0 " "Info: 4: + IC(2.306 ns) + CELL(2.798 ns) = 7.628 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'blank'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.104 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|blank_proc~1 blank } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 248 1688 1864 264 "blank" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.357 ns ( 44.01 % ) " "Info: Total cell delay = 3.357 ns ( 44.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.271 ns ( 55.99 % ) " "Info: Total interconnect delay = 4.271 ns ( 55.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.628 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|vc[5] BouncingBall:inst17|vga_controller:vgaSync_instance|LessThan3~0 BouncingBall:inst17|vga_controller:vgaSync_instance|blank_proc~1 blank } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.628 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|vc[5] {} BouncingBall:inst17|vga_controller:vgaSync_instance|LessThan3~0 {} BouncingBall:inst17|vga_controller:vgaSync_instance|blank_proc~1 {} blank {} } { 0.000ns 1.011ns 0.954ns 2.306ns } { 0.000ns 0.410ns 0.149ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.674 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vc[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.674 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|vc[5] {} } { 0.000ns 0.000ns 1.544ns 0.807ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.628 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|vc[5] BouncingBall:inst17|vga_controller:vgaSync_instance|LessThan3~0 BouncingBall:inst17|vga_controller:vgaSync_instance|blank_proc~1 blank } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.628 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|vc[5] {} BouncingBall:inst17|vga_controller:vgaSync_instance|LessThan3~0 {} BouncingBall:inst17|vga_controller:vgaSync_instance|blank_proc~1 {} blank {} } { 0.000ns 1.011ns 0.954ns 2.306ns } { 0.000ns 0.410ns 0.149ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BouncingBall:inst17\|ball:ball_instance\|\\Move_Ball:dir\[1\] Reset Clk 0.316 ns register " "Info: th for register \"BouncingBall:inst17\|ball:ball_instance\|\\Move_Ball:dir\[1\]\" (data pin = \"Reset\", clock pin = \"Clk\") is 0.316 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 8.365 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 8.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 328 -208 -40 344 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.787 ns) 3.330 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv 2 REG LCFF_X38_Y22_N1 24 " "Info: 2: + IC(1.544 ns) + CELL(0.787 ns) = 3.330 ns; Loc. = LCFF_X38_Y22_N1; Fanout = 24; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|clkdiv'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.787 ns) 4.928 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs 3 REG LCFF_X37_Y25_N1 29 " "Info: 3: + IC(0.811 ns) + CELL(0.787 ns) = 4.928 ns; Loc. = LCFF_X37_Y25_N1; Fanout = 29; REG Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vs } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.000 ns) 6.832 ns BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs~clkctrl 4 COMB CLKCTRL_G8 33 " "Info: 4: + IC(1.904 ns) + CELL(0.000 ns) = 6.832 ns; Loc. = CLKCTRL_G8; Fanout = 33; COMB Node = 'BouncingBall:inst17\|vga_controller:vgaSync_instance\|vs~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.904 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|vs BouncingBall:inst17|vga_controller:vgaSync_instance|vs~clkctrl } "NODE_NAME" } } { "VGA_controller.vhd" "" { Text "C:/Users/Jeff/Desktop/385 Final Proj/VGA_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 8.365 ns BouncingBall:inst17\|ball:ball_instance\|\\Move_Ball:dir\[1\] 5 REG LCFF_X35_Y23_N11 2 " "Info: 5: + IC(0.996 ns) + CELL(0.537 ns) = 8.365 ns; Loc. = LCFF_X35_Y23_N11; Fanout = 2; REG Node = 'BouncingBall:inst17\|ball:ball_instance\|\\Move_Ball:dir\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.533 ns" { BouncingBall:inst17|vga_controller:vgaSync_instance|vs~clkctrl BouncingBall:inst17|ball:ball_instance|\Move_Ball:dir[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 37.18 % ) " "Info: Total cell delay = 3.110 ns ( 37.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.255 ns ( 62.82 % ) " "Info: Total interconnect delay = 5.255 ns ( 62.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.365 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vs BouncingBall:inst17|vga_controller:vgaSync_instance|vs~clkctrl BouncingBall:inst17|ball:ball_instance|\Move_Ball:dir[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.365 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|vs {} BouncingBall:inst17|vga_controller:vgaSync_instance|vs~clkctrl {} BouncingBall:inst17|ball:ball_instance|\Move_Ball:dir[1] {} } { 0.000ns 0.000ns 1.544ns 0.811ns 1.904ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.315 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Reset 1 PIN PIN_G26 128 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 128; PIN Node = 'Reset'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Jeff/Desktop/385 Final Proj/Processor.bdf" { { 352 -344 -176 368 "Reset" "" } { 160 1272 1392 176 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.793 ns) + CELL(0.660 ns) 8.315 ns BouncingBall:inst17\|ball:ball_instance\|\\Move_Ball:dir\[1\] 2 REG LCFF_X35_Y23_N11 2 " "Info: 2: + IC(6.793 ns) + CELL(0.660 ns) = 8.315 ns; Loc. = LCFF_X35_Y23_N11; Fanout = 2; REG Node = 'BouncingBall:inst17\|ball:ball_instance\|\\Move_Ball:dir\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.453 ns" { Reset BouncingBall:inst17|ball:ball_instance|\Move_Ball:dir[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 18.30 % ) " "Info: Total cell delay = 1.522 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.793 ns ( 81.70 % ) " "Info: Total interconnect delay = 6.793 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.315 ns" { Reset BouncingBall:inst17|ball:ball_instance|\Move_Ball:dir[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.315 ns" { Reset {} Reset~combout {} BouncingBall:inst17|ball:ball_instance|\Move_Ball:dir[1] {} } { 0.000ns 0.000ns 6.793ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.365 ns" { Clk BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv BouncingBall:inst17|vga_controller:vgaSync_instance|vs BouncingBall:inst17|vga_controller:vgaSync_instance|vs~clkctrl BouncingBall:inst17|ball:ball_instance|\Move_Ball:dir[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.365 ns" { Clk {} Clk~combout {} BouncingBall:inst17|vga_controller:vgaSync_instance|clkdiv {} BouncingBall:inst17|vga_controller:vgaSync_instance|vs {} BouncingBall:inst17|vga_controller:vgaSync_instance|vs~clkctrl {} BouncingBall:inst17|ball:ball_instance|\Move_Ball:dir[1] {} } { 0.000ns 0.000ns 1.544ns 0.811ns 1.904ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.315 ns" { Reset BouncingBall:inst17|ball:ball_instance|\Move_Ball:dir[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.315 ns" { Reset {} Reset~combout {} BouncingBall:inst17|ball:ball_instance|\Move_Ball:dir[1] {} } { 0.000ns 0.000ns 6.793ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 82 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 14:40:43 2012 " "Info: Processing ended: Wed Dec 05 14:40:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 191 s " "Info: Quartus II Full Compilation was successful. 0 errors, 191 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
