{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727145176061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727145176061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 11:32:56 2024 " "Processing started: Tue Sep 24 11:32:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727145176061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145176061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145176061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727145176256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727145176256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multi_adc/adc_data_buf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/multi_adc/adc_data_buf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_data_buf-SYN " "Found design unit 1: adc_data_buf-SYN" {  } { { "src/multi_adc/adc_data_buf.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/adc_data_buf.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181485 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_data_buf " "Found entity 1: adc_data_buf" {  } { { "src/multi_adc/adc_data_buf.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/adc_data_buf.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multi_adc/adc128s022_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/multi_adc/adc128s022_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC128S022_top-Behavioral " "Found design unit 1: ADC128S022_top-Behavioral" {  } { { "src/multi_adc/ADC128S022_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/ADC128S022_top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181486 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC128S022_top " "Found entity 1: ADC128S022_top" {  } { { "src/multi_adc/ADC128S022_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/ADC128S022_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multi_adc/mcp3208_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/multi_adc/mcp3208_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcp3208_32ch_drv_top-Behavioral " "Found design unit 1: mcp3208_32ch_drv_top-Behavioral" {  } { { "src/multi_adc/MCP3208_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/MCP3208_top.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181487 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcp3208_32ch_drv_top " "Found entity 1: mcp3208_32ch_drv_top" {  } { { "src/multi_adc/MCP3208_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/MCP3208_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multi_adc/spi_adc_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/multi_adc/spi_adc_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_adc_top-struct " "Found design unit 1: spi_adc_top-struct" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181488 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_adc_top " "Found entity 1: spi_adc_top" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multi_dac/dac7512n_drv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/multi_dac/dac7512n_drv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC7512N_drv-Behavioral " "Found design unit 1: DAC7512N_drv-Behavioral" {  } { { "src/multi_dac/DAC7512N_drv.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/DAC7512N_drv.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181489 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC7512N_drv " "Found entity 1: DAC7512N_drv" {  } { { "src/multi_dac/DAC7512N_drv.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/DAC7512N_drv.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multi_dac/spi_dac_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/multi_dac/spi_dac_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_dac_top-struct " "Found design unit 1: spi_dac_top-struct" {  } { { "src/multi_dac/spi_dac_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/spi_dac_top.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181489 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_dac_top " "Found entity 1: spi_dac_top" {  } { { "src/multi_dac/spi_dac_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/spi_dac_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/common/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/common/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181490 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/common/sampling_clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/common/sampling_clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sampling_clk_gen-Behavioral " "Found design unit 1: sampling_clk_gen-Behavioral" {  } { { "src/common/sampling_clk_gen.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/sampling_clk_gen.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181491 ""} { "Info" "ISGN_ENTITY_NAME" "1 sampling_clk_gen " "Found entity 1: sampling_clk_gen" {  } { { "src/common/sampling_clk_gen.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/sampling_clk_gen.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logi-hard/hdl/wishbone/peripherals/wishbone_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/logi-hard/hdl/wishbone/peripherals/wishbone_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wishbone_register-Behavioral " "Found design unit 1: wishbone_register-Behavioral" {  } { { "src/logi-hard/hdl/wishbone/peripherals/wishbone_register.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/peripherals/wishbone_register.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181491 ""} { "Info" "ISGN_ENTITY_NAME" "1 wishbone_register " "Found entity 1: wishbone_register" {  } { { "src/logi-hard/hdl/wishbone/peripherals/wishbone_register.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/peripherals/wishbone_register.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logi-hard/hdl/wishbone/peripherals/logi_wishbone_peripherals_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/logi-hard/hdl/wishbone/peripherals/logi_wishbone_peripherals_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logi_wishbone_peripherals_pack " "Found design unit 1: logi_wishbone_peripherals_pack" {  } { { "src/logi-hard/hdl/wishbone/peripherals/logi_wishbone_peripherals_pack.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/peripherals/logi_wishbone_peripherals_pack.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181492 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 logi_wishbone_peripherals_pack-body " "Found design unit 2: logi_wishbone_peripherals_pack-body" {  } { { "src/logi-hard/hdl/wishbone/peripherals/logi_wishbone_peripherals_pack.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/peripherals/logi_wishbone_peripherals_pack.vhd" 491 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logi-hard/hdl/wishbone/wishbone_intercon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/logi-hard/hdl/wishbone/wishbone_intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wishbone_intercon-Behavioral " "Found design unit 1: wishbone_intercon-Behavioral" {  } { { "src/logi-hard/hdl/wishbone/wishbone_intercon.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/wishbone_intercon.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181493 ""} { "Info" "ISGN_ENTITY_NAME" "1 wishbone_intercon " "Found entity 1: wishbone_intercon" {  } { { "src/logi-hard/hdl/wishbone/wishbone_intercon.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/wishbone_intercon.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_wishbone_wrapper-RTL " "Found design unit 1: spi_wishbone_wrapper-RTL" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181494 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_wishbone_wrapper " "Found entity 1: spi_wishbone_wrapper" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logi-hard/hdl/wishbone/logi_wishbone_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/logi-hard/hdl/wishbone/logi_wishbone_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logi_wishbone_pack " "Found design unit 1: logi_wishbone_pack" {  } { { "src/logi-hard/hdl/wishbone/logi_wishbone_pack.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/logi_wishbone_pack.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181494 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 logi_wishbone_pack-body " "Found design unit 2: logi_wishbone_pack-body" {  } { { "src/logi-hard/hdl/wishbone/logi_wishbone_pack.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/logi_wishbone_pack.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logi-hard/hdl/control/control_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/logi-hard/hdl/control/control_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_pack " "Found design unit 1: control_pack" {  } { { "src/logi-hard/hdl/control/control_pack.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/control/control_pack.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181495 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control_pack-body " "Found design unit 2: control_pack-body" {  } { { "src/logi-hard/hdl/control/control_pack.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/control/control_pack.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logi-hard/hdl/utils/logi_utils_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/logi-hard/hdl/utils/logi_utils_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logi_utils_pack " "Found design unit 1: logi_utils_pack" {  } { { "src/logi-hard/hdl/utils/logi_utils_pack.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/utils/logi_utils_pack.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181496 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 logi_utils_pack-body " "Found design unit 2: logi_utils_pack-body" {  } { { "src/logi-hard/hdl/utils/logi_utils_pack.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/utils/logi_utils_pack.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logi-hard/hdl/primitive/logi_primitive_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/logi-hard/hdl/primitive/logi_primitive_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logi_primitive_pack " "Found design unit 1: logi_primitive_pack" {  } { { "src/logi-hard/hdl/primitive/logi_primitive_pack.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/primitive/logi_primitive_pack.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 logi_primitive_pack-body " "Found design unit 2: logi_primitive_pack-body" {  } { { "src/logi-hard/hdl/primitive/logi_primitive_pack.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/primitive/logi_primitive_pack.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "src/uart/UART_TX.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/uart/UART_TX.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181497 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "src/uart/UART_TX.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/uart/UART_TX.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_top-struct " "Found design unit 1: UART_top-struct" {  } { { "src/uart/uart_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/uart/uart_top.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181498 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_top " "Found entity 1: UART_top" {  } { { "src/uart/uart_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/uart/uart_top.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "src/uart/UART_RX.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/uart/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181499 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "src/uart/UART_RX.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/uart/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart/uart_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fifo-SYN " "Found design unit 1: uart_fifo-SYN" {  } { { "src/uart/uart_fifo.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/uart/uart_fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181499 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo " "Found entity 1: uart_fifo" {  } { { "src/uart/uart_fifo.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/uart/uart_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/write_edid.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/write_edid.v" { { "Info" "ISGN_ENTITY_NAME" "1 WRITE_EDID " "Found entity 1: WRITE_EDID" {  } { { "src/vpg_source/write_edid.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/write_edid.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/vpg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/vpg.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg " "Found entity 1: vpg" {  } { { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/video_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/video_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_selector " "Found entity 1: video_selector" {  } { { "src/vpg_source/video_selector.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/video_selector.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/vga_time_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/vga_time_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_generator " "Found entity 1: vga_time_generator" {  } { { "src/vpg_source/vga_time_generator.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vga_time_generator.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/rom_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/rom_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_selector " "Found entity 1: rom_selector" {  } { { "src/vpg_source/rom_selector.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_selector.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/rom_pll_162.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/rom_pll_162.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_162 " "Found entity 1: rom_pll_162" {  } { { "src/vpg_source/rom_pll_162.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_162.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/rom_pll_148.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/rom_pll_148.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_148 " "Found entity 1: rom_pll_148" {  } { { "src/vpg_source/rom_pll_148.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_148.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/rom_pll_108.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/rom_pll_108.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_108 " "Found entity 1: rom_pll_108" {  } { { "src/vpg_source/rom_pll_108.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_108.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/rom_pll_74.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/rom_pll_74.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_74 " "Found entity 1: rom_pll_74" {  } { { "src/vpg_source/rom_pll_74.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_74.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/rom_pll_65.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/rom_pll_65.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_65 " "Found entity 1: rom_pll_65" {  } { { "src/vpg_source/rom_pll_65.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_65.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/rom_pll_33.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/rom_pll_33.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_33 " "Found entity 1: rom_pll_33" {  } { { "src/vpg_source/rom_pll_33.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_33.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/rom_pll_27.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/rom_pll_27.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_27 " "Found entity 1: rom_pll_27" {  } { { "src/vpg_source/rom_pll_27.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_27.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/rom_pll_25.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/rom_pll_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_25 " "Found entity 1: rom_pll_25" {  } { { "src/vpg_source/rom_pll_25.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_25.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/pll_reconfig.v 2 2 " "Found 2 design units, including 2 entities, in source file src/vpg_source/pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_pllrcfg_ok11 " "Found entity 1: pll_reconfig_pllrcfg_ok11" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181528 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig " "Found entity 2: pll_reconfig" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/pattern_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/pattern_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_gen " "Found entity 1: pattern_gen" {  } { { "src/vpg_source/pattern_gen.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pattern_gen.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/gen_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/gen_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_pll " "Found entity 1: gen_pll" {  } { { "src/vpg_source/gen_pll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/gen_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/dvi_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/dvi_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVI_DEMO " "Found entity 1: DVI_DEMO" {  } { { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vpg_source/clk_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vpg_source/clk_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_selector " "Found entity 1: clk_selector" {  } { { "src/vpg_source/clk_selector.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/clk_selector.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pwm_center_aligned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pwm_center_aligned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_center_aligned-struct " "Found design unit 1: pwm_center_aligned-struct" {  } { { "src/pwm_center_aligned.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/pwm_center_aligned.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181533 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_center_aligned " "Found entity 1: pwm_center_aligned" {  } { { "src/pwm_center_aligned.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/pwm_center_aligned.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_sys-SYN " "Found design unit 1: pll_sys-SYN" {  } { { "src/pll_sys.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/pll_sys.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181534 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_sys " "Found entity 1: pll_sys" {  } { { "src/pll_sys.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/pll_sys.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de0_nano_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/de0_nano_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_NANO_TOP-struct " "Found design unit 1: DE0_NANO_TOP-struct" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181535 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_TOP " "Found entity 1: DE0_NANO_TOP" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_top " "Elaborating entity \"DE0_NANO_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727145181675 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE0_NANO_top.vhd(40) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(40): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE0_NANO_top.vhd(41) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(41): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE0_NANO_top.vhd(42) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(42): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE0_NANO_top.vhd(43) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(43): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE0_NANO_top.vhd(44) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(44): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE0_NANO_top.vhd(45) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(45): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_DQM DE0_NANO_top.vhd(47) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(47): used implicit default value for signal \"DRAM_DQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE0_NANO_top.vhd(48) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(48): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE0_NANO_top.vhd(49) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(49): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EPCS_ASDO DE0_NANO_top.vhd(52) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(52): used implicit default value for signal \"EPCS_ASDO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EPCS_DCLK DE0_NANO_top.vhd(54) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(54): used implicit default value for signal \"EPCS_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EPCS_NCSO DE0_NANO_top.vhd(55) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(55): used implicit default value for signal \"EPCS_NCSO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G_SENSOR_CS_N DE0_NANO_top.vhd(58) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(58): used implicit default value for signal \"G_SENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK DE0_NANO_top.vhd(60) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(60): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_150M DE0_NANO_top.vhd(296) " "Verilog HDL or VHDL warning at DE0_NANO_top.vhd(296): object \"clk_150M\" assigned a value but never read" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_200M DE0_NANO_top.vhd(297) " "Verilog HDL or VHDL warning at DE0_NANO_top.vhd(297): object \"clk_200M\" assigned a value but never read" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_2M DE0_NANO_top.vhd(299) " "Verilog HDL or VHDL warning at DE0_NANO_top.vhd(299): object \"clk_2M\" assigned a value but never read" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "video_loopback DE0_NANO_top.vhd(301) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(301): used implicit default value for signal \"video_loopback\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 301 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_RX DE0_NANO_top.vhd(338) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(338): used implicit default value for signal \"UART_RX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 338 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TX DE0_NANO_top.vhd(339) " "VHDL Signal Declaration warning at DE0_NANO_top.vhd(339): used implicit default value for signal \"UART_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 339 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145181677 "|DE0_NANO_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sys pll_sys:u_pll_sys " "Elaborating entity \"pll_sys\" for hierarchy \"pll_sys:u_pll_sys\"" {  } { { "src/DE0_NANO_top.vhd" "u_pll_sys" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_sys:u_pll_sys\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_sys:u_pll_sys\|altpll:altpll_component\"" {  } { { "src/pll_sys.vhd" "altpll_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/pll_sys.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_sys:u_pll_sys\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_sys:u_pll_sys\|altpll:altpll_component\"" {  } { { "src/pll_sys.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/pll_sys.vhd" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_sys:u_pll_sys\|altpll:altpll_component " "Instantiated megafunction \"pll_sys:u_pll_sys\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 3 " "Parameter \"clk4_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_sys " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_sys\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181697 ""}  } { { "src/pll_sys.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/pll_sys.vhd" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145181697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sys_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sys_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sys_altpll " "Found entity 1: pll_sys_altpll" {  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sys_altpll pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated " "Elaborating entity \"pll_sys_altpll\" for hierarchy \"pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVI_DEMO DVI_DEMO:u_video_src " "Elaborating entity \"DVI_DEMO\" for hierarchy \"DVI_DEMO:u_video_src\"" {  } { { "src/DE0_NANO_top.vhd" "u_video_src" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181720 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tp DVI_DEMO.v(134) " "Output port \"tp\" at DVI_DEMO.v(134) has no driver" {  } { { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727145181721 "|DE0_NANO_top|DVI_DEMO:u_video_src"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vpg DVI_DEMO:u_video_src\|vpg:vpg_inst " "Elaborating entity \"vpg\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\"" {  } { { "src/vpg_source/DVI_DEMO.v" "vpg_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_25 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst " "Elaborating entity \"rom_pll_25\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst\"" {  } { { "src/vpg_source/vpg.v" "rom_pll_25_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_25.v" "altsyncram_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_25.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_25.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_25.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/vpg_source/gen_25.mif " "Parameter \"init_file\" = \"./src/vpg_source/gen_25.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181743 ""}  } { { "src/vpg_source/rom_pll_25.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_25.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145181743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9b1 " "Found entity 1: altsyncram_u9b1" {  } { { "db/altsyncram_u9b1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_u9b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u9b1 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\|altsyncram_u9b1:auto_generated " "Elaborating entity \"altsyncram_u9b1\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\|altsyncram_u9b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_27 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_27:rom_pll_27_inst " "Elaborating entity \"rom_pll_27\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_27:rom_pll_27_inst\"" {  } { { "src/vpg_source/vpg.v" "rom_pll_27_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_27.v" "altsyncram_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_27.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_27.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_27.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/vpg_source/gen_27.mif " "Parameter \"init_file\" = \"./src/vpg_source/gen_27.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181774 ""}  } { { "src/vpg_source/rom_pll_27.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_27.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145181774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ab1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ab1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ab1 " "Found entity 1: altsyncram_0ab1" {  } { { "db/altsyncram_0ab1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_0ab1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ab1 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\|altsyncram_0ab1:auto_generated " "Elaborating entity \"altsyncram_0ab1\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\|altsyncram_0ab1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_33 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_33:rom_pll_33_inst " "Elaborating entity \"rom_pll_33\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_33:rom_pll_33_inst\"" {  } { { "src/vpg_source/vpg.v" "rom_pll_33_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_65 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst " "Elaborating entity \"rom_pll_65\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst\"" {  } { { "src/vpg_source/vpg.v" "rom_pll_65_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_65.v" "altsyncram_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_65.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_65.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_65.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/vpg_source/gen_65.mif " "Parameter \"init_file\" = \"./src/vpg_source/gen_65.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181809 ""}  } { { "src/vpg_source/rom_pll_65.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_65.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145181809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ab1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ab1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ab1 " "Found entity 1: altsyncram_2ab1" {  } { { "db/altsyncram_2ab1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_2ab1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ab1 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\|altsyncram_2ab1:auto_generated " "Elaborating entity \"altsyncram_2ab1\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\|altsyncram_2ab1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_108 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst " "Elaborating entity \"rom_pll_108\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst\"" {  } { { "src/vpg_source/vpg.v" "rom_pll_108_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_108.v" "altsyncram_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_108.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_108.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_108.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/vpg_source/gen_108.mif " "Parameter \"init_file\" = \"./src/vpg_source/gen_108.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181840 ""}  } { { "src/vpg_source/rom_pll_108.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_108.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145181840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibb1 " "Found entity 1: altsyncram_ibb1" {  } { { "db/altsyncram_ibb1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_ibb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ibb1 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\|altsyncram_ibb1:auto_generated " "Elaborating entity \"altsyncram_ibb1\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\|altsyncram_ibb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_148 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst " "Elaborating entity \"rom_pll_148\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst\"" {  } { { "src/vpg_source/vpg.v" "rom_pll_148_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_148.v" "altsyncram_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_148.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_148.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_148.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/vpg_source/gen_148.mif " "Parameter \"init_file\" = \"./src/vpg_source/gen_148.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181869 ""}  } { { "src/vpg_source/rom_pll_148.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_148.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145181869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kbb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kbb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kbb1 " "Found entity 1: altsyncram_kbb1" {  } { { "db/altsyncram_kbb1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_kbb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kbb1 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\|altsyncram_kbb1:auto_generated " "Elaborating entity \"altsyncram_kbb1\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\|altsyncram_kbb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_162 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst " "Elaborating entity \"rom_pll_162\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst\"" {  } { { "src/vpg_source/vpg.v" "rom_pll_162_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_162.v" "altsyncram_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_162.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\"" {  } { { "src/vpg_source/rom_pll_162.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_162.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/vpg_source/gen_162.mif " "Parameter \"init_file\" = \"./src/vpg_source/gen_162.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181899 ""}  } { { "src/vpg_source/rom_pll_162.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_162.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145181899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbb1 " "Found entity 1: altsyncram_hbb1" {  } { { "db/altsyncram_hbb1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_hbb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbb1 DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\|altsyncram_hbb1:auto_generated " "Elaborating entity \"altsyncram_hbb1\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\|altsyncram_hbb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_selector DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_selector:rom_selector_inst " "Elaborating entity \"rom_selector\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_selector:rom_selector_inst\"" {  } { { "src/vpg_source/vpg.v" "rom_selector_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_selector:rom_selector_inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_selector:rom_selector_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "src/vpg_source/rom_selector.v" "LPM_MUX_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_selector.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_selector:rom_selector_inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_selector:rom_selector_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "src/vpg_source/rom_selector.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_selector.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_selector:rom_selector_inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_selector:rom_selector_inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 7 " "Parameter \"lpm_size\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181932 ""}  } { { "src/vpg_source/rom_selector.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_selector.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145181932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_selector:rom_selector_inst\|lpm_mux:LPM_MUX_component\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_selector:rom_selector_inst\|lpm_mux:LPM_MUX_component\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst " "Elaborating entity \"pll_reconfig\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\"" {  } { { "src/vpg_source/vpg.v" "pll_reconfig_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_pllrcfg_ok11 DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component " "Elaborating entity \"pll_reconfig_pllrcfg_ok11\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\"" {  } { { "src/vpg_source/pll_reconfig.v" "pll_reconfig_pllrcfg_ok11_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|altsyncram:altsyncram4 " "Elaborating entity \"altsyncram\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|altsyncram:altsyncram4\"" {  } { { "src/vpg_source/pll_reconfig.v" "altsyncram4" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|altsyncram:altsyncram4 " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|altsyncram:altsyncram4\"" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|altsyncram:altsyncram4 " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145181967 ""}  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145181967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7r.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7r.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7r " "Found entity 1: altsyncram_d7r" {  } { { "db/altsyncram_d7r.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_d7r.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145181989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145181989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7r DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|altsyncram:altsyncram4\|altsyncram_d7r:auto_generated " "Elaborating entity \"altsyncram_d7r\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|altsyncram:altsyncram4\|altsyncram_d7r:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145181989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub5\"" {  } { { "src/vpg_source/pll_reconfig.v" "add_sub5" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub5\"" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1033 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182001 ""}  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1033 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqa " "Found entity 1: add_sub_qqa" {  } { { "db/add_sub_qqa.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/add_sub_qqa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqa DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub5\|add_sub_qqa:auto_generated " "Elaborating entity \"add_sub_qqa\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub5\|add_sub_qqa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub6\"" {  } { { "src/vpg_source/pll_reconfig.v" "add_sub6" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub6\"" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1056 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182026 ""}  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1056 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t9a " "Found entity 1: add_sub_t9a" {  } { { "db/add_sub_t9a.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/add_sub_t9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t9a DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub6\|add_sub_t9a:auto_generated " "Elaborating entity \"add_sub_t9a\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_add_sub:add_sub6\|add_sub_t9a:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_compare:cmpr7\"" {  } { { "src/vpg_source/pll_reconfig.v" "cmpr7" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_compare:cmpr7\"" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1080 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_compare:cmpr7 " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182057 ""}  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1080 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6pd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6pd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6pd " "Found entity 1: cmpr_6pd" {  } { { "db/cmpr_6pd.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/cmpr_6pd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6pd DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_compare:cmpr7\|cmpr_6pd:auto_generated " "Elaborating entity \"cmpr_6pd\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_compare:cmpr7\|cmpr_6pd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr1 " "Elaborating entity \"lpm_counter\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr1\"" {  } { { "src/vpg_source/pll_reconfig.v" "cntr1" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr1 " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr1\"" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr1 " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182093 ""}  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c1l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c1l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c1l " "Found entity 1: cntr_c1l" {  } { { "db/cntr_c1l.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/cntr_c1l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c1l DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr1\|cntr_c1l:auto_generated " "Elaborating entity \"cntr_c1l\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr1\|cntr_c1l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr13 " "Elaborating entity \"lpm_counter\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr13\"" {  } { { "src/vpg_source/pll_reconfig.v" "cntr13" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr13 " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr13\"" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1170 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr13 " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182121 ""}  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1170 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3kj " "Found entity 1: cntr_3kj" {  } { { "db/cntr_3kj.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/cntr_3kj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3kj DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr13\|cntr_3kj:auto_generated " "Elaborating entity \"cntr_3kj\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr13\|cntr_3kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr14 " "Elaborating entity \"lpm_counter\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr14\"" {  } { { "src/vpg_source/pll_reconfig.v" "cntr14" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr14 " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr14\"" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1200 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr14 " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182146 ""}  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1200 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5kj " "Found entity 1: cntr_5kj" {  } { { "db/cntr_5kj.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/cntr_5kj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5kj DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr14\|cntr_5kj:auto_generated " "Elaborating entity \"cntr_5kj\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr14\|cntr_5kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr15 " "Elaborating entity \"lpm_counter\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr15\"" {  } { { "src/vpg_source/pll_reconfig.v" "cntr15" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr15 " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr15\"" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1230 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr15 " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182171 ""}  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1230 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2kj " "Found entity 1: cntr_2kj" {  } { { "db/cntr_2kj.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/cntr_2kj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2kj DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr15\|cntr_2kj:auto_generated " "Elaborating entity \"cntr_2kj\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr15\|cntr_2kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr2 " "Elaborating entity \"lpm_counter\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr2\"" {  } { { "src/vpg_source/pll_reconfig.v" "cntr2" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr2 " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr2\"" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1291 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr2 " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182199 ""}  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1291 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idj " "Found entity 1: cntr_idj" {  } { { "db/cntr_idj.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/cntr_idj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_idj DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr2\|cntr_idj:auto_generated " "Elaborating entity \"cntr_idj\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_counter:cntr2\|cntr_idj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_decode:decode11 " "Elaborating entity \"lpm_decode\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_decode:decode11\"" {  } { { "src/vpg_source/pll_reconfig.v" "decode11" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_decode:decode11 " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_decode:decode11\"" {  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1342 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_decode:decode11 " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 5 " "Parameter \"lpm_decodes\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182233 ""}  } { { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 1342 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bbf " "Found entity 1: decode_bbf" {  } { { "db/decode_bbf.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/decode_bbf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_bbf DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_decode:decode11\|decode_bbf:auto_generated " "Elaborating entity \"decode_bbf\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|lpm_decode:decode11\|decode_bbf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_pll DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst " "Elaborating entity \"gen_pll\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\"" {  } { { "src/vpg_source/vpg.v" "gen_pll_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\"" {  } { { "src/vpg_source/gen_pll.v" "altpll_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/gen_pll.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\"" {  } { { "src/vpg_source/gen_pll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/gen_pll.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=gen_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=gen_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file gen_pll.mif " "Parameter \"scan_chain_mif_file\" = \"gen_pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182263 ""}  } { { "src/vpg_source/gen_pll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/gen_pll.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/gen_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/gen_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_pll_altpll " "Found entity 1: gen_pll_altpll" {  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_pll_altpll DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated " "Elaborating entity \"gen_pll_altpll\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_time_generator DVI_DEMO:u_video_src\|vpg:vpg_inst\|vga_time_generator:vga_time_generator_inst " "Elaborating entity \"vga_time_generator\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|vga_time_generator:vga_time_generator_inst\"" {  } { { "src/vpg_source/vpg.v" "vga_time_generator_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(338) " "Verilog HDL assignment warning at vga_time_generator.v(338): truncated value with size 32 to match size of target (12)" {  } { { "src/vpg_source/vga_time_generator.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vga_time_generator.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727145182288 "|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern_gen DVI_DEMO:u_video_src\|vpg:vpg_inst\|pattern_gen:pattern_gen_inst " "Elaborating entity \"pattern_gen\" for hierarchy \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pattern_gen:pattern_gen_inst\"" {  } { { "src/vpg_source/vpg.v" "pattern_gen_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182288 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_scale pattern_gen.v(84) " "Verilog HDL or VHDL warning at pattern_gen.v(84): object \"y_scale\" assigned a value but never read" {  } { { "src/vpg_source/pattern_gen.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pattern_gen.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727145182289 "|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 pattern_gen.v(74) " "Verilog HDL assignment warning at pattern_gen.v(74): truncated value with size 12 to match size of target (8)" {  } { { "src/vpg_source/pattern_gen.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pattern_gen.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727145182289 "|DE0_NANO_top|DVI_DEMO:u_video_src|vpg:vpg_inst|pattern_gen:pattern_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_selector DVI_DEMO:u_video_src\|clk_selector:clk_selector_inst " "Elaborating entity \"clk_selector\" for hierarchy \"DVI_DEMO:u_video_src\|clk_selector:clk_selector_inst\"" {  } { { "src/vpg_source/DVI_DEMO.v" "clk_selector_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DVI_DEMO:u_video_src\|clk_selector:clk_selector_inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"DVI_DEMO:u_video_src\|clk_selector:clk_selector_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "src/vpg_source/clk_selector.v" "LPM_MUX_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/clk_selector.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|clk_selector:clk_selector_inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|clk_selector:clk_selector_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "src/vpg_source/clk_selector.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/clk_selector.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|clk_selector:clk_selector_inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"DVI_DEMO:u_video_src\|clk_selector:clk_selector_inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182295 ""}  } { { "src/vpg_source/clk_selector.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/clk_selector.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc DVI_DEMO:u_video_src\|clk_selector:clk_selector_inst\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"DVI_DEMO:u_video_src\|clk_selector:clk_selector_inst\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_selector DVI_DEMO:u_video_src\|video_selector:video_selector_inst " "Elaborating entity \"video_selector\" for hierarchy \"DVI_DEMO:u_video_src\|video_selector:video_selector_inst\"" {  } { { "src/vpg_source/DVI_DEMO.v" "video_selector_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DVI_DEMO:u_video_src\|video_selector:video_selector_inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"DVI_DEMO:u_video_src\|video_selector:video_selector_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "src/vpg_source/video_selector.v" "LPM_MUX_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/video_selector.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_DEMO:u_video_src\|video_selector:video_selector_inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"DVI_DEMO:u_video_src\|video_selector:video_selector_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "src/vpg_source/video_selector.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/video_selector.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_DEMO:u_video_src\|video_selector:video_selector_inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"DVI_DEMO:u_video_src\|video_selector:video_selector_inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182321 ""}  } { { "src/vpg_source/video_selector.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/video_selector.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nqe " "Found entity 1: mux_nqe" {  } { { "db/mux_nqe.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/mux_nqe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nqe DVI_DEMO:u_video_src\|video_selector:video_selector_inst\|lpm_mux:LPM_MUX_component\|mux_nqe:auto_generated " "Elaborating entity \"mux_nqe\" for hierarchy \"DVI_DEMO:u_video_src\|video_selector:video_selector_inst\|lpm_mux:LPM_MUX_component\|mux_nqe:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITE_EDID DVI_DEMO:u_video_src\|WRITE_EDID:WRITE_EDID_inst " "Elaborating entity \"WRITE_EDID\" for hierarchy \"DVI_DEMO:u_video_src\|WRITE_EDID:WRITE_EDID_inst\"" {  } { { "src/vpg_source/DVI_DEMO.v" "WRITE_EDID_inst" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_dac_top spi_dac_top:u_multi_dac_top " "Elaborating entity \"spi_dac_top\" for hierarchy \"spi_dac_top:u_multi_dac_top\"" {  } { { "src/DE0_NANO_top.vhd" "u_multi_dac_top" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182344 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tp\[17..2\] spi_dac_top.vhd(54) " "Using initial value X (don't care) for net \"tp\[17..2\]\" at spi_dac_top.vhd(54)" {  } { { "src/multi_dac/spi_dac_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/spi_dac_top.vhd" 54 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182346 "|DE0_NANO_top|spi_dac_top:u_multi_dac_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tp\[0\] spi_dac_top.vhd(54) " "Using initial value X (don't care) for net \"tp\[0\]\" at spi_dac_top.vhd(54)" {  } { { "src/multi_dac/spi_dac_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/spi_dac_top.vhd" 54 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182346 "|DE0_NANO_top|spi_dac_top:u_multi_dac_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sampling_clk_gen spi_dac_top:u_multi_dac_top\|sampling_clk_gen:u_sampling_freq_gen " "Elaborating entity \"sampling_clk_gen\" for hierarchy \"spi_dac_top:u_multi_dac_top\|sampling_clk_gen:u_sampling_freq_gen\"" {  } { { "src/multi_dac/spi_dac_top.vhd" "u_sampling_freq_gen" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/spi_dac_top.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC7512N_drv spi_dac_top:u_multi_dac_top\|DAC7512N_drv:u_dac7512n_drv " "Elaborating entity \"DAC7512N_drv\" for hierarchy \"spi_dac_top:u_multi_dac_top\|DAC7512N_drv:u_dac7512n_drv\"" {  } { { "src/multi_dac/spi_dac_top.vhd" "u_dac7512n_drv" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/spi_dac_top.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182347 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rxData DAC7512N_drv.vhd(46) " "VHDL Signal Declaration warning at DAC7512N_drv.vhd(46): used implicit default value for signal \"rxData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/multi_dac/DAC7512N_drv.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/DAC7512N_drv.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145182348 "|DE0_NANO_top|spi_dac_top:u_dac_top|DAC7512N_drv:u_dac7512n_drv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dac_tx15 DAC7512N_drv.vhd(99) " "Verilog HDL or VHDL warning at DAC7512N_drv.vhd(99): object \"s_dac_tx15\" assigned a value but never read" {  } { { "src/multi_dac/DAC7512N_drv.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/DAC7512N_drv.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727145182348 "|DE0_NANO_top|spi_dac_top:u_dac_top|DAC7512N_drv:u_dac7512n_drv"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dacMOSI\[15\] DAC7512N_drv.vhd(51) " "Using initial value X (don't care) for net \"dacMOSI\[15\]\" at DAC7512N_drv.vhd(51)" {  } { { "src/multi_dac/DAC7512N_drv.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/DAC7512N_drv.vhd" 51 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182348 "|DE0_NANO_top|spi_dac_top:u_dac_top|DAC7512N_drv:u_dac7512n_drv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_dac_top:u_multi_dac_top\|DAC7512N_drv:u_dac7512n_drv\|spi_master:u00_dac7512n " "Elaborating entity \"spi_master\" for hierarchy \"spi_dac_top:u_multi_dac_top\|DAC7512N_drv:u_dac7512n_drv\|spi_master:u00_dac7512n\"" {  } { { "src/multi_dac/DAC7512N_drv.vhd" "u00_dac7512n" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_dac/DAC7512N_drv.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_adc_top spi_adc_top:u_multi_adc_drv " "Elaborating entity \"spi_adc_top\" for hierarchy \"spi_adc_top:u_multi_adc_drv\"" {  } { { "src/DE0_NANO_top.vhd" "u_multi_adc_drv" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_waddr spi_adc_top.vhd(207) " "Verilog HDL or VHDL warning at spi_adc_top.vhd(207): object \"adc_waddr\" assigned a value but never read" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727145182359 "|DE0_NANO_top|spi_adc_top:u_multi_adc_drv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_wdata spi_adc_top.vhd(208) " "Verilog HDL or VHDL warning at spi_adc_top.vhd(208): object \"adc_wdata\" assigned a value but never read" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727145182359 "|DE0_NANO_top|spi_adc_top:u_multi_adc_drv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_wen spi_adc_top.vhd(209) " "Verilog HDL or VHDL warning at spi_adc_top.vhd(209): object \"adc_wen\" assigned a value but never read" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727145182359 "|DE0_NANO_top|spi_adc_top:u_multi_adc_drv"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tp\[17..2\] spi_adc_top.vhd(60) " "Using initial value X (don't care) for net \"tp\[17..2\]\" at spi_adc_top.vhd(60)" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 60 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182389 "|DE0_NANO_top|spi_adc_top:u_multi_adc_drv"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tp\[0\] spi_adc_top.vhd(60) " "Using initial value X (don't care) for net \"tp\[0\]\" at spi_adc_top.vhd(60)" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 60 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182389 "|DE0_NANO_top|spi_adc_top:u_multi_adc_drv"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rxData1_r\[15..12\] spi_adc_top.vhd(203) " "Using initial value X (don't care) for net \"rxData1_r\[15..12\]\" at spi_adc_top.vhd(203)" {  } { { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 203 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182389 "|DE0_NANO_top|spi_adc_top:u_multi_adc_drv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_buf spi_adc_top:u_multi_adc_drv\|adc_data_buf:u_adc_data_buf " "Elaborating entity \"adc_data_buf\" for hierarchy \"spi_adc_top:u_multi_adc_drv\|adc_data_buf:u_adc_data_buf\"" {  } { { "src/multi_adc/spi_adc_top.vhd" "u_adc_data_buf" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_adc_top:u_multi_adc_drv\|adc_data_buf:u_adc_data_buf\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"spi_adc_top:u_multi_adc_drv\|adc_data_buf:u_adc_data_buf\|altsyncram:altsyncram_component\"" {  } { { "src/multi_adc/adc_data_buf.vhd" "altsyncram_component" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/adc_data_buf.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_adc_top:u_multi_adc_drv\|adc_data_buf:u_adc_data_buf\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"spi_adc_top:u_multi_adc_drv\|adc_data_buf:u_adc_data_buf\|altsyncram:altsyncram_component\"" {  } { { "src/multi_adc/adc_data_buf.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/adc_data_buf.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_adc_top:u_multi_adc_drv\|adc_data_buf:u_adc_data_buf\|altsyncram:altsyncram_component " "Instantiated megafunction \"spi_adc_top:u_multi_adc_drv\|adc_data_buf:u_adc_data_buf\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145182451 ""}  } { { "src/multi_adc/adc_data_buf.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/adc_data_buf.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145182451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6oo3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6oo3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6oo3 " "Found entity 1: altsyncram_6oo3" {  } { { "db/altsyncram_6oo3.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_6oo3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145182474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6oo3 spi_adc_top:u_multi_adc_drv\|adc_data_buf:u_adc_data_buf\|altsyncram:altsyncram_component\|altsyncram_6oo3:auto_generated " "Elaborating entity \"altsyncram_6oo3\" for hierarchy \"spi_adc_top:u_multi_adc_drv\|adc_data_buf:u_adc_data_buf\|altsyncram:altsyncram_component\|altsyncram_6oo3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcp3208_32ch_drv_top spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc " "Elaborating entity \"mcp3208_32ch_drv_top\" for hierarchy \"spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\"" {  } { { "src/multi_adc/spi_adc_top.vhd" "ua_mcp3208_adc" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC128S022_top spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022 " "Elaborating entity \"ADC128S022_top\" for hierarchy \"spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\"" {  } { { "src/multi_adc/spi_adc_top.vhd" "u_acd128S022" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208 " "Elaborating entity \"spi_master\" for hierarchy \"spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\"" {  } { { "src/multi_adc/ADC128S022_top.vhd" "u00_mcp3208" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/ADC128S022_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_wishbone_wrapper spi_wishbone_wrapper:Master_0 " "Elaborating entity \"spi_wishbone_wrapper\" for hierarchy \"spi_wishbone_wrapper:Master_0\"" {  } { { "src/DE0_NANO_top.vhd" "Master_0" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read spi_wishbone_wrapper.vhd(74) " "Verilog HDL or VHDL warning at spi_wishbone_wrapper.vhd(74): object \"read\" assigned a value but never read" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727145182493 "|DE0_NANO_top|spi_wishbone_wrapper:Master_0"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "test\[15..7\] spi_wishbone_wrapper.vhd(50) " "Using initial value X (don't care) for net \"test\[15..7\]\" at spi_wishbone_wrapper.vhd(50)" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 50 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145182493 "|DE0_NANO_top|spi_wishbone_wrapper:Master_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_intercon wishbone_intercon:Intercon_0 " "Elaborating entity \"wishbone_intercon\" for hierarchy \"wishbone_intercon:Intercon_0\"" {  } { { "src/DE0_NANO_top.vhd" "Intercon_0" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_register wishbone_register:register0 " "Elaborating entity \"wishbone_register\" for hierarchy \"wishbone_register:register0\"" {  } { { "src/DE0_NANO_top.vhd" "register0" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145182494 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[15\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[15\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 36 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[14\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[14\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[13\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[13\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[12\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[12\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[11\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[11\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[10\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[10\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[9\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[9\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[8\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[8\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[7\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[7\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[6\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[6\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[5\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[5\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[4\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[4\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[3\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[3\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[2\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[2\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[1\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[1\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wishbone_intercon:Intercon_0\|wbs_readdata\[0\]\" " "Converted tri-state node \"wishbone_intercon:Intercon_0\|wbs_readdata\[0\]\" into a selector" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 67 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1727145182922 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1727145182922 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\|altsyncram_hbb1:auto_generated\|q_a\[0\] " "Synthesized away node \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\|altsyncram_hbb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hbb1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_hbb1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/vpg_source/rom_pll_162.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_162.v" 85 0 0 } } { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 280 0 0 } } { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 209 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 465 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145182943 "|DE0_NANO_TOP|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_162:rom_pll_162_inst|altsyncram:altsyncram_component|altsyncram_hbb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\|altsyncram_kbb1:auto_generated\|q_a\[0\] " "Synthesized away node \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\|altsyncram_kbb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kbb1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_kbb1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/vpg_source/rom_pll_148.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_148.v" 85 0 0 } } { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 279 0 0 } } { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 209 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 465 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145182943 "|DE0_NANO_TOP|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_148:rom_pll_148_inst|altsyncram:altsyncram_component|altsyncram_kbb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\|altsyncram_ibb1:auto_generated\|q_a\[0\] " "Synthesized away node \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\|altsyncram_ibb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ibb1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_ibb1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/vpg_source/rom_pll_108.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_108.v" 85 0 0 } } { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 278 0 0 } } { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 209 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 465 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145182943 "|DE0_NANO_TOP|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component|altsyncram_ibb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\|altsyncram_2ab1:auto_generated\|q_a\[0\] " "Synthesized away node \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\|altsyncram_2ab1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2ab1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_2ab1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/vpg_source/rom_pll_65.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_65.v" 85 0 0 } } { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 277 0 0 } } { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 209 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 465 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145182943 "|DE0_NANO_TOP|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_65:rom_pll_65_inst|altsyncram:altsyncram_component|altsyncram_2ab1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_33:rom_pll_33_inst\|altsyncram:altsyncram_component\|altsyncram_0ab1:auto_generated\|q_a\[0\] " "Synthesized away node \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_33:rom_pll_33_inst\|altsyncram:altsyncram_component\|altsyncram_0ab1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0ab1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_0ab1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/vpg_source/rom_pll_33.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_33.v" 85 0 0 } } { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 276 0 0 } } { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 209 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 465 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145182943 "|DE0_NANO_TOP|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_33:rom_pll_33_inst|altsyncram:altsyncram_component|altsyncram_0ab1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\|altsyncram_u9b1:auto_generated\|q_a\[0\] " "Synthesized away node \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\|altsyncram_u9b1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_u9b1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_u9b1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/vpg_source/rom_pll_25.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/rom_pll_25.v" 85 0 0 } } { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 274 0 0 } } { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 209 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 465 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145182943 "|DE0_NANO_TOP|DVI_DEMO:u_video_src|vpg:vpg_inst|rom_pll_25:rom_pll_25_inst|altsyncram:altsyncram_component|altsyncram_u9b1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1727145182943 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1727145182943 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "spi_adc_top:u_multi_adc_drv\|samp_cnt4_dly_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"spi_adc_top:u_multi_adc_drv\|samp_cnt4_dly_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727145183310 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 451 " "Parameter TAP_DISTANCE set to 451" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727145183310 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727145183310 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145183310 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727145183310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_adc_top:u_multi_adc_drv\|altshift_taps:samp_cnt4_dly_rtl_0 " "Elaborated megafunction instantiation \"spi_adc_top:u_multi_adc_drv\|altshift_taps:samp_cnt4_dly_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145183360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_adc_top:u_multi_adc_drv\|altshift_taps:samp_cnt4_dly_rtl_0 " "Instantiated megafunction \"spi_adc_top:u_multi_adc_drv\|altshift_taps:samp_cnt4_dly_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145183360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 451 " "Parameter \"TAP_DISTANCE\" = \"451\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145183360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727145183360 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727145183360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0mm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0mm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0mm " "Found entity 1: shift_taps_0mm" {  } { { "db/shift_taps_0mm.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/shift_taps_0mm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145183380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145183380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06b1 " "Found entity 1: altsyncram_06b1" {  } { { "db/altsyncram_06b1.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/altsyncram_06b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145183402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145183402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rsf " "Found entity 1: cntr_rsf" {  } { { "db/cntr_rsf.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/cntr_rsf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145183423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145183423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145183445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145183445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hch " "Found entity 1: cntr_hch" {  } { { "db/cntr_hch.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/cntr_hch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145183466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145183466 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727145183617 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1727145183659 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1727145183659 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "src/multi_adc/spi_adc_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/multi_adc/spi_adc_top.vhd" 439 -1 0 } } { "db/shift_taps_0mm.tdf" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/shift_taps_0mm.tdf" 39 2 0 } } { "src/vpg_source/pattern_gen.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pattern_gen.v" 64 -1 0 } } { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 46 -1 0 } } { "src/vpg_source/pll_reconfig.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 187 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1727145183664 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1727145183664 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727145183804 "|DE0_NANO_TOP|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727145183804 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727145183875 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145184292 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|cuda_combout_wire\[0\] " "Logic cell \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|cuda_combout_wire\[0\]\"" {  } { { "src/vpg_source/pll_reconfig.v" "le_comb8" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 393 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184298 ""} { "Info" "ISCL_SCL_CELL_NAME" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|cuda_combout_wire\[1\] " "Logic cell \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|cuda_combout_wire\[1\]\"" {  } { { "src/vpg_source/pll_reconfig.v" "le_comb9" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 408 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184298 ""} { "Info" "ISCL_SCL_CELL_NAME" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|cuda_combout_wire\[2\] " "Logic cell \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component\|cuda_combout_wire\[2\]\"" {  } { { "src/vpg_source/pll_reconfig.v" "le_comb10" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/pll_reconfig.v" 378 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184298 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1727145184298 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727145184510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145184510 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/pll_sys.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/pll_sys.vhd" 173 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 451 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1727145184560 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2C_SDAT " "No output dependent on input pin \"I2C_SDAT\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|I2C_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_A_MISO\[0\] " "No output dependent on input pin \"ADC_A_MISO\[0\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_A_MISO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_A_MISO\[1\] " "No output dependent on input pin \"ADC_A_MISO\[1\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_A_MISO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_A_MISO\[2\] " "No output dependent on input pin \"ADC_A_MISO\[2\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_A_MISO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_A_MISO\[3\] " "No output dependent on input pin \"ADC_A_MISO\[3\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_A_MISO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_A_MISO\[4\] " "No output dependent on input pin \"ADC_A_MISO\[4\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_A_MISO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_A_MISO\[5\] " "No output dependent on input pin \"ADC_A_MISO\[5\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_A_MISO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_A_MISO\[6\] " "No output dependent on input pin \"ADC_A_MISO\[6\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_A_MISO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_A_MISO\[7\] " "No output dependent on input pin \"ADC_A_MISO\[7\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_A_MISO[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B_MISO\[0\] " "No output dependent on input pin \"ADC_B_MISO\[0\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_B_MISO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B_MISO\[1\] " "No output dependent on input pin \"ADC_B_MISO\[1\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_B_MISO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B_MISO\[2\] " "No output dependent on input pin \"ADC_B_MISO\[2\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_B_MISO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B_MISO\[3\] " "No output dependent on input pin \"ADC_B_MISO\[3\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_B_MISO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B_MISO\[4\] " "No output dependent on input pin \"ADC_B_MISO\[4\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_B_MISO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B_MISO\[5\] " "No output dependent on input pin \"ADC_B_MISO\[5\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_B_MISO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B_MISO\[6\] " "No output dependent on input pin \"ADC_B_MISO\[6\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_B_MISO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B_MISO\[7\] " "No output dependent on input pin \"ADC_B_MISO\[7\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_B_MISO[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_C_MISO\[0\] " "No output dependent on input pin \"ADC_C_MISO\[0\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_C_MISO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_C_MISO\[1\] " "No output dependent on input pin \"ADC_C_MISO\[1\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_C_MISO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_C_MISO\[2\] " "No output dependent on input pin \"ADC_C_MISO\[2\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_C_MISO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_C_MISO\[3\] " "No output dependent on input pin \"ADC_C_MISO\[3\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_C_MISO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_C_MISO\[4\] " "No output dependent on input pin \"ADC_C_MISO\[4\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_C_MISO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_C_MISO\[5\] " "No output dependent on input pin \"ADC_C_MISO\[5\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_C_MISO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_C_MISO\[6\] " "No output dependent on input pin \"ADC_C_MISO\[6\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_C_MISO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_C_MISO\[7\] " "No output dependent on input pin \"ADC_C_MISO\[7\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_C_MISO[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D_MISO\[0\] " "No output dependent on input pin \"ADC_D_MISO\[0\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_D_MISO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D_MISO\[1\] " "No output dependent on input pin \"ADC_D_MISO\[1\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_D_MISO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D_MISO\[2\] " "No output dependent on input pin \"ADC_D_MISO\[2\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_D_MISO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D_MISO\[3\] " "No output dependent on input pin \"ADC_D_MISO\[3\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_D_MISO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D_MISO\[4\] " "No output dependent on input pin \"ADC_D_MISO\[4\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_D_MISO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D_MISO\[5\] " "No output dependent on input pin \"ADC_D_MISO\[5\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_D_MISO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D_MISO\[6\] " "No output dependent on input pin \"ADC_D_MISO\[6\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_D_MISO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D_MISO\[7\] " "No output dependent on input pin \"ADC_D_MISO\[7\]\"" {  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727145184605 "|DE0_NANO_TOP|ADC_D_MISO[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727145184605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2539 " "Implemented 2539 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727145184606 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727145184606 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1727145184606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2391 " "Implemented 2391 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727145184606 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1727145184606 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1727145184606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727145184606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727145184628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 11:33:04 2024 " "Processing ended: Tue Sep 24 11:33:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727145184628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727145184628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727145184628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145184628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1727145185579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727145185580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 11:33:05 2024 " "Processing started: Tue Sep 24 11:33:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727145185580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1727145185580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1727145185580 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1727145185626 ""}
{ "Info" "0" "" "Project  = DE0_NANO" {  } {  } 0 0 "Project  = DE0_NANO" 0 0 "Fitter" 0 0 1727145185626 ""}
{ "Info" "0" "" "Revision = DE0_NANO" {  } {  } 0 0 "Revision = DE0_NANO" 0 0 "Fitter" 0 0 1727145185626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1727145185675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1727145185676 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727145185698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727145185731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727145185731 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145185756 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145185756 ""}  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1727145185756 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145185757 ""}  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1727145185757 ""}
{ "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_NOT_FOUND" "D:/spi_wb_interface/DE0_NANO_wishbone/gen_pll.mif DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 " "Scan chain Memory Initialization File D:/spi_wb_interface/DE0_NANO_wishbone/gen_pll.mif for PLL \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" not found" {  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15074 "Scan chain Memory Initialization File %1!s! for PLL \"%2!s!\" not found" 0 0 "Fitter" 0 -1 1727145185757 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1727145185822 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727145185878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727145185878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727145185878 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1727145185878 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727145185880 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727145185880 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727145185880 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727145185880 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727145185882 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1727145185922 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145186131 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145186131 ""}  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1727145186131 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1727145186133 ""}  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1727145186133 ""}
{ "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_NOT_FOUND" "D:/spi_wb_interface/DE0_NANO_wishbone/gen_pll.mif DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 " "Scan chain Memory Initialization File D:/spi_wb_interface/DE0_NANO_wishbone/gen_pll.mif for PLL \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" not found" {  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15074 "Scan chain Memory Initialization File %1!s! for PLL \"%2!s!\" not found" 0 0 "Fitter" 0 -1 1727145186133 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.sdc " "Reading SDC File: 'DE0_NANO.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1727145186297 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727145186301 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727145186301 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727145186301 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1727145186301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1727145186301 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_wishbone_wrapper:Master_0\|sck_t " "Node: spi_wishbone_wrapper:Master_0\|sck_t was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\] spi_wishbone_wrapper:Master_0\|sck_t " "Register spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\] is being clocked by spi_wishbone_wrapper:Master_0\|sck_t" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727145186305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1727145186305 "|DE0_NANO_TOP|spi_wishbone_wrapper:Master_0|sck_t"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1727145186314 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1727145186314 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145186314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145186314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145186314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145186314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145186314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727145186314 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1727145186314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145186390 ""}  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145186390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145186390 ""}  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145186390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145186390 ""}  } { { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145186390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_wishbone_wrapper:Master_0\|sck_t  " "Automatically promoted node spi_wishbone_wrapper:Master_0\|sck_t " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_wishbone_wrapper:Master_0\|sck_t~1 " "Destination node spi_wishbone_wrapper:Master_0\|sck_t~1" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727145186390 ""}  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145186390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n  " "Automatically promoted node rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|count\[31\] " "Destination node spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|count\[31\]" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|sclk~3 " "Destination node spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|sclk~3" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|count\[31\] " "Destination node spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|count\[31\]" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|sclk~2 " "Destination node spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|sclk~2" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|clk_ratio\[0\]~0 " "Destination node spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|clk_ratio\[0\]~0" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|clk_ratio\[0\]~0 " "Destination node spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|clk_ratio\[0\]~0" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|tx_buffer\[15\]~1 " "Destination node spi_adc_top:u_multi_adc_drv\|ADC128S022_top:u_acd128S022\|spi_master:u00_mcp3208\|tx_buffer\[15\]~1" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|tx_buffer\[18\]~1 " "Destination node spi_adc_top:u_multi_adc_drv\|mcp3208_32ch_drv_top:ua_mcp3208_adc\|spi_master:u00_mcp3208\|tx_buffer\[18\]~1" {  } { { "src/common/spi_master.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/common/spi_master.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727145186390 ""}  } { { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 292 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145186390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_wishbone_wrapper:Master_0\|ss_t  " "Automatically promoted node spi_wishbone_wrapper:Master_0\|ss_t " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\]~51 " "Destination node spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\]~51" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_wishbone_wrapper:Master_0\|ss_t~1 " "Destination node spi_wishbone_wrapper:Master_0\|ss_t~1" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_wishbone_wrapper:Master_0\|data_in_latched\[15\]~0 " "Destination node spi_wishbone_wrapper:Master_0\|data_in_latched\[15\]~0" {  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 2735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727145186390 ""}  } { { "src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/logi-hard/hdl/wishbone/spi_wishbone_wrapper.vhd" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145186390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|locked  " "Automatically promoted node DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727145186390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|timing_change~0 " "Destination node DVI_DEMO:u_video_src\|vpg:vpg_inst\|timing_change~0" {  } { { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 3166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727145186390 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727145186390 ""}  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 1931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727145186390 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727145186573 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727145186575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727145186576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727145186578 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727145186583 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727145186587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727145186587 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727145186589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727145186638 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1727145186640 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727145186640 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 0 " "PLL \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1 driven by pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Input port INCLK\[0\] of node \"DVI_DEMO:u_video_src\|vpg:vpg_inst\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\|pll1\" is driven by pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node pll_sys:u_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl" {  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/vpg_source/gen_pll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/gen_pll.v" 123 0 0 } } { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 348 0 0 } } { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 209 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 465 0 0 } } { "db/pll_sys_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/pll_sys_altpll.v" 51 -1 0 } } { "src/pll_sys.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/pll_sys.vhd" 173 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 451 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1727145186674 ""}  } { { "db/gen_pll_altpll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/db/gen_pll_altpll.v" 67 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/vpg_source/gen_pll.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/gen_pll.v" 123 0 0 } } { "src/vpg_source/vpg.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/vpg.v" 348 0 0 } } { "src/vpg_source/DVI_DEMO.v" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/vpg_source/DVI_DEMO.v" 209 0 0 } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 465 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1727145186674 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727145186718 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1727145186722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727145187147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727145187315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727145187331 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727145187936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727145187936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727145188168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1727145188824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727145188824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1727145188902 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1727145188902 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1727145188902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727145188904 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1727145188980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727145188992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727145189144 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727145189145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727145189376 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727145189724 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189932 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1727145189932 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "66 Cyclone IV E " "66 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SADDR 3.3-V LVTTL B10 " "Pin ADC_SADDR uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_SADDR } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MOSI 3.3-V LVTTL A4 " "Pin ADC_A_MOSI uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MOSI } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MOSI" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[0\] 3.3-V LVTTL A5 " "Pin ADC_A_MISO\[0\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[1\] 3.3-V LVTTL B6 " "Pin ADC_A_MISO\[1\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[2\] 3.3-V LVTTL B7 " "Pin ADC_A_MISO\[2\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[3\] 3.3-V LVTTL A7 " "Pin ADC_A_MISO\[3\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[4\] 3.3-V LVTTL C8 " "Pin ADC_A_MISO\[4\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[5\] 3.3-V LVTTL E7 " "Pin ADC_A_MISO\[5\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[6\] 3.3-V LVTTL E8 " "Pin ADC_A_MISO\[6\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_A_MISO\[7\] 3.3-V LVTTL F9 " "Pin ADC_A_MISO\[7\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_A_MISO[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_A_MISO\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MOSI 3.3-V LVTTL B5 " "Pin ADC_B_MOSI uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MOSI } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MOSI" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[0\] 3.3-V LVTTL D5 " "Pin ADC_B_MISO\[0\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[1\] 3.3-V LVTTL A6 " "Pin ADC_B_MISO\[1\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[2\] 3.3-V LVTTL D6 " "Pin ADC_B_MISO\[2\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[3\] 3.3-V LVTTL C6 " "Pin ADC_B_MISO\[3\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[4\] 3.3-V LVTTL E6 " "Pin ADC_B_MISO\[4\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[5\] 3.3-V LVTTL D8 " "Pin ADC_B_MISO\[5\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[6\] 3.3-V LVTTL F8 " "Pin ADC_B_MISO\[6\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_B_MISO\[7\] 3.3-V LVTTL E9 " "Pin ADC_B_MISO\[7\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_B_MISO[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_B_MISO\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MOSI 3.3-V LVTTL R12 " "Pin ADC_C_MOSI uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MOSI } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MOSI" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[0\] 3.3-V LVTTL T10 " "Pin ADC_C_MISO\[0\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[1\] 3.3-V LVTTL P11 " "Pin ADC_C_MISO\[1\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[2\] 3.3-V LVTTL N12 " "Pin ADC_C_MISO\[2\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[3\] 3.3-V LVTTL N9 " "Pin ADC_C_MISO\[3\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[4\] 3.3-V LVTTL L16 " "Pin ADC_C_MISO\[4\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[5\] 3.3-V LVTTL R16 " "Pin ADC_C_MISO\[5\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[6\] 3.3-V LVTTL P15 " "Pin ADC_C_MISO\[6\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_C_MISO\[7\] 3.3-V LVTTL R14 " "Pin ADC_C_MISO\[7\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_C_MISO[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_C_MISO\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MOSI 3.3-V LVTTL T11 " "Pin ADC_D_MOSI uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MOSI } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MOSI" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[0\] 3.3-V LVTTL R11 " "Pin ADC_D_MISO\[0\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[1\] 3.3-V LVTTL R10 " "Pin ADC_D_MISO\[1\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[2\] 3.3-V LVTTL P9 " "Pin ADC_D_MISO\[2\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[3\] 3.3-V LVTTL N11 " "Pin ADC_D_MISO\[3\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[4\] 3.3-V LVTTL K16 " "Pin ADC_D_MISO\[4\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[5\] 3.3-V LVTTL L15 " "Pin ADC_D_MISO\[5\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[6\] 3.3-V LVTTL P16 " "Pin ADC_D_MISO\[6\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_D_MISO\[7\] 3.3-V LVTTL N16 " "Pin ADC_D_MISO\[7\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_D_MISO[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_D_MISO\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_M_SCLK 3.3-V LVTTL D3 " "Pin SPI_M_SCLK uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SPI_M_SCLK } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_M_SCLK" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_M_NSS 3.3-V LVTTL T15 " "Pin SPI_M_NSS uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SPI_M_NSS } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_M_NSS" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_M_MOSI 3.3-V LVTTL C3 " "Pin SPI_M_MOSI uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { SPI_M_MOSI } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_M_MOSI" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189933 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1727145189933 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1727145189934 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1727145189934 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "src/DE0_NANO_top.vhd" "" { Text "D:/spi_wb_interface/DE0_NANO_wishbone/src/DE0_NANO_top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/spi_wb_interface/DE0_NANO_wishbone/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1727145189934 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1727145189934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/spi_wb_interface/DE0_NANO_wishbone/DE0_NANO.fit.smsg " "Generated suppressed messages file D:/spi_wb_interface/DE0_NANO_wishbone/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1727145190017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6062 " "Peak virtual memory: 6062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727145190247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 11:33:10 2024 " "Processing ended: Tue Sep 24 11:33:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727145190247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727145190247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727145190247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727145190247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1727145191097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727145191097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 11:33:11 2024 " "Processing started: Tue Sep 24 11:33:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727145191097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1727145191097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1727145191097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1727145191277 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1727145191589 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1727145191603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727145191691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 11:33:11 2024 " "Processing ended: Tue Sep 24 11:33:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727145191691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727145191691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727145191691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1727145191691 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1727145192295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1727145192621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727145192621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 11:33:12 2024 " "Processing started: Tue Sep 24 11:33:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727145192621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1727145192621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO -c DE0_NANO " "Command: quartus_sta DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1727145192621 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1727145192668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1727145192761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1727145192761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145192792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145192792 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.sdc " "Reading SDC File: 'DE0_NANO.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1727145192952 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727145192956 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727145192956 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727145192956 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727145192956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1727145192956 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_wishbone_wrapper:Master_0\|sck_t " "Node: spi_wishbone_wrapper:Master_0\|sck_t was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\] spi_wishbone_wrapper:Master_0\|sck_t " "Register spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\] is being clocked by spi_wishbone_wrapper:Master_0\|sck_t" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727145192961 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727145192961 "|DE0_NANO_TOP|spi_wishbone_wrapper:Master_0|sck_t"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727145192966 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1727145192966 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727145192973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.789 " "Worst-case setup slack is 1.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.789               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.789               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.040               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.040               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.840               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.840               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145192992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.326               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145192995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.361 " "Worst-case recovery slack is 6.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.361               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.361               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.195               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.195               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145192997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.751 " "Worst-case removal slack is 0.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.751               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.666               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145192999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145192999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.000               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.753               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.753               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.738               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 CLOCK_50  " "    9.747               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145193000 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.062 ns " "Worst Case Available Settling Time: 8.062 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193046 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727145193046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727145193049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727145193062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727145193309 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_wishbone_wrapper:Master_0\|sck_t " "Node: spi_wishbone_wrapper:Master_0\|sck_t was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\] spi_wishbone_wrapper:Master_0\|sck_t " "Register spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\] is being clocked by spi_wishbone_wrapper:Master_0\|sck_t" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727145193355 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727145193355 "|DE0_NANO_TOP|spi_wishbone_wrapper:Master_0|sck_t"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727145193357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.194 " "Worst-case setup slack is 2.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.194               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.194               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.568               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.568               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.290               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.290               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145193373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.311               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.313               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145193378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.735 " "Worst-case recovery slack is 6.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.735               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.735               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.400               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.400               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145193381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.705 " "Worst-case removal slack is 0.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.705               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.401               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.401               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145193385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.000               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.747               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.747               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.709               0.000 CLOCK_50  " "    9.709               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.743               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.743               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145193387 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.282 ns " "Worst Case Available Settling Time: 8.282 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193441 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193441 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727145193441 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727145193445 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_wishbone_wrapper:Master_0\|sck_t " "Node: spi_wishbone_wrapper:Master_0\|sck_t was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\] spi_wishbone_wrapper:Master_0\|sck_t " "Register spi_wishbone_wrapper:Master_0\|addr_bus_latched\[15\] is being clocked by spi_wishbone_wrapper:Master_0\|sck_t" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727145193496 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727145193496 "|DE0_NANO_TOP|spi_wishbone_wrapper:Master_0|sck_t"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727145193498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.465 " "Worst-case setup slack is 3.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.465               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.465               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.263               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.263               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.485               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.485               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145193504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.164               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.189               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145193510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.872 " "Worst-case recovery slack is 7.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.872               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.872               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.851               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.851               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145193513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.341 " "Worst-case removal slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.341               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.426               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.426               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145193516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.000               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.783               0.000 u_video_src\|vpg_inst\|gen_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 CLOCK_50  " "    9.416               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.749               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.749               0.000 u_pll_sys\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727145193519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727145193519 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.854 ns " "Worst Case Available Settling Time: 8.854 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727145193580 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727145193580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727145193797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727145193797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727145193846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 11:33:13 2024 " "Processing ended: Tue Sep 24 11:33:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727145193846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727145193846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727145193846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727145193846 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 166 s " "Quartus Prime Full Compilation was successful. 0 errors, 166 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727145194469 ""}
