library ieee;
use ieee.std_logic_1164.all;
library work;

entity mux_select is
 	port (
			hex_num3, hex_num2, hex_num1, hex_num0 : in std_logic_vector(3 downto 0);
			mux_select 										: in std_logic_vector(1 downto 0); 
			hex_out				 							: out std_logic_vector(3 downto 0)
			);

 end mux_select;

 architecture mux_logic of mux_select is
 
 
 
 begin
 
 -- complete the with/select construct with the VHDL coding from the Lab Manual for Lab2.
--mux_select = NOT mux_select;
with mux_select(1 downto 0) select
hex_out <= hex_num0 when "11",
			  hex_num1 when "10",
			  hex_num2 when "01",
			  hex_num3 when "00";
 
 end mux_logic;
 
 