<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Sourabh Tyagi | Portfolio</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <header>
        <h1>Sourabh Tyagi</h1>
        <p>SoC Physical Design | Digital ASIC Design | RF/Analog Mixed-Signal IC Design</p>
        <p><a href="https://www.linkedin.com/in/your-link" target="_blank">LinkedIn</a> | 
           <a href="https://github.com/your-username" target="_blank">GitHub</a></p>
    </header>

    <section id="about">
        <h2>About Me</h2>
        <p>Seeking an internship at Qualcomm in SoC Physical Design, Digital ASIC Design, and RF/Analog Mixed-Signal IC Design. Proficient in RTL to GDSII flow, DFT methodologies, FPGA Board Design, and CAD tools.</p>
    </section>

    <section id="work">
        <h2>Work Experience</h2>
        <h3>Summer Intern - CEPDSM at MANIT, Bhopal (June 2024 â€“ July 2024)</h3>
        <ul>
            <li>Developed a 3 DOF Robotic Manipulator with voice & computer vision control.</li>
            <li>Tools Used: MATLAB, ROS, Autodesk</li>
        </ul>
        
        <h3>Treasurer, IEEE MTT</h3>
        <p>Organized IEEE technical events to enhance industry-academic collaborations.</p>

        <h3>Student Coordinator, VTAPP</h3>
        <p>Conducted technical events during university tech fests.</p>
    </section>

    <section id="skills">
        <h2>Technical Skills</h2>
        <ul>
            <li><strong>VLSI Design:</strong> Verilog, SystemVerilog, UVM, RTL to GDSII Flow</li>
            <li><strong>Analog & Mixed-Signal:</strong> PLL, LNA, OpAmp, CMOS, ADC/DAC</li>
            <li><strong>FPGA Development:</strong> Zynq-7000, Vivado HLS</li>
            <li><strong>EDA Tools:</strong> Cadence Virtuoso, Xilinx Vivado, LTspice, Multisim</li>
            <li><strong>Programming:</strong> Python, Java, C</li>
            <li><strong>Soft Skills:</strong> Teamwork, Problem-Solving, Strategic Planning</li>
        </ul>
    </section>

    <section id="projects">
        <h2>Projects</h2>
        <h3>ðŸ”¹ Blind Stick with Image Detection</h3>
        <p>Developed a smart blind stick using OpenCV & Raspberry Pi for real-time object detection.</p>
        
        <h3>ðŸ”¹ Design of Combinational Circuits</h3>
        <p>Designed logic gates, multiplexers, decoders using 90 nm & 45 nm technology in Cadence Virtuoso.</p>

        <h3>ðŸ”¹ Analog Circuits Design</h3>
        <p>Designed Common Source Amplifier, Differential Amplifier, and SRAM Cell using 90nm technology.</p>
    </section>

    <section id="education">
        <h2>Education</h2>
        <p><strong>Vellore Institute of Technology, Amaravati-AP, India</strong></p>
        <p>B.Tech in Electronics and Communication Engineering (Specialization: VLSI), CGPA: 8.12 (2022 - 2026)</p>
        <p>Relevant Coursework: Digital System Design, Analog Circuits, VLSI Design, Physical Design, FPGA Development</p>
    </section>

    <section id="certifications">
        <h2>Certifications</h2>
        <ul>
            <li>Summer Intern at MANIT, Bhopal</li>
            <li>VLSI International Workshop</li>
            <li>Programming in JAVA</li>
            <li>MATLAB Onramp</li>
            <li>VLSI for Beginners</li>
        </ul>
    </section>

    <footer>
        <p>Contact: sourabhtyagi750@gmail.com | Mob: +91 8959541858</p>
    </footer>
</body>
</html>

