<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-l2c.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-l2c.h</h1><a href="cvmx-l2c_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium, Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 <span class="comment"></span>
<a name="l00040"></a>00040 <span class="comment">/**</span>
<a name="l00041"></a>00041 <span class="comment"> * @file</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Interface to the Level 2 Cache (L2C) control, measurement, and debugging</span>
<a name="l00044"></a>00044 <span class="comment"> * facilities.</span>
<a name="l00045"></a>00045 <span class="comment"> *</span>
<a name="l00046"></a>00046 <span class="comment"> * &lt;hr&gt;$Revision: 159148 $&lt;hr&gt;</span>
<a name="l00047"></a>00047 <span class="comment"> *</span>
<a name="l00048"></a>00048 <span class="comment"> */</span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="preprocessor">#ifndef __CVMX_L2C_H__</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_L2C_H__</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a><a class="code" href="cvmx-l2c_8h.html#a1bd5b7f659552e91e5228a50fa387dc1">00053</a> <span class="preprocessor">#define CVMX_L2C_IDX_ADDR_SHIFT 7   </span><span class="comment">/* based on 128 byte cache line size */</span>
<a name="l00054"></a><a class="code" href="cvmx-l2c_8h.html#a4f604ee273379c3c2d81efbee446ad18">00054</a> <span class="preprocessor">#define CVMX_L2C_IDX_MASK       (cvmx_l2c_get_num_sets() - 1)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="comment">/* Defines for index aliasing computations */</span>
<a name="l00057"></a><a class="code" href="cvmx-l2c_8h.html#a775d2289bb3d305485c0acac813784b4">00057</a> <span class="preprocessor">#define CVMX_L2C_TAG_ADDR_ALIAS_SHIFT (CVMX_L2C_IDX_ADDR_SHIFT + cvmx_l2c_get_set_bits())</span>
<a name="l00058"></a><a class="code" href="cvmx-l2c_8h.html#a4495594001f1b3b09e9e8f90647132ec">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_ALIAS_MASK (CVMX_L2C_IDX_MASK &lt;&lt; CVMX_L2C_TAG_ADDR_ALIAS_SHIFT)</span>
<a name="l00059"></a><a class="code" href="cvmx-l2c_8h.html#a40fef81eb4fd5defcb401ccf626a6b2e">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_MEMBANK_SELECT_SIZE  4096</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 <span class="comment">/* Maximium number of TADs */</span>
<a name="l00062"></a><a class="code" href="cvmx-l2c_8h.html#a9b5c3600f659044e0f559e0540436596">00062</a> <span class="preprocessor">#define CVMX_L2C_MAX_TADS     8</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="comment">/* Maximium number of L2C performance counters */</span>
<a name="l00064"></a><a class="code" href="cvmx-l2c_8h.html#a2a3f9df3904f29adbc264737603b8c49">00064</a> <span class="preprocessor">#define CVMX_L2C_MAX_PCNT     4</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a>00066 <span class="comment">/* Number of L2C Tag-and-data sections (TADs) that are connected to LMC. */</span>
<a name="l00067"></a><a class="code" href="cvmx-l2c_8h.html#af8b06b29994cd82dc76babfbd752dbf5">00067</a> <span class="preprocessor">#define CVMX_L2C_TADS  ((OCTEON_IS_MODEL(OCTEON_CN68XX) \</span>
<a name="l00068"></a>00068 <span class="preprocessor">                 || OCTEON_IS_MODEL(OCTEON_CN73XX) \</span>
<a name="l00069"></a>00069 <span class="preprocessor">             || OCTEON_IS_MODEL(OCTEON_CNF75XX)) ? 4 : \</span>
<a name="l00070"></a>00070 <span class="preprocessor">                (OCTEON_IS_MODEL(OCTEON_CN78XX)) ? 8 : 1)</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="comment">/* Number of L2C IOBs connected to LMC. */</span>
<a name="l00072"></a><a class="code" href="cvmx-l2c_8h.html#a25f267c2d006b020465c924756f89177">00072</a> <span class="preprocessor">#define CVMX_L2C_IOBS  ((OCTEON_IS_MODEL(OCTEON_CN68XX) \</span>
<a name="l00073"></a>00073 <span class="preprocessor">             || OCTEON_IS_MODEL(OCTEON_CN78XX) \</span>
<a name="l00074"></a>00074 <span class="preprocessor">             || OCTEON_IS_MODEL(OCTEON_CN73XX) \</span>
<a name="l00075"></a>00075 <span class="preprocessor">             || OCTEON_IS_MODEL(OCTEON_CNF75XX)) ? 2 : 1)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span>
<a name="l00077"></a>00077 <span class="comment">/* Defines for Virtualizations, valid only from Octeon II onwards. */</span>
<a name="l00078"></a><a class="code" href="cvmx-l2c_8h.html#a68bde45dd0d31d11562e9de8d5642eda">00078</a> <span class="preprocessor">#define CVMX_L2C_VRT_MAX_VIRTID_ALLOWED ((OCTEON_IS_OCTEON2()) ? 64 : 0)</span>
<a name="l00079"></a><a class="code" href="cvmx-l2c_8h.html#a1f192921ed56e1708be05b43ae32a51a">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_MAX_MEMSZ_ALLOWED (((OCTEON_IS_OCTEON2() \</span>
<a name="l00080"></a>00080 <span class="preprocessor">                      || OCTEON_IS_OCTEON3()) \</span>
<a name="l00081"></a>00081 <span class="preprocessor">                    ? 32 : 0) * (CVMX_L2C_TADS))</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00083"></a>00083   <span class="comment">/*------------*/</span>
<a name="l00084"></a>00084   <span class="comment">/*  TYPEDEFS  */</span>
<a name="l00085"></a>00085   <span class="comment">/*------------*/</span>
<a name="l00086"></a><a class="code" href="unioncvmx__l2c__tag.html">00086</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag</a> {
<a name="l00087"></a><a class="code" href="unioncvmx__l2c__tag.html#a9efe50dbf609d98c7f342f384e4e3d7f">00087</a>     uint64_t <a class="code" href="unioncvmx__l2c__tag.html#a9efe50dbf609d98c7f342f384e4e3d7f">u64</a>;
<a name="l00088"></a>00088 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>    <span class="keyword">struct </span>{
<a name="l00090"></a>00090         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#abc47baa9c911132dfefd2544cae70dda">reserved</a>:28;
<a name="l00091"></a>00091         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#a3fcbdd6d34bfce9c95245d2962ae15a5">V</a>:1;   <span class="comment">/* Line valid */</span>
<a name="l00092"></a>00092         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#aedce589f3884e5a5bd96ac6291dceacb">D</a>:1;   <span class="comment">/* Line dirty */</span>
<a name="l00093"></a>00093         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#a3cc196db84582e963da9ee50d61afcc9">L</a>:1;   <span class="comment">/* Line locked */</span>
<a name="l00094"></a>00094         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#a64e6237c4208be162fa93c9d98d9db33">U</a>:1;   <span class="comment">/* Use, LRU eviction */</span>
<a name="l00095"></a>00095         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#af97fa73c00e8f67a103948390668761a">addr</a>:32;   <span class="comment">/* Phys mem (not all bits valid) */</span>
<a name="l00096"></a>00096     } <a class="code" href="unioncvmx__l2c__tag.html#ac6c52945727bce7e6b96c88cc7d04c1d">s</a>;
<a name="l00097"></a>00097 <span class="preprocessor">#else</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>    <span class="keyword">struct </span>{
<a name="l00099"></a><a class="code" href="unioncvmx__l2c__tag.html#af97fa73c00e8f67a103948390668761a">00099</a>         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#af97fa73c00e8f67a103948390668761a">addr</a>:32;   <span class="comment">/* Phys mem (not all bits valid) */</span>
<a name="l00100"></a><a class="code" href="unioncvmx__l2c__tag.html#a64e6237c4208be162fa93c9d98d9db33">00100</a>         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#a64e6237c4208be162fa93c9d98d9db33">U</a>:1;   <span class="comment">/* Use, LRU eviction */</span>
<a name="l00101"></a><a class="code" href="unioncvmx__l2c__tag.html#a3cc196db84582e963da9ee50d61afcc9">00101</a>         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#a3cc196db84582e963da9ee50d61afcc9">L</a>:1;   <span class="comment">/* Line locked */</span>
<a name="l00102"></a><a class="code" href="unioncvmx__l2c__tag.html#aedce589f3884e5a5bd96ac6291dceacb">00102</a>         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#aedce589f3884e5a5bd96ac6291dceacb">D</a>:1;   <span class="comment">/* Line dirty */</span>
<a name="l00103"></a><a class="code" href="unioncvmx__l2c__tag.html#a3fcbdd6d34bfce9c95245d2962ae15a5">00103</a>         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#a3fcbdd6d34bfce9c95245d2962ae15a5">V</a>:1;   <span class="comment">/* Line valid */</span>
<a name="l00104"></a><a class="code" href="unioncvmx__l2c__tag.html#abc47baa9c911132dfefd2544cae70dda">00104</a>         uint64_t <a class="code" href="unioncvmx__l2c__tag.html#abc47baa9c911132dfefd2544cae70dda">reserved</a>:28;
<a name="l00105"></a>00105     } <a class="code" href="unioncvmx__l2c__tag.html#ac6c52945727bce7e6b96c88cc7d04c1d">s</a>;
<a name="l00106"></a>00106 
<a name="l00107"></a>00107 <span class="preprocessor">#endif</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>};
<a name="l00109"></a><a class="code" href="cvmx-l2c_8h.html#a4c8f47d6f88bec61b9ce7fc5f76132dd">00109</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag</a> <a class="code" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag_t</a>;
<a name="l00110"></a>00110 
<a name="l00111"></a>00111   <span class="comment">/* L2C Performance Counter events for Octeon1(Plus) */</span>
<a name="l00112"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9">00112</a> <span class="keyword">enum</span> <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9">cvmx_l2c_event</a> {
<a name="l00113"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9abd6b3dab5fd8f6ffdd79bcca0d4da0a3">00113</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9abd6b3dab5fd8f6ffdd79bcca0d4da0a3" title="Cycles.">CVMX_L2C_EVENT_CYCLES</a> = 0,       <span class="comment">/**&lt; Cycles */</span>
<a name="l00114"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a1c21593c0af0b11eaa85cc37ff1c083d">00114</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a1c21593c0af0b11eaa85cc37ff1c083d" title="L2 Instruction Miss.">CVMX_L2C_EVENT_INSTRUCTION_MISS</a> = 1,     <span class="comment">/**&lt; L2 Instruction Miss */</span>
<a name="l00115"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae6ff8d6e5cda70295383f8bbc43cfb17">00115</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae6ff8d6e5cda70295383f8bbc43cfb17" title="L2 Instruction Hit.">CVMX_L2C_EVENT_INSTRUCTION_HIT</a> = 2,  <span class="comment">/**&lt; L2 Instruction Hit */</span>
<a name="l00116"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aeda79e2017d2d07940b99c08931a4db7">00116</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aeda79e2017d2d07940b99c08931a4db7" title="L2 Data Miss.">CVMX_L2C_EVENT_DATA_MISS</a> = 3,        <span class="comment">/**&lt; L2 Data Miss */</span>
<a name="l00117"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a48fa2c5fbf7272c61e3cc8e5dec9adb0">00117</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a48fa2c5fbf7272c61e3cc8e5dec9adb0" title="L2 Data Hit.">CVMX_L2C_EVENT_DATA_HIT</a> = 4,         <span class="comment">/**&lt; L2 Data Hit */</span>
<a name="l00118"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aa98ee552b4ba7cdaec3dcafdd9400c70">00118</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aa98ee552b4ba7cdaec3dcafdd9400c70" title="L2 Miss (I/D).">CVMX_L2C_EVENT_MISS</a> = 5,         <span class="comment">/**&lt; L2 Miss (I/D) */</span>
<a name="l00119"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a2e3d894e44819776c5ae2309b21fb84d">00119</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a2e3d894e44819776c5ae2309b21fb84d" title="L2 Hit (I/D).">CVMX_L2C_EVENT_HIT</a> = 6,          <span class="comment">/**&lt; L2 Hit (I/D) */</span>
<a name="l00120"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae182e3b99bc5bced3a66ee60697d9ffa">00120</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae182e3b99bc5bced3a66ee60697d9ffa" title="L2 Victim Buffer Hit (Retry Probe).">CVMX_L2C_EVENT_VICTIM_HIT</a> = 7,       <span class="comment">/**&lt; L2 Victim Buffer Hit (Retry Probe) */</span>
<a name="l00121"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a80860642eaa89358caeed79bb70be905">00121</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a80860642eaa89358caeed79bb70be905" title="LFB-NQ Index Conflict.">CVMX_L2C_EVENT_INDEX_CONFLICT</a> = 8,   <span class="comment">/**&lt; LFB-NQ Index Conflict */</span>
<a name="l00122"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a2d39b2cc230d96046daf4951940c377f">00122</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a2d39b2cc230d96046daf4951940c377f" title="L2 Tag Probe (issued - could be VB-Retried).">CVMX_L2C_EVENT_TAG_PROBE</a> = 9,        <span class="comment">/**&lt; L2 Tag Probe (issued - could be VB-Retried) */</span>
<a name="l00123"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae2718aa2ba123306f0bf06c0215792d9">00123</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae2718aa2ba123306f0bf06c0215792d9" title="L2 Tag Update (completed).">CVMX_L2C_EVENT_TAG_UPDATE</a> = 10,      <span class="comment">/**&lt; L2 Tag Update (completed). Note: Some CMD types do not update */</span>
<a name="l00124"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a9244cc560bd90911d02be1687240154e">00124</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a9244cc560bd90911d02be1687240154e" title="L2 Tag Probe Completed (beyond VB-RTY window).">CVMX_L2C_EVENT_TAG_COMPLETE</a> = 11,    <span class="comment">/**&lt; L2 Tag Probe Completed (beyond VB-RTY window) */</span>
<a name="l00125"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a78b97d4e222ee2171e44c108816a2d06">00125</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a78b97d4e222ee2171e44c108816a2d06" title="L2 Tag Dirty Victim.">CVMX_L2C_EVENT_TAG_DIRTY</a> = 12,       <span class="comment">/**&lt; L2 Tag Dirty Victim */</span>
<a name="l00126"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aa878c75c2e3b5b8133352f27be0eb9ad">00126</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aa878c75c2e3b5b8133352f27be0eb9ad" title="L2 Data Store NOP.">CVMX_L2C_EVENT_DATA_STORE_NOP</a> = 13,  <span class="comment">/**&lt; L2 Data Store NOP */</span>
<a name="l00127"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a17ff24bcc0c2d151c409a4b72b479ac4">00127</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a17ff24bcc0c2d151c409a4b72b479ac4" title="L2 Data Store READ.">CVMX_L2C_EVENT_DATA_STORE_READ</a> = 14,     <span class="comment">/**&lt; L2 Data Store READ */</span>
<a name="l00128"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a6bb23825e9b22a8281690aaa27d8ee01">00128</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a6bb23825e9b22a8281690aaa27d8ee01" title="L2 Data Store WRITE.">CVMX_L2C_EVENT_DATA_STORE_WRITE</a> = 15,    <span class="comment">/**&lt; L2 Data Store WRITE */</span>
<a name="l00129"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aceea6d0c0cfec6d3ecdfad933664b205">00129</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aceea6d0c0cfec6d3ecdfad933664b205" title="Memory Fill Data valid.">CVMX_L2C_EVENT_FILL_DATA_VALID</a> = 16,     <span class="comment">/**&lt; Memory Fill Data valid */</span>
<a name="l00130"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a3b400279c8da9a4407217af3ad8db838">00130</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a3b400279c8da9a4407217af3ad8db838" title="Memory Write Request.">CVMX_L2C_EVENT_WRITE_REQUEST</a> = 17,   <span class="comment">/**&lt; Memory Write Request */</span>
<a name="l00131"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ab3a0347b82ebf36fa63e2bb54827243a">00131</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ab3a0347b82ebf36fa63e2bb54827243a" title="Memory Read Request.">CVMX_L2C_EVENT_READ_REQUEST</a> = 18,    <span class="comment">/**&lt; Memory Read Request */</span>
<a name="l00132"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a3084636ff9f2c5f87335ad0d83fcf2a8">00132</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a3084636ff9f2c5f87335ad0d83fcf2a8" title="Memory Write Data valid.">CVMX_L2C_EVENT_WRITE_DATA_VALID</a> = 19,    <span class="comment">/**&lt; Memory Write Data valid */</span>
<a name="l00133"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aede5201ce8fd7cfaeda963dc34e838f2">00133</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aede5201ce8fd7cfaeda963dc34e838f2" title="XMC NOP.">CVMX_L2C_EVENT_XMC_NOP</a> = 20,         <span class="comment">/**&lt; XMC NOP */</span>
<a name="l00134"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae54b1f1bf1430d7200b92f45a406a81e">00134</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae54b1f1bf1430d7200b92f45a406a81e" title="XMC LDT.">CVMX_L2C_EVENT_XMC_LDT</a> = 21,         <span class="comment">/**&lt; XMC LDT */</span>
<a name="l00135"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a6036eaf99daa759ca96cdafbdd5bae24">00135</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a6036eaf99daa759ca96cdafbdd5bae24" title="XMC LDI.">CVMX_L2C_EVENT_XMC_LDI</a> = 22,         <span class="comment">/**&lt; XMC LDI */</span>
<a name="l00136"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a27aff9a74393319fccd5514a703a24f1">00136</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a27aff9a74393319fccd5514a703a24f1" title="XMC LDD.">CVMX_L2C_EVENT_XMC_LDD</a> = 23,         <span class="comment">/**&lt; XMC LDD */</span>
<a name="l00137"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ad3815129105ab5e7b4ed65069d0a52c7">00137</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ad3815129105ab5e7b4ed65069d0a52c7" title="XMC STF.">CVMX_L2C_EVENT_XMC_STF</a> = 24,         <span class="comment">/**&lt; XMC STF */</span>
<a name="l00138"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac087f573e38557fc2192c765f431bfe1">00138</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac087f573e38557fc2192c765f431bfe1" title="XMC STT.">CVMX_L2C_EVENT_XMC_STT</a> = 25,         <span class="comment">/**&lt; XMC STT */</span>
<a name="l00139"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9abc7915f0f01d6115ea4546040c2ba383">00139</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9abc7915f0f01d6115ea4546040c2ba383" title="XMC STP.">CVMX_L2C_EVENT_XMC_STP</a> = 26,         <span class="comment">/**&lt; XMC STP */</span>
<a name="l00140"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac78d5b7eea9b633e606424e86d62dafb">00140</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac78d5b7eea9b633e606424e86d62dafb" title="XMC STC.">CVMX_L2C_EVENT_XMC_STC</a> = 27,         <span class="comment">/**&lt; XMC STC */</span>
<a name="l00141"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae463d91cb61776a34e361f8b600e82c9">00141</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae463d91cb61776a34e361f8b600e82c9" title="XMC DWB.">CVMX_L2C_EVENT_XMC_DWB</a> = 28,         <span class="comment">/**&lt; XMC DWB */</span>
<a name="l00142"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a7dd8df8e1d4a9b4167311b7a125109f4">00142</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a7dd8df8e1d4a9b4167311b7a125109f4" title="XMC PL2.">CVMX_L2C_EVENT_XMC_PL2</a> = 29,         <span class="comment">/**&lt; XMC PL2 */</span>
<a name="l00143"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a0e4ac8a93868ed16bc3834c92afb3385">00143</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a0e4ac8a93868ed16bc3834c92afb3385" title="XMC PSL1.">CVMX_L2C_EVENT_XMC_PSL1</a> = 30,        <span class="comment">/**&lt; XMC PSL1 */</span>
<a name="l00144"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a363f75b57e0c592dc92073a2b732f8f7">00144</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a363f75b57e0c592dc92073a2b732f8f7" title="XMC IOBLD.">CVMX_L2C_EVENT_XMC_IOBLD</a> = 31,       <span class="comment">/**&lt; XMC IOBLD */</span>
<a name="l00145"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a4e74470022fa5efa763c9714949422c0">00145</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a4e74470022fa5efa763c9714949422c0" title="XMC IOBST.">CVMX_L2C_EVENT_XMC_IOBST</a> = 32,       <span class="comment">/**&lt; XMC IOBST */</span>
<a name="l00146"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac6e84b235e69a4029348f807d43d7d0e">00146</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac6e84b235e69a4029348f807d43d7d0e" title="XMC IOBDMA.">CVMX_L2C_EVENT_XMC_IOBDMA</a> = 33,      <span class="comment">/**&lt; XMC IOBDMA */</span>
<a name="l00147"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a5e6eef6f44f1d6b532e0bc1e62e48e4d">00147</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a5e6eef6f44f1d6b532e0bc1e62e48e4d" title="XMC IOBRSP.">CVMX_L2C_EVENT_XMC_IOBRSP</a> = 34,      <span class="comment">/**&lt; XMC IOBRSP */</span>
<a name="l00148"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aa9540fe166001c567b8cc07fa4ea5a0f">00148</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9aa9540fe166001c567b8cc07fa4ea5a0f" title="XMC Bus valid (all).">CVMX_L2C_EVENT_XMC_BUS_VALID</a> = 35,   <span class="comment">/**&lt; XMC Bus valid (all) */</span>
<a name="l00149"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9abc66a969362e3b1eea211fad001e7346">00149</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9abc66a969362e3b1eea211fad001e7346" title="XMC Bus valid (DST=L2C) Memory.">CVMX_L2C_EVENT_XMC_MEM_DATA</a> = 36,    <span class="comment">/**&lt; XMC Bus valid (DST=L2C) Memory */</span>
<a name="l00150"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a4a48f361718838ed1992c66211801b43">00150</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a4a48f361718838ed1992c66211801b43" title="XMC Bus valid (DST=IOB) REFL Data.">CVMX_L2C_EVENT_XMC_REFL_DATA</a> = 37,   <span class="comment">/**&lt; XMC Bus valid (DST=IOB) REFL Data */</span>
<a name="l00151"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a5663aef5f9aa314da10cd58e6a78fb25">00151</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a5663aef5f9aa314da10cd58e6a78fb25" title="XMC Bus valid (DST=PP) IOBRSP Data.">CVMX_L2C_EVENT_XMC_IOBRSP_DATA</a> = 38,     <span class="comment">/**&lt; XMC Bus valid (DST=PP) IOBRSP Data */</span>
<a name="l00152"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ab7cdda7e1b619982b4bf9d4b998e5a25">00152</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ab7cdda7e1b619982b4bf9d4b998e5a25" title="RSC NOP.">CVMX_L2C_EVENT_RSC_NOP</a> = 39,         <span class="comment">/**&lt; RSC NOP */</span>
<a name="l00153"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a06b61f76f3ee9027f39fde59635cd43d">00153</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a06b61f76f3ee9027f39fde59635cd43d" title="RSC STDN.">CVMX_L2C_EVENT_RSC_STDN</a> = 40,        <span class="comment">/**&lt; RSC STDN */</span>
<a name="l00154"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a574f319d550e898ea23f6fe01cf5a685">00154</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a574f319d550e898ea23f6fe01cf5a685" title="RSC FILL.">CVMX_L2C_EVENT_RSC_FILL</a> = 41,        <span class="comment">/**&lt; RSC FILL */</span>
<a name="l00155"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a9e07f7d11ca538c65ccdf37c468e3c08">00155</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a9e07f7d11ca538c65ccdf37c468e3c08" title="RSC REFL.">CVMX_L2C_EVENT_RSC_REFL</a> = 42,        <span class="comment">/**&lt; RSC REFL */</span>
<a name="l00156"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a1372cc13b412c41eb240c2743885b13b">00156</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a1372cc13b412c41eb240c2743885b13b" title="RSC STIN.">CVMX_L2C_EVENT_RSC_STIN</a> = 43,        <span class="comment">/**&lt; RSC STIN */</span>
<a name="l00157"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a4511200e588c73ac2b52f100fb7594ce">00157</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a4511200e588c73ac2b52f100fb7594ce" title="RSC SCIN.">CVMX_L2C_EVENT_RSC_SCIN</a> = 44,        <span class="comment">/**&lt; RSC SCIN */</span>
<a name="l00158"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a39b48d7d3360de018c9ad0bc643cb421">00158</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a39b48d7d3360de018c9ad0bc643cb421" title="RSC SCFL.">CVMX_L2C_EVENT_RSC_SCFL</a> = 45,        <span class="comment">/**&lt; RSC SCFL */</span>
<a name="l00159"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a04201048373a2145267a03781c58d50e">00159</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a04201048373a2145267a03781c58d50e" title="RSC SCDN.">CVMX_L2C_EVENT_RSC_SCDN</a> = 46,        <span class="comment">/**&lt; RSC SCDN */</span>
<a name="l00160"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ad36b08bbc78307ea4e21a39df1cba01f">00160</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ad36b08bbc78307ea4e21a39df1cba01f" title="RSC Data Valid.">CVMX_L2C_EVENT_RSC_DATA_VALID</a> = 47,  <span class="comment">/**&lt; RSC Data Valid */</span>
<a name="l00161"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a7a6518f009b94f386dddeee2754a424a">00161</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a7a6518f009b94f386dddeee2754a424a" title="RSC Data Valid (FILL).">CVMX_L2C_EVENT_RSC_VALID_FILL</a> = 48,  <span class="comment">/**&lt; RSC Data Valid (FILL) */</span>
<a name="l00162"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae38f523b9ee86788d2fa7162f5484658">00162</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ae38f523b9ee86788d2fa7162f5484658" title="RSC Data Valid (STRSP).">CVMX_L2C_EVENT_RSC_VALID_STRSP</a> = 49,     <span class="comment">/**&lt; RSC Data Valid (STRSP) */</span>
<a name="l00163"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a15436f63a002ed2436488a28d2c9bca2">00163</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a15436f63a002ed2436488a28d2c9bca2" title="RSC Data Valid (REFL).">CVMX_L2C_EVENT_RSC_VALID_REFL</a> = 50,  <span class="comment">/**&lt; RSC Data Valid (REFL) */</span>
<a name="l00164"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac9d37ff9bb1c2d611bc13e3885582545">00164</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9ac9d37ff9bb1c2d611bc13e3885582545" title="LRF-REQ (LFB-NQ).">CVMX_L2C_EVENT_LRF_REQ</a> = 51,         <span class="comment">/**&lt; LRF-REQ (LFB-NQ) */</span>
<a name="l00165"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a89f5ddaad846e6d2e79c9a56be6fb715">00165</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a89f5ddaad846e6d2e79c9a56be6fb715" title="DT RD-ALLOC.">CVMX_L2C_EVENT_DT_RD_ALLOC</a> = 52,     <span class="comment">/**&lt; DT RD-ALLOC */</span>
<a name="l00166"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a883ef2b63e4a66feb9c5cdbac018f805">00166</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a883ef2b63e4a66feb9c5cdbac018f805" title="DT WR-INVAL.">CVMX_L2C_EVENT_DT_WR_INVAL</a> = 53,     <span class="comment">/**&lt; DT WR-INVAL */</span>
<a name="l00167"></a><a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a79ded66771ca26ae68ba0808c374b754">00167</a>     <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9a79ded66771ca26ae68ba0808c374b754">CVMX_L2C_EVENT_MAX</a>
<a name="l00168"></a>00168 };
<a name="l00169"></a><a class="code" href="cvmx-l2c_8h.html#ab9931cc13ead50d53254a2d629c60ce4">00169</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="cvmx-l2c_8h.html#a27281a7d96d73dcdffc1dad8de824ad9">cvmx_l2c_event</a> <a class="code" href="cvmx-l2c_8h.html#ab9931cc13ead50d53254a2d629c60ce4">cvmx_l2c_event_t</a>;
<a name="l00170"></a>00170 
<a name="l00171"></a>00171 <span class="comment">/* L2C TAD Performance Counter events for Octeon2/3. */</span>
<a name="l00172"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08b">00172</a> <span class="keyword">enum</span> <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08b">cvmx_l2c_tad_event</a> {
<a name="l00173"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba0e85c6a9df32f83cf65ecfc9f5839e52">00173</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba0e85c6a9df32f83cf65ecfc9f5839e52">CVMX_L2C_TAD_EVENT_NONE</a> = 0,    <span class="comment">/* None */</span>
<a name="l00174"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baf35985e3aaa1d8ae2808fdc38e11d7dd">00174</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baf35985e3aaa1d8ae2808fdc38e11d7dd">CVMX_L2C_TAD_EVENT_TAG_HIT</a> = 1, <span class="comment">/* L2 Tag Hit */</span>
<a name="l00175"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba9638bc232fb31a418c165ef6c086e58f">00175</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba9638bc232fb31a418c165ef6c086e58f">CVMX_L2C_TAD_EVENT_TAG_MISS</a> = 2,    <span class="comment">/* L2 Tag Miss */</span>
<a name="l00176"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bae2b2c078a48e4882aac1abc4db520154">00176</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bae2b2c078a48e4882aac1abc4db520154">CVMX_L2C_TAD_EVENT_TAG_NOALLOC</a> = 3, <span class="comment">/* L2 Tag NoAlloc (forced no-allocate) */</span>
<a name="l00177"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babdf78793fe5399f6e2eaf88afa6ae51e">00177</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babdf78793fe5399f6e2eaf88afa6ae51e">CVMX_L2C_TAD_EVENT_TAG_VICTIM</a> = 4,  <span class="comment">/* L2 Tag Victim */</span>
<a name="l00178"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baf4bd1981c63161fcb5da9d37861de888">00178</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baf4bd1981c63161fcb5da9d37861de888">CVMX_L2C_TAD_EVENT_SC_FAIL</a> = 5, <span class="comment">/* SC Fail */</span>
<a name="l00179"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba8b79b65b4b6772694e76ef297351b3bf">00179</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba8b79b65b4b6772694e76ef297351b3bf">CVMX_L2C_TAD_EVENT_SC_PASS</a> = 6, <span class="comment">/* SC Pass */</span>
<a name="l00180"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba4bd8d02986b39cc30bc0664742629275">00180</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba4bd8d02986b39cc30bc0664742629275">CVMX_L2C_TAD_EVENT_LFB_VALID</a> = 7,   <span class="comment">/* LFB Occupancy (each cycle adds \# of LFBs valid) */</span>
<a name="l00181"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba5cf495fcc28b16552d8f8e9ecf6ac6ae">00181</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba5cf495fcc28b16552d8f8e9ecf6ac6ae">CVMX_L2C_TAD_EVENT_LFB_WAIT_LFB</a> = 8,    <span class="comment">/* LFB Wait LFB (each cycle adds \# LFBs waiting for other LFBs) */</span>
<a name="l00182"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba4157c69a264c58a3b11cab38dad20083">00182</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba4157c69a264c58a3b11cab38dad20083">CVMX_L2C_TAD_EVENT_LFB_WAIT_VAB</a> = 9,    <span class="comment">/* LFB Wait VAB (each cycle adds \# LFBs waiting for VAB) */</span>
<a name="l00183"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba5abf6319e0440b9c15799041ecae6872">00183</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba5abf6319e0440b9c15799041ecae6872">CVMX_L2C_TAD_EVENT_QUAD0_INDEX</a> = 128,   <span class="comment">/* Quad 0 index bus inuse */</span>
<a name="l00184"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba580971ad69c040e7e3bba4d302240628">00184</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba580971ad69c040e7e3bba4d302240628">CVMX_L2C_TAD_EVENT_QUAD0_READ</a> = 129,    <span class="comment">/* Quad 0 read data bus inuse */</span>
<a name="l00185"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba49d4cd9d19d34f4d93720232c587a760">00185</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba49d4cd9d19d34f4d93720232c587a760">CVMX_L2C_TAD_EVENT_QUAD0_BANK</a> = 130,    <span class="comment">/* Quad 0 \# banks inuse (0-4/cycle) */</span>
<a name="l00186"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba4084f9b10146c853cc6eca893bdbbc23">00186</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba4084f9b10146c853cc6eca893bdbbc23">CVMX_L2C_TAD_EVENT_QUAD0_WDAT</a> = 131,    <span class="comment">/* Quad 0 wdat flops inuse (0-4/cycle) */</span>
<a name="l00187"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bafd868d8195c35baf048ee7345e5cd73c">00187</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bafd868d8195c35baf048ee7345e5cd73c">CVMX_L2C_TAD_EVENT_QUAD1_INDEX</a> = 144,   <span class="comment">/* Quad 1 index bus inuse */</span>
<a name="l00188"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba13332c26c60b210b1bae83d40cdd3bd2">00188</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba13332c26c60b210b1bae83d40cdd3bd2">CVMX_L2C_TAD_EVENT_QUAD1_READ</a> = 145,    <span class="comment">/* Quad 1 read data bus inuse */</span>
<a name="l00189"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bae5bbe2f678e53e203c36182f986e12b6">00189</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bae5bbe2f678e53e203c36182f986e12b6">CVMX_L2C_TAD_EVENT_QUAD1_BANK</a> = 146,    <span class="comment">/* Quad 1 \# banks inuse (0-4/cycle) */</span>
<a name="l00190"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baad74b8dc758b1f4540ef13a2405b3407">00190</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baad74b8dc758b1f4540ef13a2405b3407">CVMX_L2C_TAD_EVENT_QUAD1_WDAT</a> = 147,    <span class="comment">/* Quad 1 wdat flops inuse (0-4/cycle) */</span>
<a name="l00191"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bae81d182f86d3c832692ceddd195387df">00191</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bae81d182f86d3c832692ceddd195387df">CVMX_L2C_TAD_EVENT_QUAD2_INDEX</a> = 160,   <span class="comment">/* Quad 2 index bus inuse */</span>
<a name="l00192"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba24dad8b67f67dbd0c481a3e70cb31efb">00192</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba24dad8b67f67dbd0c481a3e70cb31efb">CVMX_L2C_TAD_EVENT_QUAD2_READ</a> = 161,    <span class="comment">/* Quad 2 read data bus inuse */</span>
<a name="l00193"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba83ccd54a7439ea250455b1298114f423">00193</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba83ccd54a7439ea250455b1298114f423">CVMX_L2C_TAD_EVENT_QUAD2_BANK</a> = 162,    <span class="comment">/* Quad 2 \# banks inuse (0-4/cycle) */</span>
<a name="l00194"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bab6f63a9291118449e9213e3914385cae">00194</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bab6f63a9291118449e9213e3914385cae">CVMX_L2C_TAD_EVENT_QUAD2_WDAT</a> = 163,    <span class="comment">/* Quad 2 wdat flops inuse (0-4/cycle) */</span>
<a name="l00195"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baa4b4b4fbc50ab3566dee9289d66481b0">00195</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baa4b4b4fbc50ab3566dee9289d66481b0">CVMX_L2C_TAD_EVENT_QUAD3_INDEX</a> = 176,   <span class="comment">/* Quad 3 index bus inuse */</span>
<a name="l00196"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baa93a7f07d9eac427c2768b874dc00ba9">00196</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baa93a7f07d9eac427c2768b874dc00ba9">CVMX_L2C_TAD_EVENT_QUAD3_READ</a> = 177,    <span class="comment">/* Quad 3 read data bus inuse */</span>
<a name="l00197"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba2575d2efc74be2293a011ed87471871c">00197</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba2575d2efc74be2293a011ed87471871c">CVMX_L2C_TAD_EVENT_QUAD3_BANK</a> = 178,    <span class="comment">/* Quad 3 \# banks inuse (0-4/cycle) */</span>
<a name="l00198"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba44bbda57caf9e96eb0bd48a6eec7c401">00198</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba44bbda57caf9e96eb0bd48a6eec7c401">CVMX_L2C_TAD_EVENT_QUAD3_WDAT</a> = 179,    <span class="comment">/* Quad 3 wdat flops inuse (0-4/cycle) */</span>
<a name="l00199"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babced4ba41c89da8b794eb1f9946fd600">00199</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babced4ba41c89da8b794eb1f9946fd600">CVMX_L2C_TAD_EVENT_QUAD4_INDEX</a> = 192,   <span class="comment">/* Quad 4 index bus inuse */</span>
<a name="l00200"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babb7e7dd5b6fee90e8186e6f2d16b14dc">00200</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babb7e7dd5b6fee90e8186e6f2d16b14dc">CVMX_L2C_TAD_EVENT_QUAD4_READ</a> = 193,    <span class="comment">/* Quad 4 read data bus inuse */</span>
<a name="l00201"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baf7afffabcb2a4adbc2f6fa44e07a1527">00201</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08baf7afffabcb2a4adbc2f6fa44e07a1527">CVMX_L2C_TAD_EVENT_QUAD4_BANK</a> = 194,    <span class="comment">/* Quad 4 \# banks inuse (0-4/cycle) */</span>
<a name="l00202"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba87a4c583b0af576f25935d4f752538da">00202</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba87a4c583b0af576f25935d4f752538da">CVMX_L2C_TAD_EVENT_QUAD4_WDAT</a> = 195,    <span class="comment">/* Quad 4 wdat flops inuse (0-4/cycle) */</span>
<a name="l00203"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba467ef05a4a11db89434d6ec261237828">00203</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba467ef05a4a11db89434d6ec261237828">CVMX_L2C_TAD_EVENT_QUAD5_INDEX</a> = 208,   <span class="comment">/* Quad 5 index bus inuse */</span>
<a name="l00204"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba24c8c7856e7e4d71f38a61c35b5a1021">00204</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba24c8c7856e7e4d71f38a61c35b5a1021">CVMX_L2C_TAD_EVENT_QUAD5_READ</a> = 209,    <span class="comment">/* Quad 5 read data bus inuse */</span>
<a name="l00205"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba8ea2ec48392ac8e0718d0446955011ca">00205</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba8ea2ec48392ac8e0718d0446955011ca">CVMX_L2C_TAD_EVENT_QUAD5_BANK</a> = 210,    <span class="comment">/* Quad 5 \# banks inuse (0-4/cycle) */</span>
<a name="l00206"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba18e287f4f904ecf415131bfa358c86ec">00206</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba18e287f4f904ecf415131bfa358c86ec">CVMX_L2C_TAD_EVENT_QUAD5_WDAT</a> = 211,    <span class="comment">/* Quad 5 wdat flops inuse (0-4/cycle) */</span>
<a name="l00207"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba599092afc47b6a21e3ec30ebfc1a1c71">00207</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba599092afc47b6a21e3ec30ebfc1a1c71">CVMX_L2C_TAD_EVENT_QUAD6_INDEX</a> = 224,   <span class="comment">/* Quad 6 index bus inuse */</span>
<a name="l00208"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba0dee0c54e7211c67baab94b1acb2b964">00208</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba0dee0c54e7211c67baab94b1acb2b964">CVMX_L2C_TAD_EVENT_QUAD6_READ</a> = 225,    <span class="comment">/* Quad 6 read data bus inuse */</span>
<a name="l00209"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babb9cb7696f3a05aabe1849e0e869e60c">00209</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08babb9cb7696f3a05aabe1849e0e869e60c">CVMX_L2C_TAD_EVENT_QUAD6_BANK</a> = 226,    <span class="comment">/* Quad 6 \# banks inuse (0-4/cycle) */</span>
<a name="l00210"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08badcbb68fb5753f616e887ac94928b3fe9">00210</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08badcbb68fb5753f616e887ac94928b3fe9">CVMX_L2C_TAD_EVENT_QUAD6_WDAT</a> = 227,    <span class="comment">/* Quad 6 wdat flops inuse (0-4/cycle) */</span>
<a name="l00211"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba8186dcceccaac188ca545401b163beb1">00211</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba8186dcceccaac188ca545401b163beb1">CVMX_L2C_TAD_EVENT_QUAD7_INDEX</a> = 240,   <span class="comment">/* Quad 7 index bus inuse */</span>
<a name="l00212"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bac4c3190dd4fd47ef008a5b3293749cfc">00212</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08bac4c3190dd4fd47ef008a5b3293749cfc">CVMX_L2C_TAD_EVENT_QUAD7_READ</a> = 241,    <span class="comment">/* Quad 7 read data bus inuse */</span>
<a name="l00213"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba5a74ea292dc79507462318d7cf6e8ab9">00213</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba5a74ea292dc79507462318d7cf6e8ab9">CVMX_L2C_TAD_EVENT_QUAD7_BANK</a> = 242,    <span class="comment">/* Quad 7 \# banks inuse (0-4/cycle) */</span>
<a name="l00214"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba522381bad44ac6394c9191e97f39d70c">00214</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba522381bad44ac6394c9191e97f39d70c">CVMX_L2C_TAD_EVENT_QUAD7_WDAT</a> = 243,    <span class="comment">/* Quad 7 wdat flops inuse (0-4/cycle) */</span>
<a name="l00215"></a><a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba977302afd6ac39be7f9e5360fdceba7c">00215</a>     <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08ba977302afd6ac39be7f9e5360fdceba7c">CVMX_L2C_TAD_EVENT_MAX</a>
<a name="l00216"></a>00216 };
<a name="l00217"></a><a class="code" href="cvmx-l2c_8h.html#a34fcaa55213baa93d23c661892ed1d44">00217</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="cvmx-l2c_8h.html#afa49919921ec79f2d926e7af0358c08b">cvmx_l2c_tad_event</a> <a class="code" href="cvmx-l2c_8h.html#a34fcaa55213baa93d23c661892ed1d44">cvmx_l2c_tad_event_t</a>;
<a name="l00218"></a>00218 <span class="comment"></span>
<a name="l00219"></a>00219 <span class="comment">/**</span>
<a name="l00220"></a>00220 <span class="comment"> * Configure one of the four L2 Cache performance counters to capture event</span>
<a name="l00221"></a>00221 <span class="comment"> * occurences.</span>
<a name="l00222"></a>00222 <span class="comment"> *</span>
<a name="l00223"></a>00223 <span class="comment"> * @param counter        The counter to configure. Range 0..3.</span>
<a name="l00224"></a>00224 <span class="comment"> * @param event          The type of L2 Cache event occurrence to count.</span>
<a name="l00225"></a>00225 <span class="comment"> * @param clear_on_read  When asserted, any read of the performance counter</span>
<a name="l00226"></a>00226 <span class="comment"> *                       clears the counter.</span>
<a name="l00227"></a>00227 <span class="comment"> *</span>
<a name="l00228"></a>00228 <span class="comment"> * @note The routine does not clear the counter.</span>
<a name="l00229"></a>00229 <span class="comment"> */</span>
<a name="l00230"></a>00230 <span class="keywordtype">void</span> <a class="code" href="cvmx-l2c_8c.html#a99da46bd27c9ab9e3bbca2482deafed8">cvmx_l2c_config_perf</a>(uint32_t counter, <a class="code" href="cvmx-l2c_8h.html#ab9931cc13ead50d53254a2d629c60ce4">cvmx_l2c_event_t</a> event, uint32_t clear_on_read);
<a name="l00231"></a>00231 <span class="comment"></span>
<a name="l00232"></a>00232 <span class="comment">/**</span>
<a name="l00233"></a>00233 <span class="comment"> * Read the given L2 Cache performance counter. The counter must be configured</span>
<a name="l00234"></a>00234 <span class="comment"> * before reading, but this routine does not enforce this requirement.</span>
<a name="l00235"></a>00235 <span class="comment"> *</span>
<a name="l00236"></a>00236 <span class="comment"> * @param counter  The counter to configure. Range 0..3.</span>
<a name="l00237"></a>00237 <span class="comment"> *</span>
<a name="l00238"></a>00238 <span class="comment"> * @return The current counter value.</span>
<a name="l00239"></a>00239 <span class="comment"> */</span>
<a name="l00240"></a>00240 uint64_t <a class="code" href="cvmx-l2c_8c.html#a26232788686ae9eef6ba052a28ed1072" title="Read the given L2 Cache performance counter.">cvmx_l2c_read_perf</a>(uint32_t counter);
<a name="l00241"></a>00241 <span class="comment"></span>
<a name="l00242"></a>00242 <span class="comment">/**</span>
<a name="l00243"></a>00243 <span class="comment"> * Return the L2 Cache way partitioning for a given core.</span>
<a name="l00244"></a>00244 <span class="comment"> *</span>
<a name="l00245"></a>00245 <span class="comment"> * @param core  The core processor of interest.</span>
<a name="l00246"></a>00246 <span class="comment"> *</span>
<a name="l00247"></a>00247 <span class="comment"> * @return    The mask specifying the partitioning. 0 bits in mask indicates</span>
<a name="l00248"></a>00248 <span class="comment"> *              the cache &apos;ways&apos; that a core can evict from.</span>
<a name="l00249"></a>00249 <span class="comment"> *            -1 on error</span>
<a name="l00250"></a>00250 <span class="comment"> */</span>
<a name="l00251"></a>00251 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#aa59b0d0de27ea39f19eee6f6180600f8" title="Return the L2 Cache way partitioning for a given core.">cvmx_l2c_get_core_way_partition</a>(uint32_t core);
<a name="l00252"></a>00252 <span class="comment"></span>
<a name="l00253"></a>00253 <span class="comment">/**</span>
<a name="l00254"></a>00254 <span class="comment"> * Partitions the L2 cache for a core</span>
<a name="l00255"></a>00255 <span class="comment"> *</span>
<a name="l00256"></a>00256 <span class="comment"> * @param core The core that the partitioning applies to.</span>
<a name="l00257"></a>00257 <span class="comment"> * @param mask The partitioning of the ways expressed as a binary</span>
<a name="l00258"></a>00258 <span class="comment"> *             mask. A 0 bit allows the core to evict cache lines from</span>
<a name="l00259"></a>00259 <span class="comment"> *             a way, while a 1 bit blocks the core from evicting any</span>
<a name="l00260"></a>00260 <span class="comment"> *             lines from that way. There must be at least one allowed</span>
<a name="l00261"></a>00261 <span class="comment"> *             way (0 bit) in the mask.</span>
<a name="l00262"></a>00262 <span class="comment"> *</span>
<a name="l00263"></a>00263 <span class="comment"></span>
<a name="l00264"></a>00264 <span class="comment"> * @note If any ways are blocked for all cores and the HW blocks, then</span>
<a name="l00265"></a>00265 <span class="comment"> *       those ways will never have any cache lines evicted from them.</span>
<a name="l00266"></a>00266 <span class="comment"> *       All cores and the hardware blocks are free to read from all</span>
<a name="l00267"></a>00267 <span class="comment"> *       ways regardless of the partitioning.</span>
<a name="l00268"></a>00268 <span class="comment"> */</span>
<a name="l00269"></a>00269 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#acfe348d22f95e9399a7645d2495a914d" title="Partitions the L2 cache for a core.">cvmx_l2c_set_core_way_partition</a>(uint32_t core, uint32_t mask);
<a name="l00270"></a>00270 <span class="comment"></span>
<a name="l00271"></a>00271 <span class="comment">/**</span>
<a name="l00272"></a>00272 <span class="comment"> * Return the L2 Cache way partitioning for the hw blocks.</span>
<a name="l00273"></a>00273 <span class="comment"> *</span>
<a name="l00274"></a>00274 <span class="comment"> * @return    The mask specifying the reserved way. 0 bits in mask indicates</span>
<a name="l00275"></a>00275 <span class="comment"> *              the cache &apos;ways&apos; that a core can evict from.</span>
<a name="l00276"></a>00276 <span class="comment"> *            -1 on error</span>
<a name="l00277"></a>00277 <span class="comment"> */</span>
<a name="l00278"></a>00278 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#abe33bf3c58e816363d8bfb496bc0730a" title="Return the L2 Cache way partitioning for the hw blocks.">cvmx_l2c_get_hw_way_partition</a>(<span class="keywordtype">void</span>);
<a name="l00279"></a>00279 <span class="comment"></span>
<a name="l00280"></a>00280 <span class="comment">/**</span>
<a name="l00281"></a>00281 <span class="comment"> * Partitions the L2 cache for the hardware blocks.</span>
<a name="l00282"></a>00282 <span class="comment"> *</span>
<a name="l00283"></a>00283 <span class="comment"> * @param mask The partitioning of the ways expressed as a binary</span>
<a name="l00284"></a>00284 <span class="comment"> *             mask. A 0 bit allows the core to evict cache lines from</span>
<a name="l00285"></a>00285 <span class="comment"> *             a way, while a 1 bit blocks the core from evicting any</span>
<a name="l00286"></a>00286 <span class="comment"> *             lines from that way. There must be at least one allowed</span>
<a name="l00287"></a>00287 <span class="comment"> *             way (0 bit) in the mask.</span>
<a name="l00288"></a>00288 <span class="comment"> *</span>
<a name="l00289"></a>00289 <span class="comment"></span>
<a name="l00290"></a>00290 <span class="comment"> * @note If any ways are blocked for all cores and the HW blocks, then</span>
<a name="l00291"></a>00291 <span class="comment"> *       those ways will never have any cache lines evicted from them.</span>
<a name="l00292"></a>00292 <span class="comment"> *       All cores and the hardware blocks are free to read from all</span>
<a name="l00293"></a>00293 <span class="comment"> *       ways regardless of the partitioning.</span>
<a name="l00294"></a>00294 <span class="comment"> */</span>
<a name="l00295"></a>00295 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#a2229bce8dad9aaf52a7645a8a7bbba01" title="Partitions the L2 cache for the hardware blocks.">cvmx_l2c_set_hw_way_partition</a>(uint32_t mask);
<a name="l00296"></a>00296 <span class="comment"></span>
<a name="l00297"></a>00297 <span class="comment">/**</span>
<a name="l00298"></a>00298 <span class="comment"> * Return the L2 Cache way partitioning for the second set of hw blocks.</span>
<a name="l00299"></a>00299 <span class="comment"> *</span>
<a name="l00300"></a>00300 <span class="comment"> * @return    The mask specifying the reserved way. 0 bits in mask indicates</span>
<a name="l00301"></a>00301 <span class="comment"> *              the cache &apos;ways&apos; that a core can evict from.</span>
<a name="l00302"></a>00302 <span class="comment"> *            -1 on error</span>
<a name="l00303"></a>00303 <span class="comment"> */</span>
<a name="l00304"></a>00304 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#ac731ddfab0b2599e69e5ccff719206e0" title="Return the L2 Cache way partitioning for the second set of hw blocks.">cvmx_l2c_get_hw_way_partition2</a>(<span class="keywordtype">void</span>);
<a name="l00305"></a>00305 <span class="comment"></span>
<a name="l00306"></a>00306 <span class="comment">/**</span>
<a name="l00307"></a>00307 <span class="comment"> * Partitions the L2 cache for the second set of  blocks.</span>
<a name="l00308"></a>00308 <span class="comment"> *</span>
<a name="l00309"></a>00309 <span class="comment"> * @param mask The partitioning of the ways expressed as a binary</span>
<a name="l00310"></a>00310 <span class="comment"> *             mask. A 0 bit allows the core to evict cache lines from</span>
<a name="l00311"></a>00311 <span class="comment"> *             a way, while a 1 bit blocks the core from evicting any</span>
<a name="l00312"></a>00312 <span class="comment"> *             lines from that way. There must be at least one allowed</span>
<a name="l00313"></a>00313 <span class="comment"> *             way (0 bit) in the mask.</span>
<a name="l00314"></a>00314 <span class="comment"> *</span>
<a name="l00315"></a>00315 <span class="comment"></span>
<a name="l00316"></a>00316 <span class="comment"> * @note If any ways are blocked for all cores and the HW blocks, then</span>
<a name="l00317"></a>00317 <span class="comment"> *       those ways will never have any cache lines evicted from them.</span>
<a name="l00318"></a>00318 <span class="comment"> *       All cores and the hardware blocks are free to read from all</span>
<a name="l00319"></a>00319 <span class="comment"> *       ways regardless of the partitioning.</span>
<a name="l00320"></a>00320 <span class="comment"> */</span>
<a name="l00321"></a>00321 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#a78a8c411083ab9e5b0973ae292b7f5ae" title="Partitions the L2 cache for the second set of blocks.">cvmx_l2c_set_hw_way_partition2</a>(uint32_t mask);
<a name="l00322"></a>00322 <span class="comment"></span>
<a name="l00323"></a>00323 <span class="comment">/**</span>
<a name="l00324"></a>00324 <span class="comment"> * Locks a line in the L2 cache at the specified physical address</span>
<a name="l00325"></a>00325 <span class="comment"> *</span>
<a name="l00326"></a>00326 <span class="comment"> * @param addr   physical address of line to lock</span>
<a name="l00327"></a>00327 <span class="comment"> *</span>
<a name="l00328"></a>00328 <span class="comment"> * @return 0 on success,</span>
<a name="l00329"></a>00329 <span class="comment"> *         1 if line not locked.</span>
<a name="l00330"></a>00330 <span class="comment"> */</span>
<a name="l00331"></a>00331 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#a26ea890e5d5f192ca5d3fa251d51813b" title="Locks a line in the L2 cache at the specified physical address.">cvmx_l2c_lock_line</a>(uint64_t <a class="code" href="unioncvmx__l2c__tag.html#af97fa73c00e8f67a103948390668761a">addr</a>);
<a name="l00332"></a>00332 <span class="comment"></span>
<a name="l00333"></a>00333 <span class="comment">/**</span>
<a name="l00334"></a>00334 <span class="comment"> * Locks a specified memory region in the L2 cache.</span>
<a name="l00335"></a>00335 <span class="comment"> *</span>
<a name="l00336"></a>00336 <span class="comment"> * Note that if not all lines can be locked, that means that all</span>
<a name="l00337"></a>00337 <span class="comment"> * but one of the ways (associations) available to the locking</span>
<a name="l00338"></a>00338 <span class="comment"> * core are locked.  Having only 1 association available for</span>
<a name="l00339"></a>00339 <span class="comment"> * normal caching may have a significant adverse affect on performance.</span>
<a name="l00340"></a>00340 <span class="comment"> * Care should be taken to ensure that enough of the L2 cache is left</span>
<a name="l00341"></a>00341 <span class="comment"> * unlocked to allow for normal caching of DRAM.</span>
<a name="l00342"></a>00342 <span class="comment"> *</span>
<a name="l00343"></a>00343 <span class="comment"> * @param start  Physical address of the start of the region to lock</span>
<a name="l00344"></a>00344 <span class="comment"> * @param len    Length (in bytes) of region to lock</span>
<a name="l00345"></a>00345 <span class="comment"> *</span>
<a name="l00346"></a>00346 <span class="comment"> * @return Number of requested lines that where not locked.</span>
<a name="l00347"></a>00347 <span class="comment"> *         0 on success (all locked)</span>
<a name="l00348"></a>00348 <span class="comment"> */</span>
<a name="l00349"></a>00349 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#a052ab548e1a5f54e4c57a7a9e6d71f8d" title="Locks a specified memory region in the L2 cache.">cvmx_l2c_lock_mem_region</a>(uint64_t start, uint64_t len);
<a name="l00350"></a>00350 <span class="comment"></span>
<a name="l00351"></a>00351 <span class="comment">/**</span>
<a name="l00352"></a>00352 <span class="comment"> * Unlock and flush a cache line from the L2 cache.</span>
<a name="l00353"></a>00353 <span class="comment"> * IMPORTANT: Must only be run by one core at a time due to use</span>
<a name="l00354"></a>00354 <span class="comment"> * of L2C debug features.</span>
<a name="l00355"></a>00355 <span class="comment"> * Note that this function will flush a matching but unlocked cache line.</span>
<a name="l00356"></a>00356 <span class="comment"> * (If address is not in L2, no lines are flushed.)</span>
<a name="l00357"></a>00357 <span class="comment"> *</span>
<a name="l00358"></a>00358 <span class="comment"> * @param address Physical address to unlock</span>
<a name="l00359"></a>00359 <span class="comment"> *</span>
<a name="l00360"></a>00360 <span class="comment"> * @return 0: line not unlocked</span>
<a name="l00361"></a>00361 <span class="comment"> *         1: line unlocked</span>
<a name="l00362"></a>00362 <span class="comment"> */</span>
<a name="l00363"></a>00363 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#ad40a8f486ddfbde89f5f898b8ac2177c" title="Unlock and flush a cache line from the L2 cache.">cvmx_l2c_unlock_line</a>(uint64_t address);
<a name="l00364"></a>00364 <span class="comment"></span>
<a name="l00365"></a>00365 <span class="comment">/**</span>
<a name="l00366"></a>00366 <span class="comment"> * Unlocks a region of memory that is locked in the L2 cache</span>
<a name="l00367"></a>00367 <span class="comment"> *</span>
<a name="l00368"></a>00368 <span class="comment"> * @param start  start physical address</span>
<a name="l00369"></a>00369 <span class="comment"> * @param len    length (in bytes) to unlock</span>
<a name="l00370"></a>00370 <span class="comment"> *</span>
<a name="l00371"></a>00371 <span class="comment"> * @return Number of locked lines that the call unlocked</span>
<a name="l00372"></a>00372 <span class="comment"> */</span>
<a name="l00373"></a>00373 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#a44e6ca56a6b43c3c86ea689fa49dda0f" title="Unlocks a region of memory that is locked in the L2 cache.">cvmx_l2c_unlock_mem_region</a>(uint64_t start, uint64_t len);
<a name="l00374"></a>00374 <span class="comment"></span>
<a name="l00375"></a>00375 <span class="comment">/**</span>
<a name="l00376"></a>00376 <span class="comment"> * Read the L2 controller tag for a given location in L2</span>
<a name="l00377"></a>00377 <span class="comment"> *</span>
<a name="l00378"></a>00378 <span class="comment"> * @param association</span>
<a name="l00379"></a>00379 <span class="comment"> *               Which association to read line from</span>
<a name="l00380"></a>00380 <span class="comment"> * @param index  Which way to read from.</span>
<a name="l00381"></a>00381 <span class="comment"> *</span>
<a name="l00382"></a>00382 <span class="comment"> * @return l2c tag structure for line requested.</span>
<a name="l00383"></a>00383 <span class="comment"> *</span>
<a name="l00384"></a>00384 <span class="comment"> * NOTE: This function is deprecated and cannot be used on devices with</span>
<a name="l00385"></a>00385 <span class="comment"> *       multiple L2C interfaces such as the OCTEON CN68XX.</span>
<a name="l00386"></a>00386 <span class="comment"> *       Please use cvmx_l2c_get_tag_v2 instead.</span>
<a name="l00387"></a>00387 <span class="comment"> */</span>
<a name="l00388"></a>00388 <a class="code" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag_t</a> <a class="code" href="cvmx-l2c_8c.html#ab47718c70311b83d71a91a29dbe9d4ca" title="Read the L2 controller tag for a given location in L2.">cvmx_l2c_get_tag</a>(uint32_t association, uint32_t index);
<a name="l00389"></a>00389 <a class="code" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag_t</a> <a class="code" href="cvmx-l2c_8c.html#ab47718c70311b83d71a91a29dbe9d4ca" title="Read the L2 controller tag for a given location in L2.">cvmx_l2c_get_tag</a>(uint32_t association, uint32_t index)
<a name="l00390"></a>00390     __attribute__ ((deprecated));
<a name="l00391"></a>00391 <span class="comment"></span>
<a name="l00392"></a>00392 <span class="comment">/**</span>
<a name="l00393"></a>00393 <span class="comment"> * Read the L2 controller tag for a given location in L2</span>
<a name="l00394"></a>00394 <span class="comment"> *</span>
<a name="l00395"></a>00395 <span class="comment"> * @param association</span>
<a name="l00396"></a>00396 <span class="comment"> *               Which association to read line from</span>
<a name="l00397"></a>00397 <span class="comment"> * @param index  Which way to read from.</span>
<a name="l00398"></a>00398 <span class="comment"> *</span>
<a name="l00399"></a>00399 <span class="comment"> * @param tad    Which TAD to read from, set to 0 except on OCTEON CN68XX.</span>
<a name="l00400"></a>00400 <span class="comment"> *</span>
<a name="l00401"></a>00401 <span class="comment"> * @return l2c tag structure for line requested.</span>
<a name="l00402"></a>00402 <span class="comment"> */</span>
<a name="l00403"></a>00403 <a class="code" href="unioncvmx__l2c__tag.html">cvmx_l2c_tag_t</a> <a class="code" href="cvmx-l2c_8c.html#a63214bf127205a70b1aec7fd380467b2" title="Read the L2 controller tag for a given location in L2.">cvmx_l2c_get_tag_v2</a>(uint32_t association, uint32_t index, uint32_t tad);
<a name="l00404"></a>00404 <span class="comment"></span>
<a name="l00405"></a>00405 <span class="comment">/**</span>
<a name="l00406"></a>00406 <span class="comment"> * Find the TAD for the specified address</span>
<a name="l00407"></a>00407 <span class="comment"> *</span>
<a name="l00408"></a>00408 <span class="comment"> * @param addr   physical address to get TAD for</span>
<a name="l00409"></a>00409 <span class="comment"> *</span>
<a name="l00410"></a>00410 <span class="comment"> * @return TAD number for address.</span>
<a name="l00411"></a>00411 <span class="comment"> */</span>
<a name="l00412"></a>00412 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#aa684791ec44cdb14a8e9b492b41ceac5" title="Find the TAD for the specified address.">cvmx_l2c_address_to_tad</a>(uint64_t <a class="code" href="unioncvmx__l2c__tag.html#af97fa73c00e8f67a103948390668761a">addr</a>);
<a name="l00413"></a>00413 <span class="comment"></span>
<a name="l00414"></a>00414 <span class="comment">/**</span>
<a name="l00415"></a>00415 <span class="comment"> * Returns the cache index for a given physical address</span>
<a name="l00416"></a>00416 <span class="comment"> *</span>
<a name="l00417"></a>00417 <span class="comment"> * @param addr   physical address</span>
<a name="l00418"></a>00418 <span class="comment"> *</span>
<a name="l00419"></a>00419 <span class="comment"> * @return L2 cache index</span>
<a name="l00420"></a>00420 <span class="comment"> */</span>
<a name="l00421"></a>00421 uint32_t <a class="code" href="cvmx-l2c_8c.html#ae5eb21c5840a911648bc1efc714775f7" title="Returns the cache index for a given physical address.">cvmx_l2c_address_to_index</a>(uint64_t <a class="code" href="unioncvmx__l2c__tag.html#af97fa73c00e8f67a103948390668761a">addr</a>);
<a name="l00422"></a>00422 <span class="comment"></span>
<a name="l00423"></a>00423 <span class="comment">/**</span>
<a name="l00424"></a>00424 <span class="comment"> * Decodes TQD L2D single and double-bit errors to the appropriate cache index</span>
<a name="l00425"></a>00425 <span class="comment"> * for the CVMX_CACHE_LTGL2I operation.</span>
<a name="l00426"></a>00426 <span class="comment"> *</span>
<a name="l00427"></a>00427 <span class="comment"> * @param   node    CPU node number</span>
<a name="l00428"></a>00428 <span class="comment"> * @param   tad TAD interface</span>
<a name="l00429"></a>00429 <span class="comment"> *</span>
<a name="l00430"></a>00430 <span class="comment"> * @return  index address to pass to the LTGL2I cache operation (3)</span>
<a name="l00431"></a>00431 <span class="comment"> */</span>
<a name="l00432"></a>00432 uint64_t <a class="code" href="cvmx-l2c_8c.html#a194d98e7dc5b2d841a163dc221a82795" title="Decodes TQD L2D single and double-bit errors to the appropriate cache index for the...">cvmx_l2c_tqdl2d_to_index_7xxx</a>(<span class="keywordtype">int</span> node, <span class="keywordtype">int</span> tad);
<a name="l00433"></a>00433 <span class="comment"></span>
<a name="l00434"></a>00434 <span class="comment">/**</span>
<a name="l00435"></a>00435 <span class="comment"> * Decodes TTG tag single and double-bit errors to the appropriate cache index</span>
<a name="l00436"></a>00436 <span class="comment"> * for the CVMX_CACHE_LTGL2I operation.</span>
<a name="l00437"></a>00437 <span class="comment"> *</span>
<a name="l00438"></a>00438 <span class="comment"> * @param   node    CPU node number</span>
<a name="l00439"></a>00439 <span class="comment"> * @param   tad TAD interface</span>
<a name="l00440"></a>00440 <span class="comment"> * @param   remote  true for remote tag index (78XX only)</span>
<a name="l00441"></a>00441 <span class="comment"> *</span>
<a name="l00442"></a>00442 <span class="comment"> * @return  index address to pass to the LTGL2I cache operation (3)</span>
<a name="l00443"></a>00443 <span class="comment"> *</span>
<a name="l00444"></a>00444 <span class="comment"> * TODO: This code needs to be corrected or validated.</span>
<a name="l00445"></a>00445 <span class="comment"> */</span>
<a name="l00446"></a>00446 uint64_t <a class="code" href="cvmx-l2c_8c.html#a14f46ac3f49e6cb922073a47f05bdd20" title="Decodes TTG tag single and double-bit errors to the appropriate cache index for the...">cvmx_l2c_ttgx_to_index_7xxx</a>(<span class="keywordtype">int</span> node, <span class="keywordtype">int</span> tad, <span class="keywordtype">bool</span> remote);
<a name="l00447"></a>00447 <span class="comment"></span>
<a name="l00448"></a>00448 <span class="comment">/**</span>
<a name="l00449"></a>00449 <span class="comment"> * Returns the L2 tag that will be used for the given physical address</span>
<a name="l00450"></a>00450 <span class="comment"> *</span>
<a name="l00451"></a>00451 <span class="comment"> * @param addr   physical address</span>
<a name="l00452"></a>00452 <span class="comment"> * @return L2 cache tag. Addreses in the LMC hole are not valid.</span>
<a name="l00453"></a>00453 <span class="comment"> * Returns 0xFFFFFFFF if the address specified is in the LMC hole.</span>
<a name="l00454"></a>00454 <span class="comment"> */</span>
<a name="l00455"></a>00455 uint32_t <a class="code" href="cvmx-l2c_8c.html#aab319bb57008cda93d9c37bc845bebbb" title="Returns the L2 tag that will be used for the given physical address.">cvmx_l2c_v2_address_to_tag</a>(uint64_t <a class="code" href="unioncvmx__l2c__tag.html#af97fa73c00e8f67a103948390668761a">addr</a>);
<a name="l00456"></a>00456 <span class="comment"></span>
<a name="l00457"></a>00457 <span class="comment">/**</span>
<a name="l00458"></a>00458 <span class="comment"> * Flushes (and unlocks) the entire L2 cache.</span>
<a name="l00459"></a>00459 <span class="comment"> * IMPORTANT: Must only be run by one core at a time due to use</span>
<a name="l00460"></a>00460 <span class="comment"> * of L2C debug features.</span>
<a name="l00461"></a>00461 <span class="comment"> */</span>
<a name="l00462"></a>00462 <span class="keywordtype">void</span> <a class="code" href="cvmx-l2c_8c.html#a7b32e404fbddda134f1236bdc05675fc" title="Flushes (and unlocks) the entire L2 cache.">cvmx_l2c_flush</a>(<span class="keywordtype">void</span>);
<a name="l00463"></a>00463 <span class="comment"></span>
<a name="l00464"></a>00464 <span class="comment">/**</span>
<a name="l00465"></a>00465 <span class="comment"> * Flushes (and unlocks) the entire L2 cache.  Unlike cvmx_l2c_flush this</span>
<a name="l00466"></a>00466 <span class="comment"> * function also flushes and unlocks the remote L2 cache.</span>
<a name="l00467"></a>00467 <span class="comment"> * IMPORTANT: Must only be run by one core at a time due to use</span>
<a name="l00468"></a>00468 <span class="comment"> * of L2C debug features.</span>
<a name="l00469"></a>00469 <span class="comment"> */</span>
<a name="l00470"></a>00470 <span class="keywordtype">void</span> <a class="code" href="cvmx-l2c_8h.html#ad3d55a2aa70a537c4b4c397eea040451" title="Flushes (and unlocks) the entire L2 cache.">cvmx_l2c_flush_ocx</a>(<span class="keywordtype">void</span>);
<a name="l00471"></a>00471 <span class="comment"></span>
<a name="l00472"></a>00472 <span class="comment">/**</span>
<a name="l00473"></a>00473 <span class="comment"> *</span>
<a name="l00474"></a>00474 <span class="comment"> * @return Returns the size of the L2 cache in bytes,</span>
<a name="l00475"></a>00475 <span class="comment"> * -1 on error (unrecognized model)</span>
<a name="l00476"></a>00476 <span class="comment"> */</span>
<a name="l00477"></a>00477 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#a246b40be5ff22050a466035bf289b9be">cvmx_l2c_get_cache_size_bytes</a>(<span class="keywordtype">void</span>);
<a name="l00478"></a>00478 <span class="comment"></span>
<a name="l00479"></a>00479 <span class="comment">/**</span>
<a name="l00480"></a>00480 <span class="comment"> * Return the number of sets in the L2 Cache</span>
<a name="l00481"></a>00481 <span class="comment"> *</span>
<a name="l00482"></a>00482 <span class="comment"> * @return</span>
<a name="l00483"></a>00483 <span class="comment"> */</span>
<a name="l00484"></a>00484 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#ae99519973f511459f1ec67c97b1a89a2" title="Return the number of sets in the L2 Cache.">cvmx_l2c_get_num_sets</a>(<span class="keywordtype">void</span>);
<a name="l00485"></a>00485 <span class="comment"></span>
<a name="l00486"></a>00486 <span class="comment">/**</span>
<a name="l00487"></a>00487 <span class="comment"> * Return log base 2 of the number of sets in the L2 cache</span>
<a name="l00488"></a>00488 <span class="comment"> * @return</span>
<a name="l00489"></a>00489 <span class="comment"> */</span>
<a name="l00490"></a>00490 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#a410a492416a1c1008e527db1ba80a741" title="Return log base 2 of the number of sets in the L2 cache.">cvmx_l2c_get_set_bits</a>(<span class="keywordtype">void</span>);
<a name="l00491"></a>00491 <span class="comment"></span>
<a name="l00492"></a>00492 <span class="comment">/**</span>
<a name="l00493"></a>00493 <span class="comment"> * Return the number of associations in the L2 Cache</span>
<a name="l00494"></a>00494 <span class="comment"> *</span>
<a name="l00495"></a>00495 <span class="comment"> * @return</span>
<a name="l00496"></a>00496 <span class="comment"> */</span>
<a name="l00497"></a>00497 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#a44caca04f617e523e8eea9077af832be" title="Return the number of associations in the L2 Cache.">cvmx_l2c_get_num_assoc</a>(<span class="keywordtype">void</span>);
<a name="l00498"></a>00498 <span class="comment"></span>
<a name="l00499"></a>00499 <span class="comment">/**</span>
<a name="l00500"></a>00500 <span class="comment"> * Flush a line from the L2 cache</span>
<a name="l00501"></a>00501 <span class="comment"> * This should only be called from one core at a time, as this routine</span>
<a name="l00502"></a>00502 <span class="comment"> * sets the core to the &apos;debug&apos; core in order to flush the line.</span>
<a name="l00503"></a>00503 <span class="comment"> *</span>
<a name="l00504"></a>00504 <span class="comment"> * @param assoc  Association (or way) to flush</span>
<a name="l00505"></a>00505 <span class="comment"> * @param index  Index to flush</span>
<a name="l00506"></a>00506 <span class="comment"> */</span>
<a name="l00507"></a>00507 <span class="keywordtype">void</span> <a class="code" href="cvmx-l2c_8c.html#a0d80f07ec4366a35321d91695277ca3d" title="Flush a line from the L2 cache This should only be called from one core at a time...">cvmx_l2c_flush_line</a>(uint32_t assoc, uint32_t index);
<a name="l00508"></a>00508 <span class="comment"></span>
<a name="l00509"></a>00509 <span class="comment">/**</span>
<a name="l00510"></a>00510 <span class="comment"> * Initialize the BIG address in L2C+DRAM to generate proper error</span>
<a name="l00511"></a>00511 <span class="comment"> * on reading/writing to an non-existant memory location.</span>
<a name="l00512"></a>00512 <span class="comment"> *</span>
<a name="l00513"></a>00513 <span class="comment"> * @param mem_size  Amount of DRAM configured in MB.</span>
<a name="l00514"></a>00514 <span class="comment"> * @param mode      Allow/Disallow reporting errors L2C_INT_SUM[BIGRD,BIGWR].</span>
<a name="l00515"></a>00515 <span class="comment"> */</span>
<a name="l00516"></a>00516 <span class="keywordtype">void</span> <a class="code" href="cvmx-l2c_8c.html#ac4bdb4bf19d625f6e3130901a72cad4b" title="Initialize the BIG address in L2C+DRAM to generate proper error on reading/writing...">cvmx_l2c_set_big_size</a>(uint64_t mem_size, <span class="keywordtype">int</span> mode);
<a name="l00517"></a>00517 <span class="comment"></span>
<a name="l00518"></a>00518 <span class="comment">/**</span>
<a name="l00519"></a>00519 <span class="comment"> * Initialize the BIG address in L2C+DRAM to generate proper error</span>
<a name="l00520"></a>00520 <span class="comment"> * on reading/writing to an non-existant memory location.</span>
<a name="l00521"></a>00521 <span class="comment"> *</span>
<a name="l00522"></a>00522 <span class="comment"> * @param node      OCX CPU node number</span>
<a name="l00523"></a>00523 <span class="comment"> * @param mem_size  Amount of DRAM configured in MB.</span>
<a name="l00524"></a>00524 <span class="comment"> * @param mode      Allow/Disallow reporting errors L2C_INT_SUM[BIGRD,BIGWR].</span>
<a name="l00525"></a>00525 <span class="comment"> */</span>
<a name="l00526"></a>00526 <span class="keywordtype">void</span> <a class="code" href="cvmx-l2c_8c.html#ac5d084289620415e5be7939f1350c0ff" title="Initialize the BIG address in L2C+DRAM to generate proper error on reading/writing...">cvmx_l2c_set_big_size_node</a>(<span class="keywordtype">int</span> node, uint64_t mem_size, <span class="keywordtype">int</span> mode);
<a name="l00527"></a>00527 
<a name="l00528"></a>00528 <span class="preprocessor">#if !defined(CVMX_BUILD_FOR_LINUX_HOST) &amp;&amp; !defined(CVMX_BUILD_FOR_LINUX_KERNEL)</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span>
<a name="l00530"></a>00530 <span class="comment">/*</span>
<a name="l00531"></a>00531 <span class="comment"> * Set maxium number of Virtual IDS allowed in a machine.</span>
<a name="l00532"></a>00532 <span class="comment"> *</span>
<a name="l00533"></a>00533 <span class="comment"> * @param nvid  Number of virtial ids allowed in a machine.</span>
<a name="l00534"></a>00534 <span class="comment"> * @return      Return 0 on success or -1 on failure.</span>
<a name="l00535"></a>00535 <span class="comment"> */</span>
<a name="l00536"></a>00536 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#ab5bebbe37a4a7134597983e8a4b01335" title="Set maxium number of Virtual IDs allowed in a machine.">cvmx_l2c_vrt_set_max_virtids</a>(<span class="keywordtype">int</span> nvid);
<a name="l00537"></a>00537 <span class="comment"></span>
<a name="l00538"></a>00538 <span class="comment">/**</span>
<a name="l00539"></a>00539 <span class="comment"> * Get maxium number of virtual IDs allowed in a machine.</span>
<a name="l00540"></a>00540 <span class="comment"> *</span>
<a name="l00541"></a>00541 <span class="comment"> * @return  Return number of virtual machine IDs. Return -1 on failure.</span>
<a name="l00542"></a>00542 <span class="comment"> */</span>
<a name="l00543"></a>00543 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#a6ea76d03c4b2a973e4c47a25e30fd543" title="Get maxium number of virtual IDs allowed in a machine.">cvmx_l2c_vrt_get_max_virtids</a>(<span class="keywordtype">void</span>);
<a name="l00544"></a>00544 <span class="comment"></span>
<a name="l00545"></a>00545 <span class="comment">/**</span>
<a name="l00546"></a>00546 <span class="comment"> * Set the maxium size of memory space to be allocated for virtualization.</span>
<a name="l00547"></a>00547 <span class="comment"> *</span>
<a name="l00548"></a>00548 <span class="comment"> * @param memsz     Size of the virtual memory in GB</span>
<a name="l00549"></a>00549 <span class="comment"> * @return          Return 0 on success or -1 on failure.</span>
<a name="l00550"></a>00550 <span class="comment"> */</span>
<a name="l00551"></a>00551 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#ae42e7736a4e21c9c696d15e3842878e8" title="Set the maxium size of memory space to be allocated for virtualization.">cvmx_l2c_vrt_set_max_memsz</a>(<span class="keywordtype">int</span> memsz);
<a name="l00552"></a>00552 <span class="comment"></span>
<a name="l00553"></a>00553 <span class="comment">/**</span>
<a name="l00554"></a>00554 <span class="comment"> * Set a Virtual ID to a set of cores.</span>
<a name="l00555"></a>00555 <span class="comment"> *</span>
<a name="l00556"></a>00556 <span class="comment"> * @param virtid    Assign virtid to a set of cores.</span>
<a name="l00557"></a>00557 <span class="comment"> * @param coremask  The group of cores to assign a unique virtual id.</span>
<a name="l00558"></a>00558 <span class="comment"> * @return          Return 0 on success, otherwise -1.</span>
<a name="l00559"></a>00559 <span class="comment"> */</span>
<a name="l00560"></a>00560 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#a5ccda8d859ff4200337bfa18d5076b46" title="Set a Virtual ID to a set of cores.">cvmx_l2c_vrt_assign_virtid</a>(<span class="keywordtype">int</span> virtid, uint32_t <a class="code" href="cvmx-coremask_8c.html#a7f11167512bd1be96db8d341ed67ba3e" title="coremask specified for barrier">coremask</a>);
<a name="l00561"></a>00561 <span class="comment"></span>
<a name="l00562"></a>00562 <span class="comment">/**</span>
<a name="l00563"></a>00563 <span class="comment"> * Remove a virt id assigned to a set of cores. Update the virtid mask and</span>
<a name="l00564"></a>00564 <span class="comment"> * virtid stored for each core.</span>
<a name="l00565"></a>00565 <span class="comment"> *</span>
<a name="l00566"></a>00566 <span class="comment"> * @param virtid  Remove the specified Virtualization machine ID.</span>
<a name="l00567"></a>00567 <span class="comment"> */</span>
<a name="l00568"></a>00568 <span class="keywordtype">void</span> <a class="code" href="cvmx-l2c_8c.html#a1417dbb398d437db42580246213cc840" title="Remove a virt id assigned to a set of cores.">cvmx_l2c_vrt_remove_virtid</a>(<span class="keywordtype">int</span> virtid);
<a name="l00569"></a>00569 <span class="comment"></span>
<a name="l00570"></a>00570 <span class="comment">/**</span>
<a name="l00571"></a>00571 <span class="comment"> * Block a memory region to be updated by a set of virtids.</span>
<a name="l00572"></a>00572 <span class="comment"> *</span>
<a name="l00573"></a>00573 <span class="comment"> * @param start_addr   Starting address of memory region</span>
<a name="l00574"></a>00574 <span class="comment"> * @param size         Size of the memory to protect</span>
<a name="l00575"></a>00575 <span class="comment"> * @param mode         Allow/Disallow write access</span>
<a name="l00576"></a>00576 <span class="comment"> *                        = 0,  Allow write access by virtid</span>
<a name="l00577"></a>00577 <span class="comment"> *                        = 1,  Disallow write access by virtid</span>
<a name="l00578"></a>00578 <span class="comment"> */</span>
<a name="l00579"></a>00579 <span class="keywordtype">int</span> <a class="code" href="cvmx-l2c_8c.html#a5687830322c3c4dc53016c7b356fb45b" title="Block a memory region to be updated for a given virtual id.">cvmx_l2c_vrt_memprotect</a>(uint64_t start_addr, <span class="keywordtype">int</span> size, <span class="keywordtype">int</span> virtid, <span class="keywordtype">int</span> mode);
<a name="l00580"></a>00580 <span class="comment"></span>
<a name="l00581"></a>00581 <span class="comment">/**</span>
<a name="l00582"></a>00582 <span class="comment"> * Enable virtualization.</span>
<a name="l00583"></a>00583 <span class="comment"> */</span>
<a name="l00584"></a>00584 <span class="keywordtype">void</span> <a class="code" href="cvmx-l2c_8c.html#a15a33f262eb91c2f00634eeeab758d08" title="Enable virtualization.">cvmx_l2c_vrt_enable</a>(<span class="keywordtype">int</span> mode);
<a name="l00585"></a>00585 <span class="comment"></span>
<a name="l00586"></a>00586 <span class="comment">/**</span>
<a name="l00587"></a>00587 <span class="comment"> * Disable virtualization.</span>
<a name="l00588"></a>00588 <span class="comment"> */</span>
<a name="l00589"></a>00589 <span class="keywordtype">void</span> <a class="code" href="cvmx-l2c_8c.html#a031082435f039868f34f097645dc1171" title="Disable virtualization.">cvmx_l2c_vrt_disable</a>(<span class="keywordtype">void</span>);
<a name="l00590"></a>00590 
<a name="l00591"></a>00591 <span class="preprocessor">#endif </span><span class="comment">/* CVMX_BUILD_FOR_LINUX_HOST */</span>
<a name="l00592"></a>00592 
<a name="l00593"></a>00593 <span class="preprocessor">#endif </span><span class="comment">/* __CVMX_L2C_H__ */</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
