IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.38   0.02    0.88     148 K    987 K    0.85    0.36    0.00    0.00     8960       10        2     70
   1    1     0.03   0.03   1.20    1.20      31 M     37 M    0.15    0.22    0.09    0.11     1120     4047       17     55
   2    0     0.00   0.75   0.01    0.60      58 K    369 K    0.84    0.30    0.00    0.01     1736        3        0     69
   3    1     0.06   0.05   1.20    1.20      29 M     36 M    0.19    0.28    0.05    0.06     1456     4177        8     55
   4    0     0.00   0.64   0.00    0.60      26 K    224 K    0.88    0.31    0.00    0.01      336        1        0     69
   5    1     0.06   0.05   1.20    1.20      29 M     36 M    0.18    0.26    0.05    0.06     1792     3935        5     56
   6    0     0.00   0.59   0.00    0.60      26 K    221 K    0.88    0.24    0.00    0.01      112        0        0     69
   7    1     0.04   0.04   1.09    1.20      24 M     30 M    0.21    0.24    0.06    0.08     3080     4717        4     55
   8    0     0.00   0.67   0.01    0.61      47 K    351 K    0.87    0.26    0.00    0.01     1176        1        0     69
   9    1     0.03   0.39   0.07    0.60     906 K   2676 K    0.66    0.16    0.00    0.01      336      117       38     57
  10    0     0.00   0.52   0.00    0.60      12 K    117 K    0.90    0.21    0.00    0.01      336        1        0     68
  11    1     0.05   0.04   1.20    1.20      32 M     38 M    0.15    0.24    0.07    0.08     1568     2930       20     54
  12    0     0.00   0.45   0.00    0.60      35 K    272 K    0.87    0.14    0.00    0.02      672        0        1     70
  13    1     0.04   0.03   1.20    1.20      33 M     39 M    0.15    0.21    0.09    0.10     1736     2791       40     54
  14    0     0.00   0.67   0.00    0.60      16 K    146 K    0.89    0.21    0.00    0.01     1288        1        0     70
  15    1     0.04   0.03   1.20    1.20      33 M     39 M    0.15    0.22    0.09    0.11     2072     2923        4     54
  16    0     0.00   0.38   0.00    0.60      11 K    131 K    0.91    0.14    0.00    0.02      336        1        0     69
  17    1     0.08   0.07   1.16    1.20      24 M     31 M    0.21    0.28    0.03    0.04     3416     4893        7     55
  18    0     0.00   0.35   0.00    0.60      10 K    130 K    0.92    0.19    0.00    0.01      616        0        1     69
  19    1     0.05   0.05   1.13    1.20      24 M     30 M    0.21    0.26    0.05    0.06     2240     4537        9     56
  20    0     0.00   0.44   0.00    0.60      10 K    130 K    0.92    0.21    0.00    0.01     1064        2        0     70
  21    1     0.06   0.05   1.09    1.20      24 M     30 M    0.20    0.25    0.04    0.05     3696     4583       48     55
  22    0     0.00   0.39   0.00    0.60      10 K    126 K    0.92    0.20    0.00    0.01      112        0        0     71
  23    1     0.04   0.03   1.09    1.20      24 M     30 M    0.20    0.23    0.06    0.08     4816     5412       17     56
  24    0     0.09   1.78   0.05    1.09      52 K    925 K    0.94    0.58    0.00    0.00    10080        7        1     70
  25    1     0.05   0.05   1.10    1.20      23 M     29 M    0.20    0.27    0.05    0.06     4760     4864       47     55
  26    0     0.00   0.86   0.01    0.60      38 K    326 K    0.88    0.36    0.00    0.01     1512        3        0     69
  27    1     0.03   0.02   1.20    1.20      34 M     40 M    0.13    0.22    0.12    0.14      504     2784       40     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.27   0.01    0.81     505 K   4463 K    0.89    0.38    0.00    0.00    28336       30        3     61
 SKT    1     0.05   0.04   1.08    1.19     372 M    454 M    0.18    0.24    0.06    0.07    32592    52710      304     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     373 M    459 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7880 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.68 %

 C1 core residency: 6.73 %; C3 core residency: 0.28 %; C6 core residency: 47.31 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5058 M   5057 M   |    5%     5%   
 SKT    1     4967 M   4968 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.30     0.11     204.62       8.76         182.02
 SKT   1    49.02    32.34     375.66      22.19         401.65
---------------------------------------------------------------------------------------------------------------
       *    49.33    32.45     580.28      30.95         402.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.32   0.02    0.87     159 K   1212 K    0.87    0.30    0.00    0.00     7448       11        2     70
   1    1     0.05   0.04   1.20    1.20      32 M     38 M    0.16    0.24    0.07    0.08     2688     4083       48     55
   2    0     0.03   1.61   0.02    0.92      41 K    494 K    0.92    0.48    0.00    0.00     4872        8        1     69
   3    1     0.05   0.04   1.20    1.20      30 M     37 M    0.17    0.25    0.06    0.08     2744     4059        3     55
   4    0     0.07   1.67   0.04    1.01      59 K    955 K    0.94    0.57    0.00    0.00     7560       12        2     70
   5    1     0.05   0.04   1.20    1.20      31 M     38 M    0.17    0.25    0.07    0.08     3080     4208       15     55
   6    0     0.00   0.73   0.01    0.60      28 K    275 K    0.90    0.32    0.00    0.01      840        1        1     69
   7    1     0.06   0.05   1.15    1.20      25 M     31 M    0.19    0.29    0.04    0.05     2968     4378        4     55
   8    0     0.00   0.69   0.01    0.60      27 K    248 K    0.89    0.32    0.00    0.01      784        3        0     68
   9    1     0.06   0.41   0.14    0.62    1615 K   2675 K    0.40    0.40    0.00    0.00      448      104        8     56
  10    0     0.00   0.69   0.01    0.60      29 K    294 K    0.90    0.31    0.00    0.01     1008        1        0     68
  11    1     0.02   0.02   1.20    1.20      36 M     42 M    0.13    0.20    0.14    0.17     1344     2998        2     54
  12    0     0.00   0.62   0.00    0.60      25 K    256 K    0.90    0.28    0.00    0.01      952        1        0     69
  13    1     0.05   0.04   1.20    1.20      33 M     39 M    0.16    0.24    0.06    0.07     2016     2516       58     54
  14    0     0.00   0.66   0.00    0.60      17 K    176 K    0.90    0.33    0.00    0.01     1008        2        0     70
  15    1     0.03   0.02   1.20    1.20      35 M     40 M    0.13    0.21    0.13    0.15     1232     3799        1     54
  16    0     0.00   0.57   0.00    0.60      43 K    414 K    0.90    0.16    0.00    0.02      392        1        0     70
  17    1     0.05   0.05   1.03    1.20      24 M     29 M    0.19    0.25    0.05    0.06     2408     4404       16     54
  18    0     0.01   0.55   0.01    0.60     106 K   1039 K    0.90    0.08    0.00    0.02     1624        3        0     70
  19    1     0.04   0.04   1.09    1.20      24 M     31 M    0.21    0.25    0.06    0.08     2576     4150        8     56
  20    0     0.00   0.46   0.01    0.60      52 K    529 K    0.90    0.10    0.00    0.02      280        1        0     70
  21    1     0.04   0.04   1.06    1.20      24 M     30 M    0.20    0.25    0.05    0.07     3752     4362       46     55
  22    0     0.00   0.35   0.00    0.60      15 K    190 K    0.92    0.15    0.00    0.02      560        1        0     70
  23    1     0.06   0.05   1.16    1.20      25 M     32 M    0.21    0.28    0.04    0.05     2968     4980        6     55
  24    0     0.00   0.45   0.00    0.60      49 K    205 K    0.76    0.30    0.00    0.01     2520        4        2     70
  25    1     0.05   0.05   1.06    1.20      23 M     29 M    0.20    0.27    0.04    0.06     3360     4401       22     55
  26    0     0.01   0.53   0.01    0.60     115 K   1090 K    0.89    0.09    0.00    0.02      616        1        1     69
  27    1     0.06   0.05   1.20    1.20      33 M     39 M    0.16    0.25    0.06    0.07     1624     2979        5     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.16   0.01    0.77     772 K   7384 K    0.90    0.31    0.00    0.00    30464       50        7     61
 SKT    1     0.05   0.04   1.08    1.19     382 M    464 M    0.18    0.25    0.06    0.07    33208    51421      242     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.18     383 M    471 M    0.19    0.25    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8521 M ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.82 %

 C1 core residency: 7.54 %; C3 core residency: 0.32 %; C6 core residency: 46.32 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5187 M   5192 M   |    5%     5%   
 SKT    1     5074 M   5073 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.37     0.13     209.83       8.96         191.94
 SKT   1    50.00    32.89     383.15      22.51         400.48
---------------------------------------------------------------------------------------------------------------
       *    50.37    33.02     592.98      31.47         401.38
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   1.58   0.04    0.98     102 K   1068 K    0.90    0.46    0.00    0.00    11144       12        4     70
   1    1     0.05   0.04   1.20    1.20      32 M     38 M    0.17    0.26    0.07    0.08     2296     4215       30     55
   2    0     0.04   1.76   0.02    0.96      44 K    560 K    0.92    0.52    0.00    0.00     5432        6        2     69
   3    1     0.06   0.05   1.20    1.20      30 M     37 M    0.19    0.28    0.05    0.06     2800     3907       65     55
   4    0     0.00   0.61   0.01    0.60      37 K    359 K    0.90    0.23    0.00    0.01     1904        4        0     70
   5    1     0.04   0.03   1.20    1.20      33 M     39 M    0.16    0.23    0.09    0.11     4032     4549        1     55
   6    0     0.00   0.67   0.01    0.60      47 K    407 K    0.88    0.25    0.00    0.01      616        1        1     69
   7    1     0.04   0.04   1.09    1.20      24 M     31 M    0.23    0.25    0.06    0.08     2632     4345        8     55
   8    0     0.03   1.56   0.02    0.93      39 K    513 K    0.92    0.49    0.00    0.00     6272        7        2     65
   9    1     0.02   0.33   0.05    0.60     462 K   1185 K    0.61    0.11    0.00    0.01      280       92        8     56
  10    0     0.00   0.71   0.00    0.60      21 K    224 K    0.90    0.34    0.00    0.01      560        0        0     68
  11    1     0.03   0.02   1.20    1.20      37 M     42 M    0.13    0.20    0.15    0.17     1904     3278        5     54
  12    0     0.00   0.69   0.00    0.60      24 K    234 K    0.90    0.28    0.00    0.01      280        0        1     69
  13    1     0.07   0.06   1.20    1.20      32 M     39 M    0.16    0.28    0.05    0.06     1904     2624       43     53
  14    0     0.00   0.56   0.01    0.60      82 K    786 K    0.89    0.15    0.00    0.02      784        5        1     69
  15    1     0.03   0.02   1.20    1.20      36 M     41 M    0.13    0.21    0.13    0.15     2128     2995        1     54
  16    0     0.00   0.49   0.01    0.60     109 K   1107 K    0.90    0.11    0.00    0.02      168        4        0     70
  17    1     0.03   0.03   0.92    1.20      22 M     27 M    0.17    0.21    0.08    0.10     1624     4317       91     55
  18    0     0.01   0.56   0.01    0.60     105 K   1046 K    0.90    0.08    0.00    0.02     1568        2        1     70
  19    1     0.07   0.06   1.18    1.20      25 M     32 M    0.22    0.30    0.04    0.05     2800     4047       87     55
  20    0     0.00   0.44   0.00    0.60      62 K    421 K    0.85    0.12    0.00    0.02      952        3        2     70
  21    1     0.05   0.05   1.05    1.20      24 M     30 M    0.21    0.25    0.04    0.06     3024     4161       29     55
  22    0     0.00   0.40   0.00    0.60      17 K    210 K    0.92    0.20    0.00    0.01      504        1        0     70
  23    1     0.06   0.06   1.15    1.20      26 M     33 M    0.21    0.28    0.04    0.05     2800     4896        5     55
  24    0     0.00   0.41   0.00    0.60      20 K    236 K    0.91    0.13    0.00    0.02      952        1        1     71
  25    1     0.06   0.06   1.05    1.20      23 M     29 M    0.20    0.28    0.04    0.05     3304     4226       55     55
  26    0     0.00   0.43   0.00    0.60    9648      127 K    0.92    0.23    0.00    0.01      728        2        0     70
  27    1     0.05   0.04   1.20    1.20      33 M     39 M    0.15    0.26    0.06    0.07     1232     2568        7     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.17   0.01    0.76     725 K   7306 K    0.90    0.29    0.00    0.00    31864       48       15     61
 SKT    1     0.05   0.04   1.06    1.20     383 M    466 M    0.18    0.25    0.06    0.07    32760    50220      435     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.19     384 M    473 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8325 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.09 %

 C1 core residency: 7.21 %; C3 core residency: 0.47 %; C6 core residency: 47.23 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5109 M   5120 M   |    5%     5%   
 SKT    1     4997 M   4995 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.35     0.10     205.30       8.72         194.05
 SKT   1    48.91    32.30     373.68      22.06         401.99
---------------------------------------------------------------------------------------------------------------
       *    49.26    32.40     578.99      30.78         401.98
