$date
	Wed Oct 11 23:54:48 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_t $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module M1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( cin $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var wire 1 ) tmp1 $end
$var wire 1 * tmp2 $end
$var wire 1 + tmp3 $end
$scope module M1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var reg 1 , carry $end
$var reg 1 - sum $end
$upscope $end
$scope module M2 $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var reg 1 . carry $end
$var reg 1 / sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1/
1"
1%
1(
#200
1-
1)
0%
0(
1$
1'
#300
1!
1.
1+
0/
0"
1%
1(
#400
0!
0.
0+
1/
1"
0%
0(
0$
0'
1#
1&
#500
1!
1.
1+
0/
0"
1%
1(
#600
0.
0+
1,
1*
0-
0)
0%
0(
1$
1'
#700
1/
1"
1%
1(
#800
