m = 4
n = 4
p = 4
test pass

C:\Xilinx\SoC\matrixmul\solution1\sim\verilog>set PATH= 

C:\Xilinx\SoC\matrixmul\solution1\sim\verilog>call C:/Xilinx/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_matrixmul_top glbl -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s matrixmul -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matrixmul_top glbl -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrixmul -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/SoC/matrixmul/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/SoC/matrixmul/solution1/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/SoC/matrixmul/solution1/sim/verilog/AESL_automem_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_AB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/SoC/matrixmul/solution1/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/SoC/matrixmul/solution1/sim/verilog/matrixmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrixmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/SoC/matrixmul/solution1/sim/verilog/matrixmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/SoC/matrixmul/solution1/sim/verilog/matrixmul_mac_mulbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mac_mulbkb_DSP48_0
INFO: [VRFC 10-311] analyzing module matrixmul_mac_mulbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrixmul_mac_mulbkb_DSP48_0
Compiling module xil_defaultlib.matrixmul_mac_mulbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.matrixmul
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_AB
Compiling module xil_defaultlib.apatb_matrixmul_top
Compiling module work.glbl
Built simulation snapshot matrixmul

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/SoC/matrixmul/solution1/sim/verilog/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 28 16:18:30 2023...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source matrixmul.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set AB_group [add_wave_group AB(memory) -into $cinoutgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/AB_q0 -into $AB_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/AB_d0 -into $AB_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/AB_we0 -into $AB_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/AB_ce0 -into $AB_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/AB_address0 -into $AB_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set B_group [add_wave_group B(memory) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/B_q0 -into $B_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/B_ce0 -into $B_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/B_address0 -into $B_group -radix hex
## set A_group [add_wave_group A(memory) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/A_q0 -into $A_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/A_ce0 -into $A_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/A_address0 -into $A_group -radix hex
## set lp_group [add_wave_group lp(wire) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/lp -into $lp_group -radix hex
## set ln_group [add_wave_group ln(wire) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ln -into $ln_group -radix hex
## set lm_group [add_wave_group lm(wire) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/lm -into $lm_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_lm -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_ln -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_lp -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_B -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_AB -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_AB_group [add_wave_group AB(memory) -into $tbcinoutgroup]
## add_wave /apatb_matrixmul_top/AB_q0 -into $tb_AB_group -radix hex
## add_wave /apatb_matrixmul_top/AB_d0 -into $tb_AB_group -radix hex
## add_wave /apatb_matrixmul_top/AB_we0 -into $tb_AB_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AB_ce0 -into $tb_AB_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AB_address0 -into $tb_AB_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_B_group [add_wave_group B(memory) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/B_q0 -into $tb_B_group -radix hex
## add_wave /apatb_matrixmul_top/B_ce0 -into $tb_B_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/B_address0 -into $tb_B_group -radix hex
## set tb_A_group [add_wave_group A(memory) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/A_q0 -into $tb_A_group -radix hex
## add_wave /apatb_matrixmul_top/A_ce0 -into $tb_A_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/A_address0 -into $tb_A_group -radix hex
## set tb_lp_group [add_wave_group lp(wire) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/lp -into $tb_lp_group -radix hex
## set tb_ln_group [add_wave_group ln(wire) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/ln -into $tb_ln_group -radix hex
## set tb_lm_group [add_wave_group lm(wire) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/lm -into $tb_lm_group -radix hex
## save_wave_config matrixmul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "2725000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2765 ns : File "C:/Xilinx/SoC/matrixmul/solution1/sim/verilog/matrixmul.autotb.v" Line 502
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr 28 16:18:35 2023...
m = 4
n = 4
p = 4
test pass
