\section{Introduction}
The goal of this project was to build a synthesizable module for a CAM on an FPGA using modern HDL tools as well as designing a state machine for the CAM to communicate with