# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_Modules_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/brian/OneDrive\ -\ Estudiantes\ ITCR/TEC/Semestre\ 7/Arquitectura\ de\ Computadores\ 1/Proyecto\ 1/QuartusProject_1 {C:/Users/brian/OneDrive - Estudiantes ITCR/TEC/Semestre 7/Arquitectura de Computadores 1/Proyecto 1/QuartusProject_1/signextend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:14 on Jun 22,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/brian/OneDrive - Estudiantes ITCR/TEC/Semestre 7/Arquitectura de Computadores 1/Proyecto 1/QuartusProject_1" C:/Users/brian/OneDrive - Estudiantes ITCR/TEC/Semestre 7/Arquitectura de Computadores 1/Proyecto 1/QuartusProject_1/signextend.sv 
# -- Compiling module signextend
# 
# Top level modules:
# 	signextend
# End time: 20:24:14 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/brian/OneDrive\ -\ Estudiantes\ ITCR/TEC/Semestre\ 7/Arquitectura\ de\ Computadores\ 1/Proyecto\ 1/QuartusProject_1 {C:/Users/brian/OneDrive - Estudiantes ITCR/TEC/Semestre 7/Arquitectura de Computadores 1/Proyecto 1/QuartusProject_1/signextend_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:14 on Jun 22,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/brian/OneDrive - Estudiantes ITCR/TEC/Semestre 7/Arquitectura de Computadores 1/Proyecto 1/QuartusProject_1" C:/Users/brian/OneDrive - Estudiantes ITCR/TEC/Semestre 7/Arquitectura de Computadores 1/Proyecto 1/QuartusProject_1/signextend_tb.sv 
# -- Compiling module signextend_tb
# 
# Top level modules:
# 	signextend_tb
# End time: 20:24:14 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.signextend_tb
# vsim work.signextend_tb 
# Start time: 20:24:36 on Jun 22,2020
# Loading sv_std.std
# Loading work.signextend_tb
# Loading work.signextend
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:proc:11: ::QStructure::sort .main_pane.structure 0 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
# End time: 20:24:51 on Jun 22,2020, Elapsed time: 0:00:15
# Errors: 14, Warnings: 0
