#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001cddbfd6550 .scope package, "$unit" "$unit" 2 1;
 .timescale -6 -6;
S_000001cddbfd66e0 .scope module, "register_synchronous_reset_write_en" "register_synchronous_reset_write_en" 3 1;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset_synchronous";
    .port_info 3 /INPUT 4 "inp_reg";
    .port_info 4 /OUTPUT 4 "out_reg";
P_000001cddbfd8d20 .param/l "W" 0 3 1, +C4<00000000000000000000000000000100>;
o000001cddc096fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001cddbfd6c10_0 .net "clk", 0 0, o000001cddc096fd8;  0 drivers
o000001cddc097008 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001cddbfdeb00_0 .net "inp_reg", 3 0, o000001cddc097008;  0 drivers
v000001cddbfdeba0_0 .var "out_reg", 3 0;
o000001cddc097068 .functor BUFZ 1, C4<z>; HiZ drive
v000001cddbfdec40_0 .net "reset_synchronous", 0 0, o000001cddc097068;  0 drivers
o000001cddc097098 .functor BUFZ 1, C4<z>; HiZ drive
v000001cddbfdece0_0 .net "write_enable", 0 0, o000001cddc097098;  0 drivers
E_000001cddbfd8920 .event posedge, v000001cddbfd6c10_0;
    .scope S_000001cddbfd66e0;
T_0 ;
    %wait E_000001cddbfd8920;
    %load/vec4 v000001cddbfdec40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cddbfdeba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cddbfdec40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v000001cddbfdece0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001cddbfdeb00_0;
    %assign/vec4 v000001cddbfdeba0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_1_Warming_Up_for_Computer_Design/RegisterSynchronousResetWriteEnable/tests/../hdl/register_synchronous_reset_write_en.v";
