\BOOKMARK [0][-]{section*.5}{List of Figures}{}% 1
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 2
\BOOKMARK [1][-]{section.1.1}{Motivation}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.2}{Problem Definition}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.3}{Contributions}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.4}{Thesis Organization}{chapter.1}% 6
\BOOKMARK [0][-]{chapter.2}{Literature Review}{}% 7
\BOOKMARK [1][-]{section.2.1}{Previous Work}{chapter.2}% 8
\BOOKMARK [0][-]{chapter.3}{Designing the CLB}{}% 9
\BOOKMARK [1][-]{section.3.1}{Overview}{chapter.3}% 10
\BOOKMARK [1][-]{section.3.2}{CLB architecture: area estimation}{chapter.3}% 11
\BOOKMARK [1][-]{section.3.3}{CLB architecture: delay estimation}{chapter.3}% 12
\BOOKMARK [1][-]{section.3.4}{CLB schematic}{chapter.3}% 13
\BOOKMARK [1][-]{section.3.5}{Simulation Setup}{chapter.3}% 14
\BOOKMARK [1][-]{section.3.6}{Summary}{chapter.3}% 15
\BOOKMARK [0][-]{chapter.4}{Designing the Switch Matrix}{}% 16
\BOOKMARK [1][-]{section.4.1}{Overview}{chapter.4}% 17
\BOOKMARK [1][-]{section.4.2}{Switch Matrix type}{chapter.4}% 18
\BOOKMARK [1][-]{section.4.3}{Describing the FPGA in VTR}{chapter.4}% 19
\BOOKMARK [1][-]{section.4.4}{Deciding CLB pinout}{chapter.4}% 20
\BOOKMARK [1][-]{section.4.5}{Deciding channel width}{chapter.4}% 21
\BOOKMARK [1][-]{section.4.6}{Summary}{chapter.4}% 22
\BOOKMARK [0][-]{chapter.5}{Designing the I/O Block}{}% 23
\BOOKMARK [1][-]{section.5.1}{Overview}{chapter.5}% 24
\BOOKMARK [1][-]{section.5.2}{I/O Block architecture}{chapter.5}% 25
\BOOKMARK [1][-]{section.5.3}{Describing the I/O Block in VTR}{chapter.5}% 26
\BOOKMARK [1][-]{section.5.4}{Summary}{chapter.5}% 27
\BOOKMARK [0][-]{chapter.6}{Programmability of the FPGA}{}% 28
\BOOKMARK [1][-]{section.6.1}{Overview}{chapter.6}% 29
\BOOKMARK [1][-]{section.6.2}{Configuration memory architecture}{chapter.6}% 30
\BOOKMARK [1][-]{section.6.3}{Sizing a memory cell}{chapter.6}% 31
\BOOKMARK [1][-]{section.6.4}{Designing the row decoder}{chapter.6}% 32
\BOOKMARK [1][-]{section.6.5}{Designing the column decoder}{chapter.6}% 33
\BOOKMARK [1][-]{section.6.6}{Hot-swapping and partial reconfiguration}{chapter.6}% 34
\BOOKMARK [1][-]{section.6.7}{Summary}{chapter.6}% 35
\BOOKMARK [0][-]{chapter.7}{Results \046 Discussion}{}% 36
\BOOKMARK [1][-]{section.7.1}{Results}{chapter.7}% 37
\BOOKMARK [1][-]{section.7.2}{Discussion}{chapter.7}% 38
\BOOKMARK [0][-]{chapter.8}{Conclusion}{}% 39
\BOOKMARK [1][-]{section.8.1}{Conclusion}{chapter.8}% 40
\BOOKMARK [1][-]{section.8.2}{Scope for Future Research}{chapter.8}% 41
\BOOKMARK [0][-]{chapter*.87}{Bibliography}{}% 42
\BOOKMARK [0][-]{appendix*.88}{Appendix A}{}% 43
\BOOKMARK [1][-]{section*.89}{A.I \040Architecture XML file of our FPGA}{appendix*.88}% 44
\BOOKMARK [1][-]{section*.91}{A.II \040Bitstream to binary stimulus - script}{appendix*.88}% 45
\BOOKMARK [1][-]{section*.93}{A.III \040binary sequences to .scs - script }{appendix*.88}% 46
\BOOKMARK [1][-]{section*.95}{A.IV \040.scs for D Flip Flop}{appendix*.88}% 47
\BOOKMARK [1][-]{section*.97}{A.V \040Decoder SKILL code}{appendix*.88}% 48
