
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000219                       # Number of seconds simulated
sim_ticks                                   219360000                       # Number of ticks simulated
final_tick                                  219360000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70852                       # Simulator instruction rate (inst/s)
host_op_rate                                   129900                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               91671891                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449452                       # Number of bytes of host memory used
host_seconds                                     2.39                       # Real time elapsed on the host
sim_insts                                      169539                       # Number of instructions simulated
sim_ops                                        310835                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    219360000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          96576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         188608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             285184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           36160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          565                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                565                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         440262582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         859810357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1300072939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    440262582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        440262582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164843180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164843180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164843180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        440262582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        859810357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1464916120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000040638250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           94                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           94                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10009                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1441                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1561                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4457                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1561                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 281792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   97920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  285248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                99904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     54                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     219358000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4457                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1561                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    317.900757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.969208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.135375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          382     32.13%     32.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          289     24.31%     56.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          164     13.79%     70.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           91      7.65%     77.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           52      4.37%     82.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      2.69%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      1.85%     86.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.93%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          134     11.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1189                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           94                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.680851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.979248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.568365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             54     57.45%     57.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            25     26.60%     84.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6      6.38%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5      5.32%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      2.13%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      1.06%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            94                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           94                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.276596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.256961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.847568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               83     88.30%     88.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.13%     90.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      5.32%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      3.19%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            94                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       188352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        97920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 425966447.848285973072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 858643326.039387345314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 446389496.717724323273                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1561                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54831000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    102901500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5004302500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36311.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34917.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3205831.20                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     75176250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               157732500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22015000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17073.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35823.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1284.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       446.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1300.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    455.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3545                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1191                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36450.32                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6033300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3191595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19999140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5601060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             38651700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               369600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        60035820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          759360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              151851495                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            692.247880                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            133516750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       141500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      1973250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      78286500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    131678750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2513280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1320660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11431140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2385540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             33530820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1250400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        56875170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         6852480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              133369410                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            607.993299                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            142584500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2067500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       7280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     17845750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      67428000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    124738750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    219360000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   82680                       # Number of BP lookups
system.cpu.branchPred.condPredicted             82680                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7202                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                42015                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1554                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                343                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           42015                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31690                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10325                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1683                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    219360000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       66945                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       17472                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           625                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    219360000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    219360000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       45657                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           378                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       219360000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           438721                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              86062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         382420                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       82680                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              33244                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        263179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   14806                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1828                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           99                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     45391                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2880                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             358869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.001903                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.204909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   244081     68.01%     68.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4131      1.15%     69.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6323      1.76%     70.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    13508      3.76%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6076      1.69%     76.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10382      2.89%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3779      1.05%     80.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2480      0.69%     81.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    68109     18.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               358869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.188457                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.871670                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    70873                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                186330                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     81659                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 12604                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7403                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 654814                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7403                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    77875                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  131197                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5081                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     85627                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 51686                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 623441                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3058                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11691                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    292                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  35950                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              783185                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1596986                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           944051                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             23956                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                389954                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   393231                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                161                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            117                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     51913                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                77564                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               21639                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1039                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              324                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     573525                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 276                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    485076                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1699                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          262965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       394043                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            212                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        358869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.351680                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.192025                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              231595     64.53%     64.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               22437      6.25%     70.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               16777      4.67%     75.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               20052      5.59%     81.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               20609      5.74%     86.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               17850      4.97%     91.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               15055      4.20%     95.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9039      2.52%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5455      1.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          358869                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7970     82.92%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    21      0.22%     83.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.16%     83.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.19%     83.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.02%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                21      0.22%     83.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               27      0.28%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    864      8.99%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   590      6.14%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                34      0.35%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               48      0.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4689      0.97%      0.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                383035     78.96%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  120      0.02%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1911      0.39%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1459      0.30%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.01%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  618      0.13%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1501      0.31%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1526      0.31%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 855      0.18%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                675      0.14%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             306      0.06%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              69      0.01%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            268      0.06%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                66698     13.75%     95.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               17340      3.57%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3034      0.63%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            908      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 485076                       # Type of FU issued
system.cpu.iq.rate                           1.105659                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        9612                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019815                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1316363                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            814934                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       448054                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               23969                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              21892                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        10886                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 477999                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   12000                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3104                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        35298                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7895                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           588                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7403                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   88190                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3697                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              573801                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               395                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 77564                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                21639                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                162                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    672                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2660                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             64                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2123                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6817                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 8940                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                470309                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 66878                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14767                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        84336                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    45836                       # Number of branches executed
system.cpu.iew.exec_stores                      17458                       # Number of stores executed
system.cpu.iew.exec_rate                     1.072000                       # Inst execution rate
system.cpu.iew.wb_sent                         462545                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        458940                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    360560                       # num instructions producing a value
system.cpu.iew.wb_consumers                    591089                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.046086                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.609993                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          263005                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7354                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       318490                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.975965                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.161529                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       238528     74.89%     74.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        21547      6.77%     81.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9653      3.03%     84.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        15928      5.00%     89.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5437      1.71%     91.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3896      1.22%     92.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2507      0.79%     93.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2024      0.64%     94.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        18970      5.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       318490                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               169539                       # Number of instructions committed
system.cpu.commit.committedOps                 310835                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          56010                       # Number of memory references committed
system.cpu.commit.loads                         42266                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      35266                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       7698                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    304093                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1028                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1949      0.63%      0.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           246423     79.28%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              99      0.03%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.47%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            826      0.27%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.02%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.15%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             841      0.27%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.34%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            724      0.23%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.09%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          304      0.10%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           48      0.02%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          256      0.08%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           40532     13.04%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13054      4.20%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1734      0.56%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          690      0.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            310835                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 18970                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       873360                       # The number of ROB reads
system.cpu.rob.rob_writes                     1188507                       # The number of ROB writes
system.cpu.timesIdled                             789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      169539                       # Number of Instructions Simulated
system.cpu.committedOps                        310835                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.587729                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.587729                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.386439                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.386439                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   653323                       # number of integer regfile reads
system.cpu.int_regfile_writes                  389723                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     15389                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     9480                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    242013                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   164929                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  190037                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    219360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           818.143008                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               42110                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1923                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.898076                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   818.143008                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.798968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.798968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          873                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            155841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           155841                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    219360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        48820                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           48820                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        13174                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13174                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        61994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            61994                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        61994                       # number of overall hits
system.cpu.dcache.overall_hits::total           61994                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13879                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13879                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14453                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14453                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14453                       # number of overall misses
system.cpu.dcache.overall_misses::total         14453                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    755177000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    755177000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37924499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37924499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    793101499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    793101499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    793101499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    793101499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        62699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        62699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        13748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        76447                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        76447                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        76447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        76447                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.221359                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.221359                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041752                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041752                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.189059                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189059                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.189059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189059                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54411.484977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54411.484977                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66070.555749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66070.555749                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54874.524251                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54874.524251                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54874.524251                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54874.524251                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14419                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          352                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               207                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.657005                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          565                       # number of writebacks
system.cpu.dcache.writebacks::total               565                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11499                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11499                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11505                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11505                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2380                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          568                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          568                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2948                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    159426500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    159426500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     37039499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37039499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    196465999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    196465999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    196465999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    196465999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038563                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038563                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038563                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038563                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66985.924370                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66985.924370                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65210.385563                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65210.385563                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66643.825984                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66643.825984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66643.825984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66643.825984                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1923                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    219360000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           458.558236                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               32976                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               998                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.042084                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   458.558236                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.895622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.895622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             92288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            92288                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    219360000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        43287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           43287                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        43287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            43287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        43287                       # number of overall hits
system.cpu.icache.overall_hits::total           43287                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2102                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2102                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2102                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2102                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2102                       # number of overall misses
system.cpu.icache.overall_misses::total          2102                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135339998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135339998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135339998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135339998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135339998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135339998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        45389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        45389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        45389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        45389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        45389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        45389                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.046311                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.046311                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.046311                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.046311                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.046311                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.046311                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64386.297812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64386.297812                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64386.297812                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64386.297812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64386.297812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64386.297812                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1586                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.083333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          997                       # number of writebacks
system.cpu.icache.writebacks::total               997                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          591                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          591                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          591                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          591                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          591                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          591                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1511                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1511                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1511                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1511                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1511                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    103195998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103195998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    103195998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103195998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    103195998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103195998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.033290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.033290                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033290                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.033290                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.033290                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68296.491066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68296.491066                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68296.491066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68296.491066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68296.491066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68296.491066                       # average overall mshr miss latency
system.cpu.icache.replacements                    997                       # number of replacements
system.membus.snoop_filter.tot_requests          7379                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    219360000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3890                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          565                       # Transaction distribution
system.membus.trans_dist::WritebackClean          997                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1358                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               567                       # Transaction distribution
system.membus.trans_dist::ReadExResp              567                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1511                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2380                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       160384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       160384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       224768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       224768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  385152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4459                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002691                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051813                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4447     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4459                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14492500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8002997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy           15583250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
