/*
 * Copyright (c) 2025 James Bennion-Pedley <james@bojit.org>
 * SPDX-License-Identifier: Apache-2.0
 */

#define DT_DRV_COMPAT wch_ch32_mdio

#define LOG_LEVEL CONFIG_MDIO_LOG_LEVEL
#include <zephyr/logging/log.h>
LOG_MODULE_REGISTER(mdio_wch, LOG_LEVEL);

#include <stdint.h>
#include <errno.h>
#include <zephyr/device.h>
#include <zephyr/kernel.h>
#include <zephyr/drivers/clock_control.h>
#include <zephyr/drivers/pinctrl.h>
#include <zephyr/drivers/mdio.h>
#include <zephyr/net/ethernet.h>
#include <zephyr/net/mdio.h>

#include <hal_ch32fun.h>

#define ETH_MACMIIAR_PA_POS 11
#define ETH_MACMIIAR_MR_POS 6

#define PHY_RESPONSE_TIMEOUT_MS 20

#define ETH_WCH_USE_INTERNAL_PHY 1 // TODO make this conditional on DTS entry

struct mdio_wch_config {
	ETH_TypeDef *regs;
	const struct device *clk_dev;
	uint8_t clk_id;
	const struct pinctrl_dev_config *pin_cfg;
};

struct mdio_wch_data {
	struct k_sem sem;
};

static int mdio_wch_read(const struct device *dev, uint8_t prtad, uint8_t regad, uint16_t *data)
{
	struct mdio_wch_data *const dev_data = dev->data;
	const struct mdio_wch_config *const config = dev->config;

	k_sem_take(&dev_data->sem, K_FOREVER);

	uint32_t tmpreg = 0;
	tmpreg = config->regs->MACMIIAR;
	tmpreg &= ~MACMIIAR_CR_MASK;
	tmpreg |= (((uint32_t)prtad << ETH_MACMIIAR_PA_POS) & ETH_MACMIIAR_PA);
	tmpreg |= (((uint32_t)regad << ETH_MACMIIAR_MR_POS) & ETH_MACMIIAR_MR);
	tmpreg &= ~ETH_MACMIIAR_MW;
	tmpreg |= ETH_MACMIIAR_MB;
	config->regs->MACMIIAR = tmpreg;

	uint32_t read_start = k_uptime_get_32();
	do {
		if ((k_uptime_get_32() - read_start) > PHY_RESPONSE_TIMEOUT_MS) {
			k_sem_give(&dev_data->sem);
			LOG_ERR("Read: PHY Timeout!");
			return -EIO;
		}

		k_yield();
	} while (config->regs->MACMIIAR & ETH_MACMIIAR_MB);

	*data = (uint16_t)(config->regs->MACMIIDR);

	k_sem_give(&dev_data->sem);

	LOG_WRN("MDIO: Fetch %u, %u", regad, *data);

	return 0;
}

static int mdio_wch_write(const struct device *dev, uint8_t prtad, uint8_t regad, uint16_t data)
{
	struct mdio_wch_data *const dev_data = dev->data;
	const struct mdio_wch_config *const config = dev->config;

	LOG_WRN("MDIO: Write %u, %u", regad, data);

	k_sem_take(&dev_data->sem, K_FOREVER);

	uint32_t tmpreg = 0;
	tmpreg = config->regs->MACMIIAR;
	tmpreg &= ~MACMIIAR_CR_MASK;
	tmpreg |= (((uint32_t)prtad << ETH_MACMIIAR_PA_POS) & ETH_MACMIIAR_PA);
	tmpreg |= (((uint32_t)regad << ETH_MACMIIAR_MR_POS) & ETH_MACMIIAR_MR);
	tmpreg |= ETH_MACMIIAR_MW;
	tmpreg |= ETH_MACMIIAR_MB;
	config->regs->MACMIIDR = data;
	config->regs->MACMIIAR = tmpreg;

	uint32_t read_start = k_uptime_get_32();
	do {
		if ((k_uptime_get_32() - read_start) > PHY_RESPONSE_TIMEOUT_MS) {
			k_sem_give(&dev_data->sem);
			LOG_ERR("Write: PHY Timeout!");
			return -EIO;
		}

		k_yield();
	} while (config->regs->MACMIIAR & ETH_MACMIIAR_MB);

	k_sem_give(&dev_data->sem);

	return 0;
}

static int mdio_wch_init(const struct device *dev)
{
	struct mdio_wch_data *const dev_data = dev->data;
	const struct mdio_wch_config *const config = dev->config;

	/* enable clock */
	clock_control_subsys_t clock_sys = (clock_control_subsys_t *)(uintptr_t)config->clk_id;
	int ret = clock_control_on(config->clk_dev, clock_sys);
	if (ret < 0) {
		LOG_ERR("Failed to enable ethernet clock needed for MDIO (%d)", ret);
		return ret;
	}

#if defined(ETH_WCH_USE_INTERNAL_PHY)
	/* PHY is clocked by separate PLL3 */
	RCC->CTLR &= ~RCC_PLL3ON;
	RCC->CFGR2 &= ~CFGR2_PREDIV2;
	RCC->CFGR2 |= ~RCC_PREDIV2_Div2; /* TODO make this config part of clock control subsystem */
	RCC->CFGR2 &= ~CFGR2_PLL3MUL;
	RCC->CFGR2 |= RCC_PLL3Mul_15; /* 60 MHz clock */
	RCC->CTLR |= RCC_PLL3ON;
	while (RCC->CTLR & RCC_PLL3RDY)
		;

	EXTEN->EXTEN_CTR |= EXTEN_ETH_10M_EN;

	LOG_INF("Internal PHY Enabled");
#endif /* defined(ETH_WCH_USE_INTERNAL_PHY) */

	/* configure pinmux */
	ret = pinctrl_apply_state(config->pin_cfg, PINCTRL_STATE_DEFAULT);
	if (ret < 0) {
		return ret;
	}

	k_sem_init(&dev_data->sem, 1, 1);

	return 0;
}

static DEVICE_API(mdio, mdio_wch_api) = {
	.read = mdio_wch_read,
	.write = mdio_wch_write,
};

#define MDIO_WCH_DEVICE(inst)                                                                      \
	PINCTRL_DT_INST_DEFINE(inst);                                                              \
	static struct mdio_wch_data mdio_wch_data_##inst;                                          \
	static const struct mdio_wch_config mdio_wch_config_##inst = {                             \
		.regs = (ETH_TypeDef *)DT_REG_ADDR(DT_INST_PARENT(inst)),                          \
		.clk_dev = DEVICE_DT_GET(DT_CLOCKS_CTLR(DT_INST_PARENT(inst))),                    \
		.clk_id = DT_CLOCKS_CELL(DT_INST_PARENT(inst), id),                                \
		.pin_cfg = PINCTRL_DT_INST_DEV_CONFIG_GET(inst),                                   \
	};                                                                                         \
	DEVICE_DT_INST_DEFINE(inst, &mdio_wch_init, NULL, &mdio_wch_data_##inst,                   \
			      &mdio_wch_config_##inst, POST_KERNEL, CONFIG_MDIO_INIT_PRIORITY,     \
			      &mdio_wch_api);

DT_INST_FOREACH_STATUS_OKAY(MDIO_WCH_DEVICE)
