# Verilog Exercises

This repository contains a collection of Verilog exercises and mini-projects I have worked on while learning digital design and hardware description.

## Tools Used

- Simulator: Modelsim
- Editor: Vivado, Quartus

## License

MIT (or your preferred license)
