#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 21 03:52:46 2019
# Process ID: 30771
# Current directory: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1
# Command line: vivado -log vga_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vga_test.tcl -notrace
# Log file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test.vdi
# Journal file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source vga_test.tcl -notrace
Command: link_design -top vga_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1559.188 ; gain = 0.000 ; free physical = 2730 ; free virtual = 5802
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 1611.203 ; gain = 48.016 ; free physical = 2725 ; free virtual = 5795

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b7abec90

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2060.703 ; gain = 449.500 ; free physical = 2351 ; free virtual = 5422

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b7abec90

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5353
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 129902638

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5353
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e9b42060

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5353
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e9b42060

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5353
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ef314d97

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5353
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ef314d97

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5353
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5353
Ending Logic Optimization Task | Checksum: ef314d97

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5353

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ef314d97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2282 ; free virtual = 5353

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ef314d97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2282 ; free virtual = 5353

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2282 ; free virtual = 5353
Ending Netlist Obfuscation Task | Checksum: ef314d97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2282 ; free virtual = 5353
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2137.703 ; gain = 574.516 ; free physical = 2282 ; free virtual = 5353
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.703 ; gain = 0.000 ; free physical = 2282 ; free virtual = 5353
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2169.719 ; gain = 0.000 ; free physical = 2280 ; free virtual = 5351
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.719 ; gain = 0.000 ; free physical = 2280 ; free virtual = 5352
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_test_drc_opted.rpt -pb vga_test_drc_opted.pb -rpx vga_test_drc_opted.rpx
Command: report_drc -file vga_test_drc_opted.rpt -pb vga_test_drc_opted.pb -rpx vga_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/natchanon/VivadoXillinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2247 ; free virtual = 5319
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6dd4fc54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2247 ; free virtual = 5319
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2247 ; free virtual = 5319

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1462f3814

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2232 ; free virtual = 5304

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 166978f47

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2246 ; free virtual = 5318

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 166978f47

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2246 ; free virtual = 5318
Phase 1 Placer Initialization | Checksum: 166978f47

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2246 ; free virtual = 5318

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16da8288e

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2245 ; free virtual = 5317

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2240 ; free virtual = 5313

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 179f36ca2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2240 ; free virtual = 5312
Phase 2 Global Placement | Checksum: 16bdacd2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2240 ; free virtual = 5312

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16bdacd2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2240 ; free virtual = 5312

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cd8a172a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2240 ; free virtual = 5312

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22a202ecd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2240 ; free virtual = 5312

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22a202ecd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2240 ; free virtual = 5312

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19f9c0de2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2238 ; free virtual = 5310

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 251d946ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2238 ; free virtual = 5310

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 251d946ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2238 ; free virtual = 5310
Phase 3 Detail Placement | Checksum: 251d946ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2238 ; free virtual = 5310

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21920a309

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 21920a309

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2238 ; free virtual = 5310
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.456. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 217749172

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2238 ; free virtual = 5310
Phase 4.1 Post Commit Optimization | Checksum: 217749172

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2238 ; free virtual = 5310

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 217749172

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2239 ; free virtual = 5311

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 217749172

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2239 ; free virtual = 5311

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2239 ; free virtual = 5311
Phase 4.4 Final Placement Cleanup | Checksum: 2947c2e99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2239 ; free virtual = 5311
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2947c2e99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2239 ; free virtual = 5311
Ending Placer Task | Checksum: 19638f1ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2244 ; free virtual = 5316
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2244 ; free virtual = 5316
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2243 ; free virtual = 5316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2243 ; free virtual = 5317
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vga_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2236 ; free virtual = 5310
INFO: [runtcl-4] Executing : report_utilization -file vga_test_utilization_placed.rpt -pb vga_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2217.742 ; gain = 0.000 ; free physical = 2243 ; free virtual = 5315
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: fc1e6424 ConstDB: 0 ShapeSum: 9a1a8dc6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1221cbfe8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2292.031 ; gain = 74.289 ; free physical = 2132 ; free virtual = 5204
Post Restoration Checksum: NetGraph: 3289f7cf NumContArr: ef92c819 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1221cbfe8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2314.027 ; gain = 96.285 ; free physical = 2102 ; free virtual = 5174

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1221cbfe8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2328.027 ; gain = 110.285 ; free physical = 2087 ; free virtual = 5159

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1221cbfe8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2328.027 ; gain = 110.285 ; free physical = 2087 ; free virtual = 5159
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17751188e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2336.035 ; gain = 118.293 ; free physical = 2080 ; free virtual = 5152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.439  | TNS=0.000  | WHS=-0.142 | THS=-0.739 |

Phase 2 Router Initialization | Checksum: 16f1960fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2336.035 ; gain = 118.293 ; free physical = 2079 ; free virtual = 5151

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17a57fe78

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5152

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.225  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e56c7575

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5152
Phase 4 Rip-up And Reroute | Checksum: e56c7575

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5152

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1565892df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.317  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1565892df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5152

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1565892df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5152
Phase 5 Delay and Skew Optimization | Checksum: 1565892df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5152

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e7b812ef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5151
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.317  | TNS=0.000  | WHS=0.161  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 171a65a20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5151
Phase 6 Post Hold Fix | Checksum: 171a65a20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5151

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00613888 %
  Global Horizontal Routing Utilization  = 0.00884956 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c3920468

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5151

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c3920468

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2078 ; free virtual = 5150

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21821abcc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5152

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.317  | TNS=0.000  | WHS=0.161  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21821abcc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2080 ; free virtual = 5152
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2097 ; free virtual = 5169

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2340.039 ; gain = 122.297 ; free physical = 2097 ; free virtual = 5169
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2340.039 ; gain = 0.000 ; free physical = 2097 ; free virtual = 5169
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2340.039 ; gain = 0.000 ; free physical = 2095 ; free virtual = 5168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2340.039 ; gain = 0.000 ; free physical = 2094 ; free virtual = 5167
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_test_drc_routed.rpt -pb vga_test_drc_routed.pb -rpx vga_test_drc_routed.rpx
Command: report_drc -file vga_test_drc_routed.rpt -pb vga_test_drc_routed.pb -rpx vga_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vga_test_methodology_drc_routed.rpt -pb vga_test_methodology_drc_routed.pb -rpx vga_test_methodology_drc_routed.rpx
Command: report_methodology -file vga_test_methodology_drc_routed.rpt -pb vga_test_methodology_drc_routed.pb -rpx vga_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vga_test_power_routed.rpt -pb vga_test_power_summary_routed.pb -rpx vga_test_power_routed.rpx
Command: report_power -file vga_test_power_routed.rpt -pb vga_test_power_summary_routed.pb -rpx vga_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vga_test_route_status.rpt -pb vga_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vga_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vga_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vga_test_bus_skew_routed.rpt -pb vga_test_bus_skew_routed.pb -rpx vga_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 03:53:23 2019...
