// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SaturnShuttleUnit(	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:35:9]
  input          clock,	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:35:9]
  input          reset,	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:35:9]
  input          auto_atl_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_atl_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_atl_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_atl_out_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_atl_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [4:0]   auto_atl_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0]  auto_atl_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [15:0]  auto_atl_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [127:0] auto_atl_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_atl_out_a_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_atl_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_atl_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]   auto_atl_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]   auto_atl_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_atl_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [4:0]   auto_atl_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_atl_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_atl_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [127:0] auto_atl_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_atl_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]   io_status_prv,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_ex_valid,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [31:0]  io_ex_uop_inst,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [39:0]  io_ex_uop_pc,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [63:0]  io_ex_uop_rs1_data,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [63:0]  io_ex_uop_rs2_data,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [8:0]   io_ex_vconfig_vl,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_ex_vconfig_vtype_vill,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [54:0]  io_ex_vconfig_vtype_reserved,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_ex_vconfig_vtype_vma,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_ex_vconfig_vtype_vta,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [2:0]   io_ex_vconfig_vtype_vsew,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_ex_vconfig_vtype_vlmul_sign,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [1:0]   io_ex_vconfig_vtype_vlmul_mag,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [7:0]   io_ex_vstart,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_ex_ready,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_ex_fire,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_mem_kill,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_mem_tlb_req_ready,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_mem_tlb_req_valid,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [39:0]  io_mem_tlb_req_bits_vaddr,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [1:0]   io_mem_tlb_req_bits_size,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [4:0]   io_mem_tlb_req_bits_cmd,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [1:0]   io_mem_tlb_req_bits_prv,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_mem_tlb_resp_miss,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [31:0]  io_mem_tlb_resp_paddr,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_mem_tlb_resp_pf_ld,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_mem_tlb_resp_pf_st,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_mem_tlb_resp_ae_ld,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_mem_tlb_resp_ae_st,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_mem_tlb_resp_ma_ld,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_mem_tlb_resp_ma_st,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [63:0]  io_mem_frs1,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_wb_store_pending,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_wb_retire_late,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [39:0]  io_wb_pc,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_wb_xcpt,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [4:0]   io_wb_cause,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [39:0]  io_wb_tval,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [1:0]   io_wb_vxrm,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [2:0]   io_wb_frm,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_wb_scalar_check_ready,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input  [31:0]  io_wb_scalar_check_bits_addr,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_wb_scalar_check_bits_store,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_wb_internal_replay,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_wb_block_all,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  input          io_resp_ready,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_resp_valid,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_resp_bits_fp,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [1:0]   io_resp_bits_size,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [4:0]   io_resp_bits_rd,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [63:0]  io_resp_bits_data,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_set_vstart_valid,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [7:0]   io_set_vstart_bits,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_set_vxsat,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_set_vconfig_valid,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [8:0]   io_set_vconfig_bits_vl,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_set_vconfig_bits_vtype_vill,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [54:0]  io_set_vconfig_bits_vtype_reserved,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_set_vconfig_bits_vtype_vma,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_set_vconfig_bits_vtype_vta,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [2:0]   io_set_vconfig_bits_vtype_vsew,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_set_vconfig_bits_vtype_vlmul_sign,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [1:0]   io_set_vconfig_bits_vtype_vlmul_mag,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_set_fflags_valid,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output [4:0]   io_set_fflags_bits,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_trap_check_busy,	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
  output         io_backend_busy	// @[generators/shuttle/src/main/scala/common/VectorUnit.scala:20:14]
);

  wire         _io_resp_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire         _vmu_io_enq_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire         _vmu_io_dmem_load_req_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire [39:0]  _vmu_io_dmem_load_req_bits_addr;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire [3:0]   _vmu_io_dmem_load_req_bits_tag;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire         _vmu_io_dmem_store_req_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire [39:0]  _vmu_io_dmem_store_req_bits_addr;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire [127:0] _vmu_io_dmem_store_req_bits_data;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire [15:0]  _vmu_io_dmem_store_req_bits_mask;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire [3:0]   _vmu_io_dmem_store_req_bits_tag;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire         _vmu_io_scalar_check_conflict;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire         _vmu_io_vu_lresp_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire [127:0] _vmu_io_vu_lresp_bits_data;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire [15:0]  _vmu_io_vu_lresp_bits_debug_id;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire         _vmu_io_vu_sdata_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire         _vmu_io_vu_mask_pop_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire         _vmu_io_vu_index_pop_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire [3:0]   _vmu_io_vu_index_pop_bits_tail;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire         _vmu_io_busy;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  wire         _vu_io_dis_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_vmu_lresp_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_vmu_sdata_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [127:0] _vu_io_vmu_sdata_bits_stdata;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [15:0]  _vu_io_vmu_sdata_bits_stmask;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [15:0]  _vu_io_vmu_sdata_bits_debug_id;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_vmu_mask_pop_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_vmu_mask_data_0;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_vmu_index_pop_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_0;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_1;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_2;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_3;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_4;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_5;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_6;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_7;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_8;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_9;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_10;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_11;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_12;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_13;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_14;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [7:0]   _vu_io_vmu_index_data_15;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_busy;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_index_access_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [63:0]  _vu_io_index_access_idx;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_mask_access_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_mask_access_mask;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_scalar_resp_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [63:0]  _vu_io_scalar_resp_bits_data;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_scalar_resp_bits_fp;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [1:0]   _vu_io_scalar_resp_bits_size;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [4:0]   _vu_io_scalar_resp_bits_rd;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_vat_release_0_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [4:0]   _vu_io_vat_release_0_bits;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_vat_release_1_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [4:0]   _vu_io_vat_release_1_bits;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_vat_release_2_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [4:0]   _vu_io_vat_release_2_bits;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vu_io_vat_release_3_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire [4:0]   _vu_io_vat_release_3_bits;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
  wire         _vfu_io_issue_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [31:0]  _vfu_io_issue_bits_bits;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [8:0]   _vfu_io_issue_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [2:0]   _vfu_io_issue_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire         _vfu_io_issue_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [1:0]   _vfu_io_issue_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [7:0]   _vfu_io_issue_bits_vstart;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [2:0]   _vfu_io_issue_bits_segstart;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [2:0]   _vfu_io_issue_bits_segend;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [63:0]  _vfu_io_issue_bits_rs1_data;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [63:0]  _vfu_io_issue_bits_rs2_data;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [19:0]  _vfu_io_issue_bits_page;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [2:0]   _vfu_io_issue_bits_rm;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [1:0]   _vfu_io_issue_bits_emul;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [1:0]   _vfu_io_issue_bits_mop;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire         _vfu_io_index_access_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [4:0]   _vfu_io_index_access_vrs;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [8:0]   _vfu_io_index_access_eidx;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [1:0]   _vfu_io_index_access_eew;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire         _vfu_io_mask_access_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [8:0]   _vfu_io_mask_access_eidx;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire [39:0]  _vfu_io_scalar_check_addr;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire         _vfu_io_scalar_check_store;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
  wire         _scalar_arb_io_in_0_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
  wire         _scalar_arb_io_in_1_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
  wire         _scalar_arb_io_out_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
  wire [63:0]  _scalar_arb_io_out_bits_data;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
  wire         _scalar_arb_io_out_bits_fp;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
  wire [1:0]   _scalar_arb_io_out_bits_size;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
  wire [4:0]   _scalar_arb_io_out_bits_rd;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
  wire         _dis_io_issue_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire         _dis_io_mem_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [15:0]  _dis_io_mem_bits_debug_id;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [11:0]  _dis_io_mem_bits_base_offset;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [19:0]  _dis_io_mem_bits_page;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [11:0]  _dis_io_mem_bits_stride;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [2:0]   _dis_io_mem_bits_segstart;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [2:0]   _dis_io_mem_bits_segend;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [7:0]   _dis_io_mem_bits_vstart;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [8:0]   _dis_io_mem_bits_vl;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [1:0]   _dis_io_mem_bits_mop;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire         _dis_io_mem_bits_vm;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [2:0]   _dis_io_mem_bits_nf;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [1:0]   _dis_io_mem_bits_idx_size;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [1:0]   _dis_io_mem_bits_elem_size;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire         _dis_io_mem_bits_whole_reg;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire         _dis_io_mem_bits_store;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire         _dis_io_dis_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [31:0]  _dis_io_dis_bits_bits;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [8:0]   _dis_io_dis_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [2:0]   _dis_io_dis_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire         _dis_io_dis_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [1:0]   _dis_io_dis_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [7:0]   _dis_io_dis_bits_vstart;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [2:0]   _dis_io_dis_bits_segstart;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [2:0]   _dis_io_dis_bits_segend;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [63:0]  _dis_io_dis_bits_rs1_data;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [4:0]   _dis_io_dis_bits_vat;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [2:0]   _dis_io_dis_bits_rm;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [1:0]   _dis_io_dis_bits_emul;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [15:0]  _dis_io_dis_bits_debug_id;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [1:0]   _dis_io_dis_bits_mop;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire         _dis_io_scalar_resp_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [63:0]  _dis_io_scalar_resp_bits_data;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [4:0]   _dis_io_scalar_resp_bits_rd;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [4:0]   _dis_io_vat_head;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire [4:0]   _dis_io_vat_tail;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
  wire         _buffer_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [2:0]   _buffer_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [1:0]   _buffer_auto_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [4:0]   _buffer_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [3:0]   _buffer_auto_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_auto_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire [127:0] _buffer_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _buffer_auto_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
  wire         _tl_if_auto_arb_anon_out_a_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire [2:0]   _tl_if_auto_arb_anon_out_a_bits_opcode;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire [3:0]   _tl_if_auto_arb_anon_out_a_bits_size;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire [4:0]   _tl_if_auto_arb_anon_out_a_bits_source;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire [31:0]  _tl_if_auto_arb_anon_out_a_bits_address;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire [15:0]  _tl_if_auto_arb_anon_out_a_bits_mask;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire [127:0] _tl_if_auto_arb_anon_out_a_bits_data;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire         _tl_if_auto_arb_anon_out_d_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire         _tl_if_io_vec_load_req_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire         _tl_if_io_vec_load_resp_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire [127:0] _tl_if_io_vec_load_resp_bits_data;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire [3:0]   _tl_if_io_vec_load_resp_bits_tag;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire         _tl_if_io_vec_store_req_ready;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire         _tl_if_io_vec_store_ack_valid;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire [3:0]   _tl_if_io_vec_store_ack_bits_tag;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  wire         _tl_if_io_mem_busy;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
  TLSplitInterface tl_if (	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .clock                            (clock),
    .reset                            (reset),
    .auto_arb_anon_out_a_ready        (_buffer_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_arb_anon_out_a_valid        (_tl_if_auto_arb_anon_out_a_valid),
    .auto_arb_anon_out_a_bits_opcode  (_tl_if_auto_arb_anon_out_a_bits_opcode),
    .auto_arb_anon_out_a_bits_size    (_tl_if_auto_arb_anon_out_a_bits_size),
    .auto_arb_anon_out_a_bits_source  (_tl_if_auto_arb_anon_out_a_bits_source),
    .auto_arb_anon_out_a_bits_address (_tl_if_auto_arb_anon_out_a_bits_address),
    .auto_arb_anon_out_a_bits_mask    (_tl_if_auto_arb_anon_out_a_bits_mask),
    .auto_arb_anon_out_a_bits_data    (_tl_if_auto_arb_anon_out_a_bits_data),
    .auto_arb_anon_out_d_ready        (_tl_if_auto_arb_anon_out_d_ready),
    .auto_arb_anon_out_d_valid        (_buffer_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_arb_anon_out_d_bits_opcode  (_buffer_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_arb_anon_out_d_bits_param   (_buffer_auto_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_arb_anon_out_d_bits_size    (_buffer_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_arb_anon_out_d_bits_source  (_buffer_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_arb_anon_out_d_bits_sink    (_buffer_auto_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_arb_anon_out_d_bits_denied  (_buffer_auto_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_arb_anon_out_d_bits_data    (_buffer_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .auto_arb_anon_out_d_bits_corrupt (_buffer_auto_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .io_vec_load_req_ready            (_tl_if_io_vec_load_req_ready),
    .io_vec_load_req_valid            (_vmu_io_dmem_load_req_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vec_load_req_bits_addr        (_vmu_io_dmem_load_req_bits_addr),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vec_load_req_bits_tag         (_vmu_io_dmem_load_req_bits_tag),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vec_load_resp_valid           (_tl_if_io_vec_load_resp_valid),
    .io_vec_load_resp_bits_data       (_tl_if_io_vec_load_resp_bits_data),
    .io_vec_load_resp_bits_tag        (_tl_if_io_vec_load_resp_bits_tag),
    .io_vec_store_req_ready           (_tl_if_io_vec_store_req_ready),
    .io_vec_store_req_valid           (_vmu_io_dmem_store_req_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vec_store_req_bits_addr       (_vmu_io_dmem_store_req_bits_addr),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vec_store_req_bits_data       (_vmu_io_dmem_store_req_bits_data),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vec_store_req_bits_mask       (_vmu_io_dmem_store_req_bits_mask),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vec_store_req_bits_tag        (_vmu_io_dmem_store_req_bits_tag),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vec_store_ack_valid           (_tl_if_io_vec_store_ack_valid),
    .io_vec_store_ack_bits_tag        (_tl_if_io_vec_store_ack_bits_tag),
    .io_mem_busy                      (_tl_if_io_mem_busy)
  );
  TLBuffer_a32d128s5k4z4u buffer (	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:75:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (_buffer_auto_in_a_ready),
    .auto_in_a_valid         (_tl_if_auto_arb_anon_out_a_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .auto_in_a_bits_opcode   (_tl_if_auto_arb_anon_out_a_bits_opcode),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .auto_in_a_bits_size     (_tl_if_auto_arb_anon_out_a_bits_size),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .auto_in_a_bits_source   (_tl_if_auto_arb_anon_out_a_bits_source),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .auto_in_a_bits_address  (_tl_if_auto_arb_anon_out_a_bits_address),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .auto_in_a_bits_mask     (_tl_if_auto_arb_anon_out_a_bits_mask),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .auto_in_a_bits_data     (_tl_if_auto_arb_anon_out_a_bits_data),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .auto_in_d_ready         (_tl_if_auto_arb_anon_out_d_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .auto_in_d_valid         (_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_buffer_auto_in_d_bits_corrupt),
    .auto_out_a_ready        (auto_atl_out_a_ready),
    .auto_out_a_valid        (auto_atl_out_a_valid),
    .auto_out_a_bits_opcode  (auto_atl_out_a_bits_opcode),
    .auto_out_a_bits_param   (auto_atl_out_a_bits_param),
    .auto_out_a_bits_size    (auto_atl_out_a_bits_size),
    .auto_out_a_bits_source  (auto_atl_out_a_bits_source),
    .auto_out_a_bits_address (auto_atl_out_a_bits_address),
    .auto_out_a_bits_mask    (auto_atl_out_a_bits_mask),
    .auto_out_a_bits_data    (auto_atl_out_a_bits_data),
    .auto_out_a_bits_corrupt (auto_atl_out_a_bits_corrupt),
    .auto_out_d_ready        (auto_atl_out_d_ready),
    .auto_out_d_valid        (auto_atl_out_d_valid),
    .auto_out_d_bits_opcode  (auto_atl_out_d_bits_opcode),
    .auto_out_d_bits_param   (auto_atl_out_d_bits_param),
    .auto_out_d_bits_size    (auto_atl_out_d_bits_size),
    .auto_out_d_bits_source  (auto_atl_out_d_bits_source),
    .auto_out_d_bits_sink    (auto_atl_out_d_bits_sink),
    .auto_out_d_bits_denied  (auto_atl_out_d_bits_denied),
    .auto_out_d_bits_data    (auto_atl_out_d_bits_data),
    .auto_out_d_bits_corrupt (auto_atl_out_d_bits_corrupt)
  );
  VectorDispatcher dis (	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_issue_ready                         (_dis_io_issue_ready),
    .io_issue_valid                         (_vfu_io_issue_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_bits                     (_vfu_io_issue_bits_bits),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_vconfig_vl               (_vfu_io_issue_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_vconfig_vtype_vsew       (_vfu_io_issue_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_vconfig_vtype_vlmul_sign (_vfu_io_issue_bits_vconfig_vtype_vlmul_sign),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_vconfig_vtype_vlmul_mag  (_vfu_io_issue_bits_vconfig_vtype_vlmul_mag),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_vstart                   (_vfu_io_issue_bits_vstart),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_segstart                 (_vfu_io_issue_bits_segstart),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_segend                   (_vfu_io_issue_bits_segend),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_rs1_data                 (_vfu_io_issue_bits_rs1_data),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_rs2_data                 (_vfu_io_issue_bits_rs2_data),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_page                     (_vfu_io_issue_bits_page),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_rm                       (_vfu_io_issue_bits_rm),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_emul                     (_vfu_io_issue_bits_emul),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_issue_bits_mop                      (_vfu_io_issue_bits_mop),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_mem_ready                           (_vmu_io_enq_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_mem_valid                           (_dis_io_mem_valid),
    .io_mem_bits_debug_id                   (_dis_io_mem_bits_debug_id),
    .io_mem_bits_base_offset                (_dis_io_mem_bits_base_offset),
    .io_mem_bits_page                       (_dis_io_mem_bits_page),
    .io_mem_bits_stride                     (_dis_io_mem_bits_stride),
    .io_mem_bits_segstart                   (_dis_io_mem_bits_segstart),
    .io_mem_bits_segend                     (_dis_io_mem_bits_segend),
    .io_mem_bits_vstart                     (_dis_io_mem_bits_vstart),
    .io_mem_bits_vl                         (_dis_io_mem_bits_vl),
    .io_mem_bits_mop                        (_dis_io_mem_bits_mop),
    .io_mem_bits_vm                         (_dis_io_mem_bits_vm),
    .io_mem_bits_nf                         (_dis_io_mem_bits_nf),
    .io_mem_bits_idx_size                   (_dis_io_mem_bits_idx_size),
    .io_mem_bits_elem_size                  (_dis_io_mem_bits_elem_size),
    .io_mem_bits_whole_reg                  (_dis_io_mem_bits_whole_reg),
    .io_mem_bits_store                      (_dis_io_mem_bits_store),
    .io_dis_ready                           (_vu_io_dis_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_dis_valid                           (_dis_io_dis_valid),
    .io_dis_bits_bits                       (_dis_io_dis_bits_bits),
    .io_dis_bits_vconfig_vl                 (_dis_io_dis_bits_vconfig_vl),
    .io_dis_bits_vconfig_vtype_vsew         (_dis_io_dis_bits_vconfig_vtype_vsew),
    .io_dis_bits_vconfig_vtype_vlmul_sign   (_dis_io_dis_bits_vconfig_vtype_vlmul_sign),
    .io_dis_bits_vconfig_vtype_vlmul_mag    (_dis_io_dis_bits_vconfig_vtype_vlmul_mag),
    .io_dis_bits_vstart                     (_dis_io_dis_bits_vstart),
    .io_dis_bits_segstart                   (_dis_io_dis_bits_segstart),
    .io_dis_bits_segend                     (_dis_io_dis_bits_segend),
    .io_dis_bits_rs1_data                   (_dis_io_dis_bits_rs1_data),
    .io_dis_bits_vat                        (_dis_io_dis_bits_vat),
    .io_dis_bits_rm                         (_dis_io_dis_bits_rm),
    .io_dis_bits_emul                       (_dis_io_dis_bits_emul),
    .io_dis_bits_debug_id                   (_dis_io_dis_bits_debug_id),
    .io_dis_bits_mop                        (_dis_io_dis_bits_mop),
    .io_scalar_resp_ready                   (_scalar_arb_io_in_1_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
    .io_scalar_resp_valid                   (_dis_io_scalar_resp_valid),
    .io_scalar_resp_bits_data               (_dis_io_scalar_resp_bits_data),
    .io_scalar_resp_bits_rd                 (_dis_io_scalar_resp_bits_rd),
    .io_vat_release_0_valid                 (_vu_io_vat_release_0_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vat_release_0_bits                  (_vu_io_vat_release_0_bits),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vat_release_1_valid                 (_vu_io_vat_release_1_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vat_release_1_bits                  (_vu_io_vat_release_1_bits),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vat_release_2_valid                 (_vu_io_vat_release_2_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vat_release_2_bits                  (_vu_io_vat_release_2_bits),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vat_release_3_valid                 (_vu_io_vat_release_3_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vat_release_3_bits                  (_vu_io_vat_release_3_bits),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vat_head                            (_dis_io_vat_head),
    .io_vat_tail                            (_dis_io_vat_tail)
  );
  Arbiter2_ScalarWrite scalar_arb (	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
    .io_in_0_ready     (_scalar_arb_io_in_0_ready),
    .io_in_0_valid     (_vu_io_scalar_resp_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_in_0_bits_data (_vu_io_scalar_resp_bits_data),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_in_0_bits_fp   (_vu_io_scalar_resp_bits_fp),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_in_0_bits_size (_vu_io_scalar_resp_bits_size),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_in_0_bits_rd   (_vu_io_scalar_resp_bits_rd),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_in_1_ready     (_scalar_arb_io_in_1_ready),
    .io_in_1_valid     (_dis_io_scalar_resp_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_in_1_bits_data (_dis_io_scalar_resp_bits_data),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_in_1_bits_size (2'h3),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21, :38:28]
    .io_in_1_bits_rd   (_dis_io_scalar_resp_bits_rd),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_out_ready      (_io_resp_q_io_enq_ready),	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .io_out_valid      (_scalar_arb_io_out_valid),
    .io_out_bits_data  (_scalar_arb_io_out_bits_data),
    .io_out_bits_fp    (_scalar_arb_io_out_bits_fp),
    .io_out_bits_size  (_scalar_arb_io_out_bits_size),
    .io_out_bits_rd    (_scalar_arb_io_out_bits_rd)
  );
  SaturnShuttleFrontend vfu (	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .clock                                     (clock),
    .reset                                     (reset),
    .io_core_status_prv                        (io_status_prv),
    .io_core_ex_valid                          (io_ex_valid),
    .io_core_ex_uop_inst                       (io_ex_uop_inst),
    .io_core_ex_uop_pc                         (io_ex_uop_pc),
    .io_core_ex_uop_rs1_data                   (io_ex_uop_rs1_data),
    .io_core_ex_uop_rs2_data                   (io_ex_uop_rs2_data),
    .io_core_ex_vconfig_vl                     (io_ex_vconfig_vl),
    .io_core_ex_vconfig_vtype_vill             (io_ex_vconfig_vtype_vill),
    .io_core_ex_vconfig_vtype_reserved         (io_ex_vconfig_vtype_reserved),
    .io_core_ex_vconfig_vtype_vma              (io_ex_vconfig_vtype_vma),
    .io_core_ex_vconfig_vtype_vta              (io_ex_vconfig_vtype_vta),
    .io_core_ex_vconfig_vtype_vsew             (io_ex_vconfig_vtype_vsew),
    .io_core_ex_vconfig_vtype_vlmul_sign       (io_ex_vconfig_vtype_vlmul_sign),
    .io_core_ex_vconfig_vtype_vlmul_mag        (io_ex_vconfig_vtype_vlmul_mag),
    .io_core_ex_vstart                         (io_ex_vstart),
    .io_core_ex_ready                          (io_ex_ready),
    .io_core_ex_fire                           (io_ex_fire),
    .io_core_mem_kill                          (io_mem_kill),
    .io_core_mem_tlb_req_ready                 (io_mem_tlb_req_ready),
    .io_core_mem_tlb_req_valid                 (io_mem_tlb_req_valid),
    .io_core_mem_tlb_req_bits_vaddr            (io_mem_tlb_req_bits_vaddr),
    .io_core_mem_tlb_req_bits_size             (io_mem_tlb_req_bits_size),
    .io_core_mem_tlb_req_bits_cmd              (io_mem_tlb_req_bits_cmd),
    .io_core_mem_tlb_req_bits_prv              (io_mem_tlb_req_bits_prv),
    .io_core_mem_tlb_resp_miss                 (io_mem_tlb_resp_miss),
    .io_core_mem_tlb_resp_paddr                (io_mem_tlb_resp_paddr),
    .io_core_mem_tlb_resp_pf_ld                (io_mem_tlb_resp_pf_ld),
    .io_core_mem_tlb_resp_pf_st                (io_mem_tlb_resp_pf_st),
    .io_core_mem_tlb_resp_ae_ld                (io_mem_tlb_resp_ae_ld),
    .io_core_mem_tlb_resp_ae_st                (io_mem_tlb_resp_ae_st),
    .io_core_mem_tlb_resp_ma_ld                (io_mem_tlb_resp_ma_ld),
    .io_core_mem_tlb_resp_ma_st                (io_mem_tlb_resp_ma_st),
    .io_core_mem_frs1                          (io_mem_frs1),
    .io_core_wb_store_pending                  (io_wb_store_pending),
    .io_core_wb_retire_late                    (io_wb_retire_late),
    .io_core_wb_pc                             (io_wb_pc),
    .io_core_wb_xcpt                           (io_wb_xcpt),
    .io_core_wb_cause                          (io_wb_cause),
    .io_core_wb_tval                           (io_wb_tval),
    .io_core_wb_vxrm                           (io_wb_vxrm),
    .io_core_wb_frm                            (io_wb_frm),
    .io_core_wb_scalar_check_ready             (io_wb_scalar_check_ready),
    .io_core_wb_scalar_check_bits_addr         (io_wb_scalar_check_bits_addr),
    .io_core_wb_scalar_check_bits_store        (io_wb_scalar_check_bits_store),
    .io_core_wb_internal_replay                (io_wb_internal_replay),
    .io_core_wb_block_all                      (io_wb_block_all),
    .io_core_set_vstart_valid                  (io_set_vstart_valid),
    .io_core_set_vstart_bits                   (io_set_vstart_bits),
    .io_core_set_vconfig_valid                 (io_set_vconfig_valid),
    .io_core_set_vconfig_bits_vl               (io_set_vconfig_bits_vl),
    .io_core_set_vconfig_bits_vtype_vill       (io_set_vconfig_bits_vtype_vill),
    .io_core_set_vconfig_bits_vtype_reserved   (io_set_vconfig_bits_vtype_reserved),
    .io_core_set_vconfig_bits_vtype_vma        (io_set_vconfig_bits_vtype_vma),
    .io_core_set_vconfig_bits_vtype_vta        (io_set_vconfig_bits_vtype_vta),
    .io_core_set_vconfig_bits_vtype_vsew       (io_set_vconfig_bits_vtype_vsew),
    .io_core_set_vconfig_bits_vtype_vlmul_sign (io_set_vconfig_bits_vtype_vlmul_sign),
    .io_core_set_vconfig_bits_vtype_vlmul_mag  (io_set_vconfig_bits_vtype_vlmul_mag),
    .io_core_trap_check_busy                   (io_trap_check_busy),
    .io_issue_ready                            (_dis_io_issue_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_issue_valid                            (_vfu_io_issue_valid),
    .io_issue_bits_bits                        (_vfu_io_issue_bits_bits),
    .io_issue_bits_vconfig_vl                  (_vfu_io_issue_bits_vconfig_vl),
    .io_issue_bits_vconfig_vtype_vsew          (_vfu_io_issue_bits_vconfig_vtype_vsew),
    .io_issue_bits_vconfig_vtype_vlmul_sign    (_vfu_io_issue_bits_vconfig_vtype_vlmul_sign),
    .io_issue_bits_vconfig_vtype_vlmul_mag     (_vfu_io_issue_bits_vconfig_vtype_vlmul_mag),
    .io_issue_bits_vstart                      (_vfu_io_issue_bits_vstart),
    .io_issue_bits_segstart                    (_vfu_io_issue_bits_segstart),
    .io_issue_bits_segend                      (_vfu_io_issue_bits_segend),
    .io_issue_bits_rs1_data                    (_vfu_io_issue_bits_rs1_data),
    .io_issue_bits_rs2_data                    (_vfu_io_issue_bits_rs2_data),
    .io_issue_bits_page                        (_vfu_io_issue_bits_page),
    .io_issue_bits_rm                          (_vfu_io_issue_bits_rm),
    .io_issue_bits_emul                        (_vfu_io_issue_bits_emul),
    .io_issue_bits_mop                         (_vfu_io_issue_bits_mop),
    .io_index_access_ready                     (_vu_io_index_access_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_index_access_valid                     (_vfu_io_index_access_valid),
    .io_index_access_vrs                       (_vfu_io_index_access_vrs),
    .io_index_access_eidx                      (_vfu_io_index_access_eidx),
    .io_index_access_eew                       (_vfu_io_index_access_eew),
    .io_index_access_idx                       (_vu_io_index_access_idx),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_mask_access_ready                      (_vu_io_mask_access_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_mask_access_valid                      (_vfu_io_mask_access_valid),
    .io_mask_access_eidx                       (_vfu_io_mask_access_eidx),
    .io_mask_access_mask                       (_vu_io_mask_access_mask),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_scalar_check_addr                      (_vfu_io_scalar_check_addr),
    .io_scalar_check_store                     (_vfu_io_scalar_check_store),
    .io_scalar_check_conflict                  (_vmu_io_scalar_check_conflict)	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
  );
  VectorBackend vu (	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .clock                                (clock),
    .reset                                (reset),
    .io_dis_ready                         (_vu_io_dis_ready),
    .io_dis_valid                         (_dis_io_dis_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_bits                     (_dis_io_dis_bits_bits),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_vconfig_vl               (_dis_io_dis_bits_vconfig_vl),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_vconfig_vtype_vsew       (_dis_io_dis_bits_vconfig_vtype_vsew),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_vconfig_vtype_vlmul_sign (_dis_io_dis_bits_vconfig_vtype_vlmul_sign),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_vconfig_vtype_vlmul_mag  (_dis_io_dis_bits_vconfig_vtype_vlmul_mag),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_vstart                   (_dis_io_dis_bits_vstart),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_segstart                 (_dis_io_dis_bits_segstart),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_segend                   (_dis_io_dis_bits_segend),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_rs1_data                 (_dis_io_dis_bits_rs1_data),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_vat                      (_dis_io_dis_bits_vat),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_rm                       (_dis_io_dis_bits_rm),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_emul                     (_dis_io_dis_bits_emul),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_debug_id                 (_dis_io_dis_bits_debug_id),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dis_bits_mop                      (_dis_io_dis_bits_mop),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_vmu_lresp_ready                   (_vu_io_vmu_lresp_ready),
    .io_vmu_lresp_valid                   (_vmu_io_vu_lresp_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vmu_lresp_bits_data               (_vmu_io_vu_lresp_bits_data),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vmu_lresp_bits_debug_id           (_vmu_io_vu_lresp_bits_debug_id),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vmu_sdata_ready                   (_vmu_io_vu_sdata_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vmu_sdata_valid                   (_vu_io_vmu_sdata_valid),
    .io_vmu_sdata_bits_stdata             (_vu_io_vmu_sdata_bits_stdata),
    .io_vmu_sdata_bits_stmask             (_vu_io_vmu_sdata_bits_stmask),
    .io_vmu_sdata_bits_debug_id           (_vu_io_vmu_sdata_bits_debug_id),
    .io_vmu_mask_pop_ready                (_vu_io_vmu_mask_pop_ready),
    .io_vmu_mask_pop_valid                (_vmu_io_vu_mask_pop_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vmu_mask_data_0                   (_vu_io_vmu_mask_data_0),
    .io_vmu_index_pop_ready               (_vu_io_vmu_index_pop_ready),
    .io_vmu_index_pop_valid               (_vmu_io_vu_index_pop_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vmu_index_pop_bits_tail           (_vmu_io_vu_index_pop_bits_tail),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .io_vmu_index_data_0                  (_vu_io_vmu_index_data_0),
    .io_vmu_index_data_1                  (_vu_io_vmu_index_data_1),
    .io_vmu_index_data_2                  (_vu_io_vmu_index_data_2),
    .io_vmu_index_data_3                  (_vu_io_vmu_index_data_3),
    .io_vmu_index_data_4                  (_vu_io_vmu_index_data_4),
    .io_vmu_index_data_5                  (_vu_io_vmu_index_data_5),
    .io_vmu_index_data_6                  (_vu_io_vmu_index_data_6),
    .io_vmu_index_data_7                  (_vu_io_vmu_index_data_7),
    .io_vmu_index_data_8                  (_vu_io_vmu_index_data_8),
    .io_vmu_index_data_9                  (_vu_io_vmu_index_data_9),
    .io_vmu_index_data_10                 (_vu_io_vmu_index_data_10),
    .io_vmu_index_data_11                 (_vu_io_vmu_index_data_11),
    .io_vmu_index_data_12                 (_vu_io_vmu_index_data_12),
    .io_vmu_index_data_13                 (_vu_io_vmu_index_data_13),
    .io_vmu_index_data_14                 (_vu_io_vmu_index_data_14),
    .io_vmu_index_data_15                 (_vu_io_vmu_index_data_15),
    .io_busy                              (_vu_io_busy),
    .io_index_access_ready                (_vu_io_index_access_ready),
    .io_index_access_valid                (_vfu_io_index_access_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_index_access_vrs                  (_vfu_io_index_access_vrs),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_index_access_eidx                 (_vfu_io_index_access_eidx),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_index_access_eew                  (_vfu_io_index_access_eew),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_index_access_idx                  (_vu_io_index_access_idx),
    .io_mask_access_ready                 (_vu_io_mask_access_ready),
    .io_mask_access_valid                 (_vfu_io_mask_access_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_mask_access_eidx                  (_vfu_io_mask_access_eidx),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_mask_access_mask                  (_vu_io_mask_access_mask),
    .io_scalar_resp_ready                 (_scalar_arb_io_in_0_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
    .io_scalar_resp_valid                 (_vu_io_scalar_resp_valid),
    .io_scalar_resp_bits_data             (_vu_io_scalar_resp_bits_data),
    .io_scalar_resp_bits_fp               (_vu_io_scalar_resp_bits_fp),
    .io_scalar_resp_bits_size             (_vu_io_scalar_resp_bits_size),
    .io_scalar_resp_bits_rd               (_vu_io_scalar_resp_bits_rd),
    .io_set_vxsat                         (io_set_vxsat),
    .io_set_fflags_valid                  (io_set_fflags_valid),
    .io_set_fflags_bits                   (io_set_fflags_bits),
    .io_vat_tail                          (_dis_io_vat_tail),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_vat_head                          (_dis_io_vat_head),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_vat_release_0_valid               (_vu_io_vat_release_0_valid),
    .io_vat_release_0_bits                (_vu_io_vat_release_0_bits),
    .io_vat_release_1_valid               (_vu_io_vat_release_1_valid),
    .io_vat_release_1_bits                (_vu_io_vat_release_1_bits),
    .io_vat_release_2_valid               (_vu_io_vat_release_2_valid),
    .io_vat_release_2_bits                (_vu_io_vat_release_2_bits),
    .io_vat_release_3_valid               (_vu_io_vat_release_3_valid),
    .io_vat_release_3_bits                (_vu_io_vat_release_3_bits)
  );
  VectorMemUnit vmu (	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:41:21]
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_vmu_io_enq_ready),
    .io_enq_valid                (_dis_io_mem_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_debug_id        (_dis_io_mem_bits_debug_id),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_base_offset     (_dis_io_mem_bits_base_offset),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_page            (_dis_io_mem_bits_page),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_stride          (_dis_io_mem_bits_stride),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_segstart        (_dis_io_mem_bits_segstart),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_segend          (_dis_io_mem_bits_segend),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_vstart          (_dis_io_mem_bits_vstart),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_vl              (_dis_io_mem_bits_vl),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_mop             (_dis_io_mem_bits_mop),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_vm              (_dis_io_mem_bits_vm),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_nf              (_dis_io_mem_bits_nf),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_idx_size        (_dis_io_mem_bits_idx_size),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_elem_size       (_dis_io_mem_bits_elem_size),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_whole_reg       (_dis_io_mem_bits_whole_reg),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_enq_bits_store           (_dis_io_mem_bits_store),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:37:21]
    .io_dmem_load_req_ready      (_tl_if_io_vec_load_req_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .io_dmem_load_req_valid      (_vmu_io_dmem_load_req_valid),
    .io_dmem_load_req_bits_addr  (_vmu_io_dmem_load_req_bits_addr),
    .io_dmem_load_req_bits_tag   (_vmu_io_dmem_load_req_bits_tag),
    .io_dmem_load_resp_valid     (_tl_if_io_vec_load_resp_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .io_dmem_load_resp_bits_data (_tl_if_io_vec_load_resp_bits_data),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .io_dmem_load_resp_bits_tag  (_tl_if_io_vec_load_resp_bits_tag),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .io_dmem_store_req_ready     (_tl_if_io_vec_store_req_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .io_dmem_store_req_valid     (_vmu_io_dmem_store_req_valid),
    .io_dmem_store_req_bits_addr (_vmu_io_dmem_store_req_bits_addr),
    .io_dmem_store_req_bits_data (_vmu_io_dmem_store_req_bits_data),
    .io_dmem_store_req_bits_mask (_vmu_io_dmem_store_req_bits_mask),
    .io_dmem_store_req_bits_tag  (_vmu_io_dmem_store_req_bits_tag),
    .io_dmem_store_ack_valid     (_tl_if_io_vec_store_ack_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .io_dmem_store_ack_bits_tag  (_tl_if_io_vec_store_ack_bits_tag),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25]
    .io_scalar_check_addr        (_vfu_io_scalar_check_addr),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_scalar_check_store       (_vfu_io_scalar_check_store),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:39:21]
    .io_scalar_check_conflict    (_vmu_io_scalar_check_conflict),
    .io_vu_lresp_ready           (_vu_io_vmu_lresp_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_lresp_valid           (_vmu_io_vu_lresp_valid),
    .io_vu_lresp_bits_data       (_vmu_io_vu_lresp_bits_data),
    .io_vu_lresp_bits_debug_id   (_vmu_io_vu_lresp_bits_debug_id),
    .io_vu_sdata_ready           (_vmu_io_vu_sdata_ready),
    .io_vu_sdata_valid           (_vu_io_vmu_sdata_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_sdata_bits_stdata     (_vu_io_vmu_sdata_bits_stdata),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_sdata_bits_stmask     (_vu_io_vmu_sdata_bits_stmask),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_sdata_bits_debug_id   (_vu_io_vmu_sdata_bits_debug_id),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_mask_pop_ready        (_vu_io_vmu_mask_pop_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_mask_pop_valid        (_vmu_io_vu_mask_pop_valid),
    .io_vu_mask_data_0           (_vu_io_vmu_mask_data_0),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_pop_ready       (_vu_io_vmu_index_pop_ready),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_pop_valid       (_vmu_io_vu_index_pop_valid),
    .io_vu_index_pop_bits_tail   (_vmu_io_vu_index_pop_bits_tail),
    .io_vu_index_data_0          (_vu_io_vmu_index_data_0),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_1          (_vu_io_vmu_index_data_1),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_2          (_vu_io_vmu_index_data_2),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_3          (_vu_io_vmu_index_data_3),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_4          (_vu_io_vmu_index_data_4),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_5          (_vu_io_vmu_index_data_5),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_6          (_vu_io_vmu_index_data_6),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_7          (_vu_io_vmu_index_data_7),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_8          (_vu_io_vmu_index_data_8),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_9          (_vu_io_vmu_index_data_9),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_10         (_vu_io_vmu_index_data_10),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_11         (_vu_io_vmu_index_data_11),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_12         (_vu_io_vmu_index_data_12),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_13         (_vu_io_vmu_index_data_13),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_14         (_vu_io_vmu_index_data_14),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_vu_index_data_15         (_vu_io_vmu_index_data_15),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:40:20]
    .io_busy                     (_vmu_io_busy)
  );
  Queue2_ScalarWrite io_resp_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_io_resp_q_io_enq_ready),
    .io_enq_valid     (_scalar_arb_io_out_valid),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
    .io_enq_bits_data (_scalar_arb_io_out_bits_data),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
    .io_enq_bits_fp   (_scalar_arb_io_out_bits_fp),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
    .io_enq_bits_size (_scalar_arb_io_out_bits_size),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
    .io_enq_bits_rd   (_scalar_arb_io_out_bits_rd),	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:38:28]
    .io_deq_ready     (io_resp_ready),
    .io_deq_valid     (io_resp_valid),
    .io_deq_bits_data (io_resp_bits_data),
    .io_deq_bits_fp   (io_resp_bits_fp),
    .io_deq_bits_size (io_resp_bits_size),
    .io_deq_bits_rd   (io_resp_bits_rd)
  );
  assign io_backend_busy = _vu_io_busy | _tl_if_io_mem_busy | _vmu_io_busy;	// @[generators/saturn/src/main/scala/shuttle/Integration.scala:25:25, :35:9, :40:20, :41:21, :62:119]
endmodule

