# Computer Organization Project
<!-- TABLE OF CONTENTS -->
## Table of Contents
* [About the Project](#about-the-project)
* [Contents](#contents)


## About The Project
Verilog code simulation of 李毅郎 Computer Organization Course at National Chiao Tung University(NCTU).


## Contents
**Programming Language:** Verilog

[Lab0](https://github.com/wishx97/Computer_Organization/tree/master/Lab0) Design a simple marquee

[Lab1](https://github.com/wishx97/Computer_Organization/tree/master/Lab1) Implement a 32-bit ALU

[Lab2](https://github.com/wishx97/Computer_Organization/tree/master/Lab2) Implement a simple single cycle CPU

[Lab3](https://github.com/wishx97/Computer_Organization/tree/master/Lab3) Modify CPU in Lab 2 to support R-type, I-type and jump instruction

[Lab4](https://github.com/wishx97/Computer_Organization/tree/master/Lab4) Implement a simple version pipelined CPU nased on Lab 3

[Lab5](https://github.com/wishx97/Computer_Organization/tree/master/Lab5) Implement an advanced version pipelined CPU based on Lab 4

[Lab6](https://github.com/wishx97/Computer_Organization/tree/master/Lab6) Cache Stimulator
