--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml camera_to_display.twx camera_to_display.ncd -o
camera_to_display.twr camera_to_display.pcf -ucf EXTEND_BOARD_BASE.ucf -ucf
EXTEND_BOARD_7SEG.ucf -ucf CQ_IMGP2_DISPLAY.ucf -ucf
CQ_IMGP2_CAMERA_J13_J15.ucf -ucf CQ_IMGP2.ucf

Design file:              camera_to_display.ncd
Physical constraint file: camera_to_display.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_I_C1PCLK = PERIOD TIMEGRP "I_C1PCLK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_I_C1PCLK = PERIOD TIMEGRP "I_C1PCLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Logical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: CAM1_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Logical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: CAM1_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 35.834ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Logical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: CAM1_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_I_CLK25 = PERIOD TIMEGRP "I_CLK25" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_I_CLK25 = PERIOD TIMEGRP "I_CLK25" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Logical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: MAIN_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Logical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: MAIN_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 35.834ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Logical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: MAIN_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAM1_DCM_CLK0_BUF = PERIOD TIMEGRP "CAM1_DCM_CLK0_BUF" 
TS_I_C1PCLK HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10435 paths analyzed, 247 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.245ns.
--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y10.ADDRA8), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_8 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.229 - 0.301)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_8 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.XQ       Tcko                  0.591   cam1_line_count<8>
                                                       cam1_line_count_8
    MULT18X18_X0Y3.A6    net (fanout=2)        1.531   cam1_line_count<8>
    MULT18X18_X0Y3.P7    Tmult                 4.344   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y25.G1       net (fanout=1)        1.025   cam1_write_addr_mult0000<7>
    SLICE_X3Y25.COUT     Topcyg                1.001   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_lut<7>
                                                       Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.X        Tcinx                 0.462   cam1_write_addr<8>
                                                       Madd_cam1_write_addr_xor<8>
    RAMB16_X0Y10.ADDRA8  net (fanout=10)       3.842   cam1_write_addr<8>
    RAMB16_X0Y10.CLKA    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     13.173ns (6.775ns logic, 6.398ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_2 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.121ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.229 - 0.299)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_2 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y18.XQ       Tcko                  0.591   cam1_line_count<2>
                                                       cam1_line_count_2
    MULT18X18_X0Y3.A0    net (fanout=2)        1.376   cam1_line_count<2>
    MULT18X18_X0Y3.P0    Tmult                 3.657   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y22.F1       net (fanout=1)        1.300   cam1_write_addr_mult0000<0>
    SLICE_X3Y22.COUT     Topcyf                1.162   cam1_write_addr<0>
                                                       Madd_cam1_write_addr_lut<0>
                                                       Madd_cam1_write_addr_cy<0>
                                                       Madd_cam1_write_addr_cy<1>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<1>
    SLICE_X3Y23.COUT     Tbyp                  0.118   cam1_write_addr<2>
                                                       Madd_cam1_write_addr_cy<2>
                                                       Madd_cam1_write_addr_cy<3>
    SLICE_X3Y24.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<3>
    SLICE_X3Y24.COUT     Tbyp                  0.118   cam1_write_addr<4>
                                                       Madd_cam1_write_addr_cy<4>
                                                       Madd_cam1_write_addr_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<5>
    SLICE_X3Y25.COUT     Tbyp                  0.118   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_cy<6>
                                                       Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.X        Tcinx                 0.462   cam1_write_addr<8>
                                                       Madd_cam1_write_addr_xor<8>
    RAMB16_X0Y10.ADDRA8  net (fanout=10)       3.842   cam1_write_addr<8>
    RAMB16_X0Y10.CLKA    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     13.121ns (6.603ns logic, 6.518ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_8 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.229 - 0.301)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_8 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.XQ       Tcko                  0.591   cam1_line_count<8>
                                                       cam1_line_count_8
    MULT18X18_X0Y3.A6    net (fanout=2)        1.531   cam1_line_count<8>
    MULT18X18_X0Y3.P7    Tmult                 4.344   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y25.G1       net (fanout=1)        1.025   cam1_write_addr_mult0000<7>
    SLICE_X3Y25.COUT     Topcyg                0.888   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.X        Tcinx                 0.462   cam1_write_addr<8>
                                                       Madd_cam1_write_addr_xor<8>
    RAMB16_X0Y10.ADDRA8  net (fanout=10)       3.842   cam1_write_addr<8>
    RAMB16_X0Y10.CLKA    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     13.060ns (6.662ns logic, 6.398ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y10.ADDRA11), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_8 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.113ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.229 - 0.301)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_8 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.XQ       Tcko                  0.591   cam1_line_count<8>
                                                       cam1_line_count_8
    MULT18X18_X0Y3.A6    net (fanout=2)        1.531   cam1_line_count<8>
    MULT18X18_X0Y3.P7    Tmult                 4.344   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y25.G1       net (fanout=1)        1.025   cam1_write_addr_mult0000<7>
    SLICE_X3Y25.COUT     Topcyg                1.001   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_lut<7>
                                                       Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.COUT     Tbyp                  0.118   cam1_write_addr<8>
                                                       Madd_cam1_write_addr_cy<8>
                                                       Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.Y        Tciny                 0.869   cam1_write_addr<10>
                                                       Madd_cam1_write_addr_cy<10>
                                                       Madd_cam1_write_addr_xor<11>
    RAMB16_X0Y10.ADDRA11 net (fanout=10)       3.257   cam1_write_addr<11>
    RAMB16_X0Y10.CLKA    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     13.113ns (7.300ns logic, 5.813ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_8 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.229 - 0.301)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_8 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.XQ       Tcko                  0.591   cam1_line_count<8>
                                                       cam1_line_count_8
    MULT18X18_X0Y3.A6    net (fanout=2)        1.531   cam1_line_count<8>
    MULT18X18_X0Y3.P8    Tmult                 4.447   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y26.F3       net (fanout=1)        0.843   cam1_write_addr_mult0000<8>
    SLICE_X3Y26.COUT     Topcyf                1.162   cam1_write_addr<8>
                                                       cam1_write_addr_mult0000<8>_rt
                                                       Madd_cam1_write_addr_cy<8>
                                                       Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.Y        Tciny                 0.869   cam1_write_addr<10>
                                                       Madd_cam1_write_addr_cy<10>
                                                       Madd_cam1_write_addr_xor<11>
    RAMB16_X0Y10.ADDRA11 net (fanout=10)       3.257   cam1_write_addr<11>
    RAMB16_X0Y10.CLKA    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     13.077ns (7.446ns logic, 5.631ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_2 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.061ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.229 - 0.299)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_2 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y18.XQ       Tcko                  0.591   cam1_line_count<2>
                                                       cam1_line_count_2
    MULT18X18_X0Y3.A0    net (fanout=2)        1.376   cam1_line_count<2>
    MULT18X18_X0Y3.P0    Tmult                 3.657   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y22.F1       net (fanout=1)        1.300   cam1_write_addr_mult0000<0>
    SLICE_X3Y22.COUT     Topcyf                1.162   cam1_write_addr<0>
                                                       Madd_cam1_write_addr_lut<0>
                                                       Madd_cam1_write_addr_cy<0>
                                                       Madd_cam1_write_addr_cy<1>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<1>
    SLICE_X3Y23.COUT     Tbyp                  0.118   cam1_write_addr<2>
                                                       Madd_cam1_write_addr_cy<2>
                                                       Madd_cam1_write_addr_cy<3>
    SLICE_X3Y24.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<3>
    SLICE_X3Y24.COUT     Tbyp                  0.118   cam1_write_addr<4>
                                                       Madd_cam1_write_addr_cy<4>
                                                       Madd_cam1_write_addr_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<5>
    SLICE_X3Y25.COUT     Tbyp                  0.118   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_cy<6>
                                                       Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.COUT     Tbyp                  0.118   cam1_write_addr<8>
                                                       Madd_cam1_write_addr_cy<8>
                                                       Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.Y        Tciny                 0.869   cam1_write_addr<10>
                                                       Madd_cam1_write_addr_cy<10>
                                                       Madd_cam1_write_addr_xor<11>
    RAMB16_X0Y10.ADDRA11 net (fanout=10)       3.257   cam1_write_addr<11>
    RAMB16_X0Y10.CLKA    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     13.061ns (7.128ns logic, 5.933ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y10.ADDRA13), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_8 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.024ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.229 - 0.301)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_8 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.XQ       Tcko                  0.591   cam1_line_count<8>
                                                       cam1_line_count_8
    MULT18X18_X0Y3.A6    net (fanout=2)        1.531   cam1_line_count<8>
    MULT18X18_X0Y3.P7    Tmult                 4.344   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y25.G1       net (fanout=1)        1.025   cam1_write_addr_mult0000<7>
    SLICE_X3Y25.COUT     Topcyg                1.001   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_lut<7>
                                                       Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.COUT     Tbyp                  0.118   cam1_write_addr<8>
                                                       Madd_cam1_write_addr_cy<8>
                                                       Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.COUT     Tbyp                  0.118   cam1_write_addr<10>
                                                       Madd_cam1_write_addr_cy<10>
                                                       Madd_cam1_write_addr_cy<11>
    SLICE_X3Y28.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<11>
    SLICE_X3Y28.Y        Tciny                 0.869   cam1_write_addr<12>
                                                       Madd_cam1_write_addr_cy<12>
                                                       Madd_cam1_write_addr_xor<13>
    RAMB16_X0Y10.ADDRA13 net (fanout=9)        3.050   cam1_write_addr<13>
    RAMB16_X0Y10.CLKA    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     13.024ns (7.418ns logic, 5.606ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_8 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.988ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.229 - 0.301)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_8 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.XQ       Tcko                  0.591   cam1_line_count<8>
                                                       cam1_line_count_8
    MULT18X18_X0Y3.A6    net (fanout=2)        1.531   cam1_line_count<8>
    MULT18X18_X0Y3.P8    Tmult                 4.447   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y26.F3       net (fanout=1)        0.843   cam1_write_addr_mult0000<8>
    SLICE_X3Y26.COUT     Topcyf                1.162   cam1_write_addr<8>
                                                       cam1_write_addr_mult0000<8>_rt
                                                       Madd_cam1_write_addr_cy<8>
                                                       Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.COUT     Tbyp                  0.118   cam1_write_addr<10>
                                                       Madd_cam1_write_addr_cy<10>
                                                       Madd_cam1_write_addr_cy<11>
    SLICE_X3Y28.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<11>
    SLICE_X3Y28.Y        Tciny                 0.869   cam1_write_addr<12>
                                                       Madd_cam1_write_addr_cy<12>
                                                       Madd_cam1_write_addr_xor<13>
    RAMB16_X0Y10.ADDRA13 net (fanout=9)        3.050   cam1_write_addr<13>
    RAMB16_X0Y10.CLKA    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     12.988ns (7.564ns logic, 5.424ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_2 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.972ns (Levels of Logic = 8)
  Clock Path Skew:      -0.070ns (0.229 - 0.299)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_2 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y18.XQ       Tcko                  0.591   cam1_line_count<2>
                                                       cam1_line_count_2
    MULT18X18_X0Y3.A0    net (fanout=2)        1.376   cam1_line_count<2>
    MULT18X18_X0Y3.P0    Tmult                 3.657   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y22.F1       net (fanout=1)        1.300   cam1_write_addr_mult0000<0>
    SLICE_X3Y22.COUT     Topcyf                1.162   cam1_write_addr<0>
                                                       Madd_cam1_write_addr_lut<0>
                                                       Madd_cam1_write_addr_cy<0>
                                                       Madd_cam1_write_addr_cy<1>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<1>
    SLICE_X3Y23.COUT     Tbyp                  0.118   cam1_write_addr<2>
                                                       Madd_cam1_write_addr_cy<2>
                                                       Madd_cam1_write_addr_cy<3>
    SLICE_X3Y24.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<3>
    SLICE_X3Y24.COUT     Tbyp                  0.118   cam1_write_addr<4>
                                                       Madd_cam1_write_addr_cy<4>
                                                       Madd_cam1_write_addr_cy<5>
    SLICE_X3Y25.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<5>
    SLICE_X3Y25.COUT     Tbyp                  0.118   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_cy<6>
                                                       Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<7>
    SLICE_X3Y26.COUT     Tbyp                  0.118   cam1_write_addr<8>
                                                       Madd_cam1_write_addr_cy<8>
                                                       Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<9>
    SLICE_X3Y27.COUT     Tbyp                  0.118   cam1_write_addr<10>
                                                       Madd_cam1_write_addr_cy<10>
                                                       Madd_cam1_write_addr_cy<11>
    SLICE_X3Y28.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<11>
    SLICE_X3Y28.Y        Tciny                 0.869   cam1_write_addr<12>
                                                       Madd_cam1_write_addr_cy<12>
                                                       Madd_cam1_write_addr_xor<13>
    RAMB16_X0Y10.ADDRA13 net (fanout=9)        3.050   cam1_write_addr<13>
    RAMB16_X0Y10.CLKA    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     12.972ns (7.246ns logic, 5.726ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAM1_DCM_CLK0_BUF = PERIOD TIMEGRP "CAM1_DCM_CLK0_BUF" TS_I_C1PCLK HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point cam1_y_valid (SLICE_X17Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cam1_y_valid (FF)
  Destination:          cam1_y_valid (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cam1_clk rising at 40.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cam1_y_valid to cam1_y_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.YQ      Tcko                  0.470   cam1_y_valid
                                                       cam1_y_valid
    SLICE_X17Y21.BY      net (fanout=7)        0.474   cam1_y_valid
    SLICE_X17Y21.CLK     Tckdi       (-Th)    -0.135   cam1_y_valid
                                                       cam1_y_valid
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.605ns logic, 0.474ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y1.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cam1_y_0 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.124 - 0.131)
  Source Clock:         cam1_clk rising at 40.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cam1_y_0 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y5.YQ        Tcko                  0.522   cam1_y<1>
                                                       cam1_y_0
    RAMB16_X0Y1.DIA0     net (fanout=2)        0.694   cam1_y<0>
    RAMB16_X0Y1.CLKA     Tbckd       (-Th)     0.126   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.396ns logic, 0.694ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y2.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cam1_y_1 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.136 - 0.131)
  Source Clock:         cam1_clk rising at 40.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cam1_y_1 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y5.XQ        Tcko                  0.474   cam1_y<1>
                                                       cam1_y_1
    RAMB16_X0Y2.DIA0     net (fanout=2)        0.773   cam1_y<1>
    RAMB16_X0Y2.CLKA     Tbckd       (-Th)     0.126   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.348ns logic, 0.773ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAM1_DCM_CLK0_BUF = PERIOD TIMEGRP "CAM1_DCM_CLK0_BUF" TS_I_C1PCLK HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 36.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram/CLKA
  Logical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A/CLKA
  Location pin: RAMB16_X0Y9.CLKA
  Clock network: cam1_clk
--------------------------------------------------------------------------------
Slack: 36.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram/CLKA
  Logical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A/CLKA
  Location pin: RAMB16_X0Y9.CLKA
  Clock network: cam1_clk
--------------------------------------------------------------------------------
Slack: 36.824ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram/CLKA
  Logical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A/CLKA
  Location pin: RAMB16_X0Y9.CLKA
  Clock network: cam1_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MAIN_DCM_CLK0_BUF = PERIOD TIMEGRP "MAIN_DCM_CLK0_BUF" 
TS_I_CLK25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4145 paths analyzed, 333 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.298ns.
--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAMB16_X0Y5.ENB), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.282ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.006 - 0.022)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P4    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y49.F2       net (fanout=1)        1.522   disp_read_addr_mult0000<4>
    SLICE_X3Y49.COUT     Topcyf                1.162   disp_read_addr<4>
                                                       Madd_disp_read_addr_lut<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    SLICE_X2Y22.G2       net (fanout=9)        1.929   disp_read_addr<13>
    SLICE_X2Y22.Y        Tilo                  0.759   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001
    RAMB16_X0Y5.ENB      net (fanout=2)        1.000   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
    RAMB16_X0Y5.CLKB     Tbeck                 0.770   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     12.282ns (7.831ns logic, 4.451ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.208ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.006 - 0.022)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P1    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y47.G1       net (fanout=1)        1.373   disp_read_addr_mult0000<1>
    SLICE_X3Y47.COUT     Topcyg                1.001   disp_read_addr<0>
                                                       Madd_disp_read_addr_lut<1>
                                                       Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.COUT     Tbyp                  0.118   disp_read_addr<2>
                                                       Madd_disp_read_addr_cy<2>
                                                       Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.COUT     Tbyp                  0.118   disp_read_addr<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    SLICE_X2Y22.G2       net (fanout=9)        1.929   disp_read_addr<13>
    SLICE_X2Y22.Y        Tilo                  0.759   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001
    RAMB16_X0Y5.ENB      net (fanout=2)        1.000   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
    RAMB16_X0Y5.CLKB     Tbeck                 0.770   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     12.208ns (7.906ns logic, 4.302ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.095ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.006 - 0.022)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P1    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y47.G1       net (fanout=1)        1.373   disp_read_addr_mult0000<1>
    SLICE_X3Y47.COUT     Topcyg                0.888   disp_read_addr<0>
                                                       Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.COUT     Tbyp                  0.118   disp_read_addr<2>
                                                       Madd_disp_read_addr_cy<2>
                                                       Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.COUT     Tbyp                  0.118   disp_read_addr<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    SLICE_X2Y22.G2       net (fanout=9)        1.929   disp_read_addr<13>
    SLICE_X2Y22.Y        Tilo                  0.759   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001
    RAMB16_X0Y5.ENB      net (fanout=2)        1.000   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
    RAMB16_X0Y5.CLKB     Tbeck                 0.770   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     12.095ns (7.793ns logic, 4.302ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAMB16_X0Y4.ENB), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.272ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.128 - 0.141)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P4    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y49.F2       net (fanout=1)        1.522   disp_read_addr_mult0000<4>
    SLICE_X3Y49.COUT     Topcyf                1.162   disp_read_addr<4>
                                                       Madd_disp_read_addr_lut<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    SLICE_X2Y22.G2       net (fanout=9)        1.929   disp_read_addr<13>
    SLICE_X2Y22.Y        Tilo                  0.759   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001
    RAMB16_X0Y4.ENB      net (fanout=2)        0.990   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
    RAMB16_X0Y4.CLKB     Tbeck                 0.770   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     12.272ns (7.831ns logic, 4.441ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.198ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.128 - 0.141)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P1    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y47.G1       net (fanout=1)        1.373   disp_read_addr_mult0000<1>
    SLICE_X3Y47.COUT     Topcyg                1.001   disp_read_addr<0>
                                                       Madd_disp_read_addr_lut<1>
                                                       Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.COUT     Tbyp                  0.118   disp_read_addr<2>
                                                       Madd_disp_read_addr_cy<2>
                                                       Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.COUT     Tbyp                  0.118   disp_read_addr<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    SLICE_X2Y22.G2       net (fanout=9)        1.929   disp_read_addr<13>
    SLICE_X2Y22.Y        Tilo                  0.759   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001
    RAMB16_X0Y4.ENB      net (fanout=2)        0.990   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
    RAMB16_X0Y4.CLKB     Tbeck                 0.770   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     12.198ns (7.906ns logic, 4.292ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.085ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.128 - 0.141)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P1    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y47.G1       net (fanout=1)        1.373   disp_read_addr_mult0000<1>
    SLICE_X3Y47.COUT     Topcyg                0.888   disp_read_addr<0>
                                                       Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.COUT     Tbyp                  0.118   disp_read_addr<2>
                                                       Madd_disp_read_addr_cy<2>
                                                       Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.COUT     Tbyp                  0.118   disp_read_addr<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y52.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y53.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    SLICE_X2Y22.G2       net (fanout=9)        1.929   disp_read_addr<13>
    SLICE_X2Y22.Y        Tilo                  0.759   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001
    RAMB16_X0Y4.ENB      net (fanout=2)        0.990   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
    RAMB16_X0Y4.CLKB     Tbeck                 0.770   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     12.085ns (7.793ns logic, 4.292ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAMB16_X0Y10.ADDRB9), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.229 - 0.234)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P4    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y49.F2       net (fanout=1)        1.522   disp_read_addr_mult0000<4>
    SLICE_X3Y49.COUT     Topcyf                1.162   disp_read_addr<4>
                                                       Madd_disp_read_addr_lut<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.Y        Tciny                 0.869   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_xor<9>
    RAMB16_X0Y10.ADDRB9  net (fanout=10)       3.906   disp_read_addr<9>
    RAMB16_X0Y10.CLKB    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.871ns (6.443ns logic, 5.428ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.797ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.229 - 0.234)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P1    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y47.G1       net (fanout=1)        1.373   disp_read_addr_mult0000<1>
    SLICE_X3Y47.COUT     Topcyg                1.001   disp_read_addr<0>
                                                       Madd_disp_read_addr_lut<1>
                                                       Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.COUT     Tbyp                  0.118   disp_read_addr<2>
                                                       Madd_disp_read_addr_cy<2>
                                                       Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.COUT     Tbyp                  0.118   disp_read_addr<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.Y        Tciny                 0.869   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_xor<9>
    RAMB16_X0Y10.ADDRB9  net (fanout=10)       3.906   disp_read_addr<9>
    RAMB16_X0Y10.CLKB    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.797ns (6.518ns logic, 5.279ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.684ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.229 - 0.234)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P1    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y47.G1       net (fanout=1)        1.373   disp_read_addr_mult0000<1>
    SLICE_X3Y47.COUT     Topcyg                0.888   disp_read_addr<0>
                                                       Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<1>
    SLICE_X3Y48.COUT     Tbyp                  0.118   disp_read_addr<2>
                                                       Madd_disp_read_addr_cy<2>
                                                       Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<3>
    SLICE_X3Y49.COUT     Tbyp                  0.118   disp_read_addr<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y50.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y51.Y        Tciny                 0.869   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_xor<9>
    RAMB16_X0Y10.ADDRB9  net (fanout=10)       3.906   disp_read_addr<9>
    RAMB16_X0Y10.CLKB    Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.684ns (6.405ns logic, 5.279ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MAIN_DCM_CLK0_BUF = PERIOD TIMEGRP "MAIN_DCM_CLK0_BUF" TS_I_CLK25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk (SLICE_X57Y105.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_9 (FF)
  Destination:          Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.221ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.032 - 0.044)
  Source Clock:         O_LCD_CLK_OBUF rising at 40.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_9 to Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.YQ     Tcko                  0.470   Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer<8>
                                                       Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_9
    SLICE_X57Y105.BY     net (fanout=2)        0.616   Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer<9>
    SLICE_X57Y105.CLK    Tckdi       (-Th)    -0.135   Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1
                                                       Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.221ns (0.605ns logic, 0.616ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point disp_enable_8d_0 (SLICE_X1Y69.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               disp_enable (FF)
  Destination:          disp_enable_8d_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.136 - 0.099)
  Source Clock:         O_LCD_CLK_OBUF rising at 40.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: disp_enable to disp_enable_8d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y68.YQ      Tcko                  0.522   disp_enable
                                                       disp_enable
    SLICE_X1Y69.BY       net (fanout=1)        0.948   disp_enable
    SLICE_X1Y69.CLK      Tckdi       (-Th)    -0.135   disp_enable_8d<0>
                                                       disp_enable_8d_0
    -------------------------------------------------  ---------------------------
    Total                                      1.605ns (0.657ns logic, 0.948ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2 (SLICE_X53Y101.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2 (FF)
  Destination:          Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         O_LCD_CLK_OBUF rising at 40.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2 to Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y101.XQ     Tcko                  0.473   Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer<2>
                                                       Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2
    SLICE_X53Y101.F3     net (fanout=1)        0.306   Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer<2>
    SLICE_X53Y101.CLK    Tckf        (-Th)    -0.801   Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer<2>
                                                       Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer<2>_rt
                                                       Inst_EXTEND_BOARD_WITH_7SEG/Mcount_sampling_timer_xor<2>
                                                       Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (1.274ns logic, 0.306ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MAIN_DCM_CLK0_BUF = PERIOD TIMEGRP "MAIN_DCM_CLK0_BUF" TS_I_CLK25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 35.833ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_A)
  Physical resource: Mmult_disp_read_addr_mult0000/CLK
  Logical resource: Mmult_disp_read_addr_mult0000/CLK
  Location pin: MULT18X18_X0Y6.CLK
  Clock network: O_LCD_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 35.834ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 2.083ns (Tmspwl_A)
  Physical resource: Mmult_disp_read_addr_mult0000/CLK
  Logical resource: Mmult_disp_read_addr_mult0000/CLK
  Location pin: MULT18X18_X0Y6.CLK
  Clock network: O_LCD_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 35.834ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 2.083ns (Tmspwh_A)
  Physical resource: Mmult_disp_read_addr_mult0000/CLK
  Logical resource: Mmult_disp_read_addr_mult0000/CLK
  Location pin: MULT18X18_X0Y6.CLK
  Clock network: O_LCD_CLK_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_I_C1PCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_I_C1PCLK                    |     40.000ns|     10.000ns|     13.245ns|            0|            0|            0|        10435|
| TS_CAM1_DCM_CLK0_BUF          |     40.000ns|     13.245ns|          N/A|            0|            0|        10435|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_I_CLK25
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_I_CLK25                     |     40.000ns|     10.000ns|     12.298ns|            0|            0|            0|         4145|
| TS_MAIN_DCM_CLK0_BUF          |     40.000ns|     12.298ns|          N/A|            0|            0|         4145|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock I_C1PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I_C1PCLK       |   13.245|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_CLK25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I_CLK25        |   12.298|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14580 paths, 0 nets, and 729 connections

Design statistics:
   Minimum period:  13.245ns{1}   (Maximum frequency:  75.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed WED 23 OCT 16:49:34 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



