Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : top
Version: O-2018.06-SP5-5
Date   : Thu Jun 13 13:38:36 2024
****************************************


   max_delay/setup ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   yn_data[0]                   7.00           9.03 r        -2.03  (VIOLATED)
   yn_data[1]                   7.00           9.03 r        -2.03  (VIOLATED)
   yn_data[3]                   7.00           9.03 r        -2.03  (VIOLATED)
   yn_data[4]                   7.00           9.03 r        -2.03  (VIOLATED)
   yn_data[5]                   7.00           9.03 r        -2.03  (VIOLATED)
   yn_data[6]                   7.00           9.03 r        -2.03  (VIOLATED)
   yn_data[2]                   7.00           8.99 f        -1.99  (VIOLATED)
   u_mul_hn8/mul_abs_reg[9]/D
                               11.15          13.12 r        -1.97  (VIOLATED)
   u_mul_hn4/mul_abs_reg[11]/D
                               11.15          12.94 f        -1.79  (VIOLATED)
   u_mul_hn8/mul_abs_reg[11]/D
                               11.15          12.84 r        -1.69  (VIOLATED)
   u_mul_hn8/mul_abs_reg[12]/D
                               11.15          12.84 r        -1.69  (VIOLATED)
   u_mul_hn4/mul_abs_reg[9]/D
                               11.15          12.82 f        -1.67  (VIOLATED)
   u_mul_hn4/mul_abs_reg[10]/D
                               11.15          12.82 f        -1.67  (VIOLATED)
   u_mul_hn8/mul_abs_reg[13]/D
                               11.15          12.81 r        -1.66  (VIOLATED)
   u_mul_hn6/mul_abs_reg[9]/D
                               11.15          12.78 r        -1.63  (VIOLATED)
   u_mul_hn6/mul_abs_reg[11]/D
                               11.15          12.78 r        -1.63  (VIOLATED)
   u_mul_hn6/mul_abs_reg[13]/D
                               11.15          12.78 r        -1.63  (VIOLATED)
   u_mul_hn6/mul_abs_reg[10]/D
                               11.15          12.74 r        -1.59  (VIOLATED)
   u_mul_hn6/mul_abs_reg[12]/D
                               11.15          12.74 r        -1.59  (VIOLATED)
   u_mul_hn7/mul_abs_reg[10]/D
                               11.15          12.73 f        -1.58  (VIOLATED)
   R_247/D                     11.10          12.64 r        -1.54  (VIOLATED)
   yn_data[7]                   7.00           8.52 f        -1.52  (VIOLATED)
   u_mul_hn2/mul_abs_reg[8]/D
                               11.15          12.67 f        -1.52  (VIOLATED)
   u_mul_hn8/mul_abs_reg[10]/D
                               11.15          12.64 r        -1.49  (VIOLATED)
   u_mul_hn6/mul_abs_reg[8]/D
                               11.15          12.57 r        -1.42  (VIOLATED)
   R_340/D                     11.10          12.51 r        -1.41  (VIOLATED)
   u_mul_hn0/mul_abs_reg[7]/D
                               11.15          12.52 f        -1.37  (VIOLATED)
   u_mul_hn7/mul_abs_reg[11]/D
                               11.15          12.51 r        -1.36  (VIOLATED)
   u_mul_hn7/mul_abs_reg[12]/D
                               11.15          12.51 r        -1.36  (VIOLATED)
   u_mul_hn7/mul_abs_reg[13]/D
                               11.15          12.51 r        -1.36  (VIOLATED)
   u_mul_hn7/mul_abs_reg[14]/D
                               11.15          12.51 r        -1.36  (VIOLATED)
   u_mul_hn4/mul_abs_reg[12]/D
                               11.15          12.50 r        -1.35  (VIOLATED)
   u_mul_hn4/mul_abs_reg[8]/D
                               11.15          12.45 r        -1.30  (VIOLATED)
   R_178/D                     11.10          12.25 f        -1.15  (VIOLATED)
   u_mul_hn0/mul_abs_reg[8]/D
                               11.15          12.30 r        -1.15  (VIOLATED)
   u_mul_hn0/mul_abs_reg[9]/D
                               11.15          12.30 r        -1.15  (VIOLATED)
   u_mul_hn0/mul_abs_reg[10]/D
                               11.15          12.30 r        -1.15  (VIOLATED)
   u_mul_hn0/mul_abs_reg[11]/D
                               11.15          12.30 r        -1.15  (VIOLATED)
   u_mul_hn2/mul_abs_reg[9]/D
                               11.15          12.21 f        -1.06  (VIOLATED)
   u_mul_hn2/mul_abs_reg[10]/D
                               11.15          12.21 f        -1.06  (VIOLATED)
   u_mul_hn2/mul_abs_reg[11]/D
                               11.15          12.21 f        -1.06  (VIOLATED)
   u_mul_hn8/mul_abs_reg[8]/D
                               11.15          12.18 f        -1.03  (VIOLATED)
   u_mul_hn4/mul_abs_reg[6]/D
                               11.15          12.15 f        -1.00  (VIOLATED)
   R_73/D                      11.10          12.08 f        -0.98  (VIOLATED)
   u_mul_hn4/mul_abs_reg[7]/D
                               11.15          12.12 f        -0.97  (VIOLATED)
   u_mul_hn6/mul_abs_reg[7]/D
                               11.15          12.04 r        -0.89  (VIOLATED)
   u_mul_hn6/mul_abs_reg[6]/D
                               11.15          12.02 f        -0.87  (VIOLATED)
   R_142/D                     11.10          11.92 r        -0.82  (VIOLATED)
   mul_hn_6_r_reg[12]/D        11.15          11.96 r        -0.81  (VIOLATED)
   u_mul_hn2/mul_abs_reg[7]/D
                               11.15          11.89 f        -0.74  (VIOLATED)
   u_mul_hn8/mul_abs_reg[14]/D
                               11.15          11.89 f        -0.74  (VIOLATED)
   R_407/D                     11.15          11.83 r        -0.68  (VIOLATED)
   u_mul_hn3/mul_abs_reg[8]/D
                               11.15          11.78 f        -0.63  (VIOLATED)
   u_mul_hn9/mul_abs_reg[12]/D
                               11.15          11.77 r        -0.62  (VIOLATED)
   mul_hn_8_r_reg[15]/D        11.15          11.75 f        -0.60  (VIOLATED)
   R_270/D                     11.10          11.69 f        -0.59  (VIOLATED)
   R_406/D                     11.15          11.73 r        -0.58  (VIOLATED)
   u_mul_hn0/mul_abs_reg[5]/D
                               11.15          11.73 f        -0.58  (VIOLATED)
   R_245/D                     11.15          11.64 f        -0.49  (VIOLATED)
   u_mul_hn3/mul_abs_reg[11]/D
                               11.15          11.63 f        -0.48  (VIOLATED)
   u_mul_hn3/mul_abs_reg[12]/D
                               11.15          11.63 f        -0.48  (VIOLATED)
   u_mul_hn7/mul_abs_reg[9]/D
                               11.15          11.57 r        -0.42  (VIOLATED)
   u_mul_hn3/mul_abs_reg[9]/D
                               11.15          11.55 r        -0.40  (VIOLATED)
   u_mul_hn3/mul_abs_reg[10]/D
                               11.15          11.55 r        -0.40  (VIOLATED)
   u_mul_hn4/mul_abs_reg[5]/D
                               11.15          11.54 f        -0.39  (VIOLATED)
   mul_hn_6_r_reg[15]/D        11.15          11.54 f        -0.39  (VIOLATED)
   u_mul_hn7/mul_abs_reg[8]/D
                               11.15          11.45 f        -0.30  (VIOLATED)
   R_122/D                     11.10          11.39 f        -0.29  (VIOLATED)
   R_256/D                     11.10          11.36 f        -0.26  (VIOLATED)
   u_mul_hn0/mul_abs_reg[6]/D
                               11.15          11.39 r        -0.24  (VIOLATED)
   R_268/D                     11.15          11.39 f        -0.24  (VIOLATED)
   R_279/D                     11.15          11.38 f        -0.23  (VIOLATED)
   u_mul_hn9/mul_abs_reg[13]/D
                               11.15          11.35 r        -0.20  (VIOLATED)
   u_mul_hn9/mul_abs_reg[11]/D
                               11.15          11.15 r         0.00  (VIOLATED: increase significant digits)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: O-2018.06-SP5-5
Date   : Thu Jun 13 13:38:36 2024
****************************************

Operating Conditions: nom_pvt   Library: class
Wire Load Model Mode: top

  Startpoint: R_160 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: yn_data[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                20x20                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  R_160/CP (FD2)                           0.00       0.00 r
  R_160/Q (FD2)                            1.69       1.69 r
  U1544/Z (ENI)                            0.51       2.20 f
  U1630/Z (ENI)                            0.44       2.65 f
  U1631/Z (ENI)                            0.56       3.20 f
  U1154/Z (ENI)                            0.68       3.88 f
  U1151/Z (ENI)                            0.51       4.39 f
  U1795/Z (ENI)                            0.44       4.84 f
  U1794/Z (ENI)                            0.58       5.42 f
  U690/Z (IVI)                             0.26       5.69 r
  U1739/Z (ND2I)                           0.25       5.94 f
  U1740/Z (ND2I)                           0.27       6.21 r
  U1741/Z (ND2I)                           0.35       6.56 f
  U3261/Z (IVI)                            0.26       6.82 r
  U3245/Z (ND2I)                           0.15       6.98 f
  U3174/Z (ND2I)                           0.31       7.28 r
  U1680/Z (MUX21LP)                        0.52       7.81 f
  U859/Z (IVI)                             0.33       8.14 r
  U1891/Z (ND2I)                           0.25       8.39 f
  U1854/Z (ND2I)                           0.27       8.66 r
  U1864/Z (ND2I)                           0.15       8.81 f
  U1865/Z (IVI)                            0.22       9.03 r
  yn_data[0] (out)                         0.00       9.03 r
  data arrival time                                   9.03

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -5.00       7.00
  data required time                                  7.00
  -----------------------------------------------------------
  data required time                                  7.00
  data arrival time                                  -9.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.03


1
