Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,99
design__inferred_latch__count,0
design__instance__count,3812
design__instance__area,28147
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,15
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.008631691336631775
power__switching__total,0.01108372863382101
power__leakage__total,2.7533081592423514e-08
power__total,0.0197154488414526
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.072656
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.072656
timing__hold__ws__corner:nom_tt_025C_1v80,0.314152
timing__setup__ws__corner:nom_tt_025C_1v80,5.27883
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.314152
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,5.27883
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,73
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,15
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.109741
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.109741
timing__hold__ws__corner:nom_ss_100C_1v60,0.876491
timing__setup__ws__corner:nom_ss_100C_1v60,-8.216475
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-44.564781
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-8.216475
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.876491
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-8.216475
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,6
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,15
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.054238
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.054238
timing__hold__ws__corner:nom_ff_n40C_1v95,0.114052
timing__setup__ws__corner:nom_ff_n40C_1v95,10.737349
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114052
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,10.737349
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,81
design__max_fanout_violation__count,15
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.051306
clock__skew__worst_setup,-0.118498
timing__hold__ws,0.111543
timing__setup__ws,-8.79186
timing__hold__tns,0.0
timing__setup__tns,-47.983662
timing__hold__wns,0.0
timing__setup__wns,-8.79186
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111543
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,-8.79186
timing__setup_r2r_vio__count,18
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3812
design__instance__area__stdcell,28147
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.821682
design__instance__utilization__stdcell,0.821682
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,63785.6
design__violations,0
design__instance__count__setup_buffer,31
design__instance__count__hold_buffer,81
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,3375
route__net__special,2
route__drc_errors__iter:1,2608
route__wirelength__iter:1,73526
route__drc_errors__iter:2,1472
route__wirelength__iter:2,72303
route__drc_errors__iter:3,1357
route__wirelength__iter:3,72023
route__drc_errors__iter:4,524
route__wirelength__iter:4,71932
route__drc_errors__iter:5,253
route__wirelength__iter:5,71949
route__drc_errors__iter:6,169
route__wirelength__iter:6,71983
route__drc_errors__iter:7,112
route__wirelength__iter:7,71964
route__drc_errors__iter:8,109
route__wirelength__iter:8,71966
route__drc_errors__iter:9,38
route__wirelength__iter:9,71961
route__drc_errors__iter:10,38
route__wirelength__iter:10,71961
route__drc_errors__iter:11,37
route__wirelength__iter:11,71961
route__drc_errors__iter:12,33
route__wirelength__iter:12,72008
route__drc_errors__iter:13,25
route__wirelength__iter:13,72004
route__drc_errors__iter:14,11
route__wirelength__iter:14,72003
route__drc_errors__iter:15,9
route__wirelength__iter:15,72003
route__drc_errors__iter:16,3
route__wirelength__iter:16,72002
route__drc_errors__iter:17,1
route__wirelength__iter:17,72002
route__drc_errors__iter:18,1
route__wirelength__iter:18,72002
route__drc_errors__iter:19,1
route__wirelength__iter:19,72002
route__drc_errors__iter:20,1
route__wirelength__iter:20,72002
route__drc_errors__iter:21,1
route__wirelength__iter:21,72002
route__drc_errors__iter:22,1
route__wirelength__iter:22,72002
route__drc_errors__iter:23,0
route__wirelength__iter:23,72001
route__drc_errors,0
route__wirelength,72001
route__vias,24598
route__vias__singlecut,24598
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,360.24
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3
design__max_fanout_violation__count__corner:min_tt_025C_1v80,15
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.069448
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.069448
timing__hold__ws__corner:min_tt_025C_1v80,0.310414
timing__setup__ws__corner:min_tt_025C_1v80,5.65152
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310414
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,5.65152
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,50
design__max_fanout_violation__count__corner:min_ss_100C_1v60,15
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.10453
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.10453
timing__hold__ws__corner:min_ss_100C_1v60,0.865581
timing__setup__ws__corner:min_ss_100C_1v60,-7.647143
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-41.234993
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-7.647143
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.865581
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-7.647143
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,6
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,15
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.051306
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.051306
timing__hold__ws__corner:min_ff_n40C_1v95,0.111543
timing__setup__ws__corner:min_ff_n40C_1v95,10.966091
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111543
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,10.966091
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,15
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.077393
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.077393
timing__hold__ws__corner:max_tt_025C_1v80,0.31911
timing__setup__ws__corner:max_tt_025C_1v80,4.906507
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.31911
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,4.906507
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,81
design__max_fanout_violation__count__corner:max_ss_100C_1v60,15
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.118498
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.118498
timing__hold__ws__corner:max_ss_100C_1v60,0.884424
timing__setup__ws__corner:max_ss_100C_1v60,-8.79186
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-47.983662
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-8.79186
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.884424
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-8.79186
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,6
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,3
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,15
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.058718
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.058718
timing__hold__ws__corner:max_ff_n40C_1v95,0.117306
timing__setup__ws__corner:max_ff_n40C_1v95,10.495295
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117306
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,10.495295
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79871
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79982
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00129374
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00109416
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000157495
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00109416
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0001759999999999999954237994703731828849413432180881500244140625
ir__drop__worst,0.0012899999999999999140964934696285126847214996814727783203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
