5 13 101 45 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (fsm5.3.vcd) 2 -o (fsm5.3.cdd) 2 -v (fsm5.3.v) 2 -F (main={reset,state},next_state[1]) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm5.3.v 1 52 1
2 1 14 110015 2d 1 100c 0 0 1 1 clock
2 2 14 90015 44 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 14 410041 3 0 1008 0 0 32 48 1 0
2 4 14 360042 3 23 100c 0 3 1 18 0 1 0 0 0 0 next_state
2 5 14 290032 1 32 1004 0 0 1 1 STATE_IDLE
2 6 14 210032 4 1a 100c 4 5 1 18 0 1 1 1 0 0
2 7 14 210025 2 1 100c 0 0 1 1 reset
2 8 14 210042 4 19 100c 6 7 1 18 0 1 1 1 0 0
2 9 14 18001c 0 1 1410 0 0 1 1 state
2 10 14 180042 16 38 e 8 9
2 11 16 1a001e 3 1 100c 0 0 1 1 valid
2 12 16 1a001e 3 29 1008 11 0 1 18 0 1 0 0 0 0
2 13 16 120015 3 1 100c 0 0 1 1 head
2 14 16 120015 3 29 1008 13 0 1 18 0 1 0 0 0 0
2 15 16 9000d 3 1 100c 0 0 1 1 state
2 16 16 9000d 3 29 1008 15 0 1 18 0 1 0 0 0 0
2 17 16 90015 5 2b 1008 14 16 1 18 0 1 0 0 0 0
2 18 16 9001e b 2b 100a 12 17 1 18 0 1 0 0 0 0
2 19 17 20006 5 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 20 25 1c001c 4 0 1004 0 0 32 48 0 0
2 21 25 11001d 4 23 100c 0 20 1 18 0 1 0 0 0 0 next_state
2 22 25 100010 4 1b 100c 21 0 1 18 0 1 1 1 0 0
2 23 25 7000c 0 1 1410 0 0 1 1 msg_ip
2 24 25 7001d 3 35 e 22 23
2 25 47 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 26 0 0 7 0 1008 0 0 32 48 1 0
2 27 0 0 7 23 100e 0 26 1 18 0 1 0 0 0 0 next_state
2 28 0 0 3 1 100c 0 0 1 1 state
2 29 0 0 2 1 100c 0 0 1 1 reset
2 30 0 0 5 31 100c 28 29 2 18 0 3 3 3 0 0
2 31 0 0 6 26 100e 30 0 2 18 0 3 3 3 0 0
1 clock 1 6 107000f 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 7 7000f 1 0 0 0 1 17 0 1 0 0 1 0
1 state 3 8 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 next_state 4 9 107000f 1 0 1 0 2 17 0 3 0 3 2 0
1 msg_ip 5 10 6000f 1 0 0 0 1 17 1 1 0 0 1 0
1 head 6 11 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 7 12 7000f 1 0 0 0 1 17 0 1 0 1 1 0
1 STATE_IDLE 8 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 STATE_SEND 9 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
4 31 f 31 31
4 27 f 27 27
4 10 6 2 2
4 2 1 10 0
4 19 6 18 0
4 18 1 19 0
4 24 f 24 24
4 25 1 0 0
6 31 27 1  0 3 2 2 16 2 0  2 16 0 0  2 16 1 0  1 16 0 0  1 16 1 0   4  0 0 1  1 0 1  1 1 1  2 0 1
3 1 main.$u0 "main.$u0" 0 fsm5.3.v 0 23 1
2 32 19 c000f 1 0 21000 0 0 1 16 1 1
2 33 19 60009 1 0 21008 0 0 1 16 1 0
2 34 19 6000f 1 31 1000 32 33 2 18 0 3 0 2 0 0
2 35 19 50010 1 26 1000 34 0 2 18 0 3 0 2 0 0
2 36 18 120016 3 1 100c 0 0 1 1 state
2 37 18 b000f 2 1 100c 0 0 1 1 reset
2 38 18 b0016 5 31 100c 36 37 2 18 0 3 3 3 0 0
2 39 18 a0017 9 26 100e 38 0 2 18 0 3 3 3 0 0
2 40 19 0 5 2f 100e 35 39 1 18 0 1 1 1 0 0
2 41 20 c0015 1 32 1004 0 0 1 1 STATE_IDLE
2 42 20 60009 1 0 21004 0 0 1 16 0 0
2 43 20 60015 1 31 1004 41 42 2 18 0 3 3 0 0 0
2 44 20 50016 1 26 1004 43 0 2 18 0 3 3 0 0 0
2 45 20 0 3 2f 100e 44 39 1 18 0 1 1 1 0 0
2 46 21 c0015 1 32 1008 0 0 1 1 STATE_SEND
2 47 21 60009 1 0 21004 0 0 1 16 0 0
2 48 21 60015 1 31 1008 46 47 2 18 0 3 2 1 0 0
2 49 21 50016 1 26 1008 48 0 2 18 0 3 2 1 0 0
2 50 21 0 1 2f 100a 49 39 1 18 0 1 0 1 0 0
2 51 21 59005c 1 0 21008 0 0 1 16 1 0
2 52 21 4e0057 1 32 1004 0 0 1 1 STATE_IDLE
2 53 21 4e005c 1 31 1008 51 52 2 18 0 3 2 1 0 0
2 54 21 4d005d 1 26 1008 53 0 2 18 0 3 2 1 0 0
2 55 21 450048 1 0 21004 0 0 1 16 0 0
2 56 21 3a0043 1 32 1008 0 0 1 1 STATE_SEND
2 57 21 3a0048 1 31 1008 55 56 2 18 0 3 1 2 0 0
2 58 21 390049 1 26 1008 57 0 2 18 0 3 1 2 0 0
2 59 21 290049 1 1a 1008 54 58 2 18 0 3 2 1 0 0
2 60 21 29002d 1 1 1004 0 0 1 1 valid
2 61 21 29005d 1 19 1008 59 60 2 18 0 3 2 1 0 0
2 62 21 1b0024 0 1 1410 0 0 2 1 next_state
2 63 21 1b005d 1 37 1a 61 62
2 64 20 59005c 1 0 21008 0 0 1 16 1 0
2 65 20 4e0057 1 32 1004 0 0 1 1 STATE_IDLE
2 66 20 4e005c 1 31 1008 64 65 2 18 0 3 2 1 0 0
2 67 20 4d005d 1 26 1008 66 0 2 18 0 3 2 1 0 0
2 68 20 450048 1 0 21004 0 0 1 16 0 0
2 69 20 3a0043 1 32 1008 0 0 1 1 STATE_SEND
2 70 20 3a0048 1 31 1008 68 69 2 18 0 3 1 2 0 0
2 71 20 390049 1 26 1008 70 0 2 18 0 3 1 2 0 0
2 72 20 280049 2 1a 1008 67 71 2 18 0 3 3 3 0 0
2 73 20 310034 2 1 100c 0 0 1 1 head
2 74 20 29002d 2 1 100c 0 0 1 1 valid
2 75 20 290034 2 8 20138c 73 74 1 18 0 1 1 1 1 0
2 76 20 28005d 2 19 1008 72 75 2 18 0 3 3 3 0 0
2 77 20 1b0024 0 1 1410 0 0 2 1 next_state
2 78 20 1b005d 2 37 a 76 77
2 79 19 280031 1 32 1004 0 0 1 1 STATE_IDLE
2 80 19 1b0024 0 1 1410 0 0 2 1 next_state
2 81 19 1b0031 2 37 16 79 80
4 63 0 0 0
4 50 0 63 0
4 78 0 0 0
4 45 0 78 50
4 81 0 0 0
4 40 11 81 45
3 1 main.$u1 "main.$u1" 0 fsm5.3.v 0 45 1
3 1 main.$u2 "main.$u2" 0 fsm5.3.v 0 50 1
2 82 48 9000c 1 0 21004 0 0 1 16 0 0
2 83 48 10005 0 1 1410 0 0 1 1 clock
2 84 48 1000c 1 37 16 82 83
2 85 49 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 86 49 b000b 1 0 1008 0 0 32 48 1 0
2 87 49 9000c 59 2c 900a 86 0 32 18 0 ffffffff 0 0 0 0
2 88 49 17001b 2c 1 101c 0 0 1 1 clock
2 89 49 160016 2c 1b 102c 88 0 1 18 0 1 1 1 0 0
2 90 49 e0012 0 1 1410 0 0 1 1 clock
2 91 49 e001b 2c 37 3e 89 90
4 91 6 87 87
4 87 0 91 0
4 85 0 0 87
4 84 11 85 85
