# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_4.srcs/sources_1/new/p1.vhd"
vhdl xil_defaultlib  "../../../project_4.srcs/sim_1/new/p1_tb.vhd"

# Do not sort compile order
nosort
