--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml snake_top.twx snake_top.ncd -o snake_top.twr snake_top.pcf
-ucf Nexys4_Master.ucf

Design file:              snake_top.ncd
Physical constraint file: snake_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_m" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_m" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Logical resource: clkgen_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clkgen_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP 
"clkgen_inst_clkout0" TS_clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 46430 paths analyzed, 6291 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.868ns.
--------------------------------------------------------------------------------

Paths for end point vga_inst/Inst_RAM30x40_second/_o3967 (SLICE_X22Y17.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_enable (FF)
  Destination:          vga_inst/Inst_RAM30x40_second/_o3967 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.855ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (1.540 - 1.471)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_enable to vga_inst/Inst_RAM30x40_second/_o3967
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y71.AQ      Tcko                  0.518   write_enable
                                                       write_enable
    SLICE_X23Y17.D3      net (fanout=601)     10.393   write_enable
    SLICE_X23Y17.DMUX    Tilo                  0.357   vga_inst/Inst_RAM30x40_first/_o3965
                                                       vga_inst/Inst_RAM30x40_first/_n09111
    SLICE_X22Y17.CE      net (fanout=1)        0.382   vga_inst/Inst_RAM30x40_first/_n0911
    SLICE_X22Y17.CLK     Tceck                 0.205   vga_inst/Inst_RAM30x40_first/_o3967
                                                       vga_inst/Inst_RAM30x40_second/_o3967
    -------------------------------------------------  ---------------------------
    Total                                     11.855ns (1.080ns logic, 10.775ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               column_4 (FF)
  Destination:          vga_inst/Inst_RAM30x40_second/_o3967 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.706ns (Levels of Logic = 2)
  Clock Path Skew:      0.069ns (1.540 - 1.471)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: column_4 to vga_inst/Inst_RAM30x40_second/_o3967
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.CQ      Tcko                  0.518   column<4>
                                                       column_4
    SLICE_X30Y27.A3      net (fanout=40)       3.587   column<4>
    SLICE_X30Y27.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_n0030
                                                       vga_inst/Inst_RAM30x40_first/_n0011[44]1
    SLICE_X23Y17.D2      net (fanout=30)       1.532   vga_inst/Inst_RAM30x40_first/_n0011[44]
    SLICE_X23Y17.DMUX    Tilo                  0.358   vga_inst/Inst_RAM30x40_first/_o3965
                                                       vga_inst/Inst_RAM30x40_first/_n09111
    SLICE_X22Y17.CE      net (fanout=1)        0.382   vga_inst/Inst_RAM30x40_first/_n0911
    SLICE_X22Y17.CLK     Tceck                 0.205   vga_inst/Inst_RAM30x40_first/_o3967
                                                       vga_inst/Inst_RAM30x40_second/_o3967
    -------------------------------------------------  ---------------------------
    Total                                      6.706ns (1.205ns logic, 5.501ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               column_2 (FF)
  Destination:          vga_inst/Inst_RAM30x40_second/_o3967 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 2)
  Clock Path Skew:      0.069ns (1.540 - 1.471)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: column_2 to vga_inst/Inst_RAM30x40_second/_o3967
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.518   column<4>
                                                       column_2
    SLICE_X30Y27.A2      net (fanout=40)       3.379   column<2>
    SLICE_X30Y27.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_n0030
                                                       vga_inst/Inst_RAM30x40_first/_n0011[44]1
    SLICE_X23Y17.D2      net (fanout=30)       1.532   vga_inst/Inst_RAM30x40_first/_n0011[44]
    SLICE_X23Y17.DMUX    Tilo                  0.358   vga_inst/Inst_RAM30x40_first/_o3965
                                                       vga_inst/Inst_RAM30x40_first/_n09111
    SLICE_X22Y17.CE      net (fanout=1)        0.382   vga_inst/Inst_RAM30x40_first/_n0911
    SLICE_X22Y17.CLK     Tceck                 0.205   vga_inst/Inst_RAM30x40_first/_o3967
                                                       vga_inst/Inst_RAM30x40_second/_o3967
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (1.205ns logic, 5.293ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/Inst_RAM30x40_first/_o3967 (SLICE_X22Y17.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_enable (FF)
  Destination:          vga_inst/Inst_RAM30x40_first/_o3967 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.855ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (1.540 - 1.471)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_enable to vga_inst/Inst_RAM30x40_first/_o3967
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y71.AQ      Tcko                  0.518   write_enable
                                                       write_enable
    SLICE_X23Y17.D3      net (fanout=601)     10.393   write_enable
    SLICE_X23Y17.DMUX    Tilo                  0.357   vga_inst/Inst_RAM30x40_first/_o3965
                                                       vga_inst/Inst_RAM30x40_first/_n09111
    SLICE_X22Y17.CE      net (fanout=1)        0.382   vga_inst/Inst_RAM30x40_first/_n0911
    SLICE_X22Y17.CLK     Tceck                 0.205   vga_inst/Inst_RAM30x40_first/_o3967
                                                       vga_inst/Inst_RAM30x40_first/_o3967
    -------------------------------------------------  ---------------------------
    Total                                     11.855ns (1.080ns logic, 10.775ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               column_4 (FF)
  Destination:          vga_inst/Inst_RAM30x40_first/_o3967 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.706ns (Levels of Logic = 2)
  Clock Path Skew:      0.069ns (1.540 - 1.471)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: column_4 to vga_inst/Inst_RAM30x40_first/_o3967
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.CQ      Tcko                  0.518   column<4>
                                                       column_4
    SLICE_X30Y27.A3      net (fanout=40)       3.587   column<4>
    SLICE_X30Y27.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_n0030
                                                       vga_inst/Inst_RAM30x40_first/_n0011[44]1
    SLICE_X23Y17.D2      net (fanout=30)       1.532   vga_inst/Inst_RAM30x40_first/_n0011[44]
    SLICE_X23Y17.DMUX    Tilo                  0.358   vga_inst/Inst_RAM30x40_first/_o3965
                                                       vga_inst/Inst_RAM30x40_first/_n09111
    SLICE_X22Y17.CE      net (fanout=1)        0.382   vga_inst/Inst_RAM30x40_first/_n0911
    SLICE_X22Y17.CLK     Tceck                 0.205   vga_inst/Inst_RAM30x40_first/_o3967
                                                       vga_inst/Inst_RAM30x40_first/_o3967
    -------------------------------------------------  ---------------------------
    Total                                      6.706ns (1.205ns logic, 5.501ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               column_2 (FF)
  Destination:          vga_inst/Inst_RAM30x40_first/_o3967 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 2)
  Clock Path Skew:      0.069ns (1.540 - 1.471)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: column_2 to vga_inst/Inst_RAM30x40_first/_o3967
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.518   column<4>
                                                       column_2
    SLICE_X30Y27.A2      net (fanout=40)       3.379   column<2>
    SLICE_X30Y27.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_n0030
                                                       vga_inst/Inst_RAM30x40_first/_n0011[44]1
    SLICE_X23Y17.D2      net (fanout=30)       1.532   vga_inst/Inst_RAM30x40_first/_n0011[44]
    SLICE_X23Y17.DMUX    Tilo                  0.358   vga_inst/Inst_RAM30x40_first/_o3965
                                                       vga_inst/Inst_RAM30x40_first/_n09111
    SLICE_X22Y17.CE      net (fanout=1)        0.382   vga_inst/Inst_RAM30x40_first/_n0911
    SLICE_X22Y17.CLK     Tceck                 0.205   vga_inst/Inst_RAM30x40_first/_o3967
                                                       vga_inst/Inst_RAM30x40_first/_o3967
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (1.205ns logic, 5.293ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/Inst_RAM30x40_first/_o3327 (SLICE_X25Y20.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_enable (FF)
  Destination:          vga_inst/Inst_RAM30x40_first/_o3327 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.723ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (1.536 - 1.471)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_enable to vga_inst/Inst_RAM30x40_first/_o3327
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y71.AQ      Tcko                  0.518   write_enable
                                                       write_enable
    SLICE_X25Y20.A2      net (fanout=601)     10.097   write_enable
    SLICE_X25Y20.AMUX    Tilo                  0.354   vga_inst/Inst_RAM30x40_first/_o3327
                                                       vga_inst/Inst_RAM30x40_first/_n05911
    SLICE_X25Y20.CE      net (fanout=2)        0.549   vga_inst/Inst_RAM30x40_first/_n0591
    SLICE_X25Y20.CLK     Tceck                 0.205   vga_inst/Inst_RAM30x40_first/_o3327
                                                       vga_inst/Inst_RAM30x40_first/_o3327
    -------------------------------------------------  ---------------------------
    Total                                     11.723ns (1.077ns logic, 10.646ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               column_4 (FF)
  Destination:          vga_inst/Inst_RAM30x40_first/_o3327 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.656ns (Levels of Logic = 2)
  Clock Path Skew:      0.065ns (1.536 - 1.471)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: column_4 to vga_inst/Inst_RAM30x40_first/_o3327
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.CQ      Tcko                  0.518   column<4>
                                                       column_4
    SLICE_X30Y27.A3      net (fanout=40)       3.587   column<4>
    SLICE_X30Y27.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_n0030
                                                       vga_inst/Inst_RAM30x40_first/_n0011[44]1
    SLICE_X25Y20.A3      net (fanout=30)       1.321   vga_inst/Inst_RAM30x40_first/_n0011[44]
    SLICE_X25Y20.AMUX    Tilo                  0.352   vga_inst/Inst_RAM30x40_first/_o3327
                                                       vga_inst/Inst_RAM30x40_first/_n05911
    SLICE_X25Y20.CE      net (fanout=2)        0.549   vga_inst/Inst_RAM30x40_first/_n0591
    SLICE_X25Y20.CLK     Tceck                 0.205   vga_inst/Inst_RAM30x40_first/_o3327
                                                       vga_inst/Inst_RAM30x40_first/_o3327
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (1.199ns logic, 5.457ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               column_2 (FF)
  Destination:          vga_inst/Inst_RAM30x40_first/_o3327 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.448ns (Levels of Logic = 2)
  Clock Path Skew:      0.065ns (1.536 - 1.471)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: column_2 to vga_inst/Inst_RAM30x40_first/_o3327
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.518   column<4>
                                                       column_2
    SLICE_X30Y27.A2      net (fanout=40)       3.379   column<2>
    SLICE_X30Y27.A       Tilo                  0.124   vga_inst/Inst_RAM30x40_first/_n0030
                                                       vga_inst/Inst_RAM30x40_first/_n0011[44]1
    SLICE_X25Y20.A3      net (fanout=30)       1.321   vga_inst/Inst_RAM30x40_first/_n0011[44]
    SLICE_X25Y20.AMUX    Tilo                  0.352   vga_inst/Inst_RAM30x40_first/_o3327
                                                       vga_inst/Inst_RAM30x40_first/_n05911
    SLICE_X25Y20.CE      net (fanout=2)        0.549   vga_inst/Inst_RAM30x40_first/_n0591
    SLICE_X25Y20.CLK     Tceck                 0.205   vga_inst/Inst_RAM30x40_first/_o3327
                                                       vga_inst/Inst_RAM30x40_first/_o3327
    -------------------------------------------------  ---------------------------
    Total                                      6.448ns (1.199ns logic, 5.249ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP "clkgen_inst_clkout0" TS_clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom (RAMB18_X2Y29.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_kcpsm6/address_loop[11].pc_flop (FF)
  Destination:          Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (0.937 - 0.771)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_kcpsm6/address_loop[11].pc_flop to Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y74.DQ        Tcko                  0.367   Inst_kcpsm6/KCPSM6_PC2
                                                         Inst_kcpsm6/address_loop[11].pc_flop
    RAMB18_X2Y29.DIADI1    net (fanout=3)        0.487   address<11>
    RAMB18_X2Y29.CLKARDCLK Trckd_DIA   (-Th)     0.667   Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom
                                                         Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom
    ---------------------------------------------------  ---------------------------
    Total                                        0.187ns (-0.300ns logic, 0.487ns route)
                                                         (-160.4% logic, 260.4% route)

--------------------------------------------------------------------------------

Paths for end point ps2_inst/Inst_control/state_FSM_FFd5 (SLICE_X72Y97.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2_inst/Inst_negedge/state_FSM_FFd2 (FF)
  Destination:          ps2_inst/Inst_control/state_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 1)
  Clock Path Skew:      0.278ns (0.867 - 0.589)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2_inst/Inst_negedge/state_FSM_FFd2 to ps2_inst/Inst_control/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y101.AQ     Tcko                  0.141   ps2_inst/Inst_negedge/state_FSM_FFd2
                                                       ps2_inst/Inst_negedge/state_FSM_FFd2
    SLICE_X72Y97.B5      net (fanout=8)        0.269   ps2_inst/Inst_negedge/state_FSM_FFd2
    SLICE_X72Y97.CLK     Tah         (-Th)     0.058   ps2_inst/Inst_control/state_FSM_FFd8
                                                       ps2_inst/Inst_control/state_FSM_FFd5-In1
                                                       ps2_inst/Inst_control/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.083ns logic, 0.269ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point ps2_inst/Inst_control/state_FSM_FFd4 (SLICE_X72Y97.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2_inst/Inst_negedge/state_FSM_FFd2 (FF)
  Destination:          ps2_inst/Inst_control/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 1)
  Clock Path Skew:      0.278ns (0.867 - 0.589)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2_inst/Inst_negedge/state_FSM_FFd2 to ps2_inst/Inst_control/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y101.AQ     Tcko                  0.141   ps2_inst/Inst_negedge/state_FSM_FFd2
                                                       ps2_inst/Inst_negedge/state_FSM_FFd2
    SLICE_X72Y97.B5      net (fanout=8)        0.269   ps2_inst/Inst_negedge/state_FSM_FFd2
    SLICE_X72Y97.CLK     Tah         (-Th)     0.047   ps2_inst/Inst_control/state_FSM_FFd8
                                                       ps2_inst/Inst_control/state_FSM_FFd4-In1
                                                       ps2_inst/Inst_control/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (0.094ns logic, 0.269ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen_inst_clkout0 = PERIOD TIMEGRP "clkgen_inst_clkout0" TS_clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.424ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  Logical resource: Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  Location pin: RAMB18_X2Y29.CLKARDCLK
  Clock network: clk_i
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: Inst_kcpsm6/KCPSM6_REG0/CLK
  Logical resource: Inst_kcpsm6/lower_reg_banks_RAMA/CLK
  Location pin: SLICE_X62Y73.CLK
  Clock network: clk_i
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: Inst_kcpsm6/KCPSM6_REG0/CLK
  Logical resource: Inst_kcpsm6/lower_reg_banks_RAMA/CLK
  Location pin: SLICE_X62Y73.CLK
  Clock network: clk_i
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      4.000ns|      5.934ns|            0|            0|            0|        46430|
| TS_clkgen_inst_clkout0        |     20.000ns|     11.868ns|          N/A|            0|            0|        46430|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_m          |   11.868|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 46430 paths, 0 nets, and 14296 connections

Design statistics:
   Minimum period:  11.868ns{1}   (Maximum frequency:  84.260MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 02 12:26:26 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 616 MB



