{"vcs1":{"timestamp_begin":1766151466.851586783, "rt":3.93, "ut":2.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1766151470.852520247, "rt":1.59, "ut":0.29, "st":0.05}}
{"link":{"timestamp_begin":1766151472.474458785, "rt":0.22, "ut":0.14, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1766151466.549246389}
{"VCS_COMP_START_TIME": 1766151466.549246389}
{"VCS_COMP_END_TIME": 1766151472.762259139}
{"VCS_USER_OPTIONS": "-sverilog +v2k -full64 -debug_all -lca -timescale=1ns/1ps +define+FUNCTIONAL +define+SIM +define+EF_STYLE +incdir+../ +incdir+../..//rtl +incdir+../..//rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero irq_tb.v -l compile.log -o simv"}
{"vcs1": {"peak_mem": 389900}}
{"vcselab": {"peak_mem": 241032}}
