Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Tue Jul 31 14:52:41 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkfpu_divider64/syn_timing.txt
| Design       : mkfpu_divider64
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 143 input ports with no input delay specified. (HIGH)

EN__start
EN_flush
RST_N
_start_flags[0]
_start_flags[1]
_start_flags[2]
_start_flags[3]
_start_flags[4]
_start_flags[5]
_start_flags[6]
_start_flags[7]
_start_flags[8]
_start_flags[9]
_start_lv_exponent1[0]
_start_lv_exponent1[10]
_start_lv_exponent1[1]
_start_lv_exponent1[2]
_start_lv_exponent1[3]
_start_lv_exponent1[4]
_start_lv_exponent1[5]
_start_lv_exponent1[6]
_start_lv_exponent1[7]
_start_lv_exponent1[8]
_start_lv_exponent1[9]
_start_lv_exponent2[0]
_start_lv_exponent2[10]
_start_lv_exponent2[1]
_start_lv_exponent2[2]
_start_lv_exponent2[3]
_start_lv_exponent2[4]
_start_lv_exponent2[5]
_start_lv_exponent2[6]
_start_lv_exponent2[7]
_start_lv_exponent2[8]
_start_lv_exponent2[9]
_start_lv_mantissa1[0]
_start_lv_mantissa1[10]
_start_lv_mantissa1[11]
_start_lv_mantissa1[12]
_start_lv_mantissa1[13]
_start_lv_mantissa1[14]
_start_lv_mantissa1[15]
_start_lv_mantissa1[16]
_start_lv_mantissa1[17]
_start_lv_mantissa1[18]
_start_lv_mantissa1[19]
_start_lv_mantissa1[1]
_start_lv_mantissa1[20]
_start_lv_mantissa1[21]
_start_lv_mantissa1[22]
_start_lv_mantissa1[23]
_start_lv_mantissa1[24]
_start_lv_mantissa1[25]
_start_lv_mantissa1[26]
_start_lv_mantissa1[27]
_start_lv_mantissa1[28]
_start_lv_mantissa1[29]
_start_lv_mantissa1[2]
_start_lv_mantissa1[30]
_start_lv_mantissa1[31]
_start_lv_mantissa1[32]
_start_lv_mantissa1[33]
_start_lv_mantissa1[34]
_start_lv_mantissa1[35]
_start_lv_mantissa1[36]
_start_lv_mantissa1[37]
_start_lv_mantissa1[38]
_start_lv_mantissa1[39]
_start_lv_mantissa1[3]
_start_lv_mantissa1[40]
_start_lv_mantissa1[41]
_start_lv_mantissa1[42]
_start_lv_mantissa1[43]
_start_lv_mantissa1[44]
_start_lv_mantissa1[45]
_start_lv_mantissa1[46]
_start_lv_mantissa1[47]
_start_lv_mantissa1[48]
_start_lv_mantissa1[49]
_start_lv_mantissa1[4]
_start_lv_mantissa1[50]
_start_lv_mantissa1[51]
_start_lv_mantissa1[5]
_start_lv_mantissa1[6]
_start_lv_mantissa1[7]
_start_lv_mantissa1[8]
_start_lv_mantissa1[9]
_start_lv_mantissa2[0]
_start_lv_mantissa2[10]
_start_lv_mantissa2[11]
_start_lv_mantissa2[12]
_start_lv_mantissa2[13]
_start_lv_mantissa2[14]
_start_lv_mantissa2[15]
_start_lv_mantissa2[16]
_start_lv_mantissa2[17]
_start_lv_mantissa2[18]
_start_lv_mantissa2[19]
_start_lv_mantissa2[1]
_start_lv_mantissa2[20]
_start_lv_mantissa2[21]
_start_lv_mantissa2[22]
_start_lv_mantissa2[23]
_start_lv_mantissa2[24]
_start_lv_mantissa2[25]
_start_lv_mantissa2[26]
_start_lv_mantissa2[27]
_start_lv_mantissa2[28]
_start_lv_mantissa2[29]
_start_lv_mantissa2[2]
_start_lv_mantissa2[30]
_start_lv_mantissa2[31]
_start_lv_mantissa2[32]
_start_lv_mantissa2[33]
_start_lv_mantissa2[34]
_start_lv_mantissa2[35]
_start_lv_mantissa2[36]
_start_lv_mantissa2[37]
_start_lv_mantissa2[38]
_start_lv_mantissa2[39]
_start_lv_mantissa2[3]
_start_lv_mantissa2[40]
_start_lv_mantissa2[41]
_start_lv_mantissa2[42]
_start_lv_mantissa2[43]
_start_lv_mantissa2[44]
_start_lv_mantissa2[45]
_start_lv_mantissa2[46]
_start_lv_mantissa2[47]
_start_lv_mantissa2[48]
_start_lv_mantissa2[49]
_start_lv_mantissa2[4]
_start_lv_mantissa2[50]
_start_lv_mantissa2[51]
_start_lv_mantissa2[5]
_start_lv_mantissa2[6]
_start_lv_mantissa2[7]
_start_lv_mantissa2[8]
_start_lv_mantissa2[9]
_start_lv_sign
_start_rounding_mode[0]
_start_rounding_mode[1]
_start_rounding_mode[2]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

RDY_final_result_
final_result_[0]
final_result_[10]
final_result_[11]
final_result_[12]
final_result_[13]
final_result_[14]
final_result_[15]
final_result_[16]
final_result_[17]
final_result_[18]
final_result_[19]
final_result_[1]
final_result_[20]
final_result_[21]
final_result_[22]
final_result_[23]
final_result_[24]
final_result_[25]
final_result_[26]
final_result_[27]
final_result_[28]
final_result_[29]
final_result_[2]
final_result_[30]
final_result_[31]
final_result_[32]
final_result_[33]
final_result_[34]
final_result_[35]
final_result_[36]
final_result_[37]
final_result_[38]
final_result_[39]
final_result_[3]
final_result_[40]
final_result_[41]
final_result_[42]
final_result_[43]
final_result_[44]
final_result_[45]
final_result_[46]
final_result_[47]
final_result_[48]
final_result_[49]
final_result_[4]
final_result_[50]
final_result_[51]
final_result_[52]
final_result_[53]
final_result_[54]
final_result_[55]
final_result_[56]
final_result_[57]
final_result_[58]
final_result_[59]
final_result_[5]
final_result_[60]
final_result_[61]
final_result_[62]
final_result_[63]
final_result_[64]
final_result_[65]
final_result_[66]
final_result_[67]
final_result_[68]
final_result_[6]
final_result_[7]
final_result_[8]
final_result_[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.758     -395.982                    124                  735        0.152        0.000                      0                  735        4.500        0.000                       0                   463  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -5.758     -395.982                    124                  735        0.152        0.000                      0                  735        4.500        0.000                       0                   463  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :          124  Failing Endpoints,  Worst Slack       -5.758ns,  Total Violation     -395.982ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.758ns  (required time - arrival time)
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.622ns  (logic 7.579ns (48.515%)  route 8.043ns (51.485%))
  Logic Levels:           32  (CARRY4=20 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.701     3.633    uut_rg_state_handler[0]
                                                                      r  uut_rg_stage2[21]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.928 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     4.409    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.533 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     5.096    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.701    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.221 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.221    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.338    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.455    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.572 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.572    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.689 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.806    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.923    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.040    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.157    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.274    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.391    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     7.508    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.845 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     8.480    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.786 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     9.272    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.676 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.676    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.013 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654    10.667    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    10.973 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512    11.485    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.609 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    12.058    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.182 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    12.631    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.755 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    13.222    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.346 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    13.881    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    13.997 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    13.997    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.573 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    14.573    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.825 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    15.338    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    15.648 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    16.313    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.950 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    16.950    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  uut_rg_stage3_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    17.067    uut_rg_stage3_reg[20]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[23]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    17.323 r  uut_rg_stage3_reg[23]_i_5/O[2]
                         net (fo=1, unplaced)         0.452    17.775    _theResult___snd_fst__h17484[10]
                                                                      r  uut_rg_stage3[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.301    18.076 r  uut_rg_stage3[23]_i_2/O
                         net (fo=1, unplaced)         0.000    18.076    uut_rg_stage3$D_IN[23]
                         FDRE                                         r  uut_rg_stage3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[23]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[23]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.076    
  -------------------------------------------------------------------
                         slack                                 -5.758    

Slack (VIOLATED) :        -5.718ns  (required time - arrival time)
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.582ns  (logic 7.543ns (48.408%)  route 8.039ns (51.592%))
  Logic Levels:           31  (CARRY4=19 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.701     3.633    uut_rg_state_handler[0]
                                                                      r  uut_rg_stage2[21]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.928 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     4.409    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.533 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     5.096    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.701    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.221 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.221    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.338    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.455    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.572 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.572    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.689 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.806    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.923    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.040    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.157    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.274    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.391    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     7.508    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.845 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     8.480    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.786 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     9.272    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.676 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.676    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.013 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654    10.667    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    10.973 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512    11.485    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.609 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    12.058    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.182 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    12.631    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.755 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    13.222    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.346 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    13.881    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    13.997 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    13.997    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.573 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    14.573    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.825 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    15.338    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    15.648 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    16.313    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.950 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    16.950    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.281 r  uut_rg_stage3_reg[20]_i_3/O[3]
                         net (fo=1, unplaced)         0.448    17.729    _theResult___snd_fst__h17484[7]
                                                                      r  uut_rg_stage3[20]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    18.036 r  uut_rg_stage3[20]_i_1/O
                         net (fo=1, unplaced)         0.000    18.036    uut_rg_stage3$D_IN[20]
                         FDRE                                         r  uut_rg_stage3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[20]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[20]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.036    
  -------------------------------------------------------------------
                         slack                                 -5.718    

Slack (VIOLATED) :        -5.704ns  (required time - arrival time)
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.568ns  (logic 7.665ns (49.236%)  route 7.903ns (50.764%))
  Logic Levels:           32  (CARRY4=20 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.701     3.633    uut_rg_state_handler[0]
                                                                      r  uut_rg_stage2[21]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.928 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     4.409    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.533 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     5.096    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.701    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.221 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.221    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.338    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.455    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.572 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.572    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.689 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.806    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.923    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.040    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.157    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.274    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.391    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     7.508    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.845 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     8.480    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.786 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     9.272    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.676 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.676    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.013 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654    10.667    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    10.973 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512    11.485    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.609 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    12.058    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.182 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    12.631    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.755 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    13.222    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.346 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    13.881    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    13.997 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    13.997    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.573 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    14.573    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.825 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    15.338    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    15.648 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    16.313    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.950 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    16.950    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  uut_rg_stage3_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    17.067    uut_rg_stage3_reg[20]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[23]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.404 r  uut_rg_stage3_reg[23]_i_5/O[1]
                         net (fo=1, unplaced)         0.312    17.716    _theResult___snd_fst__h17484[9]
                                                                      r  uut_rg_stage3[22]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    18.022 r  uut_rg_stage3[22]_i_1/O
                         net (fo=1, unplaced)         0.000    18.022    uut_rg_stage3$D_IN[22]
                         FDRE                                         r  uut_rg_stage3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[22]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[22]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.022    
  -------------------------------------------------------------------
                         slack                                 -5.704    

Slack (VIOLATED) :        -5.641ns  (required time - arrival time)
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.505ns  (logic 7.462ns (48.126%)  route 8.043ns (51.874%))
  Logic Levels:           31  (CARRY4=19 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.701     3.633    uut_rg_state_handler[0]
                                                                      r  uut_rg_stage2[21]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.928 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     4.409    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.533 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     5.096    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.701    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.221 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.221    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.338    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.455    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.572 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.572    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.689 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.806    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.923    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.040    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.157    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.274    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.391    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     7.508    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.845 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     8.480    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.786 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     9.272    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.676 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.676    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.013 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654    10.667    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    10.973 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512    11.485    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.609 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    12.058    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.182 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    12.631    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.755 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    13.222    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.346 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    13.881    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    13.997 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    13.997    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.573 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    14.573    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.825 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    15.338    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    15.648 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    16.313    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.950 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    16.950    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    17.206 r  uut_rg_stage3_reg[20]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    17.658    _theResult___snd_fst__h17484[6]
                                                                      r  uut_rg_stage3[19]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.301    17.959 r  uut_rg_stage3[19]_i_1/O
                         net (fo=1, unplaced)         0.000    17.959    uut_rg_stage3$D_IN[19]
                         FDRE                                         r  uut_rg_stage3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[19]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[19]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.959    
  -------------------------------------------------------------------
                         slack                                 -5.641    

Slack (VIOLATED) :        -5.587ns  (required time - arrival time)
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.451ns  (logic 7.548ns (48.851%)  route 7.903ns (51.149%))
  Logic Levels:           31  (CARRY4=19 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.701     3.633    uut_rg_state_handler[0]
                                                                      r  uut_rg_stage2[21]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.928 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     4.409    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.533 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     5.096    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.701    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.221 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.221    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.338    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.455    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.572 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.572    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.689 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.806    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.923    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.040    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.157    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.274    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.391    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     7.508    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.845 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     8.480    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.786 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     9.272    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.676 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.676    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.013 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654    10.667    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    10.973 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512    11.485    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.609 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    12.058    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.182 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    12.631    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.755 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    13.222    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.346 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    13.881    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    13.997 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    13.997    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.573 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    14.573    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.825 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    15.338    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    15.648 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    16.313    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.950 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    16.950    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.287 r  uut_rg_stage3_reg[20]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    17.599    _theResult___snd_fst__h17484[5]
                                                                      r  uut_rg_stage3[18]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    17.905 r  uut_rg_stage3[18]_i_1/O
                         net (fo=1, unplaced)         0.000    17.905    uut_rg_stage3$D_IN[18]
                         FDRE                                         r  uut_rg_stage3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[18]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[18]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.905    
  -------------------------------------------------------------------
                         slack                                 -5.587    

Slack (VIOLATED) :        -5.587ns  (required time - arrival time)
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.451ns  (logic 7.549ns (48.858%)  route 7.902ns (51.142%))
  Logic Levels:           32  (CARRY4=20 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.701     3.633    uut_rg_state_handler[0]
                                                                      r  uut_rg_stage2[21]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.928 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     4.409    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.533 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     5.096    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.701    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.221 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.221    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.338    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.455    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.572 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.572    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.689 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.806    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.923    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.040    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.157    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.274    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.391    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     7.508    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.845 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     8.480    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.786 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     9.272    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.676 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.676    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.013 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654    10.667    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    10.973 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512    11.485    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.609 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    12.058    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.182 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    12.631    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.755 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    13.222    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.346 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    13.881    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    13.997 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    13.997    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.573 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    14.573    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.825 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    15.338    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    15.648 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    16.313    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.950 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    16.950    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.067 r  uut_rg_stage3_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    17.067    uut_rg_stage3_reg[20]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[23]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    17.299 r  uut_rg_stage3_reg[23]_i_5/O[0]
                         net (fo=1, unplaced)         0.311    17.610    _theResult___snd_fst__h17484[8]
                                                                      r  uut_rg_stage3[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.295    17.905 r  uut_rg_stage3[21]_i_1/O
                         net (fo=1, unplaced)         0.000    17.905    uut_rg_stage3$D_IN[21]
                         FDRE                                         r  uut_rg_stage3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[21]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[21]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.905    
  -------------------------------------------------------------------
                         slack                                 -5.587    

Slack (VIOLATED) :        -5.482ns  (required time - arrival time)
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.346ns  (logic 7.307ns (47.615%)  route 8.039ns (52.385%))
  Logic Levels:           30  (CARRY4=18 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.701     3.633    uut_rg_state_handler[0]
                                                                      r  uut_rg_stage2[21]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.928 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     4.409    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.533 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     5.096    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.701    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.221 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.221    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.338    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.455    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.572 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.572    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.689 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.806    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.923    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.040    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.157    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.274    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.391    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     7.508    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.845 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     8.480    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.786 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     9.272    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.676 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.676    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.013 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654    10.667    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    10.973 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512    11.485    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.609 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    12.058    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.182 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    12.631    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.755 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    13.222    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.346 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    13.881    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    13.997 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    13.997    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.573 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    14.573    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.825 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    15.338    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    15.648 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    16.313    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    17.045 r  uut_rg_stage3_reg[16]_i_3/O[3]
                         net (fo=1, unplaced)         0.448    17.493    _theResult___snd_fst__h17484[3]
                                                                      r  uut_rg_stage3[16]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    17.800 r  uut_rg_stage3[16]_i_1/O
                         net (fo=1, unplaced)         0.000    17.800    uut_rg_stage3$D_IN[16]
                         FDRE                                         r  uut_rg_stage3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[16]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[16]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.800    
  -------------------------------------------------------------------
                         slack                                 -5.482    

Slack (VIOLATED) :        -5.470ns  (required time - arrival time)
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.334ns  (logic 7.432ns (48.467%)  route 7.902ns (51.533%))
  Logic Levels:           31  (CARRY4=19 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.701     3.633    uut_rg_state_handler[0]
                                                                      r  uut_rg_stage2[21]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.928 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     4.409    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.533 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     5.096    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.701    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.221 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.221    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.338    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.455    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.572 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.572    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.689 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.806    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.923    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.040    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.157    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.274    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.391    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     7.508    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.845 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     8.480    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.786 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     9.272    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.676 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.676    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.013 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654    10.667    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    10.973 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512    11.485    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.609 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    12.058    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.182 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    12.631    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.755 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    13.222    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.346 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    13.881    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    13.997 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    13.997    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.573 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    14.573    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.825 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    15.338    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    15.648 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    16.313    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    16.950 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    16.950    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    17.182 r  uut_rg_stage3_reg[20]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    17.493    _theResult___snd_fst__h17484[4]
                                                                      r  uut_rg_stage3[17]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.295    17.788 r  uut_rg_stage3[17]_i_1/O
                         net (fo=1, unplaced)         0.000    17.788    uut_rg_stage3$D_IN[17]
                         FDRE                                         r  uut_rg_stage3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[17]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[17]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.788    
  -------------------------------------------------------------------
                         slack                                 -5.470    

Slack (VIOLATED) :        -5.416ns  (required time - arrival time)
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.280ns  (logic 7.237ns (47.363%)  route 8.043ns (52.637%))
  Logic Levels:           30  (CARRY4=18 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.701     3.633    uut_rg_state_handler[0]
                                                                      r  uut_rg_stage2[21]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.928 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     4.409    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.533 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     5.096    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.701    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.221 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.221    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.338    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.455    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.572 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.572    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.689 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.806    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.923    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.040    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.157    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.274    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.391    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     7.508    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.845 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     8.480    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.786 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     9.272    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.676 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.676    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.013 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654    10.667    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    10.973 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512    11.485    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.609 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    12.058    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.182 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    12.631    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.755 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    13.222    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.346 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    13.881    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    13.997 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    13.997    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.573 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    14.573    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.825 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    15.338    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    15.648 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    16.313    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    16.981 r  uut_rg_stage3_reg[16]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    17.433    _theResult___snd_fst__h17484[2]
                                                                      r  uut_rg_stage3[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.301    17.734 r  uut_rg_stage3[15]_i_1/O
                         net (fo=1, unplaced)         0.000    17.734    uut_rg_stage3$D_IN[15]
                         FDRE                                         r  uut_rg_stage3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[15]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[15]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.734    
  -------------------------------------------------------------------
                         slack                                 -5.416    

Slack (VIOLATED) :        -5.164ns  (required time - arrival time)
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.028ns  (logic 7.125ns (47.411%)  route 7.903ns (52.588%))
  Logic Levels:           30  (CARRY4=18 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.701     3.633    uut_rg_state_handler[0]
                                                                      r  uut_rg_stage2[21]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.295     3.928 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     4.409    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.533 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     5.096    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     5.701    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.221 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.221    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.338    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.455    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.572 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.572    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.689 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.806    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     6.923    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.040    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.157    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.274    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     7.391    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.508 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     7.508    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.845 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     8.480    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     8.786 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     9.272    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.676 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.676    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.013 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654    10.667    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306    10.973 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512    11.485    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.609 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    12.058    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.182 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    12.631    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    12.755 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    13.222    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.346 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    13.881    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    13.997 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    13.997    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.573 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    14.573    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.825 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    15.338    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    15.648 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    16.313    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    16.864 r  uut_rg_stage3_reg[16]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    17.176    _theResult___snd_fst__h17484[1]
                                                                      r  uut_rg_stage3[14]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    17.482 r  uut_rg_stage3[14]_i_1/O
                         net (fo=1, unplaced)         0.000    17.482    uut_rg_stage3$D_IN[14]
                         FDRE                                         r  uut_rg_stage3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[14]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[14]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.482    
  -------------------------------------------------------------------
                         slack                                 -5.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[0]
                         FDRE                                         r  uut_rg_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[116]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[116]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[10]
                         FDRE                                         r  uut_rg_stage2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[117]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[117]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[11]
                         FDRE                                         r  uut_rg_stage2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[118]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[12]
                         FDRE                                         r  uut_rg_stage2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[119]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[13]
                         FDRE                                         r  uut_rg_stage2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[120]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[120]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[14]
                         FDRE                                         r  uut_rg_stage2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[121]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[121]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[15]
                         FDRE                                         r  uut_rg_stage2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[122]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[16]
                         FDRE                                         r  uut_rg_stage2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[123]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[17]
                         FDRE                                         r  uut_rg_stage2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[124]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[18]
                         FDRE                                         r  uut_rg_stage2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[118]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[119]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[120]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[121]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[122]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[123]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[124]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[125]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[118]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[119]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[120]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[121]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[122]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[123]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[124]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[125]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[126]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[118]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[119]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[120]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[121]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[122]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[123]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[124]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[125]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[126]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            RDY_final_result_
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.335ns  (logic 3.729ns (69.900%)  route 1.606ns (30.100%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  RDY_final_result__OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.898 r  RDY_final_result__OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    RDY_final_result__OBUF
                                                                      r  RDY_final_result__OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.335 r  RDY_final_result__OBUF_inst/O
                         net (fo=0)                   0.000     5.335    RDY_final_result_
                                                                      r  RDY_final_result_ (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            RDY_final_result_
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.338     0.539    EN_flush_IBUF
                                                                      f  RDY_final_result__OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.584 r  RDY_final_result__OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.338     0.922    RDY_final_result__OBUF
                                                                      r  RDY_final_result__OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  RDY_final_result__OBUF_inst/O
                         net (fo=0)                   0.000     2.073    RDY_final_result_
                                                                      r  RDY_final_result_ (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_rg_stage3_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 8.102ns (50.979%)  route 7.791ns (49.021%))
  Logic Levels:           29  (CARRY4=16 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[59]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[59]
                                                                      r  final_result__OBUF[0]_inst_i_13/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 f  final_result__OBUF[0]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_13_n_0
                                                                      f  final_result__OBUF[0]_inst_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.563 f  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_7_n_0
                                                                      f  final_result__OBUF[0]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.419     5.838    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.962 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.422    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     7.013    x__h17924
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.586    IF_uut_rg_stage3_54_BITS_4_TO_2_82_EQ_0b0_83_T_ETC___d399
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.710 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.710    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.223 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.223    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.340 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.340    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.457 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.457    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.574 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.574    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.691 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.808 r  final_result__OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.808    final_result__OBUF[28]_inst_i_2_n_0
                                                                      r  final_result__OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.925 r  final_result__OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.925    final_result__OBUF[32]_inst_i_2_n_0
                                                                      r  final_result__OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.042 r  final_result__OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.042    final_result__OBUF[36]_inst_i_2_n_0
                                                                      r  final_result__OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.159 r  final_result__OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.159    final_result__OBUF[40]_inst_i_2_n_0
                                                                      r  final_result__OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.276 r  final_result__OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.276    final_result__OBUF[44]_inst_i_2_n_0
                                                                      r  final_result__OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  final_result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.393    final_result__OBUF[48]_inst_i_2_n_0
                                                                      r  final_result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  final_result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.510    final_result__OBUF[52]_inst_i_2_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  final_result__OBUF[55]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.627    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[56]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.806 r  final_result__OBUF[56]_inst_i_4/CO[1]
                         net (fo=5, unplaced)         0.639    10.445    _theResult_____4__h17589[53]
                                                                      r  final_result__OBUF[60]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.332    10.777 r  final_result__OBUF[60]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.777    final_result__OBUF[60]_inst_i_6_n_0
                                                                      r  final_result__OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.290 r  final_result__OBUF[60]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.290    final_result__OBUF[60]_inst_i_2_n_0
                                                                      r  final_result__OBUF[64]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.621 f  final_result__OBUF[64]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.841    12.462    IF_NOT_uut_rg_stage3_54_BIT_138_11_12_AND_IF_I_ETC___d419[7]
                                                                      f  final_result__OBUF[67]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    12.769 f  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    13.218    final_result__OBUF[67]_inst_i_5_n_0
                                                                      f  final_result__OBUF[67]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.342 f  final_result__OBUF[67]_inst_i_3/O
                         net (fo=17, unplaced)        0.505    13.847    IF_uut_rg_stage3_54_BIT_7_10_OR_IF_NOT_uut_rg__ETC___d4311
                                                                      f  final_result__OBUF[55]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  final_result__OBUF[55]_inst_i_2/O
                         net (fo=51, unplaced)        0.815    14.786    final_result__OBUF[55]_inst_i_2_n_0
                                                                      r  final_result__OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.910 r  final_result__OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    15.713    final_result__OBUF[10]
                                                                      r  final_result__OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    18.347 r  final_result__OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.347    final_result_[10]
                                                                      r  final_result_[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 8.102ns (50.979%)  route 7.791ns (49.021%))
  Logic Levels:           29  (CARRY4=16 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[59]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[59]
                                                                      r  final_result__OBUF[0]_inst_i_13/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 f  final_result__OBUF[0]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_13_n_0
                                                                      f  final_result__OBUF[0]_inst_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.563 f  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_7_n_0
                                                                      f  final_result__OBUF[0]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.419     5.838    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.962 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.422    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     7.013    x__h17924
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.586    IF_uut_rg_stage3_54_BITS_4_TO_2_82_EQ_0b0_83_T_ETC___d399
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.710 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.710    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.223 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.223    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.340 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.340    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.457 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.457    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.574 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.574    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.691 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.808 r  final_result__OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.808    final_result__OBUF[28]_inst_i_2_n_0
                                                                      r  final_result__OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.925 r  final_result__OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.925    final_result__OBUF[32]_inst_i_2_n_0
                                                                      r  final_result__OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.042 r  final_result__OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.042    final_result__OBUF[36]_inst_i_2_n_0
                                                                      r  final_result__OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.159 r  final_result__OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.159    final_result__OBUF[40]_inst_i_2_n_0
                                                                      r  final_result__OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.276 r  final_result__OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.276    final_result__OBUF[44]_inst_i_2_n_0
                                                                      r  final_result__OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  final_result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.393    final_result__OBUF[48]_inst_i_2_n_0
                                                                      r  final_result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  final_result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.510    final_result__OBUF[52]_inst_i_2_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  final_result__OBUF[55]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.627    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[56]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.806 r  final_result__OBUF[56]_inst_i_4/CO[1]
                         net (fo=5, unplaced)         0.639    10.445    _theResult_____4__h17589[53]
                                                                      r  final_result__OBUF[60]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.332    10.777 r  final_result__OBUF[60]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.777    final_result__OBUF[60]_inst_i_6_n_0
                                                                      r  final_result__OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.290 r  final_result__OBUF[60]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.290    final_result__OBUF[60]_inst_i_2_n_0
                                                                      r  final_result__OBUF[64]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.621 f  final_result__OBUF[64]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.841    12.462    IF_NOT_uut_rg_stage3_54_BIT_138_11_12_AND_IF_I_ETC___d419[7]
                                                                      f  final_result__OBUF[67]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    12.769 f  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    13.218    final_result__OBUF[67]_inst_i_5_n_0
                                                                      f  final_result__OBUF[67]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.342 f  final_result__OBUF[67]_inst_i_3/O
                         net (fo=17, unplaced)        0.505    13.847    IF_uut_rg_stage3_54_BIT_7_10_OR_IF_NOT_uut_rg__ETC___d4311
                                                                      f  final_result__OBUF[55]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  final_result__OBUF[55]_inst_i_2/O
                         net (fo=51, unplaced)        0.815    14.786    final_result__OBUF[55]_inst_i_2_n_0
                                                                      r  final_result__OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.910 r  final_result__OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    15.713    final_result__OBUF[11]
                                                                      r  final_result__OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    18.347 r  final_result__OBUF[11]_inst/O
                         net (fo=0)                   0.000    18.347    final_result_[11]
                                                                      r  final_result_[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 8.102ns (50.979%)  route 7.791ns (49.021%))
  Logic Levels:           29  (CARRY4=16 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[59]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[59]
                                                                      r  final_result__OBUF[0]_inst_i_13/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 f  final_result__OBUF[0]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_13_n_0
                                                                      f  final_result__OBUF[0]_inst_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.563 f  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_7_n_0
                                                                      f  final_result__OBUF[0]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.419     5.838    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.962 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.422    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     7.013    x__h17924
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.586    IF_uut_rg_stage3_54_BITS_4_TO_2_82_EQ_0b0_83_T_ETC___d399
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.710 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.710    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.223 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.223    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.340 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.340    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.457 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.457    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.574 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.574    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.691 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.808 r  final_result__OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.808    final_result__OBUF[28]_inst_i_2_n_0
                                                                      r  final_result__OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.925 r  final_result__OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.925    final_result__OBUF[32]_inst_i_2_n_0
                                                                      r  final_result__OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.042 r  final_result__OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.042    final_result__OBUF[36]_inst_i_2_n_0
                                                                      r  final_result__OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.159 r  final_result__OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.159    final_result__OBUF[40]_inst_i_2_n_0
                                                                      r  final_result__OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.276 r  final_result__OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.276    final_result__OBUF[44]_inst_i_2_n_0
                                                                      r  final_result__OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  final_result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.393    final_result__OBUF[48]_inst_i_2_n_0
                                                                      r  final_result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  final_result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.510    final_result__OBUF[52]_inst_i_2_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  final_result__OBUF[55]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.627    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[56]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.806 r  final_result__OBUF[56]_inst_i_4/CO[1]
                         net (fo=5, unplaced)         0.639    10.445    _theResult_____4__h17589[53]
                                                                      r  final_result__OBUF[60]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.332    10.777 r  final_result__OBUF[60]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.777    final_result__OBUF[60]_inst_i_6_n_0
                                                                      r  final_result__OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.290 r  final_result__OBUF[60]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.290    final_result__OBUF[60]_inst_i_2_n_0
                                                                      r  final_result__OBUF[64]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.621 f  final_result__OBUF[64]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.841    12.462    IF_NOT_uut_rg_stage3_54_BIT_138_11_12_AND_IF_I_ETC___d419[7]
                                                                      f  final_result__OBUF[67]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    12.769 f  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    13.218    final_result__OBUF[67]_inst_i_5_n_0
                                                                      f  final_result__OBUF[67]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.342 f  final_result__OBUF[67]_inst_i_3/O
                         net (fo=17, unplaced)        0.505    13.847    IF_uut_rg_stage3_54_BIT_7_10_OR_IF_NOT_uut_rg__ETC___d4311
                                                                      f  final_result__OBUF[55]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  final_result__OBUF[55]_inst_i_2/O
                         net (fo=51, unplaced)        0.815    14.786    final_result__OBUF[55]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.910 r  final_result__OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    15.713    final_result__OBUF[12]
                                                                      r  final_result__OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    18.347 r  final_result__OBUF[12]_inst/O
                         net (fo=0)                   0.000    18.347    final_result_[12]
                                                                      r  final_result_[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 8.102ns (50.979%)  route 7.791ns (49.021%))
  Logic Levels:           29  (CARRY4=16 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[59]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[59]
                                                                      r  final_result__OBUF[0]_inst_i_13/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 f  final_result__OBUF[0]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_13_n_0
                                                                      f  final_result__OBUF[0]_inst_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.563 f  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_7_n_0
                                                                      f  final_result__OBUF[0]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.419     5.838    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.962 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.422    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     7.013    x__h17924
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.586    IF_uut_rg_stage3_54_BITS_4_TO_2_82_EQ_0b0_83_T_ETC___d399
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.710 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.710    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.223 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.223    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.340 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.340    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.457 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.457    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.574 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.574    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.691 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.808 r  final_result__OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.808    final_result__OBUF[28]_inst_i_2_n_0
                                                                      r  final_result__OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.925 r  final_result__OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.925    final_result__OBUF[32]_inst_i_2_n_0
                                                                      r  final_result__OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.042 r  final_result__OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.042    final_result__OBUF[36]_inst_i_2_n_0
                                                                      r  final_result__OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.159 r  final_result__OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.159    final_result__OBUF[40]_inst_i_2_n_0
                                                                      r  final_result__OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.276 r  final_result__OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.276    final_result__OBUF[44]_inst_i_2_n_0
                                                                      r  final_result__OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  final_result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.393    final_result__OBUF[48]_inst_i_2_n_0
                                                                      r  final_result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  final_result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.510    final_result__OBUF[52]_inst_i_2_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  final_result__OBUF[55]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.627    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[56]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.806 r  final_result__OBUF[56]_inst_i_4/CO[1]
                         net (fo=5, unplaced)         0.639    10.445    _theResult_____4__h17589[53]
                                                                      r  final_result__OBUF[60]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.332    10.777 r  final_result__OBUF[60]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.777    final_result__OBUF[60]_inst_i_6_n_0
                                                                      r  final_result__OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.290 r  final_result__OBUF[60]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.290    final_result__OBUF[60]_inst_i_2_n_0
                                                                      r  final_result__OBUF[64]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.621 f  final_result__OBUF[64]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.841    12.462    IF_NOT_uut_rg_stage3_54_BIT_138_11_12_AND_IF_I_ETC___d419[7]
                                                                      f  final_result__OBUF[67]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    12.769 f  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    13.218    final_result__OBUF[67]_inst_i_5_n_0
                                                                      f  final_result__OBUF[67]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.342 f  final_result__OBUF[67]_inst_i_3/O
                         net (fo=17, unplaced)        0.505    13.847    IF_uut_rg_stage3_54_BIT_7_10_OR_IF_NOT_uut_rg__ETC___d4311
                                                                      f  final_result__OBUF[55]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  final_result__OBUF[55]_inst_i_2/O
                         net (fo=51, unplaced)        0.815    14.786    final_result__OBUF[55]_inst_i_2_n_0
                                                                      r  final_result__OBUF[13]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.910 r  final_result__OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    15.713    final_result__OBUF[13]
                                                                      r  final_result__OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    18.347 r  final_result__OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.347    final_result_[13]
                                                                      r  final_result_[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 8.102ns (50.979%)  route 7.791ns (49.021%))
  Logic Levels:           29  (CARRY4=16 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[59]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[59]
                                                                      r  final_result__OBUF[0]_inst_i_13/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 f  final_result__OBUF[0]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_13_n_0
                                                                      f  final_result__OBUF[0]_inst_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.563 f  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_7_n_0
                                                                      f  final_result__OBUF[0]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.419     5.838    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.962 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.422    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     7.013    x__h17924
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.586    IF_uut_rg_stage3_54_BITS_4_TO_2_82_EQ_0b0_83_T_ETC___d399
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.710 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.710    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.223 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.223    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.340 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.340    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.457 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.457    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.574 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.574    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.691 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.808 r  final_result__OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.808    final_result__OBUF[28]_inst_i_2_n_0
                                                                      r  final_result__OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.925 r  final_result__OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.925    final_result__OBUF[32]_inst_i_2_n_0
                                                                      r  final_result__OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.042 r  final_result__OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.042    final_result__OBUF[36]_inst_i_2_n_0
                                                                      r  final_result__OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.159 r  final_result__OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.159    final_result__OBUF[40]_inst_i_2_n_0
                                                                      r  final_result__OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.276 r  final_result__OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.276    final_result__OBUF[44]_inst_i_2_n_0
                                                                      r  final_result__OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  final_result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.393    final_result__OBUF[48]_inst_i_2_n_0
                                                                      r  final_result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  final_result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.510    final_result__OBUF[52]_inst_i_2_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  final_result__OBUF[55]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.627    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[56]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.806 r  final_result__OBUF[56]_inst_i_4/CO[1]
                         net (fo=5, unplaced)         0.639    10.445    _theResult_____4__h17589[53]
                                                                      r  final_result__OBUF[60]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.332    10.777 r  final_result__OBUF[60]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.777    final_result__OBUF[60]_inst_i_6_n_0
                                                                      r  final_result__OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.290 r  final_result__OBUF[60]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.290    final_result__OBUF[60]_inst_i_2_n_0
                                                                      r  final_result__OBUF[64]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.621 f  final_result__OBUF[64]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.841    12.462    IF_NOT_uut_rg_stage3_54_BIT_138_11_12_AND_IF_I_ETC___d419[7]
                                                                      f  final_result__OBUF[67]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    12.769 f  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    13.218    final_result__OBUF[67]_inst_i_5_n_0
                                                                      f  final_result__OBUF[67]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.342 f  final_result__OBUF[67]_inst_i_3/O
                         net (fo=17, unplaced)        0.505    13.847    IF_uut_rg_stage3_54_BIT_7_10_OR_IF_NOT_uut_rg__ETC___d4311
                                                                      f  final_result__OBUF[55]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  final_result__OBUF[55]_inst_i_2/O
                         net (fo=51, unplaced)        0.815    14.786    final_result__OBUF[55]_inst_i_2_n_0
                                                                      r  final_result__OBUF[14]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.910 r  final_result__OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    15.713    final_result__OBUF[14]
                                                                      r  final_result__OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    18.347 r  final_result__OBUF[14]_inst/O
                         net (fo=0)                   0.000    18.347    final_result_[14]
                                                                      r  final_result_[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 8.102ns (50.979%)  route 7.791ns (49.021%))
  Logic Levels:           29  (CARRY4=16 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[59]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[59]
                                                                      r  final_result__OBUF[0]_inst_i_13/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 f  final_result__OBUF[0]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_13_n_0
                                                                      f  final_result__OBUF[0]_inst_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.563 f  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_7_n_0
                                                                      f  final_result__OBUF[0]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.419     5.838    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.962 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.422    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     7.013    x__h17924
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.586    IF_uut_rg_stage3_54_BITS_4_TO_2_82_EQ_0b0_83_T_ETC___d399
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.710 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.710    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.223 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.223    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.340 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.340    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.457 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.457    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.574 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.574    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.691 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.808 r  final_result__OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.808    final_result__OBUF[28]_inst_i_2_n_0
                                                                      r  final_result__OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.925 r  final_result__OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.925    final_result__OBUF[32]_inst_i_2_n_0
                                                                      r  final_result__OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.042 r  final_result__OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.042    final_result__OBUF[36]_inst_i_2_n_0
                                                                      r  final_result__OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.159 r  final_result__OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.159    final_result__OBUF[40]_inst_i_2_n_0
                                                                      r  final_result__OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.276 r  final_result__OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.276    final_result__OBUF[44]_inst_i_2_n_0
                                                                      r  final_result__OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  final_result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.393    final_result__OBUF[48]_inst_i_2_n_0
                                                                      r  final_result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  final_result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.510    final_result__OBUF[52]_inst_i_2_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  final_result__OBUF[55]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.627    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[56]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.806 r  final_result__OBUF[56]_inst_i_4/CO[1]
                         net (fo=5, unplaced)         0.639    10.445    _theResult_____4__h17589[53]
                                                                      r  final_result__OBUF[60]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.332    10.777 r  final_result__OBUF[60]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.777    final_result__OBUF[60]_inst_i_6_n_0
                                                                      r  final_result__OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.290 r  final_result__OBUF[60]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.290    final_result__OBUF[60]_inst_i_2_n_0
                                                                      r  final_result__OBUF[64]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.621 f  final_result__OBUF[64]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.841    12.462    IF_NOT_uut_rg_stage3_54_BIT_138_11_12_AND_IF_I_ETC___d419[7]
                                                                      f  final_result__OBUF[67]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    12.769 f  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    13.218    final_result__OBUF[67]_inst_i_5_n_0
                                                                      f  final_result__OBUF[67]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.342 f  final_result__OBUF[67]_inst_i_3/O
                         net (fo=17, unplaced)        0.505    13.847    IF_uut_rg_stage3_54_BIT_7_10_OR_IF_NOT_uut_rg__ETC___d4311
                                                                      f  final_result__OBUF[55]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  final_result__OBUF[55]_inst_i_2/O
                         net (fo=51, unplaced)        0.815    14.786    final_result__OBUF[55]_inst_i_2_n_0
                                                                      r  final_result__OBUF[15]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.910 r  final_result__OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    15.713    final_result__OBUF[15]
                                                                      r  final_result__OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    18.347 r  final_result__OBUF[15]_inst/O
                         net (fo=0)                   0.000    18.347    final_result_[15]
                                                                      r  final_result_[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 8.102ns (50.979%)  route 7.791ns (49.021%))
  Logic Levels:           29  (CARRY4=16 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[59]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[59]
                                                                      r  final_result__OBUF[0]_inst_i_13/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 f  final_result__OBUF[0]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_13_n_0
                                                                      f  final_result__OBUF[0]_inst_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.563 f  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_7_n_0
                                                                      f  final_result__OBUF[0]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.419     5.838    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.962 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.422    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     7.013    x__h17924
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.586    IF_uut_rg_stage3_54_BITS_4_TO_2_82_EQ_0b0_83_T_ETC___d399
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.710 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.710    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.223 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.223    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.340 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.340    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.457 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.457    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.574 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.574    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.691 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.808 r  final_result__OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.808    final_result__OBUF[28]_inst_i_2_n_0
                                                                      r  final_result__OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.925 r  final_result__OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.925    final_result__OBUF[32]_inst_i_2_n_0
                                                                      r  final_result__OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.042 r  final_result__OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.042    final_result__OBUF[36]_inst_i_2_n_0
                                                                      r  final_result__OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.159 r  final_result__OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.159    final_result__OBUF[40]_inst_i_2_n_0
                                                                      r  final_result__OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.276 r  final_result__OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.276    final_result__OBUF[44]_inst_i_2_n_0
                                                                      r  final_result__OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  final_result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.393    final_result__OBUF[48]_inst_i_2_n_0
                                                                      r  final_result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  final_result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.510    final_result__OBUF[52]_inst_i_2_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  final_result__OBUF[55]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.627    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[56]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.806 r  final_result__OBUF[56]_inst_i_4/CO[1]
                         net (fo=5, unplaced)         0.639    10.445    _theResult_____4__h17589[53]
                                                                      r  final_result__OBUF[60]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.332    10.777 r  final_result__OBUF[60]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.777    final_result__OBUF[60]_inst_i_6_n_0
                                                                      r  final_result__OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.290 r  final_result__OBUF[60]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.290    final_result__OBUF[60]_inst_i_2_n_0
                                                                      r  final_result__OBUF[64]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.621 f  final_result__OBUF[64]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.841    12.462    IF_NOT_uut_rg_stage3_54_BIT_138_11_12_AND_IF_I_ETC___d419[7]
                                                                      f  final_result__OBUF[67]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    12.769 f  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    13.218    final_result__OBUF[67]_inst_i_5_n_0
                                                                      f  final_result__OBUF[67]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.342 f  final_result__OBUF[67]_inst_i_3/O
                         net (fo=17, unplaced)        0.505    13.847    IF_uut_rg_stage3_54_BIT_7_10_OR_IF_NOT_uut_rg__ETC___d4311
                                                                      f  final_result__OBUF[55]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  final_result__OBUF[55]_inst_i_2/O
                         net (fo=51, unplaced)        0.815    14.786    final_result__OBUF[55]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.910 r  final_result__OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    15.713    final_result__OBUF[16]
                                                                      r  final_result__OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    18.347 r  final_result__OBUF[16]_inst/O
                         net (fo=0)                   0.000    18.347    final_result_[16]
                                                                      r  final_result_[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 8.102ns (50.979%)  route 7.791ns (49.021%))
  Logic Levels:           29  (CARRY4=16 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[59]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[59]
                                                                      r  final_result__OBUF[0]_inst_i_13/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 f  final_result__OBUF[0]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_13_n_0
                                                                      f  final_result__OBUF[0]_inst_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.563 f  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_7_n_0
                                                                      f  final_result__OBUF[0]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.419     5.838    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.962 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.422    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     7.013    x__h17924
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.586    IF_uut_rg_stage3_54_BITS_4_TO_2_82_EQ_0b0_83_T_ETC___d399
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.710 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.710    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.223 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.223    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.340 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.340    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.457 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.457    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.574 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.574    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.691 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.808 r  final_result__OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.808    final_result__OBUF[28]_inst_i_2_n_0
                                                                      r  final_result__OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.925 r  final_result__OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.925    final_result__OBUF[32]_inst_i_2_n_0
                                                                      r  final_result__OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.042 r  final_result__OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.042    final_result__OBUF[36]_inst_i_2_n_0
                                                                      r  final_result__OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.159 r  final_result__OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.159    final_result__OBUF[40]_inst_i_2_n_0
                                                                      r  final_result__OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.276 r  final_result__OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.276    final_result__OBUF[44]_inst_i_2_n_0
                                                                      r  final_result__OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  final_result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.393    final_result__OBUF[48]_inst_i_2_n_0
                                                                      r  final_result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  final_result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.510    final_result__OBUF[52]_inst_i_2_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  final_result__OBUF[55]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.627    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[56]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.806 r  final_result__OBUF[56]_inst_i_4/CO[1]
                         net (fo=5, unplaced)         0.639    10.445    _theResult_____4__h17589[53]
                                                                      r  final_result__OBUF[60]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.332    10.777 r  final_result__OBUF[60]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.777    final_result__OBUF[60]_inst_i_6_n_0
                                                                      r  final_result__OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.290 r  final_result__OBUF[60]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.290    final_result__OBUF[60]_inst_i_2_n_0
                                                                      r  final_result__OBUF[64]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.621 f  final_result__OBUF[64]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.841    12.462    IF_NOT_uut_rg_stage3_54_BIT_138_11_12_AND_IF_I_ETC___d419[7]
                                                                      f  final_result__OBUF[67]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    12.769 f  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    13.218    final_result__OBUF[67]_inst_i_5_n_0
                                                                      f  final_result__OBUF[67]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.342 f  final_result__OBUF[67]_inst_i_3/O
                         net (fo=17, unplaced)        0.505    13.847    IF_uut_rg_stage3_54_BIT_7_10_OR_IF_NOT_uut_rg__ETC___d4311
                                                                      f  final_result__OBUF[55]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  final_result__OBUF[55]_inst_i_2/O
                         net (fo=51, unplaced)        0.815    14.786    final_result__OBUF[55]_inst_i_2_n_0
                                                                      r  final_result__OBUF[17]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.910 r  final_result__OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    15.713    final_result__OBUF[17]
                                                                      r  final_result__OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    18.347 r  final_result__OBUF[17]_inst/O
                         net (fo=0)                   0.000    18.347    final_result_[17]
                                                                      r  final_result_[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 8.102ns (50.979%)  route 7.791ns (49.021%))
  Logic Levels:           29  (CARRY4=16 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[59]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[59]
                                                                      r  final_result__OBUF[0]_inst_i_13/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 f  final_result__OBUF[0]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_13_n_0
                                                                      f  final_result__OBUF[0]_inst_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.563 f  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_7_n_0
                                                                      f  final_result__OBUF[0]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.419     5.838    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.962 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.422    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     7.013    x__h17924
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.586    IF_uut_rg_stage3_54_BITS_4_TO_2_82_EQ_0b0_83_T_ETC___d399
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.710 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.710    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.223 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.223    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.340 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.340    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.457 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.457    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.574 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.574    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.691 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.808 r  final_result__OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.808    final_result__OBUF[28]_inst_i_2_n_0
                                                                      r  final_result__OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.925 r  final_result__OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.925    final_result__OBUF[32]_inst_i_2_n_0
                                                                      r  final_result__OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.042 r  final_result__OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.042    final_result__OBUF[36]_inst_i_2_n_0
                                                                      r  final_result__OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.159 r  final_result__OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.159    final_result__OBUF[40]_inst_i_2_n_0
                                                                      r  final_result__OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.276 r  final_result__OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.276    final_result__OBUF[44]_inst_i_2_n_0
                                                                      r  final_result__OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  final_result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.393    final_result__OBUF[48]_inst_i_2_n_0
                                                                      r  final_result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  final_result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.510    final_result__OBUF[52]_inst_i_2_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  final_result__OBUF[55]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.627    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[56]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.806 r  final_result__OBUF[56]_inst_i_4/CO[1]
                         net (fo=5, unplaced)         0.639    10.445    _theResult_____4__h17589[53]
                                                                      r  final_result__OBUF[60]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.332    10.777 r  final_result__OBUF[60]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.777    final_result__OBUF[60]_inst_i_6_n_0
                                                                      r  final_result__OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.290 r  final_result__OBUF[60]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.290    final_result__OBUF[60]_inst_i_2_n_0
                                                                      r  final_result__OBUF[64]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.621 f  final_result__OBUF[64]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.841    12.462    IF_NOT_uut_rg_stage3_54_BIT_138_11_12_AND_IF_I_ETC___d419[7]
                                                                      f  final_result__OBUF[67]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    12.769 f  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    13.218    final_result__OBUF[67]_inst_i_5_n_0
                                                                      f  final_result__OBUF[67]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.342 f  final_result__OBUF[67]_inst_i_3/O
                         net (fo=17, unplaced)        0.505    13.847    IF_uut_rg_stage3_54_BIT_7_10_OR_IF_NOT_uut_rg__ETC___d4311
                                                                      f  final_result__OBUF[55]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  final_result__OBUF[55]_inst_i_2/O
                         net (fo=51, unplaced)        0.815    14.786    final_result__OBUF[55]_inst_i_2_n_0
                                                                      r  final_result__OBUF[18]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.910 r  final_result__OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    15.713    final_result__OBUF[18]
                                                                      r  final_result__OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    18.347 r  final_result__OBUF[18]_inst/O
                         net (fo=0)                   0.000    18.347    final_result_[18]
                                                                      r  final_result_[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 8.102ns (50.979%)  route 7.791ns (49.021%))
  Logic Levels:           29  (CARRY4=16 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[59]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[59]
                                                                      r  final_result__OBUF[0]_inst_i_13/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 f  final_result__OBUF[0]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_13_n_0
                                                                      f  final_result__OBUF[0]_inst_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.563 f  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_7_n_0
                                                                      f  final_result__OBUF[0]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.419     5.838    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.962 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.422    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     7.013    x__h17924
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.586    IF_uut_rg_stage3_54_BITS_4_TO_2_82_EQ_0b0_83_T_ETC___d399
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.710 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.710    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.223 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.223    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.340 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.340    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.457 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.457    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.574 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.574    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.691 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[28]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.808 r  final_result__OBUF[28]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.808    final_result__OBUF[28]_inst_i_2_n_0
                                                                      r  final_result__OBUF[32]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.925 r  final_result__OBUF[32]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.925    final_result__OBUF[32]_inst_i_2_n_0
                                                                      r  final_result__OBUF[36]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.042 r  final_result__OBUF[36]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.042    final_result__OBUF[36]_inst_i_2_n_0
                                                                      r  final_result__OBUF[40]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.159 r  final_result__OBUF[40]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.159    final_result__OBUF[40]_inst_i_2_n_0
                                                                      r  final_result__OBUF[44]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.276 r  final_result__OBUF[44]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.276    final_result__OBUF[44]_inst_i_2_n_0
                                                                      r  final_result__OBUF[48]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  final_result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.393    final_result__OBUF[48]_inst_i_2_n_0
                                                                      r  final_result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  final_result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.510    final_result__OBUF[52]_inst_i_2_n_0
                                                                      r  final_result__OBUF[55]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  final_result__OBUF[55]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.627    final_result__OBUF[55]_inst_i_3_n_0
                                                                      r  final_result__OBUF[56]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.806 r  final_result__OBUF[56]_inst_i_4/CO[1]
                         net (fo=5, unplaced)         0.639    10.445    _theResult_____4__h17589[53]
                                                                      r  final_result__OBUF[60]_inst_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.332    10.777 r  final_result__OBUF[60]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.777    final_result__OBUF[60]_inst_i_6_n_0
                                                                      r  final_result__OBUF[60]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.290 r  final_result__OBUF[60]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.290    final_result__OBUF[60]_inst_i_2_n_0
                                                                      r  final_result__OBUF[64]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.621 f  final_result__OBUF[64]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.841    12.462    IF_NOT_uut_rg_stage3_54_BIT_138_11_12_AND_IF_I_ETC___d419[7]
                                                                      f  final_result__OBUF[67]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.307    12.769 f  final_result__OBUF[67]_inst_i_5/O
                         net (fo=1, unplaced)         0.449    13.218    final_result__OBUF[67]_inst_i_5_n_0
                                                                      f  final_result__OBUF[67]_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    13.342 f  final_result__OBUF[67]_inst_i_3/O
                         net (fo=17, unplaced)        0.505    13.847    IF_uut_rg_stage3_54_BIT_7_10_OR_IF_NOT_uut_rg__ETC___d4311
                                                                      f  final_result__OBUF[55]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  final_result__OBUF[55]_inst_i_2/O
                         net (fo=51, unplaced)        0.815    14.786    final_result__OBUF[55]_inst_i_2_n_0
                                                                      r  final_result__OBUF[19]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.910 r  final_result__OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    15.713    final_result__OBUF[19]
                                                                      r  final_result__OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    18.347 r  final_result__OBUF[19]_inst/O
                         net (fo=0)                   0.000    18.347    final_result_[19]
                                                                      r  final_result_[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_rg_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.828%)  route 0.470ns (25.172%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_stage3_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.957    uut_rg_stage3_reg_n_0_[0]
                                                                      f  final_result__OBUF[4]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.055 r  final_result__OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.393    final_result__OBUF[4]
                                                                      r  final_result__OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.544 r  final_result__OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.544    final_result_[4]
                                                                      r  final_result_[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.396ns (73.877%)  route 0.494ns (26.123%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_stage3_reg[10]/Q
                         net (fo=18, unplaced)        0.155     0.981    uut_rg_stage3_reg_n_0_[10]
                                                                      f  final_result__OBUF[3]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.079 r  final_result__OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.417    final_result__OBUF[3]
                                                                      r  final_result__OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.568 r  final_result__OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.568    final_result_[3]
                                                                      r  final_result_[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.399ns (73.918%)  route 0.494ns (26.082%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_stage3_reg[10]/Q
                         net (fo=18, unplaced)        0.155     0.981    uut_rg_stage3_reg_n_0_[10]
                                                                      f  final_result__OBUF[68]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.082 r  final_result__OBUF[68]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.420    final_result__OBUF[68]
                                                                      r  final_result__OBUF[68]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.571 r  final_result__OBUF[68]_inst/O
                         net (fo=0)                   0.000     2.571    final_result_[68]
                                                                      r  final_result_[68] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_final_result_
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.396ns (71.686%)  route 0.551ns (28.314%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.213     1.038    uut_rg_state_handler[0]
                                                                      r  RDY_final_result__OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.136 r  RDY_final_result__OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.475    RDY_final_result__OBUF
                                                                      r  RDY_final_result__OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.626 r  RDY_final_result__OBUF_inst/O
                         net (fo=0)                   0.000     2.626    RDY_final_result_
                                                                      r  RDY_final_result_ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.397ns (71.361%)  route 0.561ns (28.639%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_stage3_reg[10]/Q
                         net (fo=18, unplaced)        0.222     1.048    uut_rg_stage3_reg_n_0_[10]
                                                                      f  final_result__OBUF[1]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.099     1.147 r  final_result__OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.485    final_result__OBUF[1]
                                                                      r  final_result__OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.636 r  final_result__OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.636    final_result_[1]
                                                                      r  final_result_[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.395ns (69.098%)  route 0.624ns (30.902%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage3_reg[8]/Q
                         net (fo=2, unplaced)         0.285     1.111    uut_rg_stage3_reg_n_0_[8]
                                                                      r  final_result__OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.097     1.208 r  final_result__OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.546    final_result__OBUF[0]
                                                                      r  final_result__OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.697 r  final_result__OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.697    final_result_[0]
                                                                      r  final_result_[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.396ns (68.498%)  route 0.642ns (31.502%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_stage3_reg[9]/Q
                         net (fo=16, unplaced)        0.303     1.129    p_3_in
                                                                      f  final_result__OBUF[2]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.227 r  final_result__OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.566    final_result__OBUF[2]
                                                                      r  final_result__OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.716 r  final_result__OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.716    final_result_[2]
                                                                      r  final_result_[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.396ns (68.456%)  route 0.643ns (31.544%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage3_reg[10]/Q
                         net (fo=18, unplaced)        0.305     1.130    uut_rg_stage3_reg_n_0_[10]
                                                                      r  final_result__OBUF[56]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.228 r  final_result__OBUF[56]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.567    final_result__OBUF[56]
                                                                      r  final_result__OBUF[56]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.718 r  final_result__OBUF[56]_inst/O
                         net (fo=0)                   0.000     2.718    final_result_[56]
                                                                      r  final_result_[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.396ns (68.456%)  route 0.643ns (31.544%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage3_reg[11]/Q
                         net (fo=18, unplaced)        0.305     1.130    uut_rg_stage3_reg_n_0_[11]
                                                                      r  final_result__OBUF[58]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.228 r  final_result__OBUF[58]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.567    final_result__OBUF[58]
                                                                      r  final_result__OBUF[58]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.718 r  final_result__OBUF[58]_inst/O
                         net (fo=0)                   0.000     2.718    final_result_[58]
                                                                      r  final_result_[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.396ns (68.456%)  route 0.643ns (31.544%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage3_reg[11]/Q
                         net (fo=18, unplaced)        0.305     1.130    uut_rg_stage3_reg_n_0_[11]
                                                                      r  final_result__OBUF[59]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.228 r  final_result__OBUF[59]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.567    final_result__OBUF[59]
                                                                      r  final_result__OBUF[59]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.718 r  final_result__OBUF[59]_inst/O
                         net (fo=0)                   0.000     2.718    final_result_[59]
                                                                      r  final_result_[59] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           959 Endpoints
Min Delay           959 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.046ns  (logic 7.901ns (49.241%)  route 8.145ns (50.759%))
  Logic Levels:           33  (CARRY4=20 IBUF=1 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  uut_rg_stage2[21]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     2.379    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.503 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     3.066    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.190 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     3.671    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.191 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.308    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.425    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.542 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.542    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.659 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.659    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.776 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.776    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.893 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.893    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.010 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.010    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.127    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.244 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.244    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.361 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.361    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.478 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.478    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.815 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     6.450    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.756 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     7.242    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.646 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.646    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.983 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654     8.637    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     8.943 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512     9.455    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.579 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    10.028    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.152 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    10.601    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.725 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    11.192    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    11.316 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    11.851    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    11.967 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    11.967    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.543 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    12.543    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    12.795 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    13.308    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    13.618 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    14.283    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.920 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.920    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.037 r  uut_rg_stage3_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    15.037    uut_rg_stage3_reg[20]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[23]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.293 r  uut_rg_stage3_reg[23]_i_5/O[2]
                         net (fo=1, unplaced)         0.452    15.745    _theResult___snd_fst__h17484[10]
                                                                      r  uut_rg_stage3[23]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.301    16.046 r  uut_rg_stage3[23]_i_2/O
                         net (fo=1, unplaced)         0.000    16.046    uut_rg_stage3$D_IN[23]
                         FDRE                                         r  uut_rg_stage3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[23]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.006ns  (logic 7.865ns (49.139%)  route 8.141ns (50.861%))
  Logic Levels:           32  (CARRY4=19 IBUF=1 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  uut_rg_stage2[21]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     2.379    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.503 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     3.066    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.190 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     3.671    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.191 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.308    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.425    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.542 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.542    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.659 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.659    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.776 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.776    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.893 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.893    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.010 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.010    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.127    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.244 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.244    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.361 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.361    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.478 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.478    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.815 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     6.450    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.756 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     7.242    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.646 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.646    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.983 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654     8.637    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     8.943 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512     9.455    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.579 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    10.028    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.152 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    10.601    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.725 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    11.192    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    11.316 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    11.851    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    11.967 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    11.967    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.543 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    12.543    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    12.795 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    13.308    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    13.618 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    14.283    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.920 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.920    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.251 r  uut_rg_stage3_reg[20]_i_3/O[3]
                         net (fo=1, unplaced)         0.448    15.699    _theResult___snd_fst__h17484[7]
                                                                      r  uut_rg_stage3[20]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    16.006 r  uut_rg_stage3[20]_i_1/O
                         net (fo=1, unplaced)         0.000    16.006    uut_rg_stage3$D_IN[20]
                         FDRE                                         r  uut_rg_stage3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[20]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.992ns  (logic 7.987ns (49.945%)  route 8.005ns (50.055%))
  Logic Levels:           33  (CARRY4=20 IBUF=1 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  uut_rg_stage2[21]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     2.379    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.503 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     3.066    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.190 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     3.671    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.191 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.308    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.425    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.542 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.542    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.659 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.659    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.776 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.776    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.893 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.893    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.010 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.010    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.127    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.244 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.244    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.361 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.361    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.478 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.478    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.815 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     6.450    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.756 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     7.242    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.646 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.646    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.983 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654     8.637    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     8.943 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512     9.455    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.579 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    10.028    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.152 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    10.601    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.725 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    11.192    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    11.316 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    11.851    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    11.967 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    11.967    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.543 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    12.543    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    12.795 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    13.308    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    13.618 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    14.283    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.920 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.920    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.037 r  uut_rg_stage3_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    15.037    uut_rg_stage3_reg[20]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[23]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.374 r  uut_rg_stage3_reg[23]_i_5/O[1]
                         net (fo=1, unplaced)         0.312    15.686    _theResult___snd_fst__h17484[9]
                                                                      r  uut_rg_stage3[22]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.992 r  uut_rg_stage3[22]_i_1/O
                         net (fo=1, unplaced)         0.000    15.992    uut_rg_stage3$D_IN[22]
                         FDRE                                         r  uut_rg_stage3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[22]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.929ns  (logic 7.784ns (48.868%)  route 8.145ns (51.132%))
  Logic Levels:           32  (CARRY4=19 IBUF=1 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  uut_rg_stage2[21]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     2.379    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.503 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     3.066    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.190 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     3.671    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.191 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.308    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.425    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.542 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.542    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.659 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.659    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.776 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.776    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.893 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.893    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.010 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.010    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.127    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.244 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.244    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.361 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.361    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.478 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.478    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.815 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     6.450    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.756 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     7.242    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.646 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.646    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.983 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654     8.637    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     8.943 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512     9.455    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.579 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    10.028    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.152 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    10.601    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.725 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    11.192    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    11.316 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    11.851    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    11.967 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    11.967    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.543 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    12.543    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    12.795 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    13.308    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    13.618 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    14.283    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.920 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.920    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.176 r  uut_rg_stage3_reg[20]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    15.628    _theResult___snd_fst__h17484[6]
                                                                      r  uut_rg_stage3[19]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.301    15.929 r  uut_rg_stage3[19]_i_1/O
                         net (fo=1, unplaced)         0.000    15.929    uut_rg_stage3$D_IN[19]
                         FDRE                                         r  uut_rg_stage3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[19]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.875ns  (logic 7.870ns (49.576%)  route 8.005ns (50.424%))
  Logic Levels:           32  (CARRY4=19 IBUF=1 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  uut_rg_stage2[21]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     2.379    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.503 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     3.066    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.190 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     3.671    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.191 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.308    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.425    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.542 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.542    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.659 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.659    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.776 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.776    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.893 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.893    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.010 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.010    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.127    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.244 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.244    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.361 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.361    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.478 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.478    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.815 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     6.450    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.756 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     7.242    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.646 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.646    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.983 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654     8.637    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     8.943 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512     9.455    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.579 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    10.028    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.152 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    10.601    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.725 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    11.192    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    11.316 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    11.851    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    11.967 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    11.967    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.543 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    12.543    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    12.795 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    13.308    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    13.618 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    14.283    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.920 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.920    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.257 r  uut_rg_stage3_reg[20]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    15.569    _theResult___snd_fst__h17484[5]
                                                                      r  uut_rg_stage3[18]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.875 r  uut_rg_stage3[18]_i_1/O
                         net (fo=1, unplaced)         0.000    15.875    uut_rg_stage3$D_IN[18]
                         FDRE                                         r  uut_rg_stage3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[18]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.875ns  (logic 7.871ns (49.582%)  route 8.004ns (50.418%))
  Logic Levels:           33  (CARRY4=20 IBUF=1 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  uut_rg_stage2[21]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     2.379    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.503 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     3.066    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.190 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     3.671    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.191 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.308    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.425    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.542 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.542    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.659 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.659    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.776 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.776    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.893 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.893    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.010 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.010    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.127    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.244 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.244    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.361 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.361    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.478 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.478    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.815 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     6.450    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.756 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     7.242    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.646 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.646    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.983 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654     8.637    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     8.943 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512     9.455    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.579 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    10.028    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.152 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    10.601    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.725 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    11.192    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    11.316 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    11.851    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    11.967 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    11.967    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.543 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    12.543    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    12.795 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    13.308    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    13.618 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    14.283    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.920 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.920    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.037 r  uut_rg_stage3_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    15.037    uut_rg_stage3_reg[20]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[23]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.269 r  uut_rg_stage3_reg[23]_i_5/O[0]
                         net (fo=1, unplaced)         0.311    15.580    _theResult___snd_fst__h17484[8]
                                                                      r  uut_rg_stage3[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.295    15.875 r  uut_rg_stage3[21]_i_1/O
                         net (fo=1, unplaced)         0.000    15.875    uut_rg_stage3$D_IN[21]
                         FDRE                                         r  uut_rg_stage3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[21]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.770ns  (logic 7.629ns (48.378%)  route 8.141ns (51.622%))
  Logic Levels:           31  (CARRY4=18 IBUF=1 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  uut_rg_stage2[21]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     2.379    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.503 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     3.066    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.190 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     3.671    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.191 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.308    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.425    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.542 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.542    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.659 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.659    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.776 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.776    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.893 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.893    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.010 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.010    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.127    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.244 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.244    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.361 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.361    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.478 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.478    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.815 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     6.450    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.756 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     7.242    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.646 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.646    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.983 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654     8.637    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     8.943 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512     9.455    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.579 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    10.028    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.152 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    10.601    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.725 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    11.192    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    11.316 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    11.851    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    11.967 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    11.967    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.543 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    12.543    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    12.795 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    13.308    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    13.618 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    14.283    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    15.015 r  uut_rg_stage3_reg[16]_i_3/O[3]
                         net (fo=1, unplaced)         0.448    15.463    _theResult___snd_fst__h17484[3]
                                                                      r  uut_rg_stage3[16]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    15.770 r  uut_rg_stage3[16]_i_1/O
                         net (fo=1, unplaced)         0.000    15.770    uut_rg_stage3$D_IN[16]
                         FDRE                                         r  uut_rg_stage3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[16]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.758ns  (logic 7.754ns (49.208%)  route 8.004ns (50.792%))
  Logic Levels:           32  (CARRY4=19 IBUF=1 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  uut_rg_stage2[21]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     2.379    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.503 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     3.066    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.190 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     3.671    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.191 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.308    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.425    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.542 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.542    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.659 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.659    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.776 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.776    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.893 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.893    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.010 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.010    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.127    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.244 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.244    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.361 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.361    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.478 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.478    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.815 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     6.450    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.756 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     7.242    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.646 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.646    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.983 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654     8.637    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     8.943 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512     9.455    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.579 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    10.028    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.152 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    10.601    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.725 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    11.192    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    11.316 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    11.851    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    11.967 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    11.967    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.543 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    12.543    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    12.795 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    13.308    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    13.618 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    14.283    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.920 r  uut_rg_stage3_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    14.920    uut_rg_stage3_reg[16]_i_3_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.152 r  uut_rg_stage3_reg[20]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    15.463    _theResult___snd_fst__h17484[4]
                                                                      r  uut_rg_stage3[17]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.295    15.758 r  uut_rg_stage3[17]_i_1/O
                         net (fo=1, unplaced)         0.000    15.758    uut_rg_stage3$D_IN[17]
                         FDRE                                         r  uut_rg_stage3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[17]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.704ns  (logic 7.559ns (48.135%)  route 8.145ns (51.865%))
  Logic Levels:           31  (CARRY4=18 IBUF=1 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  uut_rg_stage2[21]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     2.379    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.503 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     3.066    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.190 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     3.671    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.191 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.308    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.425    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.542 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.542    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.659 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.659    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.776 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.776    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.893 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.893    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.010 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.010    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.127    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.244 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.244    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.361 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.361    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.478 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.478    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.815 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     6.450    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.756 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     7.242    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.646 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.646    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.983 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654     8.637    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     8.943 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512     9.455    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.579 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    10.028    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.152 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    10.601    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.725 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    11.192    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    11.316 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    11.851    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    11.967 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    11.967    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.543 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    12.543    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    12.795 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    13.308    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    13.618 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    14.283    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    14.951 r  uut_rg_stage3_reg[16]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    15.403    _theResult___snd_fst__h17484[2]
                                                                      r  uut_rg_stage3[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.301    15.704 r  uut_rg_stage3[15]_i_1/O
                         net (fo=1, unplaced)         0.000    15.704    uut_rg_stage3$D_IN[15]
                         FDRE                                         r  uut_rg_stage3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[15]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.452ns  (logic 7.447ns (48.196%)  route 8.005ns (51.804%))
  Logic Levels:           31  (CARRY4=18 IBUF=1 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=17, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  uut_rg_stage2[21]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 f  uut_rg_stage2[21]_i_2/O
                         net (fo=6, unplaced)         0.481     2.379    uut_rg_stage2[21]_i_2_n_0
                                                                      f  uut_rg_stage2[21]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.503 r  uut_rg_stage2[21]_i_1/O
                         net (fo=180, unplaced)       0.563     3.066    WILL_FIRE_RL_uut_rl_stage2
                                                                      r  uut_int_div_rg_inter_stage[118]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.190 r  uut_int_div_rg_inter_stage[118]_i_1/O
                         net (fo=2, unplaced)         0.481     3.671    p_0_in[61]
                                                                      r  uut_int_div_rg_inter_stage_reg[68]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.191 r  uut_int_div_rg_inter_stage_reg[68]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.191    uut_int_div_rg_inter_stage_reg[68]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[72]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  uut_int_div_rg_inter_stage_reg[72]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.308    uut_int_div_rg_inter_stage_reg[72]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[76]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  uut_int_div_rg_inter_stage_reg[76]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.425    uut_int_div_rg_inter_stage_reg[76]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[80]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.542 r  uut_int_div_rg_inter_stage_reg[80]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.542    uut_int_div_rg_inter_stage_reg[80]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[84]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.659 r  uut_int_div_rg_inter_stage_reg[84]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.659    uut_int_div_rg_inter_stage_reg[84]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[88]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.776 r  uut_int_div_rg_inter_stage_reg[88]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.776    uut_int_div_rg_inter_stage_reg[88]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[92]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.893 r  uut_int_div_rg_inter_stage_reg[92]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.893    uut_int_div_rg_inter_stage_reg[92]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[96]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.010 r  uut_int_div_rg_inter_stage_reg[96]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.010    uut_int_div_rg_inter_stage_reg[96]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[100]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  uut_int_div_rg_inter_stage_reg[100]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.127    uut_int_div_rg_inter_stage_reg[100]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[104]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.244 r  uut_int_div_rg_inter_stage_reg[104]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.244    uut_int_div_rg_inter_stage_reg[104]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[108]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.361 r  uut_int_div_rg_inter_stage_reg[108]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     5.361    uut_int_div_rg_inter_stage_reg[108]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[112]_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.478 r  uut_int_div_rg_inter_stage_reg[112]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.478    uut_int_div_rg_inter_stage_reg[112]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[1]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.815 r  uut_int_div_rg_inter_stage_reg[1]_i_7/O[1]
                         net (fo=4, unplaced)         0.635     6.450    ab36_BITS_171_TO_2_BITS_112_TO_0_CONCAT_0_PLUS_ETC__q2[109]
                                                                      r  uut_int_div_rg_inter_stage[111]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     6.756 r  uut_int_div_rg_inter_stage[111]_i_13/O
                         net (fo=2, unplaced)         0.486     7.242    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[53]
                                                                      r  uut_int_div_rg_inter_stage_reg[111]_i_3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.646 r  uut_int_div_rg_inter_stage_reg[111]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.646    uut_int_div_rg_inter_stage_reg[111]_i_3_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[113]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.983 f  uut_int_div_rg_inter_stage_reg[113]_i_2/O[1]
                         net (fo=10, unplaced)        0.654     8.637    p_2_in__0[112]
                                                                      f  uut_rg_stage3[83]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     8.943 f  uut_rg_stage3[83]_i_2/O
                         net (fo=23, unplaced)        0.512     9.455    uut_rg_stage3[83]_i_2_n_0
                                                                      f  uut_rg_stage3[137]_i_43/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.579 f  uut_rg_stage3[137]_i_43/O
                         net (fo=1, unplaced)         0.449    10.028    uut_rg_stage3[137]_i_43_n_0
                                                                      f  uut_rg_stage3[137]_i_31/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.152 f  uut_rg_stage3[137]_i_31/O
                         net (fo=1, unplaced)         0.449    10.601    uut_rg_stage3[137]_i_31_n_0
                                                                      f  uut_rg_stage3[137]_i_15/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.725 f  uut_rg_stage3[137]_i_15/O
                         net (fo=3, unplaced)         0.467    11.192    uut_rg_stage3[137]_i_15_n_0
                                                                      f  uut_rg_stage3[137]_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    11.316 r  uut_rg_stage3[137]_i_4/O
                         net (fo=57, unplaced)        0.535    11.851    uut_rg_stage3[137]_i_4_n_0
                                                                      r  uut_rg_stage3[138]_i_67/I2
                         LUT4 (Prop_lut4_I2_O)        0.116    11.967 r  uut_rg_stage3[138]_i_67/O
                         net (fo=1, unplaced)         0.000    11.967    uut_rg_stage3[138]_i_67_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_23/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.543 r  uut_rg_stage3_reg[138]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    12.543    uut_rg_stage3_reg[138]_i_23_n_0
                                                                      r  uut_rg_stage3_reg[138]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    12.795 r  uut_rg_stage3_reg[138]_i_8/CO[2]
                         net (fo=21, unplaced)        0.513    13.308    INV_1_MINUS_uut_rg_stage2_24_BITS_21_TO_9_25_2_ETC___d248
                                                                      r  uut_rg_stage3[16]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.310    13.618 r  uut_rg_stage3[16]_i_12/O
                         net (fo=1, unplaced)         0.665    14.283    uut_rg_stage3[16]_i_12_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    14.834 r  uut_rg_stage3_reg[16]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    15.146    _theResult___snd_fst__h17484[1]
                                                                      r  uut_rg_stage3[14]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    15.452 r  uut_rg_stage3[14]_i_1/O
                         net (fo=1, unplaced)         0.000    15.452    uut_rg_stage3$D_IN[14]
                         FDRE                                         r  uut_rg_stage3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=131, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[0]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[100]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=131, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[100]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=131, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[101]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[102]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=131, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[102]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=131, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[103]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=131, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[104]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[105]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=131, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[105]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=131, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[106]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=131, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[107]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=131, unplaced)       0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[108]/C





