# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:08 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: connection_mtx.vhd(3): Bad selected name in USE clause.
# ** Note: connection_mtx.vhd(6): VHDL Compiler exiting
# End time: 20:03:08 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:24 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# ** Error: connection_mtx.vhd(17): near "std_logic_vector": syntax error
# ** Error: connection_mtx.vhd(18): (vcom-1136) Unknown identifier "bus_t".
# ** Error: connection_mtx.vhd(19): (vcom-1136) Unknown identifier "bus_t".
# ** Error: connection_mtx.vhd(22): (vcom-1136) Unknown identifier "bus_t".
# ** Error: connection_mtx.vhd(23): (vcom-1136) Unknown identifier "bus_t".
# ** Error: connection_mtx.vhd(24): (vcom-1136) Unknown identifier "bus_t".
# ** Error: connection_mtx.vhd(25): (vcom-1136) Unknown identifier "bus_t".
# ** Error: connection_mtx.vhd(40): Target type (error) in signal assignment is different from expression type.
# ** Error: connection_mtx.vhd(40): Cannot resolve indexed name (type ieee.std_logic_1164.STD_ULOGIC) as type (error).
# ** Error: connection_mtx.vhd(40): (vcom-1076) OTHERS choice cannot be used in unconstrained array aggregate.
# ** Error: connection_mtx.vhd(44): Cannot resolve slice name as type (error).
# ** Error: connection_mtx.vhd(45): Cannot resolve slice name as type (error).
# ** Error: connection_mtx.vhd(46): near "bus_local": (vcom-1576) expecting ';'.
# ** Error: connection_mtx.vhd(47): Cannot resolve slice name as type (error).
# ** Error: connection_mtx.vhd(55): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: connection_mtx.vhd(55): Bad right hand side (infix expression) in signal assignment.
# ** Error: connection_mtx.vhd(67): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(67): Bad right hand side (infix expression) in signal assignment.
# ** Error: connection_mtx.vhd(83): (vcom-1581) No feasible entries for prefix operator 'not'.
# ** Error: connection_mtx.vhd(83): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(83): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: connection_mtx.vhd(83): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(83): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(83): Bad right hand side (infix expression) in signal assignment.
# ** Error: connection_mtx.vhd(89): (vcom-1581) No feasible entries for prefix operator 'not'.
# ** Error: connection_mtx.vhd(89): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(89): (vcom-1581) No feasible entries for infix operator 'or'.
# ** Error: connection_mtx.vhd(89): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(89): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(89): Bad right hand side (infix expression) in signal assignment.
# ** Error: connection_mtx.vhd(98): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in signal assignment is different from expression type (error).
# ** Error: connection_mtx.vhd(101): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in signal assignment is different from expression type (error).
# ** Error: connection_mtx.vhd(102): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in signal assignment is different from expression type (error).
# ** Note: connection_mtx.vhd(106): VHDL Compiler exiting
# End time: 20:03:24 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 33, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:05 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# ** Error: connection_mtx.vhd(46): near "bus_local": (vcom-1576) expecting ';'.
# ** Error: connection_mtx.vhd(67): (vcom-1152) Index value 2 is out of index range 0 to 1 of work.connection_mtx(struct).bus_array_t.
# ** Note: connection_mtx.vhd(106): VHDL Compiler exiting
# End time: 20:04:05 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:39 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# ** Error: connection_mtx.vhd(67): (vcom-1152) Index value 2 is out of index range 0 to 1 of work.connection_mtx(struct).bus_array_t.
# ** Note: connection_mtx.vhd(106): VHDL Compiler exiting
# End time: 20:04:39 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:04:58 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# End time: 20:04:58 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom tb_connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:05:01 on Apr 13,2021
# vcom -reportprogress 300 tb_connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_connection_mtx
# -- Compiling architecture behav of tb_connection_mtx
# ** Error: tb_connection_mtx.vhd(9): near "entity": (vcom-1576) expecting BEGIN.
# End time: 20:05:01 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom tb_connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:19 on Apr 13,2021
# vcom -reportprogress 300 tb_connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_connection_mtx
# -- Compiling architecture behav of tb_connection_mtx
# ** Error: tb_connection_mtx.vhd(34): Illegal target for signal assignment.
# ** Error: tb_connection_mtx.vhd(34): (vcom-1136) Unknown identifier "mux".
# ** Error: tb_connection_mtx.vhd(35): Illegal target for signal assignment.
# ** Error: tb_connection_mtx.vhd(35): (vcom-1136) Unknown identifier "mux".
# ** Note: tb_connection_mtx.vhd(44): VHDL Compiler exiting
# End time: 20:06:19 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom tb_connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:47 on Apr 13,2021
# vcom -reportprogress 300 tb_connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_connection_mtx
# -- Compiling architecture behav of tb_connection_mtx
# End time: 20:06:47 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add log -r *
# Active logfile is not in simulation mode
log -r *
# Active logfile is not in simulation mode
add wave *
vsim -t 100ps work.tb_connection_mtx
# vsim -t 100ps work.tb_connection_mtx 
# Start time: 20:07:19 on Apr 13,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: connection_mtx.vhd(80): (vopt-1152) Index value -1 is out of index range 0 to 4 of work.connection_mtx(struct).win_array_t.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 20:07:20 on Apr 13,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:07:54 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# End time: 20:07:55 on Apr 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -t 100ps work.tb_connection_mtx
# vsim -t 100ps work.tb_connection_mtx 
# Start time: 20:07:57 on Apr 13,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_connection_mtx(behav)#1
log -r *
run 1 ns
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
add wave *
run 1 ns
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:10:53 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# End time: 20:10:54 on Apr 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_connection_mtx(behav)#1
run 1 ns
run 1 ns
run 1 ns
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:17:28 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# ** Error: connection_mtx.vhd(80): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(80): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(80): Bad right hand side (infix expression) in signal assignment.
# ** Error: connection_mtx.vhd(86): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(86): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(86): Bad right hand side (infix expression) in signal assignment.
# ** Note: connection_mtx.vhd(103): VHDL Compiler exiting
# End time: 20:17:28 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:18:16 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# ** Error: connection_mtx.vhd(80): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(80): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(80): Bad right hand side (infix expression) in signal assignment.
# ** Error: connection_mtx.vhd(86): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(86): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(86): Bad right hand side (infix expression) in signal assignment.
# ** Note: connection_mtx.vhd(103): VHDL Compiler exiting
# End time: 20:18:16 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:19:21 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# End time: 20:19:21 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_connection_mtx(behav)#1
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:05 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# ** Error: connection_mtx.vhd(80): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(80): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(80): Bad right hand side (infix expression) in signal assignment.
# ** Error: connection_mtx.vhd(86): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(86): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(86): Bad right hand side (infix expression) in signal assignment.
# ** Note: connection_mtx.vhd(103): VHDL Compiler exiting
# End time: 20:21:05 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:28:03 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# ** Error: connection_mtx.vhd(86): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(86): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(86): Bad right hand side (infix expression) in signal assignment.
# ** Error: connection_mtx.vhd(92): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(92): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(92): Bad right hand side (infix expression) in signal assignment.
# ** Note: connection_mtx.vhd(109): VHDL Compiler exiting
# End time: 20:28:04 on Apr 13,2021, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:28:20 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# ** Error: connection_mtx.vhd(86): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(86): near ";": (vcom-1576) expecting ')'.
# ** Error: connection_mtx.vhd(92): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(92): near ";": (vcom-1576) expecting ')'.
# ** Note: connection_mtx.vhd(109): VHDL Compiler exiting
# End time: 20:28:20 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:28:38 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# ** Error: connection_mtx.vhd(86): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(86): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(86): Bad right hand side (infix expression) in signal assignment.
# ** Error: connection_mtx.vhd(92): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(92): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(92): Bad right hand side (infix expression) in signal assignment.
# ** Note: connection_mtx.vhd(109): VHDL Compiler exiting
# End time: 20:28:38 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:28:56 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# ** Error: connection_mtx.vhd(86): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(86): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(86): Bad right hand side (infix expression) in signal assignment.
# ** Error: connection_mtx.vhd(92): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: connection_mtx.vhd(92): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: connection_mtx.vhd(92): Bad right hand side (infix expression) in signal assignment.
# ** Note: connection_mtx.vhd(109): VHDL Compiler exiting
# End time: 20:28:56 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:36:06 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# End time: 20:36:06 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_connection_mtx(behav)#1
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns

run 1 ns
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:39:11 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# End time: 20:39:11 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: connection_mtx.vhd(91): (vopt-1152) Index value -1 is out of index range 0 to 4 of work.connection_mtx(struct).bus_array_t.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
run 1 ns
# No Design Loaded!
vsim -t 100ps work.tb_connection_mtx
# vsim -t 100ps work.tb_connection_mtx 
# Start time: 20:07:57 on Apr 13,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: connection_mtx.vhd(91): (vopt-1152) Index value -1 is out of index range 0 to 4 of work.connection_mtx(struct).bus_array_t.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 20:39:23 on Apr 13,2021, Elapsed time: 0:31:26
# Errors: 51, Warnings: 0
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:39:33 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# End time: 20:39:33 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:39:35 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# End time: 20:39:35 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 100ps work.tb_connection_mtx
# vsim -t 100ps work.tb_connection_mtx 
# Start time: 20:39:42 on Apr 13,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_connection_mtx(behav)#1
log -r *
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:40:44 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# End time: 20:40:44 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_connection_mtx(behav)#1
run 7 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
vcom connection_mtx.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:49:07 on Apr 13,2021
# vcom -reportprogress 300 connection_mtx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity connection_mtx
# -- Compiling architecture struct of connection_mtx
# End time: 20:49:07 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_connection_mtx(behav)#1
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
