Analysis & Synthesis report for MIPS_Default
Thu Oct 22 17:21:04 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |MIPS_Default|VGA_CHAR_Ctrl:u8|main_st_reg
 10. State Machine - |MIPS_Default|VGA_CHAR_Ctrl:u8|scan_st_reg
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated
 19. Source assignments for KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_dlv:auto_generated
 20. Source assignments for VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_4ka1:auto_generated
 21. Source assignments for VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_1jv:auto_generated
 22. Source assignments for VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_6vl:auto_generated|altsyncram_rj51:altsyncram4
 23. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: VGA_Controller:u1
 25. Parameter Settings for User Entity Instance: VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component
 27. Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component
 29. Parameter Settings for Inferred Entity Instance: VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. altshift_taps Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "cpu:u9|shifter32_32_l2:shifter32_32_l2b"
 34. Port Connectivity Checks: "cpu:u9|main_ctrl:main_ctrla"
 35. Port Connectivity Checks: "cpu:u9|mux5_5_5:reg_widx_sel2"
 36. Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_a_sel_1"
 37. Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_b_sel_2"
 38. Port Connectivity Checks: "cpu:u9|ram8x2048_sim:ram8x2048a"
 39. Port Connectivity Checks: "cpu:u9"
 40. Port Connectivity Checks: "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component"
 41. Port Connectivity Checks: "VGA_CHAR_RAM:u7"
 42. Port Connectivity Checks: "KEYBOARD_DEC:u6"
 43. Port Connectivity Checks: "VGA_OSD_RAM:u2"
 44. Port Connectivity Checks: "VGA_Controller:u1"
 45. Port Connectivity Checks: "SEG7_LUT_8:u0"
 46. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 22 17:21:04 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; MIPS_Default                                ;
; Top-level Entity Name              ; MIPS_Default                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,236                                       ;
;     Total combinational functions  ; 4,476                                       ;
;     Dedicated logic registers      ; 3,258                                       ;
; Total registers                    ; 3258                                        ;
; Total pins                         ; 121                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 320,086                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; MIPS_Default       ; MIPS_Default       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; VGA_CHAR_Ctrl.v                  ; yes             ; User Verilog HDL File                  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v                    ;         ;
; VGA_CHAR_Ctrl_UpdateMONITOR.v    ; yes             ; User Verilog HDL File                  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v      ;         ;
; V/SEG7_LUT.v                     ; yes             ; User Verilog HDL File                  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/SEG7_LUT.v                       ;         ;
; V/SEG7_LUT_8.v                   ; yes             ; User Verilog HDL File                  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/SEG7_LUT_8.v                     ;         ;
; V/VGA_Audio_PLL.v                ; yes             ; User Wizard-Generated File             ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/VGA_Audio_PLL.v                  ;         ;
; V/Reset_Delay.v                  ; yes             ; User Verilog HDL File                  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/Reset_Delay.v                    ;         ;
; MIPS/cpu.v                       ; yes             ; User Verilog HDL File                  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v                         ;         ;
; VGA_Controller/Img_RAM.v         ; yes             ; User Wizard-Generated File             ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/Img_RAM.v           ;         ;
; VGA_Controller/VGA_Controller.v  ; yes             ; User Verilog HDL File                  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v    ;         ;
; VGA_Controller/VGA_OSD_RAM.v     ; yes             ; User Verilog HDL File                  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v       ;         ;
; VGA_CHAR_RAM.v                   ; yes             ; User Verilog HDL File                  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v                     ;         ;
; char30x40_ram.v                  ; yes             ; User Wizard-Generated File             ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.v                    ;         ;
; KEYBOARD_DEC.v                   ; yes             ; User Verilog HDL File                  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v                     ;         ;
; MIPS_Default.v                   ; yes             ; User Verilog HDL File                  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v                     ;         ;
; MIPS/rom8x1024_sim.v             ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v               ;         ;
; MIPS/ram8x2048_sim.v             ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/ram8x2048_sim.v               ;         ;
; MIPS/alu.v                       ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/alu.v                         ;         ;
; MIPS/pc.v                        ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v                          ;         ;
; MIPS/registers.v                 ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/registers.v                   ;         ;
; MIPS/plus4.v                     ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/plus4.v                       ;         ;
; MIPS/adder32.v                   ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/adder32.v                     ;         ;
; MIPS/mux32_32_32.v               ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/mux32_32_32.v                 ;         ;
; MIPS/mux5_5_5.v                  ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/mux5_5_5.v                    ;         ;
; MIPS/main_ctrl.v                 ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v                   ;         ;
; MIPS/alu_ctrler.v                ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/alu_ctrler.v                  ;         ;
; MIPS/shifter32_32_l2.v           ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/shifter32_32_l2.v             ;         ;
; MIPS/signext16_32.v              ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/signext16_32.v                ;         ;
; MIPS/is_branch.v                 ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/is_branch.v                   ;         ;
; VGA_Controller/VGA_Param.h       ; yes             ; Auto-Found File                        ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Param.h         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_aem2.tdf               ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altpll_aem2.tdf                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2nn1.tdf           ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_2nn1.tdf             ;         ;
; db/decode_79a.tdf                ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/decode_79a.tdf                  ;         ;
; db/decode_0l9.tdf                ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/decode_0l9.tdf                  ;         ;
; db/mux_n3b.tdf                   ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/mux_n3b.tdf                     ;         ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf           ;         ;
; altrom.tdf                       ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf            ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc        ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc        ;         ;
; db/altsyncram_dlv.tdf            ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_dlv.tdf              ;         ;
; scancode.mif                     ; yes             ; Auto-Found Memory Initialization File  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/scancode.mif                       ;         ;
; db/altsyncram_4ka1.tdf           ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_4ka1.tdf             ;         ;
; char30x40_ram.mif                ; yes             ; Auto-Found Memory Initialization File  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.mif                  ;         ;
; db/altsyncram_1jv.tdf            ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_1jv.tdf              ;         ;
; bmpfont.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/bmpfont.mif                        ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/shift_taps_6vl.tdf            ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/shift_taps_6vl.tdf              ;         ;
; db/altsyncram_rj51.tdf           ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_rj51.tdf             ;         ;
; db/add_sub_oed.tdf               ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/add_sub_oed.tdf                 ;         ;
; db/cntr_s3f.tdf                  ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/cntr_s3f.tdf                    ;         ;
; db/cmpr_erb.tdf                  ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/cmpr_erb.tdf                    ;         ;
; db/cntr_fjg.tdf                  ; yes             ; Auto-Generated Megafunction            ; /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/cntr_fjg.tdf                    ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 7,236           ;
;                                             ;                 ;
; Total combinational functions               ; 4476            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 3445            ;
;     -- 3 input functions                    ; 665             ;
;     -- <=2 input functions                  ; 366             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 4124            ;
;     -- arithmetic mode                      ; 352             ;
;                                             ;                 ;
; Total registers                             ; 3258            ;
;     -- Dedicated logic registers            ; 3258            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 121             ;
; Total memory bits                           ; 320086          ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; CLOCK3_50~input ;
; Maximum fan-out                             ; 2451            ;
; Total fan-out                               ; 28751           ;
; Average fan-out                             ; 3.55            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                ; Entity Name        ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |MIPS_Default                                  ; 4476 (35)           ; 3258 (62)                 ; 320086      ; 0          ; 0            ; 0       ; 0         ; 121  ; 0            ; 0          ; |MIPS_Default                                                                                                                      ; MIPS_Default       ; work         ;
;    |KEYBOARD_DEC:u6|                           ; 68 (68)             ; 33 (33)                   ; 1536        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|KEYBOARD_DEC:u6                                                                                                      ; KEYBOARD_DEC       ; work         ;
;       |lpm_rom:lpm_rom_component|              ; 0 (0)               ; 0 (0)                     ; 1536        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component                                                                            ; lpm_rom            ; work         ;
;          |altrom:srom|                         ; 0 (0)               ; 0 (0)                     ; 1536        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom                                                                ; altrom             ; work         ;
;             |altsyncram:rom_block|             ; 0 (0)               ; 0 (0)                     ; 1536        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block                                           ; altsyncram         ; work         ;
;                |altsyncram_dlv:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1536        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_dlv:auto_generated             ; altsyncram_dlv     ; work         ;
;    |Reset_Delay:r0|                            ; 27 (27)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|Reset_Delay:r0                                                                                                       ; Reset_Delay        ; work         ;
;    |SEG7_LUT_8:u0|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|SEG7_LUT_8:u0                                                                                                        ; SEG7_LUT_8         ; work         ;
;       |SEG7_LUT:u0|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|SEG7_LUT_8:u0|SEG7_LUT:u0                                                                                            ; SEG7_LUT           ; work         ;
;       |SEG7_LUT:u1|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|SEG7_LUT_8:u0|SEG7_LUT:u1                                                                                            ; SEG7_LUT           ; work         ;
;       |SEG7_LUT:u2|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|SEG7_LUT_8:u0|SEG7_LUT:u2                                                                                            ; SEG7_LUT           ; work         ;
;       |SEG7_LUT:u5|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|SEG7_LUT_8:u0|SEG7_LUT:u5                                                                                            ; SEG7_LUT           ; work         ;
;    |VGA_Audio_PLL:p1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_Audio_PLL:p1                                                                                                     ; VGA_Audio_PLL      ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_Audio_PLL:p1|altpll:altpll_component                                                                             ; altpll             ; work         ;
;          |altpll_aem2:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_Audio_PLL:p1|altpll:altpll_component|altpll_aem2:auto_generated                                                  ; altpll_aem2        ; work         ;
;    |VGA_CHAR_Ctrl:u8|                          ; 695 (695)           ; 718 (718)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_CHAR_Ctrl:u8                                                                                                     ; VGA_CHAR_Ctrl      ; work         ;
;    |VGA_CHAR_RAM:u7|                           ; 42 (42)             ; 6 (6)                     ; 11296       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_CHAR_RAM:u7                                                                                                      ; VGA_CHAR_RAM       ; work         ;
;       |char30x40_ram:char30x40_ram_component|  ; 0 (0)               ; 0 (0)                     ; 7200        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component                                                                ; char30x40_ram      ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 7200        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;             |altsyncram_4ka1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 7200        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_4ka1:auto_generated ; altsyncram_4ka1    ; work         ;
;       |lpm_rom:lpm_rom_component|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component                                                                            ; lpm_rom            ; work         ;
;          |altrom:srom|                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom                                                                ; altrom             ; work         ;
;             |altsyncram:rom_block|             ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block                                           ; altsyncram         ; work         ;
;                |altsyncram_1jv:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_1jv:auto_generated             ; altsyncram_1jv     ; work         ;
;    |VGA_Controller:u1|                         ; 102 (102)           ; 63 (63)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_Controller:u1                                                                                                    ; VGA_Controller     ; work         ;
;    |VGA_OSD_RAM:u2|                            ; 338 (8)             ; 28 (10)                   ; 307254      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2                                                                                                       ; VGA_OSD_RAM        ; work         ;
;       |Img_RAM:u0|                             ; 321 (0)             ; 12 (0)                    ; 307200      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2|Img_RAM:u0                                                                                            ; Img_RAM            ; work         ;
;          |altsyncram:altsyncram_component|     ; 321 (0)             ; 12 (0)                    ; 307200      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component                                                            ; altsyncram         ; work         ;
;             |altsyncram_2nn1:auto_generated|   ; 321 (0)             ; 12 (12)                   ; 307200      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated                             ; altsyncram_2nn1    ; work         ;
;                |decode_0l9:rden_decode_b|      ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|decode_0l9:rden_decode_b    ; decode_0l9         ; work         ;
;                |decode_79a:decode2|            ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|decode_79a:decode2          ; decode_79a         ; work         ;
;                |mux_n3b:mux3|                  ; 234 (234)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|mux_n3b:mux3                ; mux_n3b            ; work         ;
;       |altshift_taps:WR_ADDR_d_rtl_0|          ; 9 (0)               ; 6 (0)                     ; 54          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0                                                                         ; altshift_taps      ; work         ;
;          |shift_taps_6vl:auto_generated|       ; 9 (2)               ; 6 (3)                     ; 54          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_6vl:auto_generated                                           ; shift_taps_6vl     ; work         ;
;             |altsyncram_rj51:altsyncram4|      ; 0 (0)               ; 0 (0)                     ; 54          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_6vl:auto_generated|altsyncram_rj51:altsyncram4               ; altsyncram_rj51    ; work         ;
;             |cntr_fjg:cntr5|                   ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_6vl:auto_generated|cntr_fjg:cntr5                            ; cntr_fjg           ; work         ;
;             |cntr_s3f:cntr1|                   ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_6vl:auto_generated|cntr_s3f:cntr1                            ; cntr_s3f           ; work         ;
;    |cpu:u9|                                    ; 3044 (55)           ; 2327 (25)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9                                                                                                               ; cpu                ; work         ;
;       |alu:alua|                               ; 870 (870)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|alu:alua                                                                                                      ; alu                ; work         ;
;       |alu_ctrler:alu_ctrlera|                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|alu_ctrler:alu_ctrlera                                                                                        ; alu_ctrler         ; work         ;
;       |is_branch:is_brancha|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|is_branch:is_brancha                                                                                          ; is_branch          ; work         ;
;       |main_ctrl:main_ctrla|                   ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|main_ctrl:main_ctrla                                                                                          ; main_ctrl          ; work         ;
;       |mux32_32_32:alu_a_sel_1|                ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|mux32_32_32:alu_a_sel_1                                                                                       ; mux32_32_32        ; work         ;
;       |mux32_32_32:alu_b_sel_2|                ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|mux32_32_32:alu_b_sel_2                                                                                       ; mux32_32_32        ; work         ;
;       |mux32_32_32:link_sel|                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|mux32_32_32:link_sel                                                                                          ; mux32_32_32        ; work         ;
;       |mux5_5_5:reg_widx_sel2|                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|mux5_5_5:reg_widx_sel2                                                                                        ; mux5_5_5           ; work         ;
;       |pc:pca|                                 ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|pc:pca                                                                                                        ; pc                 ; work         ;
;       |plus4:pc_plus4|                         ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|plus4:pc_plus4                                                                                                ; plus4              ; work         ;
;       |ram8x2048_sim:ram8x2048a|               ; 1428 (1428)         ; 2048 (2048)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|ram8x2048_sim:ram8x2048a                                                                                      ; ram8x2048_sim      ; work         ;
;       |registers:register_file|                ; 397 (397)           ; 224 (224)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|registers:register_file                                                                                       ; registers          ; work         ;
;       |rom8x1024_sim:rom8x1024a|               ; 77 (77)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a                                                                                      ; rom8x1024_sim      ; work         ;
;       |signext16_32:signext16_32a|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|cpu:u9|signext16_32:signext16_32a                                                                                    ; signext16_32       ; work         ;
;    |update_monitor_rom:update_rom|             ; 101 (101)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_Default|update_monitor_rom:update_rom                                                                                        ; update_monitor_rom ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_dlv:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 256          ; 6            ; --           ; --           ; 1536   ; scancode.mif      ;
; VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_4ka1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 1200         ; 8            ; --           ; --           ; 9600   ; char30x40_ram.mif ;
; VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_1jv:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096   ; bmpfont.mif       ;
; VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 307200       ; 1            ; 38400        ; 8            ; 307200 ; Img_DATA.hex      ;
; VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_6vl:auto_generated|altsyncram_rj51:altsyncram4|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 3            ; 18           ; 3            ; 18           ; 54     ; None              ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |MIPS_Default|VGA_CHAR_Ctrl:u8|main_st_reg                                ;
+----------------------+----------------------+----------------------+----------------------+
; Name                 ; main_st_reg.00000000 ; main_st_reg.00000010 ; main_st_reg.00000001 ;
+----------------------+----------------------+----------------------+----------------------+
; main_st_reg.00000000 ; 0                    ; 0                    ; 0                    ;
; main_st_reg.00000001 ; 1                    ; 0                    ; 1                    ;
; main_st_reg.00000010 ; 1                    ; 1                    ; 0                    ;
+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |MIPS_Default|VGA_CHAR_Ctrl:u8|scan_st_reg        ;
+----------------+----------------+----------------+----------------+
; Name           ; scan_st_reg.00 ; scan_st_reg.10 ; scan_st_reg.01 ;
+----------------+----------------+----------------+----------------+
; scan_st_reg.00 ; 0              ; 0              ; 0              ;
; scan_st_reg.01 ; 1              ; 0              ; 1              ;
; scan_st_reg.10 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; cpu:u9|rom8x1024_sim:rom8x1024a|data[0]             ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[26]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[27]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[29]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[30]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[31]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[17]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[18]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[19]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[20]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[16]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[15]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[5]             ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[4]             ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[3]             ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[2]             ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[1]             ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[22]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[23]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[24]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[25]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[21]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[14]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[13]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[12]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[11]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[10]            ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[9]             ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[8]             ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[7]             ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; cpu:u9|rom8x1024_sim:rom8x1024a|data[6]             ; cpu:u9|rom8x1024_sim:rom8x1024a|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 31  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+-------------------------------------------------+-------------------------------------------------+
; Register name                                   ; Reason for Removal                              ;
+-------------------------------------------------+-------------------------------------------------+
; gpio_reg[32..35]                                ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|iROMmonitorRDAT_reg[10,11]     ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|PUT_DATA_reg[6,7]              ; Lost fanout                                     ;
; VGA_CHAR_Ctrl:u8|print_ascii_reg[6,7]           ; Lost fanout                                     ;
; VGA_CHAR_Ctrl:u8|regs_00[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_01[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_02[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_03[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_04[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_05[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_06[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_07[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_08[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_09[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_10[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_11[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_12[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_13[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_14[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_15[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_16[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_17[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_18[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_19[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_20[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_21[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_22[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_23[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_24[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_25[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_26[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_27[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_28[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_29[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_30[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|regs_31[6,7]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|RAM_ADDR_reg[0..3,5..7,10..12] ; Stuck at GND due to stuck port data_in          ;
; cpu:u9|pc:pca|pc_reg[1]                         ; Merged with cpu:u9|pc:pca|pc_reg[0]             ;
; VGA_OSD_RAM:u2|WR_ADDR_d[2]                     ; Merged with VGA_CHAR_RAM:u7|pixel_sel_d[1]      ;
; VGA_OSD_RAM:u2|WR_ADDR_d[1]                     ; Merged with VGA_CHAR_RAM:u7|pixel_sel_d[0]      ;
; VGA_OSD_RAM:u2|WR_ADDR_dd[2]                    ; Merged with VGA_CHAR_RAM:u7|pixel_sel_dd[1]     ;
; VGA_OSD_RAM:u2|oRed[0..2]                       ; Merged with VGA_OSD_RAM:u2|oRed[3]              ;
; VGA_OSD_RAM:u2|oGreen[0..3]                     ; Merged with VGA_OSD_RAM:u2|oRed[3]              ;
; VGA_OSD_RAM:u2|oBlue[0..3]                      ; Merged with VGA_OSD_RAM:u2|oRed[3]              ;
; VGA_CHAR_RAM:u7|pixel_sel_dd[0]                 ; Merged with VGA_OSD_RAM:u2|WR_ADDR_dd[1]        ;
; VGA_Controller:u1|Cur_Color_B[1..3]             ; Merged with VGA_Controller:u1|Cur_Color_B[0]    ;
; VGA_Controller:u1|Cur_Color_G[0..3]             ; Merged with VGA_Controller:u1|Cur_Color_B[0]    ;
; VGA_Controller:u1|Cur_Color_R[0..3]             ; Merged with VGA_Controller:u1|Cur_Color_B[0]    ;
; VGA_CHAR_Ctrl:u8|PC_reg[1]                      ; Merged with VGA_CHAR_Ctrl:u8|PC_reg[0]          ;
; VGA_CHAR_Ctrl:u8|iPC_reg[1]                     ; Merged with VGA_CHAR_Ctrl:u8|iPC_reg[0]         ;
; VGA_CHAR_Ctrl:u8|iPCd_reg[1]                    ; Merged with VGA_CHAR_Ctrl:u8|iPCd_reg[0]        ;
; VGA_CHAR_Ctrl:u8|iPCdd_reg[1]                   ; Merged with VGA_CHAR_Ctrl:u8|iPCdd_reg[0]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[3]              ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[3]  ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[7]              ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[7]  ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[11]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[11] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[15]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[15] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[19]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[19] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[23]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[23] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[27]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[27] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[31]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[31] ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[3]               ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[3]      ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[7]               ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[7]      ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[11]              ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[11]     ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[2]              ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[2]  ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[6]              ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[6]  ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[10]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[10] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[14]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[14] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[18]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[18] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[22]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[22] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[26]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[26] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[30]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[30] ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[2]               ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[2]      ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[6]               ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[6]      ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[10]              ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[10]     ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[1]              ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[1]  ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[5]              ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[5]  ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[9]              ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[9]  ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[13]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[13] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[17]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[17] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[21]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[21] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[25]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[25] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[29]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[29] ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[1]               ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[1]      ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[5]               ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[5]      ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[9]               ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[9]      ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[0]              ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[0]  ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[4]              ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[4]  ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[8]              ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[8]  ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[12]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[12] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[16]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[16] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[20]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[20] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[24]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[24] ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[28]             ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[28] ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[0]               ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[0]      ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[4]               ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[4]      ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[8]               ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[8]      ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[12]              ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[12]     ;
; VGA_CHAR_Ctrl:u8|RAM_ADDR_reg[8,9]              ; Merged with VGA_CHAR_Ctrl:u8|RAM_ADDR_reg[4]    ;
; VGA_CHAR_Ctrl:u8|RAM_WEN_reg                    ; Merged with VGA_CHAR_Ctrl:u8|RAM_ADDR_reg[4]    ;
; VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[7]               ; Merged with VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[6]   ;
; VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[8,9,11..31]      ; Merged with VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[10]  ;
; cpu:u9|pc:pca|pc_reg[0]                         ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|iPC_reg[0]                     ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|PC_reg[0]                      ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|iPCd_reg[0]                    ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|iPCdd_reg[0]                   ; Stuck at GND due to stuck port data_in          ;
; VGA_CHAR_Ctrl:u8|main_st_reg~9                  ; Lost fanout                                     ;
; VGA_CHAR_Ctrl:u8|main_st_reg~10                 ; Lost fanout                                     ;
; VGA_CHAR_Ctrl:u8|main_st_reg~11                 ; Lost fanout                                     ;
; VGA_CHAR_Ctrl:u8|main_st_reg~12                 ; Lost fanout                                     ;
; VGA_CHAR_Ctrl:u8|main_st_reg~13                 ; Lost fanout                                     ;
; VGA_CHAR_Ctrl:u8|main_st_reg~14                 ; Lost fanout                                     ;
; VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[6]               ; Merged with VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[10]  ;
; VGA_CHAR_Ctrl:u8|main_st_reg.00000000           ; Lost fanout                                     ;
; Cont[27..31]                                    ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[31]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[31]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[30]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[30]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[29]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[29]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[28]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[28]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[27]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[27]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[26]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[26]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[25]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[25]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[24]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[24]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[23]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[23]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[22]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[22]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[21]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[21]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[20]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[20]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[19]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[19]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[18]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[18]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[17]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[17]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[16]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[16]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[15]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[15]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[14]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[14]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[13]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[13]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[12]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[12]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[11]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[11]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[10]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[10]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[9]        ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[9]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[8]        ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[8]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[7]        ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[7]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[6]        ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[6]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[5]        ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[5]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[4]        ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[4]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[3]        ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[3]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[2]        ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[2]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[1]        ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[1]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_8[0]        ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_24[0]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_11[31]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[31]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[31]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[31]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[31]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[31]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[31]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[31]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[31]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[31]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[31]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[31]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[31]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[31]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[30]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[30]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[30]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[30]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[30]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[30]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[30]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[30]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[30]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[30]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[30]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[30]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[30]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[30]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[29]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[29]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[29]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[29]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[29]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[29]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[29]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[29]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[29]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[29]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[29]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[29]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[29]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[29]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[28]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[28]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[28]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[28]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[28]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[28]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[28]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[28]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[28]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[28]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[28]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[28]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[28]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[28]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[27]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[27]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[27]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[27]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[27]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[27]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[27]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[27]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[27]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[27]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[27]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[27]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[27]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[27]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[26]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[26]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[26]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[26]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[26]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[26]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[26]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[26]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[26]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[26]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[26]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[26]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[26]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[26]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[25]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[25]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[25]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[25]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[25]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[25]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[25]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[25]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[25]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[25]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[25]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[25]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[25]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[25]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[24]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[24]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[24]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[24]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[24]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[24]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[24]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[24]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[24]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[24]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[24]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[24]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[24]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[24]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[23]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[23]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[23]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[23]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[23]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[23]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[23]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[23]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[23]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[23]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[23]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[23]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[23]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[23]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[22]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[22]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[22]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[22]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[22]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[22]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[22]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[22]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[22]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[22]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[22]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[22]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[22]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[22]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[21]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[21]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[21]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[21]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[21]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[21]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[21]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[21]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[21]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[21]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[21]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[21]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[21]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[21]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[20]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[20]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[20]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[20]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[20]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[20]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[20]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[20]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[20]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[20]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[20]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[20]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[20]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[20]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[19]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[19]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[19]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[19]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[19]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[19]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[19]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[19]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[19]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[19]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[19]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[19]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[19]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[19]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[18]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[18]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[18]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[18]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[18]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[18]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[18]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[18]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[18]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[18]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[18]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[18]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[18]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[18]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[17]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[17]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[17]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[17]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[17]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[17]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[17]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[17]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[17]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[17]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[17]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[17]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[17]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[17]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[16]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[16]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[16]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[16]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[16]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[16]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[16]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[16]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[16]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[16]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[16]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[16]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[16]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[16]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[15]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[15]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[15]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[15]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[15]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[15]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[15]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[15]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[15]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[15]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[15]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[15]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[15]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[15]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[14]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[14]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[14]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[14]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[14]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[14]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[14]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[14]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[14]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[14]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[14]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[14]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[14]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[14]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[13]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[13]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[13]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[13]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[13]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[13]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[13]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[13]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[13]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[13]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[13]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[13]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[13]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[13]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[12]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[12]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[12]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[12]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[12]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[12]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[12]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[12]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[12]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[12]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[12]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[12]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[12]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[12]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[11]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[11]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[11]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[11]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[11]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[11]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[11]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[11]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[11]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[11]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[11]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[11]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[11]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[11]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[10]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[10]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[10]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[10]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[10]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[10]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[10]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[10]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[10]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[10]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[10]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[10]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[10]      ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[10]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[9]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[9]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[9]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[9]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[9]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[9]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[9]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[9]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[9]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[9]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[9]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[9]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[9]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[9]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[8]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[8]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[8]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[8]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[8]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[8]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[8]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[8]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[8]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[8]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[8]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[8]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[8]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[8]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[7]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[7]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[7]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[7]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[7]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[7]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[7]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[7]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[7]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[7]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[7]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[7]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[7]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[7]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[6]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[6]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[6]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[6]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[6]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[6]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[6]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[6]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[6]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[6]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[6]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[6]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[6]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[6]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[5]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[5]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[5]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[5]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[5]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[5]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[5]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[5]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[5]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[5]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[5]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[5]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[5]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[5]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[4]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[4]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[4]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[4]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[4]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[4]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[4]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[4]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[4]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[4]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[4]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[4]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[4]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[4]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[3]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[3]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[3]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[3]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[3]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[3]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[3]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[3]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[3]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[3]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[3]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[3]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[3]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[3]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[2]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[2]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[2]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[2]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[2]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[2]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[2]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[2]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[2]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[2]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[2]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[2]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[2]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[2]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[1]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[1]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[1]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[1]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[1]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[1]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[1]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[1]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[1]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[1]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[1]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[1]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[1]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[1]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_10[0]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_26[0]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_21[0]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_23[0]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_11[0]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_9[0]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_5[0]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_7[0]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_27[0]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_25[0]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_20[0]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_4[0]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_22[0]       ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_6[0]        ; Stuck at GND due to stuck port clock_enable     ;
; cpu:u9|registers:register_file|regs_19[31]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[31]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[31]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[31]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[31]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[31]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[30]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[30]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[30]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[30]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[30]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[30]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[29]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[29]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[29]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[29]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[29]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[29]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[28]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[28]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[28]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[28]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[28]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[28]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[27]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[27]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[27]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[27]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[27]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[27]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[26]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[26]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[26]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[26]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[26]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[26]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[25]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[25]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[25]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[25]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[25]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[25]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[24]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[24]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[24]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[24]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[24]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[24]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[23]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[23]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[23]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[23]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[23]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[23]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[22]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[22]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[22]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[22]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[22]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[22]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[21]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[21]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[21]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[21]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[21]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[21]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[20]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[20]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[20]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[20]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[20]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[20]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[19]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[19]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[19]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[19]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[19]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[19]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[18]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[18]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[18]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[18]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[18]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[18]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[17]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[17]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[17]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[17]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[17]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[17]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[16]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[16]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[16]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[16]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[16]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[16]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[15]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[15]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[15]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[15]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[15]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[15]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[14]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[14]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[14]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[14]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[14]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[14]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[13]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[13]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[13]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[13]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[13]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[13]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[12]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[12]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[12]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[12]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[12]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[12]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[11]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[11]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[11]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[11]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[11]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[11]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[10]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[10]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[10]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[10]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[10]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[10]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[9]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[9]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[9]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[9]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[9]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[9]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[8]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[8]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[8]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[8]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[8]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[8]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[7]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[7]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[7]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[7]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[7]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[7]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[6]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[6]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[6]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[6]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[6]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[6]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[5]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[5]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[5]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[5]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[5]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[5]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[4]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[4]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[4]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[4]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[4]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[4]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[3]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[3]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[3]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[3]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[3]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[3]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[2]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[2]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[2]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[2]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[2]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[2]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[1]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[1]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[1]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[1]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[1]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[1]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_18[0]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[0]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[0]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_16[0]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_12[0]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_14[0]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[31]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[31]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[30]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[30]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[29]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[29]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[28]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[28]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[27]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[27]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[26]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[26]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[25]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[25]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[24]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[24]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[23]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[23]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[22]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[22]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[21]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[21]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[20]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[20]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[19]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[19]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[18]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[18]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[17]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[17]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[16]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[16]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[15]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[15]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[14]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[14]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[13]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[13]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[12]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[12]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[11]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[11]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[10]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[10]      ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[9]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[9]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[8]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[8]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[7]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[7]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[6]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[6]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[5]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[5]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[4]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[4]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[3]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[3]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[2]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[2]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_13[1]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_15[1]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_17[0]       ; Lost fanout                                     ;
; cpu:u9|registers:register_file|regs_19[0]       ; Lost fanout                                     ;
; Total Number of Removed Registers = 973         ;                                                 ;
+-------------------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+-------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; Register name                             ; Reason for Removal             ; Registers Removed due to This Register                                              ;
+-------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+
; cpu:u9|pc:pca|pc_reg[0]                   ; Stuck at GND                   ; VGA_CHAR_Ctrl:u8|iPC_reg[0], VGA_CHAR_Ctrl:u8|PC_reg[0],                            ;
;                                           ; due to stuck port data_in      ; VGA_CHAR_Ctrl:u8|iPCd_reg[0], VGA_CHAR_Ctrl:u8|iPCdd_reg[0],                        ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_8[31],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_24[31],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_8[6],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_24[6],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_8[5],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_24[5],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_8[4],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_24[4],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_8[3],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_24[3],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_8[2],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_24[2],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_8[1],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_24[1],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_8[0],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_24[0],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[30],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[30],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[30],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[30],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[30],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[29],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[29],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[29],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[29],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[29],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[28],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[28],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[28],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[28],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[28],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[27],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[27],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[27],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[27],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[27],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[26],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[26],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[26],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[26],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[26],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[25],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[25],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[25],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[25],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[25],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[24],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[24],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[24],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[24],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[24],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[23],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[23],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[23],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[23],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[23],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[22],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[22],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[22],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[22],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[22],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[21],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[21],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[21],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[21],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[21],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[20],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[20],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[20],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[20],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[20],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[19],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[19],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[19],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[19],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[19],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[18],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[18],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[18],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[18],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[18],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[17],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[17],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[17],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[17],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[17],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[16],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[16],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[16],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[16],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[16],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[15],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[15],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[15],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[15],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[15],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[14],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[14],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[14],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[14],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[14],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[13],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[13],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[13],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[13],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[13],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[12],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[12],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[12],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[12],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[12],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[11],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[11],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[11],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[11],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[11],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[10],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[10],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[10],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[10],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[10],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[9],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[9], cpu:u9|registers:register_file|regs_7[9], ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[9],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[9],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[8], cpu:u9|registers:register_file|regs_5[8], ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_7[8],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[8],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[8],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_11[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_9[7],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_21[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_23[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_5[7], cpu:u9|registers:register_file|regs_7[7], ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_27[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_25[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_10[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_26[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_20[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_4[7],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_22[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_6[7],                                           ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[31],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[31],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[31],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[31],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[31],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[31],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_18[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_14[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[6],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[6],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[6],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[6],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[5],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[5],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[5],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[4],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[4],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[4],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[4],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[3],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[3],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[3],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[2],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[2],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[2],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[1],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[1],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[1],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[1],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[0],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[0],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_16[0],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_12[0],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[31],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[31],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[30],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[29],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[28],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[27],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[26],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[25],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[24],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[23],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[22],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[21],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[20],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[19],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[18],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[17],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[16],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[15],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[14],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[13],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[12],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[11],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[10],                                         ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[9],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[8],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[7],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[6],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[6],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[5],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[4],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[4],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[3],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[2],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_13[1],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[1],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_17[0],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_19[0]                                           ;
; cpu:u9|registers:register_file|regs_11[5] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_18[5],                                          ;
;                                           ; due to stuck port clock_enable ; cpu:u9|registers:register_file|regs_14[5],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[5]                                           ;
; cpu:u9|registers:register_file|regs_11[3] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_18[3],                                          ;
;                                           ; due to stuck port clock_enable ; cpu:u9|registers:register_file|regs_14[3],                                          ;
;                                           ;                                ; cpu:u9|registers:register_file|regs_15[3]                                           ;
; cpu:u9|registers:register_file|regs_11[1] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_18[1],                                          ;
;                                           ; due to stuck port clock_enable ; cpu:u9|registers:register_file|regs_14[1]                                           ;
; cpu:u9|registers:register_file|regs_10[6] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_18[6]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
; cpu:u9|registers:register_file|regs_22[6] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_14[6]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
; cpu:u9|registers:register_file|regs_21[5] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_19[5]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
; cpu:u9|registers:register_file|regs_10[4] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_18[4]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
; cpu:u9|registers:register_file|regs_22[4] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_14[4]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
; cpu:u9|registers:register_file|regs_21[3] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_19[3]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
; cpu:u9|registers:register_file|regs_10[2] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_18[2]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
; cpu:u9|registers:register_file|regs_21[2] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_19[2]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
; cpu:u9|registers:register_file|regs_11[2] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_15[2]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
; cpu:u9|registers:register_file|regs_22[2] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_14[2]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
; cpu:u9|registers:register_file|regs_10[0] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_18[0]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
; cpu:u9|registers:register_file|regs_22[0] ; Stuck at GND                   ; cpu:u9|registers:register_file|regs_14[0]                                           ;
;                                           ; due to stuck port clock_enable ;                                                                                     ;
+-------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3258  ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 82    ;
; Number of registers using Asynchronous Clear ; 1132  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2813  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                               ;
+----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                ; Fan out ;
+----------------------------------------------------------------------------------+---------+
; cpu:u9|pc:pca|pc_reg[22]                                                         ; 2       ;
; VGA_CHAR_Ctrl:u8|KeyCurrentPosRow_reg[3]                                         ; 1       ;
; VGA_CHAR_Ctrl:u8|KeyCurrentPosRow_reg[2]                                         ; 1       ;
; VGA_CHAR_Ctrl:u8|KeyCurrentPosRow_reg[1]                                         ; 1       ;
; VGA_CHAR_Ctrl:u8|KeyCurrentPosRow_reg[0]                                         ; 1       ;
; VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_6vl:auto_generated|dffe6 ; 18      ;
; Total number of inverted registers = 6                                           ;         ;
+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                      ;
+-------------------------------------+--------------------------------+------------+
; Register Name                       ; Megafunction                   ; Type       ;
+-------------------------------------+--------------------------------+------------+
; VGA_OSD_RAM:u2|WR_ADDR_ddd[0,3..18] ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|WR_ADDR_dd[0,3..18]  ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|WR_ADDR_d[0,3..18]   ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|Wen_ddd              ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|Wen_dd               ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|Wen_d                ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------+--------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Default|VGA_CHAR_Ctrl:u8|iRAM_RDATA_reg[26]               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MIPS_Default|VGA_CHAR_Ctrl:u8|PUT_DATA_reg[1]                  ;
; 37:1               ; 5 bits    ; 120 LEs       ; 50 LEs               ; 70 LEs                 ; Yes        ; |MIPS_Default|KEYBOARD_DEC:u6|key_ascii_reg[1]                  ;
; 67:1               ; 6 bits    ; 264 LEs       ; 132 LEs              ; 132 LEs                ; Yes        ; |MIPS_Default|VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[3]                 ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |MIPS_Default|VGA_CHAR_Ctrl:u8|reg_idx[0]                       ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |MIPS_Default|VGA_CHAR_Ctrl:u8|CurrentPosCol_reg[0]             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS_Default|VGA_CHAR_Ctrl:u8|CurrentPosRow_reg[4]             ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MIPS_Default|VGA_CHAR_Ctrl:u8|CurrentPosRow_reg[2]             ;
; 84:1               ; 2 bits    ; 112 LEs       ; 88 LEs               ; 24 LEs                 ; Yes        ; |MIPS_Default|VGA_CHAR_Ctrl:u8|PUT_DATA_src_tmp[2]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Default|cpu:u9|mux32_32_32:alu_b_sel_2|y[30]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |MIPS_Default|update_monitor_rom:update_rom|data[13]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_Default|cpu:u9|mux5_5_5:reg_widx_sel2|y[0]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |MIPS_Default|update_monitor_rom:update_rom|data[7]             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Default|cpu:u9|registers:register_file|reg_read_data1[12] ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Default|cpu:u9|registers:register_file|reg_read_data2[17] ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |MIPS_Default|VGA_CHAR_Ctrl:u8|scan_st_reg                      ;
; 22:1               ; 7 bits    ; 98 LEs        ; 63 LEs               ; 35 LEs                 ; No         ; |MIPS_Default|cpu:u9|alu:alua|Mux39                             ;
; 21:1               ; 7 bits    ; 98 LEs        ; 56 LEs               ; 42 LEs                 ; No         ; |MIPS_Default|cpu:u9|alu:alua|Mux48                             ;
; 23:1               ; 4 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |MIPS_Default|cpu:u9|alu:alua|Mux34                             ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |MIPS_Default|cpu:u9|alu:alua|Mux56                             ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |MIPS_Default|cpu:u9|alu:alua|Mux32                             ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |MIPS_Default|cpu:u9|alu:alua|Mux58                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_dlv:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_4ka1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_1jv:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_6vl:auto_generated|altsyncram_rj51:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+--------------------+----------------------------------+
; Parameter Name                ; Value              ; Type                             ;
+-------------------------------+--------------------+----------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS ; Untyped                          ;
; PLL_TYPE                      ; AUTO               ; Untyped                          ;
; LPM_HINT                      ; UNUSED             ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0               ; Untyped                          ;
; SCAN_CHAIN                    ; LONG               ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0             ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000              ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                  ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                 ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                  ; Untyped                          ;
; LOCK_HIGH                     ; 1                  ; Untyped                          ;
; LOCK_LOW                      ; 1                  ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                  ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                  ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                ; Untyped                          ;
; SKIP_VCO                      ; OFF                ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                  ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO               ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0            ; Untyped                          ;
; BANDWIDTH                     ; 0                  ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO               ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                  ; Untyped                          ;
; DOWN_SPREAD                   ; 0                  ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                  ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 9                  ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 1                  ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 2                  ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 25                 ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 2                  ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; -10000             ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05              ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED             ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                  ; Untyped                          ;
; DPA_DIVIDER                   ; 0                  ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                  ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; VCO_MIN                       ; 0                  ; Untyped                          ;
; VCO_MAX                       ; 0                  ; Untyped                          ;
; VCO_CENTER                    ; 0                  ; Untyped                          ;
; PFD_MIN                       ; 0                  ; Untyped                          ;
; PFD_MAX                       ; 0                  ; Untyped                          ;
; M_INITIAL                     ; 0                  ; Untyped                          ;
; M                             ; 0                  ; Untyped                          ;
; N                             ; 1                  ; Untyped                          ;
; M2                            ; 1                  ; Untyped                          ;
; N2                            ; 1                  ; Untyped                          ;
; SS                            ; 1                  ; Untyped                          ;
; C0_HIGH                       ; 0                  ; Untyped                          ;
; C1_HIGH                       ; 0                  ; Untyped                          ;
; C2_HIGH                       ; 0                  ; Untyped                          ;
; C3_HIGH                       ; 0                  ; Untyped                          ;
; C4_HIGH                       ; 0                  ; Untyped                          ;
; C5_HIGH                       ; 0                  ; Untyped                          ;
; C6_HIGH                       ; 0                  ; Untyped                          ;
; C7_HIGH                       ; 0                  ; Untyped                          ;
; C8_HIGH                       ; 0                  ; Untyped                          ;
; C9_HIGH                       ; 0                  ; Untyped                          ;
; C0_LOW                        ; 0                  ; Untyped                          ;
; C1_LOW                        ; 0                  ; Untyped                          ;
; C2_LOW                        ; 0                  ; Untyped                          ;
; C3_LOW                        ; 0                  ; Untyped                          ;
; C4_LOW                        ; 0                  ; Untyped                          ;
; C5_LOW                        ; 0                  ; Untyped                          ;
; C6_LOW                        ; 0                  ; Untyped                          ;
; C7_LOW                        ; 0                  ; Untyped                          ;
; C8_LOW                        ; 0                  ; Untyped                          ;
; C9_LOW                        ; 0                  ; Untyped                          ;
; C0_INITIAL                    ; 0                  ; Untyped                          ;
; C1_INITIAL                    ; 0                  ; Untyped                          ;
; C2_INITIAL                    ; 0                  ; Untyped                          ;
; C3_INITIAL                    ; 0                  ; Untyped                          ;
; C4_INITIAL                    ; 0                  ; Untyped                          ;
; C5_INITIAL                    ; 0                  ; Untyped                          ;
; C6_INITIAL                    ; 0                  ; Untyped                          ;
; C7_INITIAL                    ; 0                  ; Untyped                          ;
; C8_INITIAL                    ; 0                  ; Untyped                          ;
; C9_INITIAL                    ; 0                  ; Untyped                          ;
; C0_MODE                       ; BYPASS             ; Untyped                          ;
; C1_MODE                       ; BYPASS             ; Untyped                          ;
; C2_MODE                       ; BYPASS             ; Untyped                          ;
; C3_MODE                       ; BYPASS             ; Untyped                          ;
; C4_MODE                       ; BYPASS             ; Untyped                          ;
; C5_MODE                       ; BYPASS             ; Untyped                          ;
; C6_MODE                       ; BYPASS             ; Untyped                          ;
; C7_MODE                       ; BYPASS             ; Untyped                          ;
; C8_MODE                       ; BYPASS             ; Untyped                          ;
; C9_MODE                       ; BYPASS             ; Untyped                          ;
; C0_PH                         ; 0                  ; Untyped                          ;
; C1_PH                         ; 0                  ; Untyped                          ;
; C2_PH                         ; 0                  ; Untyped                          ;
; C3_PH                         ; 0                  ; Untyped                          ;
; C4_PH                         ; 0                  ; Untyped                          ;
; C5_PH                         ; 0                  ; Untyped                          ;
; C6_PH                         ; 0                  ; Untyped                          ;
; C7_PH                         ; 0                  ; Untyped                          ;
; C8_PH                         ; 0                  ; Untyped                          ;
; C9_PH                         ; 0                  ; Untyped                          ;
; L0_HIGH                       ; 1                  ; Untyped                          ;
; L1_HIGH                       ; 1                  ; Untyped                          ;
; G0_HIGH                       ; 1                  ; Untyped                          ;
; G1_HIGH                       ; 1                  ; Untyped                          ;
; G2_HIGH                       ; 1                  ; Untyped                          ;
; G3_HIGH                       ; 1                  ; Untyped                          ;
; E0_HIGH                       ; 1                  ; Untyped                          ;
; E1_HIGH                       ; 1                  ; Untyped                          ;
; E2_HIGH                       ; 1                  ; Untyped                          ;
; E3_HIGH                       ; 1                  ; Untyped                          ;
; L0_LOW                        ; 1                  ; Untyped                          ;
; L1_LOW                        ; 1                  ; Untyped                          ;
; G0_LOW                        ; 1                  ; Untyped                          ;
; G1_LOW                        ; 1                  ; Untyped                          ;
; G2_LOW                        ; 1                  ; Untyped                          ;
; G3_LOW                        ; 1                  ; Untyped                          ;
; E0_LOW                        ; 1                  ; Untyped                          ;
; E1_LOW                        ; 1                  ; Untyped                          ;
; E2_LOW                        ; 1                  ; Untyped                          ;
; E3_LOW                        ; 1                  ; Untyped                          ;
; L0_INITIAL                    ; 1                  ; Untyped                          ;
; L1_INITIAL                    ; 1                  ; Untyped                          ;
; G0_INITIAL                    ; 1                  ; Untyped                          ;
; G1_INITIAL                    ; 1                  ; Untyped                          ;
; G2_INITIAL                    ; 1                  ; Untyped                          ;
; G3_INITIAL                    ; 1                  ; Untyped                          ;
; E0_INITIAL                    ; 1                  ; Untyped                          ;
; E1_INITIAL                    ; 1                  ; Untyped                          ;
; E2_INITIAL                    ; 1                  ; Untyped                          ;
; E3_INITIAL                    ; 1                  ; Untyped                          ;
; L0_MODE                       ; BYPASS             ; Untyped                          ;
; L1_MODE                       ; BYPASS             ; Untyped                          ;
; G0_MODE                       ; BYPASS             ; Untyped                          ;
; G1_MODE                       ; BYPASS             ; Untyped                          ;
; G2_MODE                       ; BYPASS             ; Untyped                          ;
; G3_MODE                       ; BYPASS             ; Untyped                          ;
; E0_MODE                       ; BYPASS             ; Untyped                          ;
; E1_MODE                       ; BYPASS             ; Untyped                          ;
; E2_MODE                       ; BYPASS             ; Untyped                          ;
; E3_MODE                       ; BYPASS             ; Untyped                          ;
; L0_PH                         ; 0                  ; Untyped                          ;
; L1_PH                         ; 0                  ; Untyped                          ;
; G0_PH                         ; 0                  ; Untyped                          ;
; G1_PH                         ; 0                  ; Untyped                          ;
; G2_PH                         ; 0                  ; Untyped                          ;
; G3_PH                         ; 0                  ; Untyped                          ;
; E0_PH                         ; 0                  ; Untyped                          ;
; E1_PH                         ; 0                  ; Untyped                          ;
; E2_PH                         ; 0                  ; Untyped                          ;
; E3_PH                         ; 0                  ; Untyped                          ;
; M_PH                          ; 0                  ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                ; Untyped                          ;
; CLK0_COUNTER                  ; G0                 ; Untyped                          ;
; CLK1_COUNTER                  ; G0                 ; Untyped                          ;
; CLK2_COUNTER                  ; G0                 ; Untyped                          ;
; CLK3_COUNTER                  ; G0                 ; Untyped                          ;
; CLK4_COUNTER                  ; G0                 ; Untyped                          ;
; CLK5_COUNTER                  ; G0                 ; Untyped                          ;
; CLK6_COUNTER                  ; E0                 ; Untyped                          ;
; CLK7_COUNTER                  ; E1                 ; Untyped                          ;
; CLK8_COUNTER                  ; E2                 ; Untyped                          ;
; CLK9_COUNTER                  ; E3                 ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; M_TIME_DELAY                  ; 0                  ; Untyped                          ;
; N_TIME_DELAY                  ; 0                  ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                 ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                 ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                 ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                 ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                 ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                 ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                  ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000          ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                  ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999               ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999               ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999               ; Untyped                          ;
; VCO_POST_SCALE                ; 0                  ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E       ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED          ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED          ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED        ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED        ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY  ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                  ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                  ; Untyped                          ;
; CBXI_PARAMETER                ; altpll_aem2        ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO               ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                  ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                  ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                  ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                ; Untyped                          ;
; DEVICE_FAMILY                 ; MAX 10             ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED             ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                 ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                 ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                ; IGNORE_CASCADE                   ;
+-------------------------------+--------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 148   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                             ;
; NUMWORDS_B                         ; 38400                ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; Img_DATA.hex         ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_2nn1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component ;
+------------------------+--------------+------------------------------------------------+
; Parameter Name         ; Value        ; Type                                           ;
+------------------------+--------------+------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                 ;
; LPM_WIDTHAD            ; 8            ; Signed Integer                                 ;
; LPM_NUMWORDS           ; 256          ; Untyped                                        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                        ;
; LPM_OUTDATA            ; REGISTERED   ; Untyped                                        ;
; LPM_FILE               ; scancode.mif ; Untyped                                        ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                 ;
+------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1200                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; char30x40_ram.mif    ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_4ka1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                  ;
; LPM_WIDTHAD            ; 9           ; Signed Integer                                  ;
; LPM_NUMWORDS           ; 512         ; Untyped                                         ;
; LPM_ADDRESS_CONTROL    ; REGISTERED  ; Untyped                                         ;
; LPM_OUTDATA            ; REGISTERED  ; Untyped                                         ;
; LPM_FILE               ; bmpfont.mif ; Untyped                                         ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 3              ; Untyped                                                     ;
; WIDTH          ; 18             ; Untyped                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_6vl ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                       ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                     ;
; Entity Instance                           ; VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 1                                                                                     ;
;     -- NUMWORDS_A                         ; 307200                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 38400                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 1200                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                       ;
+----------------------------+----------------------------------------------+
; Name                       ; Value                                        ;
+----------------------------+----------------------------------------------+
; Number of entity instances ; 1                                            ;
; Entity Instance            ; VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                            ;
;     -- TAP_DISTANCE        ; 3                                            ;
;     -- WIDTH               ; 18                                           ;
+----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|shifter32_32_l2:shifter32_32_l2b"                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; sh_a[31..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sh_y         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|main_ctrl:main_ctrla"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; jp   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jpr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|mux5_5_5:reg_widx_sel2" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                    ;
+------+-------+----------+---------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_a_sel_1" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; d1[31..5] ; Input ; Info     ; Stuck at GND                ;
+-----------+-------+----------+-----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_b_sel_2" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|ram8x2048_sim:ram8x2048a"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ram_addr ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9"                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_clock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component"                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_CHAR_RAM:u7"                                                                                                                                                                         ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oPIXEL_VAL ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "oPIXEL_VAL[7..1]" have no fanouts                                                      ;
; iVGA_ADDR  ; Input  ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KEYBOARD_DEC:u6"                                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; oKey_parity_D  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oKey_stopbit_D ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_OSD_RAM:u2"                                                                                                                                                                            ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iVGA_ADDR    ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iWR_ADDR     ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iON_R        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_R[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iON_G        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_G[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iON_B        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_B[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iOFF_R       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_R[9..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_G       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_G[9..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_B       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_B[8..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_B[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iCursor_X[3..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_Y       ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iCursor_Y[9..9]" will be connected to GND.                                  ;
; iCursor_Y[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_Y[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iCursor_R       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iCursor_R[8..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_R[9]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iCursor_G       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iCursor_G[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_B       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iCursor_B[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; oAddress[19]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; oVGA_R          ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (4 bits) it drives; bit(s) "oVGA_R[9..4]" have no fanouts                                                          ;
; oVGA_G          ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (4 bits) it drives; bit(s) "oVGA_G[9..4]" have no fanouts                                                          ;
; oVGA_B          ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (4 bits) it drives; bit(s) "oVGA_B[9..4]" have no fanouts                                                          ;
; oVGA_SYNC       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; oVGA_BLANK      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; oVGA_CLOCK      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u0"                                                                                                                   ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; oSEG6        ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "oSEG6[6..1]" have no fanouts ;
; oSEG6        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; oSEG7        ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "oSEG7[6..1]" have no fanouts ;
; oSEG7        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; iDIG[19..12] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 121                         ;
; cycloneiii_ff         ; 3258                        ;
;     CLR               ; 323                         ;
;     CLR SCLR          ; 38                          ;
;     CLR SLD           ; 66                          ;
;     ENA               ; 2105                        ;
;     ENA CLR           ; 676                         ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA CLR SLD       ; 13                          ;
;     ENA SLD           ; 3                           ;
;     plain             ; 18                          ;
; cycloneiii_io_obuf    ; 38                          ;
; cycloneiii_lcell_comb ; 4482                        ;
;     arith             ; 352                         ;
;         2 data inputs ; 171                         ;
;         3 data inputs ; 181                         ;
;     normal            ; 4130                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 155                         ;
;         3 data inputs ; 484                         ;
;         4 data inputs ; 3445                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 76                          ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 10.75                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Oct 22 17:20:19 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Default -c MIPS_Default
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file VGA_CHAR_Ctrl.v
    Info (12023): Found entity 1: VGA_CHAR_Ctrl File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 600
Info (12021): Found 1 design units, including 1 entities, in source file VGA_CHAR_Ctrl_UpdateMONITOR.v
    Info (12023): Found entity 1: update_monitor_rom File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file V/LCD_Controller.v
    Info (12023): Found entity 1: LCD_Controller File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/LCD_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file V/SEG7_LUT.v
    Info (12023): Found entity 1: SEG7_LUT File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V/LCD_TEST.v
    Info (12023): Found entity 1: LCD_TEST File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/LCD_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V/I2C_AV_Config.v
    Info (12023): Found entity 1: I2C_AV_Config File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V/SEG7_LUT_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/SEG7_LUT_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V/AUDIO_DAC.v
    Info (12023): Found entity 1: AUDIO_DAC File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/AUDIO_DAC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V/VGA_Audio_PLL.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file V/Reset_Delay.v
    Info (12023): Found entity 1: Reset_Delay File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/Reset_Delay.v Line: 1
Info (12021): Found 15 design units, including 15 entities, in source file MIPS/cpu.v
    Info (12023): Found entity 1: rom8x1024_sim File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 13
    Info (12023): Found entity 2: ram8x2048_sim File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/ram8x2048_sim.v Line: 22
    Info (12023): Found entity 3: alu File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/alu.v Line: 85
    Info (12023): Found entity 4: pc File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 15
    Info (12023): Found entity 5: registers File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/registers.v Line: 15
    Info (12023): Found entity 6: plus4 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/plus4.v Line: 9
    Info (12023): Found entity 7: adder32 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/adder32.v Line: 10
    Info (12023): Found entity 8: mux32_32_32 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/mux32_32_32.v Line: 11
    Info (12023): Found entity 9: mux5_5_5 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/mux5_5_5.v Line: 11
    Info (12023): Found entity 10: main_ctrl File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 188
    Info (12023): Found entity 11: alu_ctrler File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/alu_ctrler.v Line: 71
    Info (12023): Found entity 12: shifter32_32_l2 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/shifter32_32_l2.v Line: 9
    Info (12023): Found entity 13: signext16_32 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/signext16_32.v Line: 10
    Info (12023): Found entity 14: is_branch File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/is_branch.v Line: 18
    Info (12023): Found entity 15: cpu File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 98
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Controller/Img_RAM.v
    Info (12023): Found entity 1: Img_RAM File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/Img_RAM.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v
    Info (12023): Found entity 1: VGA_Controller File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_OSD_RAM.v
    Info (12023): Found entity 1: VGA_OSD_RAM File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA_CHAR_RAM.v
    Info (12023): Found entity 1: VGA_CHAR_RAM File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file char30x40_ram.v
    Info (12023): Found entity 1: char30x40_ram File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file KEYBOARD_DEC.v
    Info (12023): Found entity 1: KEYBOARD_DEC File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file keyboard.vhd
    Info (12022): Found design unit 1: Keyboard-behavioral File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/keyboard.vhd Line: 38
    Info (12023): Found entity 1: keyboard File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/keyboard.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file MIPS_Default.v
    Info (12023): Found entity 1: MIPS_Default File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at MIPS_Default.v(606): created implicit net for "LEDG" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 606
Warning (10236): Verilog HDL Implicit Net warning at MIPS_Default.v(624): created implicit net for "HEX6" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 624
Warning (10236): Verilog HDL Implicit Net warning at MIPS_Default.v(625): created implicit net for "HEX7" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 625
Warning (10236): Verilog HDL Implicit Net warning at MIPS_Default.v(631): created implicit net for "VGA_CLK" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 631
Warning (10236): Verilog HDL Implicit Net warning at MIPS_Default.v(654): created implicit net for "VGA_SYNC_N" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 654
Warning (10236): Verilog HDL Implicit Net warning at MIPS_Default.v(655): created implicit net for "VGA_BLANK_N" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 655
Info (12127): Elaborating entity "MIPS_Default" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Default.v(606): object "LEDG" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 606
Warning (10036): Verilog HDL or VHDL warning at MIPS_Default.v(535): object "cpu_clk_reg" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 535
Warning (10230): Verilog HDL assignment warning at MIPS_Default.v(602): truncated value with size 36 to match size of target (32) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 602
Warning (10230): Verilog HDL assignment warning at MIPS_Default.v(604): truncated value with size 18 to match size of target (10) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 604
Warning (10230): Verilog HDL assignment warning at MIPS_Default.v(606): truncated value with size 9 to match size of target (1) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 606
Warning (10230): Verilog HDL assignment warning at MIPS_Default.v(608): truncated value with size 32 to match size of target (9) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 608
Warning (10230): Verilog HDL assignment warning at MIPS_Default.v(609): truncated value with size 32 to match size of target (10) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 609
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 613
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 615
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "9"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "-10000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_aem2.tdf
    Info (12023): Found entity 1: altpll_aem2 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altpll_aem2.tdf Line: 26
Info (12128): Elaborating entity "altpll_aem2" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component|altpll_aem2:auto_generated" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u0" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 626
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u0|SEG7_LUT:u0" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/SEG7_LUT_8.v Line: 5
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 658
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (10) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v Line: 86
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(89): truncated value with size 32 to match size of target (10) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v Line: 89
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(92): truncated value with size 32 to match size of target (10) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v Line: 92
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(113): truncated value with size 32 to match size of target (10) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v Line: 113
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(114): truncated value with size 32 to match size of target (10) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v Line: 114
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(115): truncated value with size 32 to match size of target (20) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v Line: 115
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(175): truncated value with size 32 to match size of target (10) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v Line: 175
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(198): truncated value with size 32 to match size of target (10) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v Line: 198
Info (12128): Elaborating entity "VGA_OSD_RAM" for hierarchy "VGA_OSD_RAM:u2" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 679
Warning (10036): Verilog HDL or VHDL warning at VGA_OSD_RAM.v(48): object "WR_ADDR_ddddd" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at VGA_OSD_RAM.v(53): object "Wen_ddddd" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v Line: 53
Info (12128): Elaborating entity "Img_RAM" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/Img_RAM.v Line: 79
Info (12130): Elaborated megafunction instantiation "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/Img_RAM.v Line: 79
Info (12133): Instantiated megafunction "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component" with the following parameter: File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/Img_RAM.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "numwords_b" = "38400"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "init_file" = "Img_DATA.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
Warning (287001): Assertion warning: Device family MAX 10 does not have M4K blocks -- using available memory blocks File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_2nn1.tdf Line: 1494
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2nn1.tdf
    Info (12023): Found entity 1: altsyncram_2nn1 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_2nn1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_2nn1" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_79a.tdf
    Info (12023): Found entity 1: decode_79a File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/decode_79a.tdf Line: 23
Info (12128): Elaborating entity "decode_79a" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|decode_79a:decode2" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_2nn1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf
    Info (12023): Found entity 1: decode_0l9 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/decode_0l9.tdf Line: 23
Info (12128): Elaborating entity "decode_0l9" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|decode_0l9:rden_decode_b" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_2nn1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_n3b.tdf
    Info (12023): Found entity 1: mux_n3b File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/mux_n3b.tdf Line: 23
Info (12128): Elaborating entity "mux_n3b" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|mux_n3b:mux3" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_2nn1.tdf Line: 50
Info (12128): Elaborating entity "KEYBOARD_DEC" for hierarchy "KEYBOARD_DEC:u6" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 726
Warning (10036): Verilog HDL or VHDL warning at KEYBOARD_DEC.v(28): object "cnt" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v Line: 28
Warning (10230): Verilog HDL assignment warning at KEYBOARD_DEC.v(157): truncated value with size 8 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v Line: 157
Warning (10230): Verilog HDL assignment warning at KEYBOARD_DEC.v(177): truncated value with size 8 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v Line: 177
Warning (10230): Verilog HDL assignment warning at KEYBOARD_DEC.v(181): truncated value with size 8 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v Line: 181
Warning (10230): Verilog HDL assignment warning at KEYBOARD_DEC.v(184): truncated value with size 8 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v Line: 184
Info (12128): Elaborating entity "lpm_rom" for hierarchy "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v Line: 255
Info (12130): Elaborated megafunction instantiation "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v Line: 255
Info (12133): Instantiated megafunction "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component" with the following parameter: File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v Line: 255
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "LPM_WIDTHAD" = "8"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "scancode.mif"
Info (12128): Elaborating entity "altrom" for hierarchy "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12131): Elaborated megafunction instantiation "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom", which is child of megafunction instantiation "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12131): Elaborated megafunction instantiation "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dlv.tdf
    Info (12023): Found entity 1: altsyncram_dlv File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_dlv.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dlv" for hierarchy "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_dlv:auto_generated" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "VGA_CHAR_RAM" for hierarchy "VGA_CHAR_RAM:u7" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 743
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_RAM.v(42): truncated value with size 32 to match size of target (11) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v Line: 42
Info (12128): Elaborating entity "char30x40_ram" for hierarchy "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.v Line: 73
Info (12130): Elaborated megafunction instantiation "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.v Line: 73
Info (12133): Instantiated megafunction "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component" with the following parameter: File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.v Line: 73
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "char30x40_ram.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ka1.tdf
    Info (12023): Found entity 1: altsyncram_4ka1 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_4ka1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4ka1" for hierarchy "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_4ka1:auto_generated" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lpm_rom" for hierarchy "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v Line: 75
Info (12130): Elaborated megafunction instantiation "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v Line: 75
Info (12133): Instantiated megafunction "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component" with the following parameter: File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v Line: 75
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "9"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "bmpfont.mif"
Info (12128): Elaborating entity "altrom" for hierarchy "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12131): Elaborated megafunction instantiation "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom", which is child of megafunction instantiation "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12131): Elaborated megafunction instantiation "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jv.tdf
    Info (12023): Found entity 1: altsyncram_1jv File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_1jv.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1jv" for hierarchy "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_1jv:auto_generated" File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "update_monitor_rom" for hierarchy "update_monitor_rom:update_rom" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 748
Warning (10240): Verilog HDL Always Construct warning at VGA_CHAR_Ctrl_UpdateMONITOR.v(8): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[0]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[1]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[2]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[3]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[4]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[5]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[6]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[18]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[19]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[20]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[21]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[22]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[23]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[24]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[25]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[26]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[27]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[28]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[29]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[30]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (10041): Inferred latch for "data[31]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v Line: 8
Info (12128): Elaborating entity "VGA_CHAR_Ctrl" for hierarchy "VGA_CHAR_Ctrl:u8" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 784
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(898): truncated value with size 32 to match size of target (10) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 898
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(906): truncated value with size 8 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 906
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(991): truncated value with size 32 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 991
Info (10264): Verilog HDL Case Statement information at VGA_CHAR_Ctrl.v(941): all case item expressions in this case statement are onehot File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 941
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1024): truncated value with size 32 to match size of target (5) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1024
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1027): truncated value with size 32 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1027
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1073): truncated value with size 32 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1073
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1084): truncated value with size 32 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1084
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1101): truncated value with size 32 to match size of target (5) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1101
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1104): truncated value with size 32 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1104
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1127): truncated value with size 32 to match size of target (5) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1127
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1135): truncated value with size 32 to match size of target (5) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1135
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1138): truncated value with size 32 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1138
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1151): truncated value with size 32 to match size of target (5) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1151
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1159): truncated value with size 32 to match size of target (5) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1159
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1162): truncated value with size 32 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 1162
Info (10264): Verilog HDL Case Statement information at VGA_CHAR_Ctrl.v(877): all case item expressions in this case statement are onehot File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 877
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:u9" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 852
Warning (10036): Verilog HDL or VHDL warning at cpu.v(147): object "clock_rom" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at cpu.v(148): object "clock_ram" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 148
Warning (10230): Verilog HDL assignment warning at cpu.v(164): truncated value with size 32 to match size of target (24) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 164
Warning (10230): Verilog HDL assignment warning at cpu.v(179): truncated value with size 32 to match size of target (24) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 179
Info (12128): Elaborating entity "rom8x1024_sim" for hierarchy "cpu:u9|rom8x1024_sim:rom8x1024a" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 306
Warning (10270): Verilog HDL Case Statement warning at rom8x1024_sim.v(26): incomplete case statement has no default case item File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at rom8x1024_sim.v(25): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[0]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[1]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[2]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[3]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[4]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[5]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[6]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[7]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[8]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[9]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[10]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[11]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[12]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[13]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[14]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[15]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[16]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[17]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[18]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[19]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[20]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[21]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[22]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[23]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[24]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[25]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[26]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[27]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[28]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[29]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[30]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (10041): Inferred latch for "data[31]" at rom8x1024_sim.v(25) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Info (12128): Elaborating entity "ram8x2048_sim" for hierarchy "cpu:u9|ram8x2048_sim:ram8x2048a" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 326
Warning (10230): Verilog HDL assignment warning at ram8x2048_sim.v(43): truncated value with size 10 to match size of target (6) File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/ram8x2048_sim.v Line: 43
Info (12128): Elaborating entity "alu" for hierarchy "cpu:u9|alu:alua" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 342
Info (12128): Elaborating entity "pc" for hierarchy "cpu:u9|pc:pca" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 350
Info (12128): Elaborating entity "registers" for hierarchy "cpu:u9|registers:register_file" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 365
Info (12128): Elaborating entity "plus4" for hierarchy "cpu:u9|plus4:pc_plus4" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 371
Info (12128): Elaborating entity "adder32" for hierarchy "cpu:u9|adder32:pc_add" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 379
Info (12128): Elaborating entity "mux32_32_32" for hierarchy "cpu:u9|mux32_32_32:alu_b_sel_1" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 387
Info (12128): Elaborating entity "mux5_5_5" for hierarchy "cpu:u9|mux5_5_5:reg_widx_sel1" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 407
Info (12128): Elaborating entity "main_ctrl" for hierarchy "cpu:u9|main_ctrl:main_ctrla" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 430
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(223): object "Rrs" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 223
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(224): object "Rrt" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 224
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(225): object "Rrd" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 225
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(226): object "Rshamt" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 226
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(237): object "Irs" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 237
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(238): object "Irt" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 238
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(239): object "Iaddr" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 239
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(245): object "Jaddr" assigned a value but never read File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 245
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(282): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 282
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(297): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 297
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(309): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 309
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(302): case item expression covers a value already covered by a previous case item File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 302
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(303): case item expression covers a value already covered by a previous case item File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 303
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(304): case item expression covers a value already covered by a previous case item File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 304
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(359): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 359
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(374): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 374
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(380): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 380
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(435): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 435
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(451): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 451
Warning (10235): Verilog HDL Always Construct warning at main_ctrl.v(468): variable "Rfunc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 468
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(479): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 479
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(494): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 494
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(497): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 497
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(500): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 500
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(506): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 506
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(525): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 525
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(539): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 539
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(558): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 558
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(572): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 572
Warning (10235): Verilog HDL Always Construct warning at main_ctrl.v(589): variable "Rfunc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 589
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(597): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 597
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(615): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 615
Warning (10059): Verilog HDL Case Statement warning at main_ctrl.v(621): case item expression never matches the case expression because it contains an 'x' or 'z' value File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 621
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(610): case item expression covers a value already covered by a previous case item File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 610
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(611): case item expression covers a value already covered by a previous case item File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 611
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(612): case item expression covers a value already covered by a previous case item File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 612
Warning (10034): Output port "jp" at main_ctrl.v(213) has no driver File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v Line: 213
Info (12128): Elaborating entity "alu_ctrler" for hierarchy "cpu:u9|alu_ctrler:alu_ctrlera" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 437
Info (12128): Elaborating entity "shifter32_32_l2" for hierarchy "cpu:u9|shifter32_32_l2:shifter32_32_l2a" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 443
Info (12128): Elaborating entity "signext16_32" for hierarchy "cpu:u9|signext16_32:signext16_32a" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 451
Info (12128): Elaborating entity "is_branch" for hierarchy "cpu:u9|is_branch:is_brancha" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 458
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_4ka1:auto_generated|q_a[6]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_4ka1.tdf Line: 188
        Warning (14320): Synthesized away node "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_4ka1:auto_generated|q_a[7]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_4ka1.tdf Line: 213
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer cpu:u9|clock File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v Line: 146
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[7]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[6]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[5]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[4]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[3]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[2]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[1]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[0]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[5]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[4]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[3]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[2]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[1]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[0]" feeding internal logic into a wire File: /pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "cpu:u9|ram8x2048_sim:ram8x2048a|mem" is uninferred due to asynchronous read logic File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/ram8x2048_sim.v Line: 37
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 18
Info (12130): Elaborated megafunction instantiation "VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0"
Info (12133): Instantiated megafunction "VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_6vl.tdf
    Info (12023): Found entity 1: shift_taps_6vl File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/shift_taps_6vl.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj51.tdf
    Info (12023): Found entity 1: altsyncram_rj51 File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_rj51.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oed.tdf
    Info (12023): Found entity 1: add_sub_oed File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/add_sub_oed.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf
    Info (12023): Found entity 1: cntr_s3f File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/cntr_s3f.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf
    Info (12023): Found entity 1: cmpr_erb File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/cmpr_erb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjg.tdf
    Info (12023): Found entity 1: cntr_fjg File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/cntr_fjg.tdf Line: 26
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[8]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[9]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[10]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[12]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[13]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[14]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[15]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[18]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[19]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[20]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[21]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[22]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[23]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[24]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[25]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[26]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[27]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[28]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[29]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[30]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[31]" and its non-tri-state driver. File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 292
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 293
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO[32]" is fed by GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13033): The pin "GPIO[33]" is fed by GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13033): The pin "GPIO[34]" is fed by GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13033): The pin "GPIO[35]" is fed by GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[0]" to the node "GPIO[0]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[1]" to the node "GPIO[1]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[2]" to the node "GPIO[2]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[3]" to the node "GPIO[3]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[4]" to the node "GPIO[4]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[5]" to the node "GPIO[5]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[6]" to the node "GPIO[6]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[7]" to the node "GPIO[7]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[8]" to the node "GPIO[8]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[9]" to the node "GPIO[9]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[10]" to the node "GPIO[10]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[11]" to the node "GPIO[11]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[12]" to the node "GPIO[12]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[13]" to the node "GPIO[13]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[14]" to the node "GPIO[14]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[15]" to the node "GPIO[15]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[16]" to the node "GPIO[16]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[17]" to the node "GPIO[17]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[18]" to the node "GPIO[18]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[19]" to the node "GPIO[19]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[20]" to the node "GPIO[20]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[21]" to the node "GPIO[21]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[22]" to the node "GPIO[22]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[23]" to the node "GPIO[23]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[24]" to the node "GPIO[24]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[25]" to the node "GPIO[25]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[26]" to the node "GPIO[26]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[27]" to the node "GPIO[27]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[28]" to the node "GPIO[28]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[29]" to the node "GPIO[29]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[30]" to the node "GPIO[30]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[31]" to the node "GPIO[31]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[32]" to the node "GPIO[32]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[33]" to the node "GPIO[33]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[34]" to the node "GPIO[34]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[35]" to the node "GPIO[35]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[20]" merged with LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[18]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Info (13026): Duplicate LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[19]" merged with LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[18]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Info (13026): Duplicate LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[14]" merged with LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[5]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Info (13026): Duplicate LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[13]" merged with LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[5]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Info (13026): Duplicate LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[6]" merged with LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[4]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Info (13026): Duplicate LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[25]" merged with LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[23]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Info (13026): Duplicate LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[24]" merged with LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[23]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Info (13026): Duplicate LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[7]" merged with LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[10]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Info (13026): Duplicate LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[8]" merged with LATCH primitive "cpu:u9|rom8x1024_sim:rom8x1024a|data[9]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[0] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[26] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[27] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[29] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[30] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[31] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[17] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[18] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[16] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[15] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[5] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[4] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[3] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[2] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[1] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[22] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[23] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[21] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[12] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[11] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[10] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Warning (13012): Latch cpu:u9|rom8x1024_sim:rom8x1024a|data[9] has unsafe behavior File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:u9|pc:pca|pc_reg[5] File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v Line: 31
Info (13000): Registers with preset signals will power-up high File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v Line: 871
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[1]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[2]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[3]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[4]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[5]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[6]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[7]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[8]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[9]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[10]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[11]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[12]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[13]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[14]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[15]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[16]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[17]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[18]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[19]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[20]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[21]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[22]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[23]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[24]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[25]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[26]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[27]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[28]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[29]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[30]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
    Warning (13010): Node "GPIO[31]~synth" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 417
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 268
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 271
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 271
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 271
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 271
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 271
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 271
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 271
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 272
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 272
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 272
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 272
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 272
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 272
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 272
Info (286030): Timing-Driven Synthesis is running
Info (17049): 336 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|altpll_aem2:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altpll_aem2.tdf Line: 29
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 248
    Warning (15610): No output dependent on input pin "KEY[2]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 262
    Warning (15610): No output dependent on input pin "KEY[3]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[2]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 265
    Warning (15610): No output dependent on input pin "SW[3]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 265
    Warning (15610): No output dependent on input pin "SW[4]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 265
    Warning (15610): No output dependent on input pin "SW[5]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 265
    Warning (15610): No output dependent on input pin "SW[6]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 265
    Warning (15610): No output dependent on input pin "SW[7]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 265
    Warning (15610): No output dependent on input pin "SW[8]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 265
    Warning (15610): No output dependent on input pin "SW[9]" File: /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v Line: 265
Info (21057): Implemented 7640 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 38 bidirectional pins
    Info (21061): Implemented 7442 logic cells
    Info (21064): Implemented 76 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 297 warnings
    Info: Peak virtual memory: 1235 megabytes
    Info: Processing ended: Thu Oct 22 17:21:05 2020
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.map.smsg.


