// Seed: 3813775957
module module_0;
  wire id_1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    output logic id_5,
    output supply1 id_6,
    input supply0 id_7,
    output wire id_8,
    input wire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri0 id_13,
    output tri1 id_14,
    input tri id_15
);
  always_ff @({id_13 - -1'b0{!id_15}} or posedge 1) id_5 = -1;
  module_0 modCall_1 ();
endmodule
