{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705568408301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705568408312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 11:00:08 2024 " "Processing started: Thu Jan 18 11:00:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705568408312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705568408312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL_final_project -c VHDL_Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL_final_project -c VHDL_Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705568408312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1705568408878 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1705568408879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse_control_tb-arc_mouse_control_tb " "Found design unit 1: mouse_control_tb-arc_mouse_control_tb" {  } { { "mouse_control_tb.vhd" "" { Text "F:/VHDL course project/Final_Project/mouse_control_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414594 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouse_control_tb " "Found entity 1: mouse_control_tb" {  } { { "mouse_control_tb.vhd" "" { Text "F:/VHDL course project/Final_Project/mouse_control_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705568414594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 init_unit-arc_init_unit " "Found design unit 1: init_unit-arc_init_unit" {  } { { "init_unit.vhd" "" { Text "F:/VHDL course project/Final_Project/init_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414596 ""} { "Info" "ISGN_ENTITY_NAME" "1 init_unit " "Found entity 1: init_unit" {  } { { "init_unit.vhd" "" { Text "F:/VHDL course project/Final_Project/init_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705568414596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rx-arc_Rx " "Found design unit 1: Rx-arc_Rx" {  } { { "Rx.vhd" "" { Text "F:/VHDL course project/Final_Project/Rx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414597 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rx " "Found entity 1: Rx" {  } { { "Rx.vhd" "" { Text "F:/VHDL course project/Final_Project/Rx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705568414597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buff-arc_output_buff " "Found design unit 1: output_buff-arc_output_buff" {  } { { "output_buff.vhd" "" { Text "F:/VHDL course project/Final_Project/output_buff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414599 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_buff " "Found entity 1: output_buff" {  } { { "output_buff.vhd" "" { Text "F:/VHDL course project/Final_Project/output_buff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705568414599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse_control-arc_mouse_control " "Found design unit 1: mouse_control-arc_mouse_control" {  } { { "mouse_control.vhd" "" { Text "F:/VHDL course project/Final_Project/mouse_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414600 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouse_control " "Found entity 1: mouse_control" {  } { { "mouse_control.vhd" "" { Text "F:/VHDL course project/Final_Project/mouse_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705568414600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_unit-arc_ctrl_unit " "Found design unit 1: ctrl_unit-arc_ctrl_unit" {  } { { "ctrl_unit.vhd" "" { Text "F:/VHDL course project/Final_Project/ctrl_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414601 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.vhd" "" { Text "F:/VHDL course project/Final_Project/ctrl_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705568414601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705568414601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mouse_control " "Elaborating entity \"mouse_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705568414639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:Control_Unit " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:Control_Unit\"" {  } { { "mouse_control.vhd" "Control_Unit" { Text "F:/VHDL course project/Final_Project/mouse_control.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705568414652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx Rx:Reciever " "Elaborating entity \"Rx\" for hierarchy \"Rx:Reciever\"" {  } { { "mouse_control.vhd" "Reciever" { Text "F:/VHDL course project/Final_Project/mouse_control.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705568414661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_buff output_buff:Output_Buffer " "Elaborating entity \"output_buff\" for hierarchy \"output_buff:Output_Buffer\"" {  } { { "mouse_control.vhd" "Output_Buffer" { Text "F:/VHDL course project/Final_Project/mouse_control.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705568414667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init_unit init_unit:Mouse_Init_Unit " "Elaborating entity \"init_unit\" for hierarchy \"init_unit:Mouse_Init_Unit\"" {  } { { "mouse_control.vhd" "Mouse_Init_Unit" { Text "F:/VHDL course project/Final_Project/mouse_control.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705568414675 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Rx.vhd" "" { Text "F:/VHDL course project/Final_Project/Rx.vhd" 49 -1 0 } } { "Rx.vhd" "" { Text "F:/VHDL course project/Final_Project/Rx.vhd" 28 -1 0 } } { "ctrl_unit.vhd" "" { Text "F:/VHDL course project/Final_Project/ctrl_unit.vhd" 11 -1 0 } } { "init_unit.vhd" "" { Text "F:/VHDL course project/Final_Project/init_unit.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705568415023 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705568415023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705568415090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/VHDL course project/Final_Project/output_files/VHDL_Final_Project.map.smsg " "Generated suppressed messages file F:/VHDL course project/Final_Project/output_files/VHDL_Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705568415346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705568415412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705568415412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705568415438 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705568415438 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705568415438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705568415438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705568415438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705568415451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 11:00:15 2024 " "Processing ended: Thu Jan 18 11:00:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705568415451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705568415451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705568415451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705568415451 ""}
