{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 08:48:21 2024 " "Info: Processing started: Sat Mar 30 08:48:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Asynchronous-mode-8-Plus-1-counter -c Asynchronous-mode-8-Plus-1-counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Asynchronous-mode-8-Plus-1-counter -c Asynchronous-mode-8-Plus-1-counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 184 48 216 200 "CLK" "" } } } } { "d:/setting/computer/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/setting/computer/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 280 344 232 "inst" "" } } } } { "d:/setting/computer/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/setting/computer/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 472 536 232 "inst1" "" } } } } { "d:/setting/computer/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/setting/computer/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst2 inst2 360.1 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 360.1 MHz between source register \"inst2\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X2_Y17_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y17_N25; Fanout = 2; REG Node = 'inst2'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 664 728 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns inst2~2 2 COMB LCCOMB_X2_Y17_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y17_N24; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { inst2 inst2~2 } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 664 728 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns inst2 3 REG LCFF_X2_Y17_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X2_Y17_N25; Fanout = 2; REG Node = 'inst2'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~2 inst2 } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 664 728 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.396 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLK 1 CLK PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 184 48 216 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.970 ns) 3.293 ns inst 2 REG LCFF_X9_Y3_N1 3 " "Info: 2: + IC(1.329 ns) + CELL(0.970 ns) = 3.293 ns; Loc. = LCFF_X9_Y3_N1; Fanout = 3; REG Node = 'inst'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.299 ns" { CLK inst } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 280 344 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.074 ns) + CELL(0.970 ns) 6.337 ns inst1 3 REG LCFF_X2_Y17_N27 3 " "Info: 3: + IC(2.074 ns) + CELL(0.970 ns) = 6.337 ns; Loc. = LCFF_X2_Y17_N27; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.044 ns" { inst inst1 } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 472 536 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 7.396 ns inst2 4 REG LCFF_X2_Y17_N25 2 " "Info: 4: + IC(0.393 ns) + CELL(0.666 ns) = 7.396 ns; Loc. = LCFF_X2_Y17_N25; Fanout = 2; REG Node = 'inst2'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { inst1 inst2 } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 664 728 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 48.67 % ) " "Info: Total cell delay = 3.600 ns ( 48.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 51.33 % ) " "Info: Total interconnect delay = 3.796 ns ( 51.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.396 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.396 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.329ns 2.074ns 0.393ns } { 0.000ns 0.994ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.396 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLK 1 CLK PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 184 48 216 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.970 ns) 3.293 ns inst 2 REG LCFF_X9_Y3_N1 3 " "Info: 2: + IC(1.329 ns) + CELL(0.970 ns) = 3.293 ns; Loc. = LCFF_X9_Y3_N1; Fanout = 3; REG Node = 'inst'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.299 ns" { CLK inst } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 280 344 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.074 ns) + CELL(0.970 ns) 6.337 ns inst1 3 REG LCFF_X2_Y17_N27 3 " "Info: 3: + IC(2.074 ns) + CELL(0.970 ns) = 6.337 ns; Loc. = LCFF_X2_Y17_N27; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.044 ns" { inst inst1 } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 472 536 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 7.396 ns inst2 4 REG LCFF_X2_Y17_N25 2 " "Info: 4: + IC(0.393 ns) + CELL(0.666 ns) = 7.396 ns; Loc. = LCFF_X2_Y17_N25; Fanout = 2; REG Node = 'inst2'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { inst1 inst2 } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 664 728 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 48.67 % ) " "Info: Total cell delay = 3.600 ns ( 48.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 51.33 % ) " "Info: Total interconnect delay = 3.796 ns ( 51.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.396 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.396 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.329ns 2.074ns 0.393ns } { 0.000ns 0.994ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.396 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.396 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.329ns 2.074ns 0.393ns } { 0.000ns 0.994ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.396 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.329ns 2.074ns 0.393ns } { 0.000ns 0.994ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 664 728 232 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 664 728 232 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.396 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.396 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.329ns 2.074ns 0.393ns } { 0.000ns 0.994ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.396 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.329ns 2.074ns 0.393ns } { 0.000ns 0.994ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 664 728 232 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK P2 inst2 11.827 ns register " "Info: tco from clock \"CLK\" to destination pin \"P2\" through register \"inst2\" is 11.827 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.396 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLK 1 CLK PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 184 48 216 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.970 ns) 3.293 ns inst 2 REG LCFF_X9_Y3_N1 3 " "Info: 2: + IC(1.329 ns) + CELL(0.970 ns) = 3.293 ns; Loc. = LCFF_X9_Y3_N1; Fanout = 3; REG Node = 'inst'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.299 ns" { CLK inst } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 280 344 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.074 ns) + CELL(0.970 ns) 6.337 ns inst1 3 REG LCFF_X2_Y17_N27 3 " "Info: 3: + IC(2.074 ns) + CELL(0.970 ns) = 6.337 ns; Loc. = LCFF_X2_Y17_N27; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.044 ns" { inst inst1 } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 472 536 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.666 ns) 7.396 ns inst2 4 REG LCFF_X2_Y17_N25 2 " "Info: 4: + IC(0.393 ns) + CELL(0.666 ns) = 7.396 ns; Loc. = LCFF_X2_Y17_N25; Fanout = 2; REG Node = 'inst2'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { inst1 inst2 } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 664 728 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 48.67 % ) " "Info: Total cell delay = 3.600 ns ( 48.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 51.33 % ) " "Info: Total interconnect delay = 3.796 ns ( 51.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.396 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.396 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.329ns 2.074ns 0.393ns } { 0.000ns 0.994ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 664 728 232 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.127 ns + Longest register pin " "Info: + Longest register to pin delay is 4.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X2_Y17_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y17_N25; Fanout = 2; REG Node = 'inst2'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 152 664 728 232 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(3.116 ns) 4.127 ns P2 2 PIN PIN_5 0 " "Info: 2: + IC(1.011 ns) + CELL(3.116 ns) = 4.127 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'P2'" {  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.127 ns" { inst2 P2 } "NODE_NAME" } } { "Asynchronous-mode-8-Plus-1-counter.bdf" "" { Schematic "D:/lym/Asynchronous-mode-8-Plus-1-counter/Asynchronous-mode-8-Plus-1-counter.bdf" { { 104 864 1040 120 "P2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.116 ns ( 75.50 % ) " "Info: Total cell delay = 3.116 ns ( 75.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 24.50 % ) " "Info: Total interconnect delay = 1.011 ns ( 24.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.127 ns" { inst2 P2 } "NODE_NAME" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "4.127 ns" { inst2 {} P2 {} } { 0.000ns 1.011ns } { 0.000ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.396 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "7.396 ns" { CLK {} CLK~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.329ns 2.074ns 0.393ns } { 0.000ns 0.994ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/setting/computer/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.127 ns" { inst2 P2 } "NODE_NAME" } } { "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/setting/computer/quartus/quartus/bin/Technology_Viewer.qrui" "4.127 ns" { inst2 {} P2 {} } { 0.000ns 1.011ns } { 0.000ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 08:48:21 2024 " "Info: Processing ended: Sat Mar 30 08:48:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
