<profile>

<section name = "Vivado HLS Report for 'sobel_filter'" level="0">
<item name = "Date">Mon Nov 20 19:59:37 2017
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">SobelLab4</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">18664561, 491445361, 18664562, 491445362, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_getVal_fu_276">getVal, 9, 9, 9, 9, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">18664560, 491445360, 17282 ~ 455042, -, -, 1080, no</column>
<column name=" + Loop 1.1">17280, 455040, 9 ~ 237, -, -, 1920, no</column>
<column name="  ++ Loop 1.1.1">222, 222, 74, -, -, 3, no</column>
<column name="   +++ Loop 1.1.1.1">72, 72, 24, -, -, 3, no</column>
<column name="  ++ Loop 1.1.2">4, 4, 1, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 807, 881</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, -, 1364, 1505</column>
<column name="Memory">0, -, 6, 2</column>
<column name="Multiplexer">-, -, -, 299</column>
<column name="Register">-, -, 482, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, 2, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_getVal_fu_276">getVal, 0, 0, 228, 177</column>
<column name="sobel_filter_AXILiteS_s_axi_U">sobel_filter_AXILiteS_s_axi, 0, 0, 112, 168</column>
<column name="sobel_filter_gmem2_m_axi_U">sobel_filter_gmem2_m_axi, 2, 0, 512, 580</column>
<column name="sobel_filter_gmem_m_axi_U">sobel_filter_gmem_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="sobel_filter_mac_bkb_U5">sobel_filter_mac_bkb, i0 + i1 * i2</column>
<column name="sobel_filter_mac_bkb_U6">sobel_filter_mac_bkb, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="x_op_U">sobel_filter_x_op, 0, 3, 1, 9, 3, 1, 27</column>
<column name="y_op_U">sobel_filter_y_op, 0, 3, 1, 9, 3, 1, 27</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="fullIndex_assign_fu_381_p2">+, 0, 74, 28, 23, 23</column>
<column name="grp_fu_286_p2">+, 0, 101, 37, 32, 32</column>
<column name="i_1_fu_329_p2">+, 0, 38, 16, 11, 1</column>
<column name="i_2_fu_455_p2">+, 0, 11, 8, 2, 1</column>
<column name="j_1_fu_542_p2">+, 0, 11, 8, 2, 1</column>
<column name="j_2_fu_611_p2">+, 0, 14, 9, 3, 1</column>
<column name="j_3_fu_375_p2">+, 0, 38, 16, 11, 1</column>
<column name="tmp_11_fu_515_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp_15_fu_461_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp_16_fu_548_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp_22_fu_525_p2">+, 0, 20, 10, 5, 5</column>
<column name="tmp_21_fu_443_p2">-, 0, 20, 10, 5, 5</column>
<column name="tmp_4_fu_359_p2">-, 0, 74, 28, 23, 23</column>
<column name="tmp_8_fu_501_p2">-, 0, 29, 13, 1, 8</column>
<column name="tmp_9_fu_477_p2">-, 0, 29, 13, 1, 8</column>
<column name="ap_block_state19">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op176_writeresp_state19">and, 0, 0, 2, 1, 1</column>
<column name="p_demorgan_fu_736_p2">and, 0, 0, 32, 32, 32</column>
<column name="tmp_49_fu_748_p2">and, 0, 0, 32, 32, 32</column>
<column name="tmp_50_fu_754_p2">and, 0, 0, 32, 32, 32</column>
<column name="exitcond1_i_fu_449_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond_fu_605_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="exitcond_i_fu_536_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_12_fu_573_p2">icmp, 0, 0, 4, 8, 6</column>
<column name="tmp_13_fu_578_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_1_fu_323_p2">icmp, 0, 0, 6, 11, 11</column>
<column name="tmp_25_fu_409_p2">icmp, 0, 0, 6, 11, 9</column>
<column name="tmp_26_fu_415_p2">icmp, 0, 0, 6, 11, 1</column>
<column name="tmp_31_fu_635_p2">icmp, 0, 0, 2, 5, 5</column>
<column name="tmp_3_fu_491_p2">icmp, 0, 0, 16, 32, 1</column>
<column name="tmp_5_fu_369_p2">icmp, 0, 0, 6, 11, 9</column>
<column name="tmp_7_fu_397_p2">icmp, 0, 0, 6, 11, 1</column>
<column name="tmp_fu_391_p2">icmp, 0, 0, 6, 11, 11</column>
<column name="tmp_s_fu_467_p2">icmp, 0, 0, 16, 32, 1</column>
<column name="tmp_47_fu_730_p2">lshr, 0, 99, 101, 2, 32</column>
<column name="end_pos_fu_629_p2">or, 0, 0, 5, 5, 3</column>
<column name="four_1_fu_760_p2">or, 0, 0, 32, 32, 32</column>
<column name="tmp_14_fu_591_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_17_fu_403_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_27_fu_421_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_i_fu_583_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_10_fu_507_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_2_fu_483_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_36_fu_658_p3">select, 0, 0, 6, 1, 6</column>
<column name="tmp_37_fu_666_p3">select, 0, 0, 6, 1, 6</column>
<column name="tmp_38_fu_674_p3">select, 0, 0, 6, 1, 6</column>
<column name="tmp_45_fu_716_p3">select, 0, 0, 32, 1, 32</column>
<column name="val_fu_597_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_43_fu_700_p2">shl, 0, 99, 101, 32, 32</column>
<column name="tmp_46_fu_724_p2">shl, 0, 99, 101, 2, 32</column>
<column name="edge_val_fu_568_p2">xor, 0, 0, 8, 8, 2</column>
<column name="tmp_35_fu_652_p2">xor, 0, 0, 6, 6, 5</column>
<column name="tmp_39_fu_682_p2">xor, 0, 0, 6, 6, 5</column>
<column name="tmp_48_fu_742_p2">xor, 0, 0, 32, 32, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">125, 27, 1, 27</column>
<column name="ap_sig_ioackin_gmem2_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem2_WREADY">9, 2, 1, 2</column>
<column name="gmem2_WDATA">15, 3, 32, 96</column>
<column name="gmem2_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem2_blk_n_B">9, 2, 1, 2</column>
<column name="gmem2_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_ARVALID">9, 2, 1, 2</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="grp_fu_286_p1">15, 3, 32, 96</column>
<column name="i_0_i_reg_219">9, 2, 2, 4</column>
<column name="i_reg_172">9, 2, 11, 22</column>
<column name="j1_reg_265">9, 2, 3, 6</column>
<column name="j_0_i_reg_254">9, 2, 2, 4</column>
<column name="j_reg_184">9, 2, 11, 22</column>
<column name="x_weight_0_i_reg_207">9, 2, 32, 64</column>
<column name="x_weight_1_i_reg_242">9, 2, 32, 64</column>
<column name="y_weight_0_i_reg_195">9, 2, 32, 64</column>
<column name="y_weight_1_i_reg_230">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">26, 0, 26, 0</column>
<column name="ap_reg_grp_getVal_fu_276_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem2_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem2_WREADY">1, 0, 1, 0</column>
<column name="four_fu_120">32, 0, 32, 0</column>
<column name="fullIndex_assign_cas_reg_829">32, 0, 32, 0</column>
<column name="fullIndex_assign_reg_824">23, 0, 23, 0</column>
<column name="i_0_i_reg_219">2, 0, 2, 0</column>
<column name="i_1_reg_806">11, 0, 11, 0</column>
<column name="i_2_reg_850">2, 0, 2, 0</column>
<column name="i_reg_172">11, 0, 11, 0</column>
<column name="inter_pix_read_reg_793">32, 0, 32, 0</column>
<column name="j1_reg_265">3, 0, 3, 0</column>
<column name="j_0_i_reg_254">2, 0, 2, 0</column>
<column name="j_1_reg_880">2, 0, 2, 0</column>
<column name="j_3_reg_819">11, 0, 11, 0</column>
<column name="j_reg_184">11, 0, 11, 0</column>
<column name="reg_294">32, 0, 32, 0</column>
<column name="reg_298">8, 0, 8, 0</column>
<column name="tmp_11_reg_860">8, 0, 8, 0</column>
<column name="tmp_15_reg_855">2, 0, 2, 0</column>
<column name="tmp_16_reg_885">2, 0, 2, 0</column>
<column name="tmp_17_reg_834">1, 0, 1, 0</column>
<column name="tmp_21_reg_842">5, 0, 5, 0</column>
<column name="tmp_27_reg_838">1, 0, 1, 0</column>
<column name="tmp_4_reg_811">16, 0, 23, 7</column>
<column name="tmp_6_reg_798">30, 0, 32, 2</column>
<column name="val_reg_910">8, 0, 8, 0</column>
<column name="x_op_load_reg_890">3, 0, 3, 0</column>
<column name="x_weight_0_i_reg_207">32, 0, 32, 0</column>
<column name="x_weight_1_i_reg_242">32, 0, 32, 0</column>
<column name="x_weight_reg_900">32, 0, 32, 0</column>
<column name="y_op_load_reg_895">3, 0, 3, 0</column>
<column name="y_weight_0_i_reg_195">32, 0, 32, 0</column>
<column name="y_weight_1_i_reg_230">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
</table>
</item>
</section>
</profile>
