//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Enum Values
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace SystemZ {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    ADC32ri	= 14,
    ADC32rr	= 15,
    ADC64ri32	= 16,
    ADC64rr	= 17,
    ADD32ri	= 18,
    ADD32ri16	= 19,
    ADD32rm	= 20,
    ADD32rmy	= 21,
    ADD32rr	= 22,
    ADD64ri16	= 23,
    ADD64ri32	= 24,
    ADD64rm	= 25,
    ADD64rr	= 26,
    ADDE32rr	= 27,
    ADDE64rr	= 28,
    ADJCALLSTACKDOWN	= 29,
    ADJCALLSTACKUP	= 30,
    AND32ri	= 31,
    AND32rilh16	= 32,
    AND32rill16	= 33,
    AND32rm	= 34,
    AND32rmy	= 35,
    AND32rr	= 36,
    AND64rihh16	= 37,
    AND64rihi32	= 38,
    AND64rihl16	= 39,
    AND64rilh16	= 40,
    AND64rill16	= 41,
    AND64rilo32	= 42,
    AND64rm	= 43,
    AND64rr	= 44,
    BSWAP32mr	= 45,
    BSWAP32rm	= 46,
    BSWAP32rr	= 47,
    BSWAP64mr	= 48,
    BSWAP64rm	= 49,
    BSWAP64rr	= 50,
    CALLi	= 51,
    CALLr	= 52,
    CMP32ri	= 53,
    CMP32rm	= 54,
    CMP32rmy	= 55,
    CMP32rr	= 56,
    CMP64ri32	= 57,
    CMP64rm	= 58,
    CMP64rr	= 59,
    CMPSX64rm32	= 60,
    CMPSX64rr32	= 61,
    FABS32rr	= 62,
    FABS64rr	= 63,
    FADD32rm	= 64,
    FADD32rr	= 65,
    FADD64rm	= 66,
    FADD64rr	= 67,
    FBCONVF64	= 68,
    FBCONVG64	= 69,
    FCMP32rm	= 70,
    FCMP32rr	= 71,
    FCMP64rm	= 72,
    FCMP64rr	= 73,
    FCONVFP32	= 74,
    FCONVFP32r64	= 75,
    FCONVFP64	= 76,
    FCONVFP64r32	= 77,
    FCONVGR32	= 78,
    FCONVGR32r64	= 79,
    FCONVGR64	= 80,
    FCONVGR64r32	= 81,
    FCOPYSIGN32	= 82,
    FCOPYSIGN64	= 83,
    FDIV32rm	= 84,
    FDIV32rr	= 85,
    FDIV64rm	= 86,
    FDIV64rr	= 87,
    FEXT32m64	= 88,
    FEXT32r64	= 89,
    FLOGR64	= 90,
    FMADD32rm	= 91,
    FMADD32rr	= 92,
    FMADD64rm	= 93,
    FMADD64rr	= 94,
    FMOV32mr	= 95,
    FMOV32mry	= 96,
    FMOV32rm	= 97,
    FMOV32rmy	= 98,
    FMOV32rr	= 99,
    FMOV64mr	= 100,
    FMOV64mry	= 101,
    FMOV64rm	= 102,
    FMOV64rmy	= 103,
    FMOV64rr	= 104,
    FMSUB32rm	= 105,
    FMSUB32rr	= 106,
    FMSUB64rm	= 107,
    FMSUB64rr	= 108,
    FMUL32rm	= 109,
    FMUL32rr	= 110,
    FMUL64rm	= 111,
    FMUL64rr	= 112,
    FNABS32rr	= 113,
    FNABS64rr	= 114,
    FNEG32rr	= 115,
    FNEG64rr	= 116,
    FROUND64r32	= 117,
    FSQRT32rm	= 118,
    FSQRT32rr	= 119,
    FSQRT64rm	= 120,
    FSQRT64rr	= 121,
    FSUB32rm	= 122,
    FSUB32rr	= 123,
    FSUB64rm	= 124,
    FSUB64rr	= 125,
    JE	= 126,
    JH	= 127,
    JHE	= 128,
    JL	= 129,
    JLE	= 130,
    JLH	= 131,
    JMP	= 132,
    JMPr	= 133,
    JNE	= 134,
    JNH	= 135,
    JNHE	= 136,
    JNL	= 137,
    JNLE	= 138,
    JNLH	= 139,
    JNO	= 140,
    JO	= 141,
    LA64r	= 142,
    LA64rm	= 143,
    LD_Fp032	= 144,
    LD_Fp064	= 145,
    MOV128mr	= 146,
    MOV128r0_even	= 147,
    MOV128rm	= 148,
    MOV128rr	= 149,
    MOV16mi	= 150,
    MOV32m16r	= 151,
    MOV32m16ry	= 152,
    MOV32m8r	= 153,
    MOV32m8ry	= 154,
    MOV32mi16	= 155,
    MOV32mr	= 156,
    MOV32mrm	= 157,
    MOV32mry	= 158,
    MOV32ri16	= 159,
    MOV32rm	= 160,
    MOV32rmm	= 161,
    MOV32rmy	= 162,
    MOV32rr	= 163,
    MOV64Pmr	= 164,
    MOV64Pmry	= 165,
    MOV64Pr0_even	= 166,
    MOV64Prm	= 167,
    MOV64Prmy	= 168,
    MOV64m16r	= 169,
    MOV64m16ry	= 170,
    MOV64m32r	= 171,
    MOV64m32ry	= 172,
    MOV64m8r	= 173,
    MOV64m8ry	= 174,
    MOV64mi16	= 175,
    MOV64mr	= 176,
    MOV64mrm	= 177,
    MOV64ri16	= 178,
    MOV64ri32	= 179,
    MOV64rihh16	= 180,
    MOV64rihi32	= 181,
    MOV64rihl16	= 182,
    MOV64rilh16	= 183,
    MOV64rill16	= 184,
    MOV64rilo32	= 185,
    MOV64rm	= 186,
    MOV64rmm	= 187,
    MOV64rr	= 188,
    MOV64rrP	= 189,
    MOV8mi	= 190,
    MOV8miy	= 191,
    MOVSX32rm16	= 192,
    MOVSX32rm16y	= 193,
    MOVSX32rm8	= 194,
    MOVSX32rr16	= 195,
    MOVSX32rr8	= 196,
    MOVSX64rm16	= 197,
    MOVSX64rm32	= 198,
    MOVSX64rm8	= 199,
    MOVSX64rr16	= 200,
    MOVSX64rr32	= 201,
    MOVSX64rr8	= 202,
    MOVZX32rm16	= 203,
    MOVZX32rm8	= 204,
    MOVZX64rm16	= 205,
    MOVZX64rm32	= 206,
    MOVZX64rm8	= 207,
    MOVZX64rr32	= 208,
    MUL32ri	= 209,
    MUL32ri16	= 210,
    MUL32rm	= 211,
    MUL32rmy	= 212,
    MUL32rr	= 213,
    MUL64ri16	= 214,
    MUL64ri32	= 215,
    MUL64rm	= 216,
    MUL64rr	= 217,
    MUL64rrP	= 218,
    MULSX64rr32	= 219,
    NEG32rr	= 220,
    NEG64rr	= 221,
    NEG64rr32	= 222,
    NOP	= 223,
    OR32ri	= 224,
    OR32ri16	= 225,
    OR32ri16h	= 226,
    OR32rm	= 227,
    OR32rmy	= 228,
    OR32rr	= 229,
    OR64rihh16	= 230,
    OR64rihi32	= 231,
    OR64rihl16	= 232,
    OR64rilh16	= 233,
    OR64rill16	= 234,
    OR64rilo32	= 235,
    OR64rm	= 236,
    OR64rr	= 237,
    RET	= 238,
    ROTL32rri	= 239,
    ROTL64rri	= 240,
    SBC32ri	= 241,
    SBC32rr	= 242,
    SBC64ri32	= 243,
    SBC64rr	= 244,
    SDIVREM32m	= 245,
    SDIVREM32r	= 246,
    SDIVREM64m	= 247,
    SDIVREM64r	= 248,
    SHL32rri	= 249,
    SHL64rri	= 250,
    SRA32rri	= 251,
    SRA64rri	= 252,
    SRL32rri	= 253,
    SRL64rri	= 254,
    SUB32rm	= 255,
    SUB32rmy	= 256,
    SUB32rr	= 257,
    SUB64rm	= 258,
    SUB64rr	= 259,
    SUBE32rr	= 260,
    SUBE64rr	= 261,
    Select32	= 262,
    Select64	= 263,
    SelectF32	= 264,
    SelectF64	= 265,
    UCMP32ri	= 266,
    UCMP32rm	= 267,
    UCMP32rmy	= 268,
    UCMP32rr	= 269,
    UCMP64ri32	= 270,
    UCMP64rm	= 271,
    UCMP64rr	= 272,
    UCMPZX64rm32	= 273,
    UCMPZX64rr32	= 274,
    UDIVREM32m	= 275,
    UDIVREM32r	= 276,
    UDIVREM64m	= 277,
    UDIVREM64r	= 278,
    UMUL128rrP	= 279,
    UMUL64rrP	= 280,
    XOR32ri	= 281,
    XOR32rm	= 282,
    XOR32rmy	= 283,
    XOR32rr	= 284,
    XOR64rm	= 285,
    XOR64rr	= 286,
    INSTRUCTION_LIST_END = 287
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const unsigned ImplicitList1[] = { SystemZ::PSW, 0 };
static const unsigned ImplicitList2[] = { SystemZ::R0D, SystemZ::R1D, SystemZ::R2D, SystemZ::R3D, SystemZ::R4D, SystemZ::R5D, SystemZ::R14D, SystemZ::F0L, SystemZ::F1L, SystemZ::F2L, SystemZ::F3L, SystemZ::F4L, SystemZ::F5L, SystemZ::F6L, SystemZ::F7L, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo8[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo9[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo10[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo11[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo12[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo13[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo14[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo15[] = { { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo16[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo17[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo18[] = { { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo19[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo20[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo21[] = { { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo22[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo23[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo24[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo25[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo26[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo27[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo28[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo29[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo30[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo31[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo32[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo33[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo34[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo35[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo36[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo37[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo38[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo39[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo40[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo41[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo42[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo43[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo44[] = { { SystemZ::GR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo45[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo46[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo47[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo48[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo49[] = { { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo50[] = { { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo51[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo52[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo53[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo54[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo55[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo56[] = { { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::GR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo57[] = { { SystemZ::GR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo58[] = { { SystemZ::GR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo59[] = { { SystemZ::GR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo60[] = { { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo61[] = { { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo62[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo63[] = { { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::GR64PRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo64[] = { { SystemZ::GR64PRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64PRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo65[] = { { SystemZ::GR64PRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo66[] = { { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo67[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo68[] = { { SystemZ::GR64PRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64PRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo69[] = { { SystemZ::GR64PRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64PRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo70[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo71[] = { { SystemZ::GR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo72[] = { { SystemZ::GR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo73[] = { { SystemZ::GR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo74[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo75[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo76[] = { { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo77[] = { { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo78[] = { { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::FP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo79[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo80[] = { { SystemZ::GR64PRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR64PRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { SystemZ::ADDR64RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo81[] = { { SystemZ::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { SystemZ::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };

MCInstrDesc SystemZInsts[] = {
  { 0,	0,	0,	0,	0,	"PHI", 0|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	"INLINEASM", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	"PROLOG_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	0,	"EH_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	"GC_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	"KILL", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	"EXTRACT_SUBREG", 0, 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	"INSERT_SUBREG", 0, 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	"IMPLICIT_DEF", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	"SUBREG_TO_REG", 0, 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	"COPY_TO_REGCLASS", 0|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	"DBG_VALUE", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	0,	"REG_SEQUENCE", 0|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	"COPY", 0|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	3,	1,	0,	0,	"ADC32ri", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #14 = ADC32ri
  { 15,	3,	1,	0,	0,	"ADC32rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #15 = ADC32rr
  { 16,	3,	1,	0,	0,	"ADC64ri32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #16 = ADC64ri32
  { 17,	3,	1,	0,	0,	"ADC64rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #17 = ADC64rr
  { 18,	3,	1,	0,	0,	"ADD32ri", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #18 = ADD32ri
  { 19,	3,	1,	0,	0,	"ADD32ri16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #19 = ADD32ri16
  { 20,	5,	1,	0,	0,	"ADD32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #20 = ADD32rm
  { 21,	5,	1,	0,	0,	"ADD32rmy", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #21 = ADD32rmy
  { 22,	3,	1,	0,	0,	"ADD32rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #22 = ADD32rr
  { 23,	3,	1,	0,	0,	"ADD64ri16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #23 = ADD64ri16
  { 24,	3,	1,	0,	0,	"ADD64ri32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #24 = ADD64ri32
  { 25,	5,	1,	0,	0,	"ADD64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #25 = ADD64rm
  { 26,	3,	1,	0,	0,	"ADD64rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #26 = ADD64rr
  { 27,	3,	1,	0,	0,	"ADDE32rr", 0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #27 = ADDE32rr
  { 28,	3,	1,	0,	0,	"ADDE64rr", 0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #28 = ADDE64rr
  { 29,	1,	0,	0,	0,	"ADJCALLSTACKDOWN", 0, 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #29 = ADJCALLSTACKDOWN
  { 30,	2,	0,	0,	0,	"ADJCALLSTACKUP", 0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #30 = ADJCALLSTACKUP
  { 31,	3,	1,	0,	0,	"AND32ri", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #31 = AND32ri
  { 32,	3,	1,	0,	0,	"AND32rilh16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #32 = AND32rilh16
  { 33,	3,	1,	0,	0,	"AND32rill16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #33 = AND32rill16
  { 34,	5,	1,	0,	0,	"AND32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #34 = AND32rm
  { 35,	5,	1,	0,	0,	"AND32rmy", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #35 = AND32rmy
  { 36,	3,	1,	0,	0,	"AND32rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #36 = AND32rr
  { 37,	3,	1,	0,	0,	"AND64rihh16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #37 = AND64rihh16
  { 38,	3,	1,	0,	0,	"AND64rihi32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #38 = AND64rihi32
  { 39,	3,	1,	0,	0,	"AND64rihl16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #39 = AND64rihl16
  { 40,	3,	1,	0,	0,	"AND64rilh16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #40 = AND64rilh16
  { 41,	3,	1,	0,	0,	"AND64rill16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #41 = AND64rill16
  { 42,	3,	1,	0,	0,	"AND64rilo32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #42 = AND64rilo32
  { 43,	5,	1,	0,	0,	"AND64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #43 = AND64rm
  { 44,	3,	1,	0,	0,	"AND64rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #44 = AND64rr
  { 45,	4,	0,	0,	0,	"BSWAP32mr", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #45 = BSWAP32mr
  { 46,	4,	1,	0,	0,	"BSWAP32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #46 = BSWAP32rm
  { 47,	2,	1,	0,	0,	"BSWAP32rr", 0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #47 = BSWAP32rr
  { 48,	4,	0,	0,	0,	"BSWAP64mr", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #48 = BSWAP64mr
  { 49,	4,	1,	0,	0,	"BSWAP64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #49 = BSWAP64rm
  { 50,	2,	1,	0,	0,	"BSWAP64rr", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #50 = BSWAP64rr
  { 51,	1,	0,	0,	0,	"CALLi", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, NULL, ImplicitList2, OperandInfo5 },  // Inst #51 = CALLi
  { 52,	1,	0,	0,	0,	"CALLr", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, NULL, ImplicitList2, OperandInfo21 },  // Inst #52 = CALLr
  { 53,	2,	0,	0,	0,	"CMP32ri", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #53 = CMP32ri
  { 54,	4,	0,	0,	0,	"CMP32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #54 = CMP32rm
  { 55,	4,	0,	0,	0,	"CMP32rmy", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #55 = CMP32rmy
  { 56,	2,	0,	0,	0,	"CMP32rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #56 = CMP32rr
  { 57,	2,	0,	0,	0,	"CMP64ri32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #57 = CMP64ri32
  { 58,	4,	0,	0,	0,	"CMP64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #58 = CMP64rm
  { 59,	2,	0,	0,	0,	"CMP64rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #59 = CMP64rr
  { 60,	4,	0,	0,	0,	"CMPSX64rm32", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #60 = CMPSX64rm32
  { 61,	2,	0,	0,	0,	"CMPSX64rr32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #61 = CMPSX64rr32
  { 62,	2,	1,	0,	0,	"FABS32rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #62 = FABS32rr
  { 63,	2,	1,	0,	0,	"FABS64rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #63 = FABS64rr
  { 64,	5,	1,	0,	0,	"FADD32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #64 = FADD32rm
  { 65,	3,	1,	0,	0,	"FADD32rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #65 = FADD32rr
  { 66,	5,	1,	0,	0,	"FADD64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #66 = FADD64rm
  { 67,	3,	1,	0,	0,	"FADD64rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #67 = FADD64rr
  { 68,	2,	1,	0,	0,	"FBCONVF64", 0|(1<<MCID::Bitcast), 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #68 = FBCONVF64
  { 69,	2,	1,	0,	0,	"FBCONVG64", 0|(1<<MCID::Bitcast), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #69 = FBCONVG64
  { 70,	4,	0,	0,	0,	"FCMP32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #70 = FCMP32rm
  { 71,	2,	0,	0,	0,	"FCMP32rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #71 = FCMP32rr
  { 72,	4,	0,	0,	0,	"FCMP64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo34 },  // Inst #72 = FCMP64rm
  { 73,	2,	0,	0,	0,	"FCMP64rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #73 = FCMP64rr
  { 74,	2,	1,	0,	0,	"FCONVFP32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo35 },  // Inst #74 = FCONVFP32
  { 75,	2,	1,	0,	0,	"FCONVFP32r64", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #75 = FCONVFP32r64
  { 76,	2,	1,	0,	0,	"FCONVFP64", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #76 = FCONVFP64
  { 77,	2,	1,	0,	0,	"FCONVFP64r32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo37 },  // Inst #77 = FCONVFP64r32
  { 78,	2,	1,	0,	0,	"FCONVGR32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #78 = FCONVGR32
  { 79,	2,	1,	0,	0,	"FCONVGR32r64", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo39 },  // Inst #79 = FCONVGR32r64
  { 80,	2,	1,	0,	0,	"FCONVGR64", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #80 = FCONVGR64
  { 81,	2,	1,	0,	0,	"FCONVGR64r32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo40 },  // Inst #81 = FCONVGR64r32
  { 82,	3,	1,	0,	0,	"FCOPYSIGN32", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #82 = FCOPYSIGN32
  { 83,	3,	1,	0,	0,	"FCOPYSIGN64", 0, 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #83 = FCOPYSIGN64
  { 84,	5,	1,	0,	0,	"FDIV32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #84 = FDIV32rm
  { 85,	3,	1,	0,	0,	"FDIV32rr", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #85 = FDIV32rr
  { 86,	5,	1,	0,	0,	"FDIV64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #86 = FDIV64rm
  { 87,	3,	1,	0,	0,	"FDIV64rr", 0, 0x0ULL, NULL, NULL, OperandInfo30 },  // Inst #87 = FDIV64rr
  { 88,	4,	1,	0,	0,	"FEXT32m64", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #88 = FEXT32m64
  { 89,	2,	1,	0,	0,	"FEXT32r64", 0, 0x0ULL, NULL, NULL, OperandInfo43 },  // Inst #89 = FEXT32r64
  { 90,	2,	1,	0,	0,	"FLOGR64", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo44 },  // Inst #90 = FLOGR64
  { 91,	6,	1,	0,	0,	"FMADD32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #91 = FMADD32rm
  { 92,	4,	1,	0,	0,	"FMADD32rr", 0, 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #92 = FMADD32rr
  { 93,	6,	1,	0,	0,	"FMADD64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo47 },  // Inst #93 = FMADD64rm
  { 94,	4,	1,	0,	0,	"FMADD64rr", 0, 0x0ULL, NULL, NULL, OperandInfo48 },  // Inst #94 = FMADD64rr
  { 95,	4,	0,	0,	0,	"FMOV32mr", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo49 },  // Inst #95 = FMOV32mr
  { 96,	4,	0,	0,	0,	"FMOV32mry", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo49 },  // Inst #96 = FMOV32mry
  { 97,	4,	1,	0,	0,	"FMOV32rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #97 = FMOV32rm
  { 98,	4,	1,	0,	0,	"FMOV32rmy", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #98 = FMOV32rmy
  { 99,	2,	1,	0,	0,	"FMOV32rr", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #99 = FMOV32rr
  { 100,	4,	0,	0,	0,	"FMOV64mr", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #100 = FMOV64mr
  { 101,	4,	0,	0,	0,	"FMOV64mry", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #101 = FMOV64mry
  { 102,	4,	1,	0,	0,	"FMOV64rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #102 = FMOV64rm
  { 103,	4,	1,	0,	0,	"FMOV64rmy", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #103 = FMOV64rmy
  { 104,	2,	1,	0,	0,	"FMOV64rr", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #104 = FMOV64rr
  { 105,	6,	1,	0,	0,	"FMSUB32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #105 = FMSUB32rm
  { 106,	4,	1,	0,	0,	"FMSUB32rr", 0, 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #106 = FMSUB32rr
  { 107,	6,	1,	0,	0,	"FMSUB64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo47 },  // Inst #107 = FMSUB64rm
  { 108,	4,	1,	0,	0,	"FMSUB64rr", 0, 0x0ULL, NULL, NULL, OperandInfo48 },  // Inst #108 = FMSUB64rr
  { 109,	5,	1,	0,	0,	"FMUL32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #109 = FMUL32rm
  { 110,	3,	1,	0,	0,	"FMUL32rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #110 = FMUL32rr
  { 111,	5,	1,	0,	0,	"FMUL64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #111 = FMUL64rm
  { 112,	3,	1,	0,	0,	"FMUL64rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, NULL, OperandInfo30 },  // Inst #112 = FMUL64rr
  { 113,	2,	1,	0,	0,	"FNABS32rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #113 = FNABS32rr
  { 114,	2,	1,	0,	0,	"FNABS64rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #114 = FNABS64rr
  { 115,	2,	1,	0,	0,	"FNEG32rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #115 = FNEG32rr
  { 116,	2,	1,	0,	0,	"FNEG64rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #116 = FNEG64rr
  { 117,	2,	1,	0,	0,	"FROUND64r32", 0, 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #117 = FROUND64r32
  { 118,	4,	1,	0,	0,	"FSQRT32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #118 = FSQRT32rm
  { 119,	2,	1,	0,	0,	"FSQRT32rr", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #119 = FSQRT32rr
  { 120,	4,	1,	0,	0,	"FSQRT64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #120 = FSQRT64rm
  { 121,	2,	1,	0,	0,	"FSQRT64rr", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #121 = FSQRT64rr
  { 122,	5,	1,	0,	0,	"FSUB32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #122 = FSUB32rm
  { 123,	3,	1,	0,	0,	"FSUB32rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #123 = FSUB32rr
  { 124,	5,	1,	0,	0,	"FSUB64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #124 = FSUB64rm
  { 125,	3,	1,	0,	0,	"FSUB64rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #125 = FSUB64rr
  { 126,	1,	0,	0,	0,	"JE", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #126 = JE
  { 127,	1,	0,	0,	0,	"JH", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #127 = JH
  { 128,	1,	0,	0,	0,	"JHE", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #128 = JHE
  { 129,	1,	0,	0,	0,	"JL", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #129 = JL
  { 130,	1,	0,	0,	0,	"JLE", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #130 = JLE
  { 131,	1,	0,	0,	0,	"JLH", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #131 = JLH
  { 132,	1,	0,	0,	0,	"JMP", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #132 = JMP
  { 133,	1,	0,	0,	0,	"JMPr", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #133 = JMPr
  { 134,	1,	0,	0,	0,	"JNE", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #134 = JNE
  { 135,	1,	0,	0,	0,	"JNH", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #135 = JNH
  { 136,	1,	0,	0,	0,	"JNHE", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #136 = JNHE
  { 137,	1,	0,	0,	0,	"JNL", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #137 = JNL
  { 138,	1,	0,	0,	0,	"JNLE", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #138 = JNLE
  { 139,	1,	0,	0,	0,	"JNLH", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #139 = JNLH
  { 140,	1,	0,	0,	0,	"JNO", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #140 = JNO
  { 141,	1,	0,	0,	0,	"JO", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #141 = JO
  { 142,	4,	1,	0,	0,	"LA64r", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #142 = LA64r
  { 143,	2,	1,	0,	0,	"LA64rm", 0, 0x0ULL, NULL, NULL, OperandInfo53 },  // Inst #143 = LA64rm
  { 144,	1,	1,	0,	0,	"LD_Fp032", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo54 },  // Inst #144 = LD_Fp032
  { 145,	1,	1,	0,	0,	"LD_Fp064", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo55 },  // Inst #145 = LD_Fp064
  { 146,	4,	0,	0,	0,	"MOV128mr", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo56 },  // Inst #146 = MOV128mr
  { 147,	2,	1,	0,	0,	"MOV128r0_even", 0|(1<<MCID::Rematerializable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo57 },  // Inst #147 = MOV128r0_even
  { 148,	4,	1,	0,	0,	"MOV128rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo58 },  // Inst #148 = MOV128rm
  { 149,	2,	1,	0,	0,	"MOV128rr", 0, 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #149 = MOV128rr
  { 150,	3,	0,	0,	0,	"MOV16mi", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #150 = MOV16mi
  { 151,	4,	0,	0,	0,	"MOV32m16r", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #151 = MOV32m16r
  { 152,	4,	0,	0,	0,	"MOV32m16ry", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #152 = MOV32m16ry
  { 153,	4,	0,	0,	0,	"MOV32m8r", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #153 = MOV32m8r
  { 154,	4,	0,	0,	0,	"MOV32m8ry", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #154 = MOV32m8ry
  { 155,	3,	0,	0,	0,	"MOV32mi16", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #155 = MOV32mi16
  { 156,	4,	0,	0,	0,	"MOV32mr", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #156 = MOV32mr
  { 157,	4,	0,	0,	0,	"MOV32mrm", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #157 = MOV32mrm
  { 158,	4,	0,	0,	0,	"MOV32mry", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #158 = MOV32mry
  { 159,	2,	1,	0,	0,	"MOV32ri16", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo22 },  // Inst #159 = MOV32ri16
  { 160,	4,	1,	0,	0,	"MOV32rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #160 = MOV32rm
  { 161,	4,	2,	0,	0,	"MOV32rmm", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #161 = MOV32rmm
  { 162,	4,	1,	0,	0,	"MOV32rmy", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #162 = MOV32rmy
  { 163,	2,	1,	0,	0,	"MOV32rr", 0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #163 = MOV32rr
  { 164,	4,	0,	0,	0,	"MOV64Pmr", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #164 = MOV64Pmr
  { 165,	4,	0,	0,	0,	"MOV64Pmry", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #165 = MOV64Pmry
  { 166,	2,	1,	0,	0,	"MOV64Pr0_even", 0|(1<<MCID::Rematerializable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #166 = MOV64Pr0_even
  { 167,	4,	1,	0,	0,	"MOV64Prm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #167 = MOV64Prm
  { 168,	4,	1,	0,	0,	"MOV64Prmy", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #168 = MOV64Prmy
  { 169,	4,	0,	0,	0,	"MOV64m16r", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #169 = MOV64m16r
  { 170,	4,	0,	0,	0,	"MOV64m16ry", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #170 = MOV64m16ry
  { 171,	4,	0,	0,	0,	"MOV64m32r", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #171 = MOV64m32r
  { 172,	4,	0,	0,	0,	"MOV64m32ry", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #172 = MOV64m32ry
  { 173,	4,	0,	0,	0,	"MOV64m8r", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #173 = MOV64m8r
  { 174,	4,	0,	0,	0,	"MOV64m8ry", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #174 = MOV64m8ry
  { 175,	3,	0,	0,	0,	"MOV64mi16", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #175 = MOV64mi16
  { 176,	4,	0,	0,	0,	"MOV64mr", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #176 = MOV64mr
  { 177,	4,	0,	0,	0,	"MOV64mrm", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #177 = MOV64mrm
  { 178,	2,	1,	0,	0,	"MOV64ri16", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #178 = MOV64ri16
  { 179,	2,	1,	0,	0,	"MOV64ri32", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #179 = MOV64ri32
  { 180,	2,	1,	0,	0,	"MOV64rihh16", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #180 = MOV64rihh16
  { 181,	2,	1,	0,	0,	"MOV64rihi32", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #181 = MOV64rihi32
  { 182,	2,	1,	0,	0,	"MOV64rihl16", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #182 = MOV64rihl16
  { 183,	2,	1,	0,	0,	"MOV64rilh16", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #183 = MOV64rilh16
  { 184,	2,	1,	0,	0,	"MOV64rill16", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #184 = MOV64rill16
  { 185,	2,	1,	0,	0,	"MOV64rilo32", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #185 = MOV64rilo32
  { 186,	4,	1,	0,	0,	"MOV64rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #186 = MOV64rm
  { 187,	4,	2,	0,	0,	"MOV64rmm", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #187 = MOV64rmm
  { 188,	2,	1,	0,	0,	"MOV64rr", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #188 = MOV64rr
  { 189,	2,	1,	0,	0,	"MOV64rrP", 0, 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #189 = MOV64rrP
  { 190,	3,	0,	0,	0,	"MOV8mi", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #190 = MOV8mi
  { 191,	3,	0,	0,	0,	"MOV8miy", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #191 = MOV8miy
  { 192,	4,	1,	0,	0,	"MOVSX32rm16", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #192 = MOVSX32rm16
  { 193,	4,	1,	0,	0,	"MOVSX32rm16y", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #193 = MOVSX32rm16y
  { 194,	4,	1,	0,	0,	"MOVSX32rm8", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #194 = MOVSX32rm8
  { 195,	2,	1,	0,	0,	"MOVSX32rr16", 0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #195 = MOVSX32rr16
  { 196,	2,	1,	0,	0,	"MOVSX32rr8", 0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #196 = MOVSX32rr8
  { 197,	4,	1,	0,	0,	"MOVSX64rm16", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #197 = MOVSX64rm16
  { 198,	4,	1,	0,	0,	"MOVSX64rm32", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #198 = MOVSX64rm32
  { 199,	4,	1,	0,	0,	"MOVSX64rm8", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #199 = MOVSX64rm8
  { 200,	2,	1,	0,	0,	"MOVSX64rr16", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #200 = MOVSX64rr16
  { 201,	2,	1,	0,	0,	"MOVSX64rr32", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #201 = MOVSX64rr32
  { 202,	2,	1,	0,	0,	"MOVSX64rr8", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #202 = MOVSX64rr8
  { 203,	4,	1,	0,	0,	"MOVZX32rm16", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #203 = MOVZX32rm16
  { 204,	4,	1,	0,	0,	"MOVZX32rm8", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #204 = MOVZX32rm8
  { 205,	4,	1,	0,	0,	"MOVZX64rm16", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #205 = MOVZX64rm16
  { 206,	4,	1,	0,	0,	"MOVZX64rm32", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #206 = MOVZX64rm32
  { 207,	4,	1,	0,	0,	"MOVZX64rm8", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #207 = MOVZX64rm8
  { 208,	2,	1,	0,	0,	"MOVZX64rr32", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #208 = MOVZX64rr32
  { 209,	3,	1,	0,	0,	"MUL32ri", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #209 = MUL32ri
  { 210,	3,	1,	0,	0,	"MUL32ri16", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #210 = MUL32ri16
  { 211,	5,	1,	0,	0,	"MUL32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #211 = MUL32rm
  { 212,	5,	1,	0,	0,	"MUL32rmy", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #212 = MUL32rmy
  { 213,	3,	1,	0,	0,	"MUL32rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #213 = MUL32rr
  { 214,	3,	1,	0,	0,	"MUL64ri16", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #214 = MUL64ri16
  { 215,	3,	1,	0,	0,	"MUL64ri32", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #215 = MUL64ri32
  { 216,	5,	1,	0,	0,	"MUL64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #216 = MUL64rm
  { 217,	3,	1,	0,	0,	"MUL64rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #217 = MUL64rr
  { 218,	3,	1,	0,	0,	"MUL64rrP", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #218 = MUL64rrP
  { 219,	3,	1,	0,	0,	"MULSX64rr32", 0, 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #219 = MULSX64rr32
  { 220,	2,	1,	0,	0,	"NEG32rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #220 = NEG32rr
  { 221,	2,	1,	0,	0,	"NEG64rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #221 = NEG64rr
  { 222,	2,	1,	0,	0,	"NEG64rr32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #222 = NEG64rr32
  { 223,	0,	0,	0,	0,	"NOP", 0, 0x0ULL, NULL, NULL, 0 },  // Inst #223 = NOP
  { 224,	3,	1,	0,	0,	"OR32ri", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #224 = OR32ri
  { 225,	3,	1,	0,	0,	"OR32ri16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #225 = OR32ri16
  { 226,	3,	1,	0,	0,	"OR32ri16h", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #226 = OR32ri16h
  { 227,	5,	1,	0,	0,	"OR32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #227 = OR32rm
  { 228,	5,	1,	0,	0,	"OR32rmy", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #228 = OR32rmy
  { 229,	3,	1,	0,	0,	"OR32rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #229 = OR32rr
  { 230,	3,	1,	0,	0,	"OR64rihh16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #230 = OR64rihh16
  { 231,	3,	1,	0,	0,	"OR64rihi32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #231 = OR64rihi32
  { 232,	3,	1,	0,	0,	"OR64rihl16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #232 = OR64rihl16
  { 233,	3,	1,	0,	0,	"OR64rilh16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #233 = OR64rilh16
  { 234,	3,	1,	0,	0,	"OR64rill16", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #234 = OR64rill16
  { 235,	3,	1,	0,	0,	"OR64rilo32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #235 = OR64rilo32
  { 236,	5,	1,	0,	0,	"OR64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #236 = OR64rm
  { 237,	3,	1,	0,	0,	"OR64rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #237 = OR64rr
  { 238,	0,	0,	0,	0,	"RET", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, 0 },  // Inst #238 = RET
  { 239,	4,	1,	0,	0,	"ROTL32rri", 0, 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #239 = ROTL32rri
  { 240,	4,	1,	0,	0,	"ROTL64rri", 0, 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #240 = ROTL64rri
  { 241,	3,	1,	0,	0,	"SBC32ri", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #241 = SBC32ri
  { 242,	3,	1,	0,	0,	"SBC32rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #242 = SBC32rr
  { 243,	3,	1,	0,	0,	"SBC64ri32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #243 = SBC64ri32
  { 244,	3,	1,	0,	0,	"SBC64rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #244 = SBC64rr
  { 245,	5,	1,	0,	0,	"SDIVREM32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #245 = SDIVREM32m
  { 246,	3,	1,	0,	0,	"SDIVREM32r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #246 = SDIVREM32r
  { 247,	5,	1,	0,	0,	"SDIVREM64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #247 = SDIVREM64m
  { 248,	3,	1,	0,	0,	"SDIVREM64r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #248 = SDIVREM64r
  { 249,	4,	1,	0,	0,	"SHL32rri", 0, 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #249 = SHL32rri
  { 250,	4,	1,	0,	0,	"SHL64rri", 0, 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #250 = SHL64rri
  { 251,	4,	1,	0,	0,	"SRA32rri", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo74 },  // Inst #251 = SRA32rri
  { 252,	4,	1,	0,	0,	"SRA64rri", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #252 = SRA64rri
  { 253,	4,	1,	0,	0,	"SRL32rri", 0, 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #253 = SRL32rri
  { 254,	4,	1,	0,	0,	"SRL64rri", 0, 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #254 = SRL64rri
  { 255,	5,	1,	0,	0,	"SUB32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #255 = SUB32rm
  { 256,	5,	1,	0,	0,	"SUB32rmy", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #256 = SUB32rmy
  { 257,	3,	1,	0,	0,	"SUB32rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #257 = SUB32rr
  { 258,	5,	1,	0,	0,	"SUB64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #258 = SUB64rm
  { 259,	3,	1,	0,	0,	"SUB64rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #259 = SUB64rr
  { 260,	3,	1,	0,	0,	"SUBE32rr", 0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #260 = SUBE32rr
  { 261,	3,	1,	0,	0,	"SUBE64rr", 0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #261 = SUBE64rr
  { 262,	4,	1,	0,	0,	"Select32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo75 },  // Inst #262 = Select32
  { 263,	4,	1,	0,	0,	"Select64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo76 },  // Inst #263 = Select64
  { 264,	4,	1,	0,	0,	"SelectF32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo77 },  // Inst #264 = SelectF32
  { 265,	4,	1,	0,	0,	"SelectF64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo78 },  // Inst #265 = SelectF64
  { 266,	2,	0,	0,	0,	"UCMP32ri", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo79 },  // Inst #266 = UCMP32ri
  { 267,	4,	0,	0,	0,	"UCMP32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #267 = UCMP32rm
  { 268,	4,	0,	0,	0,	"UCMP32rmy", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #268 = UCMP32rmy
  { 269,	2,	0,	0,	0,	"UCMP32rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #269 = UCMP32rr
  { 270,	2,	0,	0,	0,	"UCMP64ri32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #270 = UCMP64ri32
  { 271,	4,	0,	0,	0,	"UCMP64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #271 = UCMP64rm
  { 272,	2,	0,	0,	0,	"UCMP64rr", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #272 = UCMP64rr
  { 273,	4,	0,	0,	0,	"UCMPZX64rm32", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #273 = UCMPZX64rm32
  { 274,	2,	0,	0,	0,	"UCMPZX64rr32", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #274 = UCMPZX64rr32
  { 275,	5,	1,	0,	0,	"UDIVREM32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #275 = UDIVREM32m
  { 276,	3,	1,	0,	0,	"UDIVREM32r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #276 = UDIVREM32r
  { 277,	5,	1,	0,	0,	"UDIVREM64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #277 = UDIVREM64m
  { 278,	3,	1,	0,	0,	"UDIVREM64r", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #278 = UDIVREM64r
  { 279,	3,	1,	0,	0,	"UMUL128rrP", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #279 = UMUL128rrP
  { 280,	3,	1,	0,	0,	"UMUL64rrP", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #280 = UMUL64rrP
  { 281,	3,	1,	0,	0,	"XOR32ri", 0, 0x0ULL, NULL, ImplicitList1, OperandInfo81 },  // Inst #281 = XOR32ri
  { 282,	5,	1,	0,	0,	"XOR32rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #282 = XOR32rm
  { 283,	5,	1,	0,	0,	"XOR32rmy", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #283 = XOR32rmy
  { 284,	3,	1,	0,	0,	"XOR32rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #284 = XOR32rr
  { 285,	5,	1,	0,	0,	"XOR64rm", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #285 = XOR64rm
  { 286,	3,	1,	0,	0,	"XOR64rr", 0|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #286 = XOR64rr
};

static inline void InitSystemZMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(SystemZInsts, 287);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct SystemZGenInstrInfo : public TargetInstrInfoImpl {
  explicit SystemZGenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern MCInstrDesc SystemZInsts[];
SystemZGenInstrInfo::SystemZGenInstrInfo(int SO, int DO)
  : TargetInstrInfoImpl(SO, DO) {
  InitMCInstrInfo(SystemZInsts, 287);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

