===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 37.0726 seconds

  ----Wall Time----  ----Name----
    4.1063 ( 11.1%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.3827 (  9.1%)    Parse modules
    0.6861 (  1.9%)    Verify circuit
   19.4977 ( 52.6%)  'firrtl.circuit' Pipeline
    1.5530 (  4.2%)    'firrtl.module' Pipeline
    1.4606 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0924 (  0.2%)      LowerCHIRRTLPass
    0.1214 (  0.3%)    InferWidths
    0.8594 (  2.3%)    InferResets
    0.0613 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0840 (  0.2%)    WireDFT
    0.0888 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7595 (  2.0%)    LowerFIRRTLTypes
    7.9313 ( 21.4%)    'firrtl.module' Pipeline
    0.8483 (  2.3%)      ExpandWhens
    0.0232 (  0.1%)      RemoveInvalid
    6.5835 ( 17.8%)      Canonicalizer
    0.4764 (  1.3%)      InferReadWrite
    0.6296 (  1.7%)    Inliner
    1.2301 (  3.3%)    IMConstProp
    0.0785 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0760 (  0.2%)    BlackBoxReader
    0.0759 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.0302 ( 13.6%)    'firrtl.module' Pipeline
    5.0302 ( 13.6%)      Canonicalizer
    0.5055 (  1.4%)    RemoveUnusedPorts
    0.0806 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4661 (  1.3%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.9469 ( 10.6%)  LowerFIRRTLToHW
    0.0773 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.4336 ( 12.0%)  'hw.module' Pipeline
    0.9975 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7171 (  7.3%)    Canonicalizer
    0.7189 (  1.9%)    HWCleanup
    0.8999 (  2.4%)  'hw.module' Pipeline
    0.0871 (  0.2%)    HWLegalizeModules
    0.8128 (  2.2%)    PrettifyVerilog
    3.9647 ( 10.7%)  ExportVerilog
    0.0023 (  0.0%)  Rest
   37.0726 (100.0%)  Total

{
  totalTime: 37.098,
  maxMemory: 698384384
}
