{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 16:24:06 2021 " "Info: Processing started: Mon Mar 15 16:24:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CIRCUITO1 -c CIRCUITO1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CIRCUITO1 -c CIRCUITO1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ARCHITECTURE\";  expecting \";\" CIRCUITO1.vhd(9) " "Error (10500): VHDL syntax error at CIRCUITO1.vhd(9) near text \"ARCHITECTURE\";  expecting \";\"" {  } { { "CIRCUITO1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/Semana 3B/CIRCUITO1.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "CIRCUITO1 CIRCUITO1.vhd(13) " "Error (10396): VHDL syntax error at CIRCUITO1.vhd(13): name used in construct must match previously specified name \"CIRCUITO1\"" {  } { { "CIRCUITO1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/Semana 3B/CIRCUITO1.vhd" 13 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "CIRCUITO1 CIRCUITO1.vhd(4) " "Error (10523): Ignored construct CIRCUITO1 at CIRCUITO1.vhd(4) due to previous errors" {  } { { "CIRCUITO1.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/Semana 3B/CIRCUITO1.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito1.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file circuito1.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Error: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 15 16:24:09 2021 " "Error: Processing ended: Mon Mar 15 16:24:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
