{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605295546839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605295546840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 16:25:46 2020 " "Processing started: Fri Nov 13 16:25:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605295546840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295546840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips-project -c mips-project " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips-project -c mips-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295546840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605295547084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605295547084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle_ula-main " "Found design unit 1: unidade_controle_ula-main" {  } { { "unidade_controle_ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/unidade_controle_ula.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553516 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle_ula " "Found entity 1: unidade_controle_ula" {  } { { "unidade_controle_ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/unidade_controle_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mips.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_mips.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mips-assincrona " "Found design unit 1: ram_mips-assincrona" {  } { { "ram_mips.vhdl" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ram_mips.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553517 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mips " "Found entity 1: ram_mips" {  } { { "ram_mips.vhdl" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ram_mips.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extende_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extende_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extende_sinal-comportamento " "Found design unit 1: extende_sinal-comportamento" {  } { { "extende_sinal.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/extende_sinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553517 ""} { "Info" "ISGN_ENTITY_NAME" "1 extende_sinal " "Found entity 1: extende_sinal" {  } { { "extende_sinal.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/extende_sinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553518 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_project-main " "Found design unit 1: mips_project-main" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553518 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_project " "Found entity 1: mips_project" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_constante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma_constante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_constante-comportamento " "Found design unit 1: soma_constante-comportamento" {  } { { "soma_constante.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/soma_constante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553519 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_constante " "Found entity 1: soma_constante" {  } { { "soma_constante.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/soma_constante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_generico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_generico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_generico-comportamento " "Found design unit 1: registrador_generico-comportamento" {  } { { "registrador_generico.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/registrador_generico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553519 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_generico " "Found entity 1: registrador_generico" {  } { { "registrador_generico.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/registrador_generico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mips-assincrona " "Found design unit 1: rom_mips-assincrona" {  } { { "rom_mips.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_mips.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553520 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_mips " "Found entity 1: rom_mips" {  } { { "rom_mips.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-comportamento " "Found design unit 1: banco_registradores-comportamento" {  } { { "banco_registradores.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/banco_registradores.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553521 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/banco_registradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_generico_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_generico_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_generico_2x1-comportamento " "Found design unit 1: mux_generico_2x1-comportamento" {  } { { "mux_generico_2x1.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mux_generico_2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553521 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_generico_2x1 " "Found entity 1: mux_generico_2x1" {  } { { "mux_generico_2x1.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mux_generico_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop-comportamento " "Found design unit 1: flip_flop-comportamento" {  } { { "flip_flop.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/flip_flop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553521 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-main " "Found design unit 1: unidade_controle-main" {  } { { "unidade_controle.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/unidade_controle.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553522 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/unidade_controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-comportamento " "Found design unit 1: ula-comportamento" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553523 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-main " "Found design unit 1: fluxo_dados-main" {  } { { "fluxo_dados.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553523 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295553523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295553523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_project " "Elaborating entity \"mips_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605295553567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:unidade_controle " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:unidade_controle\"" {  } { { "mips_project.vhd" "unidade_controle" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "mips_project.vhd" "FD" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_generico fluxo_dados:FD\|registrador_generico:PC " "Elaborating entity \"registrador_generico\" for hierarchy \"fluxo_dados:FD\|registrador_generico:PC\"" {  } { { "fluxo_dados.vhd" "PC" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_generico_2x1 fluxo_dados:FD\|mux_generico_2x1:mux_prox_PC " "Elaborating entity \"mux_generico_2x1\" for hierarchy \"fluxo_dados:FD\|mux_generico_2x1:mux_prox_PC\"" {  } { { "fluxo_dados.vhd" "mux_prox_PC" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_constante fluxo_dados:FD\|soma_constante:somaQuatro " "Elaborating entity \"soma_constante\" for hierarchy \"fluxo_dados:FD\|soma_constante:somaQuatro\"" {  } { { "fluxo_dados.vhd" "somaQuatro" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador fluxo_dados:FD\|somador:soma_proxPC_imedShift2 " "Elaborating entity \"somador\" for hierarchy \"fluxo_dados:FD\|somador:soma_proxPC_imedShift2\"" {  } { { "fluxo_dados.vhd" "soma_proxPC_imedShift2" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extende_sinal fluxo_dados:FD\|extende_sinal:extende_imediato " "Elaborating entity \"extende_sinal\" for hierarchy \"fluxo_dados:FD\|extende_sinal:extende_imediato\"" {  } { { "fluxo_dados.vhd" "extende_imediato" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mips fluxo_dados:FD\|rom_mips:ROM " "Elaborating entity \"rom_mips\" for hierarchy \"fluxo_dados:FD\|rom_mips:ROM\"" {  } { { "fluxo_dados.vhd" "ROM" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553577 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM rom_mips.vhd(24) " "VHDL Signal Declaration warning at rom_mips.vhd(24): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom_mips.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_mips.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605295553578 "|mips_project|fluxo_dados:FD|rom_mips:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_generico_2x1 fluxo_dados:FD\|mux_generico_2x1:mux_rd_rt " "Elaborating entity \"mux_generico_2x1\" for hierarchy \"fluxo_dados:FD\|mux_generico_2x1:mux_rd_rt\"" {  } { { "fluxo_dados.vhd" "mux_rd_rt" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores fluxo_dados:FD\|banco_registradores:banco_registradores " "Elaborating entity \"banco_registradores\" for hierarchy \"fluxo_dados:FD\|banco_registradores:banco_registradores\"" {  } { { "fluxo_dados.vhd" "banco_registradores" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle_ula fluxo_dados:FD\|unidade_controle_ula:uc_ula " "Elaborating entity \"unidade_controle_ula\" for hierarchy \"fluxo_dados:FD\|unidade_controle_ula:uc_ula\"" {  } { { "fluxo_dados.vhd" "uc_ula" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula fluxo_dados:FD\|ula:ula " "Elaborating entity \"ula\" for hierarchy \"fluxo_dados:FD\|ula:ula\"" {  } { { "fluxo_dados.vhd" "ula" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operacao_xor ula.vhd(30) " "Verilog HDL or VHDL warning at ula.vhd(30): object \"operacao_xor\" assigned a value but never read" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605295553582 "|mips_project|fluxo_dados:FD|ula:ula"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operacao_not ula.vhd(31) " "Verilog HDL or VHDL warning at ula.vhd(31): object \"operacao_not\" assigned a value but never read" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605295553582 "|mips_project|fluxo_dados:FD|ula:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mips fluxo_dados:FD\|ram_mips:ram " "Elaborating entity \"ram_mips\" for hierarchy \"fluxo_dados:FD\|ram_mips:ram\"" {  } { { "fluxo_dados.vhd" "ram" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295553582 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxo_dados:FD\|ram_mips:ram\|memRAM " "RAM logic \"fluxo_dados:FD\|ram_mips:ram\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "ram_mips.vhdl" "memRAM" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ram_mips.vhdl" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605295553910 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxo_dados:FD\|banco_registradores:banco_registradores\|registrador " "RAM logic \"fluxo_dados:FD\|banco_registradores:banco_registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "banco_registradores.vhd" "registrador" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/banco_registradores.vhd" 71 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605295553910 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fluxo_dados:FD\|rom_mips:ROM\|memROM " "RAM logic \"fluxo_dados:FD\|rom_mips:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "rom_mips.vhd" "memROM" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_mips.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605295553910 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1605295553910 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "55 64 0 1 1 " "55 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 63 " "Addresses ranging from 9 to 63 are not initialized" {  } { { "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_content.mif" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_content.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1605295553911 ""}  } { { "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_content.mif" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_content.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1605295553911 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[0\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[0\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[1\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[1\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[2\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[2\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[3\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[3\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[4\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[4\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[5\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[5\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[6\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[6\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[7\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[7\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[8\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[8\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[9\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[9\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[10\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[10\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[11\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[11\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[12\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[12\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[13\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[13\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[14\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[14\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[15\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[15\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[16\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[16\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[17\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[17\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[18\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[18\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[19\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[19\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[20\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[20\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[21\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[21\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[22\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[22\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[23\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[23\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[24\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[24\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[25\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[25\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[26\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[26\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[27\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[27\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[28\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[28\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[29\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[29\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[30\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[30\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[31\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[31\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295554606 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1605295554606 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[0\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[0\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[1\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[1\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[2\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[2\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[3\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[3\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[4\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[4\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[5\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[5\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[6\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[6\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[7\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[7\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[8\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[8\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[9\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[9\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[10\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[10\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[11\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[11\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[12\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[12\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[13\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[13\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[14\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[14\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[15\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[15\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[16\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[16\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[17\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[17\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[18\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[18\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[19\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[19\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[20\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[20\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[21\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[21\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[22\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[22\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[23\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[23\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[24\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[24\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[25\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[25\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[26\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[26\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[27\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[27\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[28\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[28\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[29\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[29\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[30\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[30\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fluxo_dados:FD\|ula:ula\|saida\[31\]~synth " "Node \"fluxo_dados:FD\|ula:ula\|saida\[31\]~synth\"" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295555782 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605295555782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "op_code_out\[4\] GND " "Pin \"op_code_out\[4\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295555783 "|mips_project|op_code_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[18\] GND " "Pin \"saida_rom\[18\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295555783 "|mips_project|saida_rom[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[20\] GND " "Pin \"saida_rom\[20\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295555783 "|mips_project|saida_rom[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[22\] GND " "Pin \"saida_rom\[22\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295555783 "|mips_project|saida_rom[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[23\] GND " "Pin \"saida_rom\[23\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295555783 "|mips_project|saida_rom[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[25\] GND " "Pin \"saida_rom\[25\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295555783 "|mips_project|saida_rom[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[30\] GND " "Pin \"saida_rom\[30\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295555783 "|mips_project|saida_rom[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_pc\[0\] GND " "Pin \"saida_pc\[0\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295555783 "|mips_project|saida_pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_pc\[1\] GND " "Pin \"saida_pc\[1\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295555783 "|mips_project|saida_pc[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605295555783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605295555950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605295557874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605295558119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295558119 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295558340 "|mips_project|FPGA_RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605295558340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3708 " "Implemented 3708 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605295558349 ""} { "Info" "ICUT_CUT_TM_OPINS" "188 " "Implemented 188 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605295558349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3504 " "Implemented 3504 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605295558349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605295558349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605295558365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 16:25:58 2020 " "Processing ended: Fri Nov 13 16:25:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605295558365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605295558365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605295558365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295558365 ""}
