$date
	Sun Oct 23 08:28:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#25633
b1011 !
1"
#25634
b1011 &
b1011 %
1$
#25635
0"
#25638
b100010 &
b100010 %
#25642
b10001 &
b10001 %
#25646
b110100 &
b110100 %
#25650
b11010 &
b11010 %
#25654
b1101 &
b1101 %
#25658
b101000 &
b101000 %
#25662
b10100 &
b10100 %
#25666
b1010 &
b1010 %
#25670
b101 &
b101 %
#25674
b10000 &
b10000 %
#25678
b1000 &
b1000 %
#25682
b100 &
b100 %
#25686
b10 &
b10 %
#25690
b1 &
b1 %
1#
#25694
b0 &
0#
b0 %
0$
#1086020
b110 !
1"
#1086022
b110 &
b110 %
1$
#1086023
0"
#1086026
b11 &
b11 %
#1086030
b1010 &
b1010 %
#1086034
b101 &
b101 %
#1086038
b10000 &
b10000 %
#1086042
b1000 &
b1000 %
#1086046
b100 &
b100 %
#1086050
b10 &
b10 %
#1086054
b1 &
1#
b1 %
#1086058
b0 &
b0 %
0#
0$
#2023389
b11 !
1"
#2023390
b11 &
b11 %
1$
#2023391
0"
#2023394
b1010 &
b1010 %
#2023398
b101 &
b101 %
#2023402
b10000 &
b10000 %
#2023406
b1000 &
b1000 %
#2023410
b100 &
b100 %
#2023414
b10 &
b10 %
#2023418
b1 &
b1 %
1#
#2023422
b0 &
0#
b0 %
0$
#4500012
