$date
	Sun May 14 14:42:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_fsm $end
$var wire 2 ! state [1:0] $end
$var reg 1 " clk $end
$var reg 1 # mode $end
$var reg 1 $ start $end
$var reg 1 % stop $end
$var reg 1 & xrst $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
x#
1"
bx !
$end
#50000
b0 !
0&
0"
#100000
1"
#150000
0"
0#
1&
#200000
1"
#250000
0"
1$
#300000
b1 !
1"
#350000
0"
0$
#400000
b10 !
1"
#450000
0"
#500000
1"
#550000
0"
#600000
1"
#650000
0"
1%
#700000
b0 !
1"
#750000
0"
0%
#800000
1"
#850000
0"
#900000
1"
#950000
0"
#1000000
1"
#1050000
0"
1#
#1100000
1"
#1150000
0"
1$
#1200000
b1 !
1"
#1250000
0"
0$
#1300000
b0 !
1"
#1350000
0"
#1400000
1"
#1450000
0"
#1500000
1"
#1550000
0"
