<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM62Ax MCU+ SDK: udma_soc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM62Ax MCU+ SDK
   &#160;<span id="projectnumber">09.02.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('udma__soc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">udma_soc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="udma__soc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  Copyright (C) 2018-2024 Texas Instruments Incorporated</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef UDMA_SOC_H_</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define UDMA_SOC_H_</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/*                             Include Files                                  */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* None */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/*                           Macros &amp; Typedefs                                */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga14550d81fcf0f34c7c5f0280868d3a45">   73</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_BCDMA_0             (UDMA_INST_ID_2)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga8fdb78bfc5604d480e5ccec3c3b6df60">   75</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_PKTDMA_0            (UDMA_INST_ID_3)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gad35203330bdeb3b99eea31aaa6af4f03">   77</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_START               (UDMA_INST_ID_2)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga15801b0e1d3fa515c16083a38fcef4db">   79</a></span>&#160;<span class="preprocessor">#define UDMA_INST_ID_MAX                 (UDMA_INST_ID_3)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga7c4df78cd4c5af513e2b5dde5077e8e7">   81</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_INST_ID                 (UDMA_INST_ID_MAX - UDMA_INST_ID_START + 1U)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gae8af0333736462bde7ddd2c49b62b59e">   93</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_LCDMA_PRESENT      (1U)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga683dea49672cb5521331e521447da8fd">   96</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_RA_LCDMA_PRESENT   (1U)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga3a9aafcf18b28ccd2f4f0d024ee25a71">   98</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_UDMAP_PRESENT               (0U)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga41840ad220bd3c492d067ad61eb83655">  101</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_PROXY_PRESENT               (0U)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga27b732845bbb92c1a2094f4ccf24a02e">  104</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_CLEC_PRESENT                (0U)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gadfceb91afd2ca54958eef19ef05f904e">  107</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_RA_NORMAL_PRESENT           (0U)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga7a05378f35d2ba17ab38afa48f8e5144">  110</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_RING_MON_PRESENT            (0U)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga786f396fe55a7bb812734e14c92b26b5">  113</a></span>&#160;<span class="preprocessor">#define UDMA_SOC_CFG_APPLY_RING_WORKAROUND       (0U)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gab1e444dbc8fb1bc7197e5d0d81a6f4bd">  126</a></span>&#160;<span class="preprocessor">#define UDMA_TX_UHC_CHANS_FDEPTH        (0U)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga72c1cc2cb341cf5b68dac5f774eb3622">  128</a></span>&#160;<span class="preprocessor">#define UDMA_TX_HC_CHANS_FDEPTH         (0U)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga6803f9430aa1cb2e90cb090b1f2d3e6c">  130</a></span>&#160;<span class="preprocessor">#define UDMA_TX_CHANS_FDEPTH            (192U)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga9d28ec7d2b3263fcc71d1b755b4efe0f">  142</a></span>&#160;<span class="preprocessor">#define UDMA_RINGACC_ASEL_ENDPOINT_PHYSADDR          ((uint32_t) 0U)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga2922235ab16d0775840ab5b87d87b18f">  144</a></span>&#160;<span class="preprocessor">#define UDMA_RINGACC_ASEL_ENDPOINT_PCIE0             ((uint32_t) 1U)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga825e6e62e09afa08845bc9a79aab52d9">  146</a></span>&#160;<span class="preprocessor">#define UDMA_RINGACC_ASEL_ENDPOINT_ACP_WR_ALLOC      ((uint32_t) 14U)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaa6fe914b7f328a75a774060b24fea861">  148</a></span>&#160;<span class="preprocessor">#define UDMA_RINGACC_ASEL_ENDPOINT_ACP_RD_ALLOC      ((uint32_t) 15U)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga2d07937d61a59b318170003ad06d456b">  152</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_MAPPED_TX_GROUP        (4U)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaa03ce820ce64111c06f65672cab4d8ea">  161</a></span>&#160;<span class="preprocessor">#define UDMA_MAPPED_TX_GROUP_CPSW       (UDMA_MAPPED_GROUP0)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga02de7b143d3010522337ea00212ac34a">  162</a></span>&#160;<span class="preprocessor">#define UDMA_MAPPED_TX_GROUP_SAUL       (UDMA_MAPPED_GROUP1)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga6051365e98faf9f05b1b84ae4d5d47c5">  163</a></span>&#160;<span class="preprocessor">#define UDMA_MAPPED_TX_GROUP_ICSSG_0    (UDMA_MAPPED_GROUP2)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gadee4ca73d1eb4535ec2da4140e1325c5">  164</a></span>&#160;<span class="preprocessor">#define UDMA_MAPPED_TX_GROUP_ICSSG_1    (UDMA_MAPPED_GROUP3)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga1258ccfbc942638e000a3de996651d42">  168</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_MAPPED_RX_GROUP        (4U)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gacabe0b0307ab2bc56af93a64f84ea799">  177</a></span>&#160;<span class="preprocessor">#define UDMA_MAPPED_RX_GROUP_CPSW       (UDMA_MAPPED_GROUP4)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gad6c0980ff06fb21c5e783f5b3a89e501">  178</a></span>&#160;<span class="preprocessor">#define UDMA_MAPPED_RX_GROUP_SAUL       (UDMA_MAPPED_GROUP5)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga9579804bfb59ac06f57656fa618169ee">  179</a></span>&#160;<span class="preprocessor">#define UDMA_MAPPED_RX_GROUP_ICSSG_0    (UDMA_MAPPED_GROUP6)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gacac29c09c33de909a2a72800009ff96b">  180</a></span>&#160;<span class="preprocessor">#define UDMA_MAPPED_RX_GROUP_ICSSG_1    (UDMA_MAPPED_GROUP7)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> * Locally used core ID to define default RM configuration.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> * Not to be used by caller</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gae086607a5b83f3b4bcd4311310bca2aa">  195</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MPU1_0             (0U)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga1d8047135b737b982ab17812b8e3ff9b">  196</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MCU2_0             (1U)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gabf3c054af6d2ac52c91ef7e125b7025e">  197</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MCU2_1             (2U)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga383940be8a38b0e3f909fd701e14a3a8">  198</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MCU1_0             (3U)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga4516b6955fcf0e36bb97edf0c669d1fb">  199</a></span>&#160;<span class="preprocessor">#define UDMA_CORE_ID_MCU1_1             (4U)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* Total number of cores */</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga3c3d81881427e99aa375dd30d612be00">  201</a></span>&#160;<span class="preprocessor">#define UDMA_NUM_CORE                   (5U)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga0db767e607e289e0097964f5823961ce">  213</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_BC_UHC                   (0U)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga3eea6a143c03d1836cb64561be088f47">  215</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_BC_HC                    (1U)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga931e1520f2d0c8efa58a1ee8f8f58e54">  217</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_BC                       (2U)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga94d6966beb96e4dceae7d68233ec2d61">  219</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_TX_UHC                   (3U)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga8fdedfa7053f02d0b63633d634640624">  221</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_TX_HC                    (4U)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga284e0cead32aec29f1a0b6eb7e3d0c13">  223</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_TX                       (5U)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga0bc872f030eb5920f0d8b92e4af53b17">  225</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_RX_UHC                   (6U)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gabd40bf8d50ea1e8832d5aa3e3c1eddb3">  227</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_RX_HC                    (7U)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaf691a82361ed05294167ebb20691c770">  229</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_RX                       (8U)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga018be1389ac9bcee51a029be858c6229">  231</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_GLOBAL_EVENT             (9U)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga631ceb75dee3d0d6dddb60da785e847f">  233</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_VINTR                    (10U)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gab8c1d22174323ac0b1e39cf596b06a08">  235</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_TX_CPSW           (11U)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga2f83e40b9e63f521d3dcda48639633e9">  237</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_TX_SAUL_0         (12U)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga8886b49686eff5ec9f7c3d9289e852c1">  239</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_TX_SAUL_1         (13U)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga11194448414608c23ea16c709792e58f">  241</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_TX_ICSSG_0        (14U)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga95a9d82335955f455c889b7000ce591b">  243</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_TX_ICSSG_1        (15U)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga051bce31e21e753669dccd360c8c2759">  245</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_CPSW           (16U)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga42cf73e54ba158362ef32fabe9dc1969">  247</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_SAUL_0         (17U)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga3c90e453aa1554bf3c763dc86960f07d">  249</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_SAUL_1         (18U)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga1892122940a844d5d445e949a17a1979">  251</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_SAUL_2         (19U)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gad3531c0dff71190e1a748b793ce9c7bd">  253</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_SAUL_3         (20U)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga625a4bd6ff5bbd377dfc723bdc98ac51">  255</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_ICSSG_0        (21U)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga8219c8a3118810aacf471fec99673b6a">  257</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_ICSSG_1        (22U)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga27f0f506d742ee6a7d75239122ccf745">  259</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_TX_RING_CPSW      (23U)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga3aa6721d9042f1ca99a0bf7bd0d0b70a">  261</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_0    (24U)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gad21eec863f37f0f4342e6e5e68ef1842">  263</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_1    (25U)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga63772595ae921534bfac767b5bca6322">  265</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_0   (26U)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga3c4762fad495e04e9590f0f0c7135e56">  267</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_1   (27U)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga4198dd0a270168a3083e8e6df6c7127d">  269</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_RING_CPSW      (28U)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga27025e9a1fe1f82075e52405f340949e">  271</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_0    (29U)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gabf53d034a14ece57eb62186b90cd7ab0">  273</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_1    (30U)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gad4fd5125a945ca3466214c8aeec2e80e">  275</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_2    (31U)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga181554e7708c350a72ab9c7a44f21ce8">  277</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_3    (32U)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga576d5f4f6bd3d45ca92875774e863138">  279</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_0   (33U)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga9a02ce8e9e6726fa06323642b448a130">  281</a></span>&#160;<span class="preprocessor">#define UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_1   (34U)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gac29e6d541c5ece5a2b1873d30c25c4ac">  283</a></span>&#160;<span class="preprocessor">#define UDMA_RM_NUM_BCDMA_RES                   (11U)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga473477adce1fdb154a13ff4d38805a4e">  285</a></span>&#160;<span class="preprocessor">#define UDMA_RM_NUM_PKTDMA_RES                  (35U)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga22140b6b4916c5c9b08a4a7013216f13">  287</a></span>&#160;<span class="preprocessor">#define UDMA_RM_NUM_RES                         (35U)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga696ccd3f681d225dfbb9394e1108c261">  292</a></span>&#160;<span class="preprocessor">#define UDMA_RM_NUM_SHARED_RES                  (2U)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gabeeff22048042cdf140ed3c40875cdb5">  295</a></span>&#160;<span class="preprocessor">#define UDMA_RM_SHARED_RES_MAX_INST             (UDMA_NUM_CORE)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">  298</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_DEST_THREAD_OFFSET    (0x8000U)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gad076f220153d17df2f65666d70456e00">  309</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_CPSW2_RX           (0x4500U)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga5eee822d4750a13430fee866bc370547">  310</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_SAUL0_RX           (0x7504U)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga54dab0a2b9fd24b62867b383aa8cd685">  311</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_ICSS_G0_RX         (0x4100U)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga2b7f1461d9a65fbf12bff97496b26891">  312</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_ICSS_G1_RX         (0x4200U)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga3201626d1893254a036b3d981f92cbb0">  314</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_CPSW2_TX           (UDMA_PSIL_CH_CPSW2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gace1013fdfc88a96284c2239714888879">  315</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_SAUL0_TX           (0xf500U)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga98cbdc6f9f28a06ec390590e1154d07b">  316</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_ICSS_G0_TX         (UDMA_PSIL_CH_ICSS_G0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gacc1e4d27c9c872529dd60b49a272f8fc">  317</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_ICSS_G1_TX         (UDMA_PSIL_CH_ICSS_G1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gacaa3b4a11ab96a1ac62d69d6714448a5">  319</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_CPSW2_TX_CNT       (8U)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gad457997713822238f0d1f4100d09c22d">  320</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_SAUL0_TX_CNT       (2U)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gad28f634aaba7a173c90099b004414953">  321</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_ICSS_G0_TX_CNT     (9U)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga7498fb40c23eeaeb7e28a4ceec39a6d1">  322</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_ICSS_G1_TX_CNT     (9U)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga267389ffc5e73b62ab267495884f0185">  324</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_CPSW2_RX_CNT       (1U)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaa96eda724c7bdc533432820b21606c5b">  325</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_SAUL0_RX_CNT       (4U)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaef88daa527ceab8daf60c3229ba7a024">  326</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_ICSS_G0_RX_CNT     (5U)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga61b030ccda5762f51ab4145c6e8fd130">  327</a></span>&#160;<span class="preprocessor">#define UDMA_PSIL_CH_ICSS_G1_RX_CNT     (5U)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> * PDMA MAIN0 MCSPI RX Channels</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga2bd5f6c0870e49d11f0aa0b717a7e05f">  353</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_RX    (0x4300U + 0U)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gac78af9567917bd51034c3e03db89cf5d">  354</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_RX    (0x4300U + 1U)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gae2acdbd351b0b08d38c03b58e8510a1b">  355</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_RX    (0x4300U + 2U)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga08d028950be0090a4d9974b357e2bfed">  356</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_RX    (0x4300U + 3U)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga146532cf6de166a5a1b229c77b01d3c9">  357</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_RX    (0x4300U + 4U)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga105ea98e074e82a8f87dff0a8ba330ca">  358</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_RX    (0x4300U + 5U)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga34292cb2ae0e3d649b44c227696ad228">  359</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_RX    (0x4300U + 6U)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga97396deb47c3ea992a41e174dc1c6cb8">  360</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_RX    (0x4300U + 7U)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gac14d90d204c24c12c829dc6f260aab93">  361</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_RX    (0x4300U + 8U)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gac71765ef256a64dfc5771a9d3b5da0f8">  362</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_RX    (0x4300U + 9U)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gab9227e42d5a4bea592a92a6e0cff0343">  363</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_RX    (0x4300U + 10U)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gadf5fb6741948dae47667e65c1a007cd9">  364</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_RX    (0x4300U + 11U)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga290367cf4ffb1035cc7b2def6408a00b">  365</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_RX    (0x4300U + 12U)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaa4a6ca5cf1f9c3821ea7839baa592b4a">  366</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_RX    (0x4300U + 13U)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga385333822d82bac33475e688bd2d10d5">  367</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_RX    (0x4300U + 14U)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gad9e284d9c4ef77ec3e969403bcc3b571">  368</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_RX    (0x4300U + 15U)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> * PDMA MAIN0 UART RX Channels</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gae4e8f350f8f2407af0e54568b75ae558">  372</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART0_RX         (0x4400 + 0U)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga71c422ada5cfcaffa7671332e5fd16fb">  373</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART1_RX         (0x4400 + 1U)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gae0407696c63c93e60c0f2c870297b9ae">  374</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART2_RX         (0x4400 + 2U)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gafa04aeaee7218baa3f765096ddd411e7">  375</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART3_RX         (0x4400 + 3U)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga7aa5b37b57b42fdc1ade4a5419428307">  376</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART4_RX         (0x4400 + 4U)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaea2ebaacdf2c7e8006588154d95de403">  377</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART5_RX         (0x4400 + 5U)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga44153c244a607ec033c9f390af8b2329">  378</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART6_RX         (0x4400 + 6U)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> * PDMA MAIN0 MCASP RX Channels</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga822a266a81f8957b852a52c7e832e9fc">  382</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCASP0_RX        (0x4500U + 0U)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga45a7e5748319f903b01e782a58b2d6c7">  383</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCASP1_RX        (0x4500U + 1U)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gafae2ab88196c030fe6a7485a711cf416">  384</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCASP2_RX        (0x4500U + 2U)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> * PDMA MAIN0 MCSPI TX Channels</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gabfafee17c6692cf8a28ff339b6265116">  400</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_TX    (UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga070ebffcf4d1127e4e2e433177ff18d1">  401</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_TX    (UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga23ef629e6900dbd14f74355f303a8e8c">  402</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_TX    (UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga8dc61a1226ee468aa1a37d2e266a6970">  403</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_TX    (UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaa3dc607270429273686c3130a6d6ae68">  404</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_TX    (UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaab3c3a2dfecdfb80c94c6cf998714e85">  405</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_TX    (UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaff087676d0a351790bcf542f1ea8d0ec">  406</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_TX    (UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga2962f70d80d4859743fda313a05d5590">  407</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_TX    (UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga939b9bfb902fceea0a5883b1a8502725">  408</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_TX    (UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaa6885630d7374930e8967ec6fa409eca">  409</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_TX    (UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gacf092ea9738a1677cced733983d70f6f">  410</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_TX    (UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga1c837176efeda87a6e2ccec9fa0566b3">  411</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_TX    (UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gab09e08ef454f65be5c9f0a758f06cc05">  412</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_TX    (UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gabfa3b6625b366fc42b97655cf9298b36">  413</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_TX    (UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga33fcf921522d8d95b408ce26c4a198cf">  414</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_TX    (UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaee24c74e9c58ed778d5c07ed50c296d2">  415</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_TX    (UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> * PDMA MAIN0 UART TX Channels</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga91f83a7fd26420f008d64610f4b0e875">  419</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART0_TX         (UDMA_PDMA_CH_MAIN0_UART0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga7a3ffcc56aa22ba7d5b690bf7801e9a0">  420</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART1_TX         (UDMA_PDMA_CH_MAIN0_UART1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gad5cb6e596ba173ee787444c289b5c7ee">  421</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART2_TX         (UDMA_PDMA_CH_MAIN0_UART2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga6794434af53e6bc2aae9d0dd48618ecb">  422</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART3_TX         (UDMA_PDMA_CH_MAIN0_UART3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gabf7c17eadc989553ef6001f71134a9b2">  423</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART4_TX         (UDMA_PDMA_CH_MAIN0_UART4_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gab1fccec3d4737d003e50b226bf68098c">  424</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART5_TX         (UDMA_PDMA_CH_MAIN0_UART5_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaffdb2edc8143099df42cc5baca3a291a">  425</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_UART6_TX         (UDMA_PDMA_CH_MAIN0_UART6_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> * PDMA MAIN0 MCASP TX Channels</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaab297fee1c3d78b770ffa245f9611517">  429</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCASP0_TX        (UDMA_PDMA_CH_MAIN0_MCASP0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga8919083ff3a2e0a91e5a71ec992ce3d4">  430</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCASP1_TX        (UDMA_PDMA_CH_MAIN0_MCASP1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga2285896ff3c444ccfb3a7e59f9da5a3e">  431</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN0_MCASP2_TX        (UDMA_PDMA_CH_MAIN0_MCASP2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> * PDMA MAIN1 MCSPI RX Channels</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gae3d7f9d97ba94609ef89c3d0499ce9e4">  447</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_RX    (0x4400U + 0U)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gabb0b50aa1bebdfe4c338735dc0f8c37f">  448</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_RX    (0x4400U + 1U)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga87a0e8aa17aec58052a1c90bae15b968">  449</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_RX    (0x4400U + 2U)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gafb68643f6494cdd43ae4b7cea0963aec">  450</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_RX    (0x4400U + 3U)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> * PDMA MAIN1 UART RX Channels</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga830a31647b078160cb02167252e9e997">  454</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_UART2_RX         (0x4400U + 4U)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaf1d1ede76b01610a912579c4787c2fb0">  455</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_UART3_RX         (0x4400U + 5U)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga61e2120b98dd77fcf3f363b5000d4002">  456</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_UART4_RX         (0x4400U + 6U)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga950d28bc18a0147ef06e238d09406194">  457</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_UART5_RX         (0x4400U + 7U)</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga10f634d108e07032f8f908558c270ec2">  458</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_UART6_RX         (0x4400U + 8U)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> * PDMA MAIN1 MCAN RX Channels</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga3e7afb443f9b2d47758dca6c5f106fbe">  462</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH0_RX     (0x4400U + 9U)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga76fe1bc740d3e751fbba9bd463bf9e98">  463</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH1_RX     (0x4400U + 10U)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga8aaddd9dc7c433d31e01e71a0dd88b05">  464</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH2_RX     (0x4400U + 11U)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gae1512f8596058a033b059637f3415b2e">  465</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH0_RX     (0x4400U + 12U)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga694ab7edd2cabd8c6272f40c973bb4e7">  466</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH1_RX     (0x4400U + 13U)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaad830570ba4bbce7fe9b2f172e98c3fb">  467</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH2_RX     (0x4400U + 14U)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * PDMA MAIN1 ADC RX Channels</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga0fe7a543107a95118b3bb7641704465b">  471</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_ADC0_CH0_RX      (0x4400U + 15U)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaa6fb008cfdf4366597d7d727a398f322">  472</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_ADC0_CH1_RX      (0x4400U + 16U)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> * PDMA MAIN1 MCSPI TX Channels</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gad8727ba3a99502dba6c2caf7a0b00e74">  488</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_TX    (UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga8721360f3a05f4ea576f29f8e0534dff">  489</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_TX    (UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga46d583be195b722a10523afca7a298e3">  490</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_TX    (UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga1ae45266684b9ce34f5eddfe6d032845">  491</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_TX    (UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> * PDMA MAIN1 UART TX Channels</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga0c586a72cacdb0d207afd92aaab2729f">  495</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_UART2_TX         (UDMA_PDMA_CH_MAIN1_UART2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga4baed3f4e72a6a79c8fe35e124e62175">  496</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_UART3_TX         (UDMA_PDMA_CH_MAIN1_UART3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaaa29b92784b80e43fabbff46602607ca">  497</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_UART4_TX         (UDMA_PDMA_CH_MAIN1_UART4_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga3b8aab8cac06cb843fad4c373be3493d">  498</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_UART5_TX         (UDMA_PDMA_CH_MAIN1_UART5_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gade9b18a5484fe8bd04c6a5880fe9da19">  499</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_UART6_TX         (UDMA_PDMA_CH_MAIN1_UART6_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> * PDMA MAIN1 MCAN TX Channels</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga0fdf33c939107aef7cc183434e5f7044">  503</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH0_TX     (UDMA_PDMA_CH_MAIN1_MCAN0_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga48f5e193ed1c5e9766a0190e1915cbe2">  504</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH1_TX     (UDMA_PDMA_CH_MAIN1_MCAN0_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga4014bf88ef7a8ddbc89508dae294783f">  505</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH2_TX     (UDMA_PDMA_CH_MAIN1_MCAN0_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga57845432e01853e70ea105dc2169ba49">  506</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH0_TX     (UDMA_PDMA_CH_MAIN1_MCAN1_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga0b0a9f660d94c6ca84a85182525cdbf5">  507</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH1_TX     (UDMA_PDMA_CH_MAIN1_MCAN1_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gabb57fb74380b0968d38d4b5db7c30c77">  508</a></span>&#160;<span class="preprocessor">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH2_TX     (UDMA_PDMA_CH_MAIN1_MCAN1_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/* Start of C7x events associated to CLEC that UDMA Driver will manage */</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gaf661ab58e393126d8aefc70becd88af7">  512</a></span>&#160;<span class="preprocessor">#define UDMA_C7X_CORE_INTR_OFFSET               (32U)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/* Number of C7x Events available for UDMA */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#gae29f58b1f00a6a88b1e4229b24f12b57">  514</a></span>&#160;<span class="preprocessor">#define UDMA_C7X_CORE_NUM_INTR                  (16)</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160; </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/* CLEC offset for VINT */</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__DRV__UDMA__SOC.html#ga25723089a605a7301df7de095398b009">  517</a></span>&#160;<span class="preprocessor">#define UDMA_VINT_CLEC_OFFSET                   (256U)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160; </div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/*                         Structure Declarations                             */</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160; </div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/* None */</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/*                          Function Declarations                             */</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="udma__soc_8h.html#aee9f1d338b97fac74bcd76c6c80bceb5">  536</a></span>&#160;uint32_t <a class="code" href="udma__soc_8h.html#aee9f1d338b97fac74bcd76c6c80bceb5">Udma_isCacheCoherent</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/*                       Static Function Definitions                          */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160; </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/* None */</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;}</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #ifndef UDMA_SOC_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="audma__soc_8h_html_aee9f1d338b97fac74bcd76c6c80bceb5"><div class="ttname"><a href="udma__soc_8h.html#aee9f1d338b97fac74bcd76c6c80bceb5">Udma_isCacheCoherent</a></div><div class="ttdeci">uint32_t Udma_isCacheCoherent(void)</div><div class="ttdoc">Returns TRUE if the memory is cache coherent.</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b96105ae3c289bf1d93d78eb9d8094bc.html">udma</a></li><li class="navelem"><a class="el" href="dir_2a59d27f5e0909adac90ddad54dec987.html">soc</a></li><li class="navelem"><a class="el" href="dir_f96820f7cd6f77acba3107ce37aa4f37.html">am62ax</a></li><li class="navelem"><a class="el" href="udma__soc_8h.html">udma_soc.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
