#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c11b00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c04e90 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1bd0dc0 .functor NOT 1, L_0x1c4db80, C4<0>, C4<0>, C4<0>;
L_0x1c4da00 .functor XOR 8, L_0x1c4d5a0, L_0x1c4d960, C4<00000000>, C4<00000000>;
L_0x1c4db10 .functor XOR 8, L_0x1c4da00, L_0x1c4da70, C4<00000000>, C4<00000000>;
v0x1c47730_0 .net "B3_next_dut", 0 0, L_0x1c4b5f0;  1 drivers
v0x1c477f0_0 .net "B3_next_ref", 0 0, L_0x1c48dc0;  1 drivers
v0x1c47890_0 .net "Count_next_dut", 0 0, L_0x1c4c920;  1 drivers
v0x1c47930_0 .net "Count_next_ref", 0 0, L_0x1c49ff0;  1 drivers
v0x1c479d0_0 .net "S1_next_dut", 0 0, L_0x1c4c4a0;  1 drivers
v0x1c47ac0_0 .net "S1_next_ref", 0 0, L_0x1c49b70;  1 drivers
v0x1c47b90_0 .net "S_next_dut", 0 0, L_0x1c4c230;  1 drivers
v0x1c47c60_0 .net "S_next_ref", 0 0, L_0x1c49920;  1 drivers
v0x1c47d30_0 .net "Wait_next_dut", 0 0, L_0x1c4d3f0;  1 drivers
v0x1c47e00_0 .net "Wait_next_ref", 0 0, L_0x1c4a580;  1 drivers
v0x1c47ed0_0 .net *"_ivl_10", 7 0, L_0x1c4da70;  1 drivers
v0x1c47f70_0 .net *"_ivl_12", 7 0, L_0x1c4db10;  1 drivers
v0x1c48010_0 .net *"_ivl_2", 7 0, L_0x1c4cbe0;  1 drivers
v0x1c480b0_0 .net *"_ivl_4", 7 0, L_0x1c4d5a0;  1 drivers
v0x1c48150_0 .net *"_ivl_6", 7 0, L_0x1c4d960;  1 drivers
v0x1c481f0_0 .net *"_ivl_8", 7 0, L_0x1c4da00;  1 drivers
v0x1c482b0_0 .net "ack", 0 0, v0x1c43ca0_0;  1 drivers
v0x1c48350_0 .var "clk", 0 0;
v0x1c48420_0 .net "counting_dut", 0 0, L_0x1c4af30;  1 drivers
v0x1c484f0_0 .net "counting_ref", 0 0, L_0x1c4a870;  1 drivers
v0x1c485c0_0 .net "d", 0 0, v0x1c43e00_0;  1 drivers
v0x1c48660_0 .net "done_counting", 0 0, v0x1c43ea0_0;  1 drivers
v0x1c48700_0 .net "done_dut", 0 0, L_0x1c4ae40;  1 drivers
v0x1c487d0_0 .net "done_ref", 0 0, L_0x1c4a780;  1 drivers
v0x1c488a0_0 .net "shift_ena_dut", 0 0, L_0x1c4b490;  1 drivers
v0x1c48970_0 .net "shift_ena_ref", 0 0, L_0x1c4ac80;  1 drivers
v0x1c48a40_0 .net "state", 9 0, v0x1c44100_0;  1 drivers
v0x1c48ae0_0 .var/2u "stats1", 607 0;
v0x1c48b80_0 .var/2u "strobe", 0 0;
v0x1c48c20_0 .net "tb_match", 0 0, L_0x1c4db80;  1 drivers
v0x1c48cf0_0 .net "tb_mismatch", 0 0, L_0x1bd0dc0;  1 drivers
LS_0x1c4cbe0_0_0 .concat [ 1 1 1 1], L_0x1c4ac80, L_0x1c4a870, L_0x1c4a780, L_0x1c4a580;
LS_0x1c4cbe0_0_4 .concat [ 1 1 1 1], L_0x1c49ff0, L_0x1c49b70, L_0x1c49920, L_0x1c48dc0;
L_0x1c4cbe0 .concat [ 4 4 0 0], LS_0x1c4cbe0_0_0, LS_0x1c4cbe0_0_4;
LS_0x1c4d5a0_0_0 .concat [ 1 1 1 1], L_0x1c4ac80, L_0x1c4a870, L_0x1c4a780, L_0x1c4a580;
LS_0x1c4d5a0_0_4 .concat [ 1 1 1 1], L_0x1c49ff0, L_0x1c49b70, L_0x1c49920, L_0x1c48dc0;
L_0x1c4d5a0 .concat [ 4 4 0 0], LS_0x1c4d5a0_0_0, LS_0x1c4d5a0_0_4;
LS_0x1c4d960_0_0 .concat [ 1 1 1 1], L_0x1c4b490, L_0x1c4af30, L_0x1c4ae40, L_0x1c4d3f0;
LS_0x1c4d960_0_4 .concat [ 1 1 1 1], L_0x1c4c920, L_0x1c4c4a0, L_0x1c4c230, L_0x1c4b5f0;
L_0x1c4d960 .concat [ 4 4 0 0], LS_0x1c4d960_0_0, LS_0x1c4d960_0_4;
LS_0x1c4da70_0_0 .concat [ 1 1 1 1], L_0x1c4ac80, L_0x1c4a870, L_0x1c4a780, L_0x1c4a580;
LS_0x1c4da70_0_4 .concat [ 1 1 1 1], L_0x1c49ff0, L_0x1c49b70, L_0x1c49920, L_0x1c48dc0;
L_0x1c4da70 .concat [ 4 4 0 0], LS_0x1c4da70_0_0, LS_0x1c4da70_0_4;
L_0x1c4db80 .cmp/eeq 8, L_0x1c4cbe0, L_0x1c4db10;
S_0x1c0f220 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1c04e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1be16b0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1be16f0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1be1730 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1be1770 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1be17b0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1be17f0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1be1830 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1be1870 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1be18b0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1be18f0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1be8660 .functor NOT 1, v0x1c43e00_0, C4<0>, C4<0>, C4<0>;
L_0x1bddce0 .functor AND 1, L_0x1c48eb0, L_0x1be8660, C4<1>, C4<1>;
L_0x1c130e0 .functor NOT 1, v0x1c43e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c13150 .functor AND 1, L_0x1c49010, L_0x1c130e0, C4<1>, C4<1>;
L_0x1c491b0 .functor OR 1, L_0x1bddce0, L_0x1c13150, C4<0>, C4<0>;
L_0x1c49390 .functor NOT 1, v0x1c43e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c49440 .functor AND 1, L_0x1c492c0, L_0x1c49390, C4<1>, C4<1>;
L_0x1c49550 .functor OR 1, L_0x1c491b0, L_0x1c49440, C4<0>, C4<0>;
L_0x1c49860 .functor AND 1, L_0x1c496b0, v0x1c43ca0_0, C4<1>, C4<1>;
L_0x1c49920 .functor OR 1, L_0x1c49550, L_0x1c49860, C4<0>, C4<0>;
L_0x1c49b70 .functor AND 1, L_0x1c49a90, v0x1c43e00_0, C4<1>, C4<1>;
L_0x1c49dc0 .functor NOT 1, v0x1c43ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1c49f30 .functor AND 1, L_0x1c49cd0, L_0x1c49dc0, C4<1>, C4<1>;
L_0x1c49ff0 .functor OR 1, L_0x1c49c30, L_0x1c49f30, C4<0>, C4<0>;
L_0x1c49ec0 .functor AND 1, L_0x1c4a1d0, v0x1c43ea0_0, C4<1>, C4<1>;
L_0x1c4a3c0 .functor NOT 1, v0x1c43ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4a4c0 .functor AND 1, L_0x1c4a2c0, L_0x1c4a3c0, C4<1>, C4<1>;
L_0x1c4a580 .functor OR 1, L_0x1c49ec0, L_0x1c4a4c0, C4<0>, C4<0>;
v0x1c13250_0 .net "B3_next", 0 0, L_0x1c48dc0;  alias, 1 drivers
v0x1bcf680_0 .net "Count_next", 0 0, L_0x1c49ff0;  alias, 1 drivers
v0x1bcf780_0 .net "S1_next", 0 0, L_0x1c49b70;  alias, 1 drivers
v0x1bd0f10_0 .net "S_next", 0 0, L_0x1c49920;  alias, 1 drivers
v0x1bd0fb0_0 .net "Wait_next", 0 0, L_0x1c4a580;  alias, 1 drivers
v0x1bd12a0_0 .net *"_ivl_10", 0 0, L_0x1c130e0;  1 drivers
v0x1c132f0_0 .net *"_ivl_12", 0 0, L_0x1c13150;  1 drivers
v0x1c41e80_0 .net *"_ivl_14", 0 0, L_0x1c491b0;  1 drivers
v0x1c41f60_0 .net *"_ivl_17", 0 0, L_0x1c492c0;  1 drivers
v0x1c42040_0 .net *"_ivl_18", 0 0, L_0x1c49390;  1 drivers
v0x1c42120_0 .net *"_ivl_20", 0 0, L_0x1c49440;  1 drivers
v0x1c42200_0 .net *"_ivl_22", 0 0, L_0x1c49550;  1 drivers
v0x1c422e0_0 .net *"_ivl_25", 0 0, L_0x1c496b0;  1 drivers
v0x1c423c0_0 .net *"_ivl_26", 0 0, L_0x1c49860;  1 drivers
v0x1c424a0_0 .net *"_ivl_3", 0 0, L_0x1c48eb0;  1 drivers
v0x1c42580_0 .net *"_ivl_31", 0 0, L_0x1c49a90;  1 drivers
v0x1c42660_0 .net *"_ivl_35", 0 0, L_0x1c49c30;  1 drivers
v0x1c42740_0 .net *"_ivl_37", 0 0, L_0x1c49cd0;  1 drivers
v0x1c42820_0 .net *"_ivl_38", 0 0, L_0x1c49dc0;  1 drivers
v0x1c42900_0 .net *"_ivl_4", 0 0, L_0x1be8660;  1 drivers
v0x1c429e0_0 .net *"_ivl_40", 0 0, L_0x1c49f30;  1 drivers
v0x1c42ac0_0 .net *"_ivl_45", 0 0, L_0x1c4a1d0;  1 drivers
v0x1c42ba0_0 .net *"_ivl_46", 0 0, L_0x1c49ec0;  1 drivers
v0x1c42c80_0 .net *"_ivl_49", 0 0, L_0x1c4a2c0;  1 drivers
v0x1c42d60_0 .net *"_ivl_50", 0 0, L_0x1c4a3c0;  1 drivers
v0x1c42e40_0 .net *"_ivl_52", 0 0, L_0x1c4a4c0;  1 drivers
v0x1c42f20_0 .net *"_ivl_6", 0 0, L_0x1bddce0;  1 drivers
v0x1c43000_0 .net *"_ivl_61", 3 0, L_0x1c4a9d0;  1 drivers
v0x1c430e0_0 .net *"_ivl_9", 0 0, L_0x1c49010;  1 drivers
v0x1c431c0_0 .net "ack", 0 0, v0x1c43ca0_0;  alias, 1 drivers
v0x1c43280_0 .net "counting", 0 0, L_0x1c4a870;  alias, 1 drivers
v0x1c43340_0 .net "d", 0 0, v0x1c43e00_0;  alias, 1 drivers
v0x1c43400_0 .net "done", 0 0, L_0x1c4a780;  alias, 1 drivers
v0x1c436d0_0 .net "done_counting", 0 0, v0x1c43ea0_0;  alias, 1 drivers
v0x1c43790_0 .net "shift_ena", 0 0, L_0x1c4ac80;  alias, 1 drivers
v0x1c43850_0 .net "state", 9 0, v0x1c44100_0;  alias, 1 drivers
L_0x1c48dc0 .part v0x1c44100_0, 6, 1;
L_0x1c48eb0 .part v0x1c44100_0, 0, 1;
L_0x1c49010 .part v0x1c44100_0, 1, 1;
L_0x1c492c0 .part v0x1c44100_0, 3, 1;
L_0x1c496b0 .part v0x1c44100_0, 9, 1;
L_0x1c49a90 .part v0x1c44100_0, 0, 1;
L_0x1c49c30 .part v0x1c44100_0, 7, 1;
L_0x1c49cd0 .part v0x1c44100_0, 8, 1;
L_0x1c4a1d0 .part v0x1c44100_0, 8, 1;
L_0x1c4a2c0 .part v0x1c44100_0, 9, 1;
L_0x1c4a780 .part v0x1c44100_0, 9, 1;
L_0x1c4a870 .part v0x1c44100_0, 8, 1;
L_0x1c4a9d0 .part v0x1c44100_0, 4, 4;
L_0x1c4ac80 .reduce/or L_0x1c4a9d0;
S_0x1c43ab0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1c04e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1c43ca0_0 .var "ack", 0 0;
v0x1c43d60_0 .net "clk", 0 0, v0x1c48350_0;  1 drivers
v0x1c43e00_0 .var "d", 0 0;
v0x1c43ea0_0 .var "done_counting", 0 0;
v0x1c43f70_0 .var/2u "fail_onehot", 0 0;
v0x1c44060_0 .var/2u "failed", 0 0;
v0x1c44100_0 .var "state", 9 0;
v0x1c441a0_0 .net "tb_match", 0 0, L_0x1c4db80;  alias, 1 drivers
E_0x1bddca0 .event posedge, v0x1c43d60_0;
E_0x1bdc9a0/0 .event negedge, v0x1c43d60_0;
E_0x1bdc9a0/1 .event posedge, v0x1c43d60_0;
E_0x1bdc9a0 .event/or E_0x1bdc9a0/0, E_0x1bdc9a0/1;
S_0x1c44300 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1c04e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1c44510 .param/l "B0" 1 4 21, +C4<00000000000000000000000000000100>;
P_0x1c44550 .param/l "B1" 1 4 22, +C4<00000000000000000000000000000101>;
P_0x1c44590 .param/l "B2" 1 4 23, +C4<00000000000000000000000000000110>;
P_0x1c445d0 .param/l "B3" 1 4 24, +C4<00000000000000000000000000000111>;
P_0x1c44610 .param/l "Count" 1 4 25, +C4<00000000000000000000000000001000>;
P_0x1c44650 .param/l "S" 1 4 17, +C4<00000000000000000000000000000000>;
P_0x1c44690 .param/l "S1" 1 4 18, +C4<00000000000000000000000000000001>;
P_0x1c446d0 .param/l "S11" 1 4 19, +C4<00000000000000000000000000000010>;
P_0x1c44710 .param/l "S110" 1 4 20, +C4<00000000000000000000000000000011>;
P_0x1c44750 .param/l "Wait" 1 4 26, +C4<00000000000000000000000000001001>;
L_0x1c4a960 .functor OR 1, L_0x1c4b020, L_0x1c4b0c0, C4<0>, C4<0>;
L_0x1c4b2a0 .functor OR 1, L_0x1c4a960, L_0x1c4b200, C4<0>, C4<0>;
L_0x1c4b490 .functor OR 1, L_0x1c4b2a0, L_0x1c4b3b0, C4<0>, C4<0>;
L_0x1c4b7d0 .functor NOT 1, v0x1c43e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c4b840 .functor AND 1, L_0x1c4b6e0, L_0x1c4b7d0, C4<1>, C4<1>;
L_0x1c4b9f0 .functor NOT 1, v0x1c43e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c4baa0 .functor AND 1, L_0x1c4b950, L_0x1c4b9f0, C4<1>, C4<1>;
L_0x1c4bbb0 .functor OR 1, L_0x1c4b840, L_0x1c4baa0, C4<0>, C4<0>;
L_0x1c4be10 .functor NOT 1, v0x1c43e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c4be80 .functor AND 1, L_0x1c4bd10, L_0x1c4be10, C4<1>, C4<1>;
L_0x1c4bfa0 .functor OR 1, L_0x1c4bbb0, L_0x1c4be80, C4<0>, C4<0>;
L_0x1c4c100 .functor AND 1, L_0x1c4c060, v0x1c43ca0_0, C4<1>, C4<1>;
L_0x1c4c230 .functor OR 1, L_0x1c4bfa0, L_0x1c4c100, C4<0>, C4<0>;
L_0x1c4c4a0 .functor AND 1, L_0x1c4c390, v0x1c43e00_0, C4<1>, C4<1>;
L_0x1c4c430 .functor NOT 1, v0x1c43ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4c1c0 .functor AND 1, L_0x1c4c6d0, L_0x1c4c430, C4<1>, C4<1>;
L_0x1c4c920 .functor OR 1, L_0x1c4c630, L_0x1c4c1c0, C4<0>, C4<0>;
L_0x1c4cb20 .functor AND 1, L_0x1c4ca80, v0x1c43ea0_0, C4<1>, C4<1>;
L_0x1c4d1c0 .functor NOT 1, v0x1c43ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4d230 .functor AND 1, L_0x1c4cc80, L_0x1c4d1c0, C4<1>, C4<1>;
L_0x1c4d3f0 .functor OR 1, L_0x1c4cb20, L_0x1c4d230, C4<0>, C4<0>;
v0x1c44e30_0 .net "B3_next", 0 0, L_0x1c4b5f0;  alias, 1 drivers
v0x1c44ef0_0 .net "Count_next", 0 0, L_0x1c4c920;  alias, 1 drivers
v0x1c44fb0_0 .net "S1_next", 0 0, L_0x1c4c4a0;  alias, 1 drivers
v0x1c45080_0 .net "S_next", 0 0, L_0x1c4c230;  alias, 1 drivers
v0x1c45140_0 .net "Wait_next", 0 0, L_0x1c4d3f0;  alias, 1 drivers
v0x1c45250_0 .net *"_ivl_11", 0 0, L_0x1c4b200;  1 drivers
v0x1c45330_0 .net *"_ivl_12", 0 0, L_0x1c4b2a0;  1 drivers
v0x1c45410_0 .net *"_ivl_15", 0 0, L_0x1c4b3b0;  1 drivers
v0x1c454f0_0 .net *"_ivl_21", 0 0, L_0x1c4b6e0;  1 drivers
v0x1c455d0_0 .net *"_ivl_22", 0 0, L_0x1c4b7d0;  1 drivers
v0x1c456b0_0 .net *"_ivl_24", 0 0, L_0x1c4b840;  1 drivers
v0x1c45790_0 .net *"_ivl_27", 0 0, L_0x1c4b950;  1 drivers
v0x1c45870_0 .net *"_ivl_28", 0 0, L_0x1c4b9f0;  1 drivers
v0x1c45950_0 .net *"_ivl_30", 0 0, L_0x1c4baa0;  1 drivers
v0x1c45a30_0 .net *"_ivl_32", 0 0, L_0x1c4bbb0;  1 drivers
v0x1c45b10_0 .net *"_ivl_35", 0 0, L_0x1c4bd10;  1 drivers
v0x1c45bf0_0 .net *"_ivl_36", 0 0, L_0x1c4be10;  1 drivers
v0x1c45cd0_0 .net *"_ivl_38", 0 0, L_0x1c4be80;  1 drivers
v0x1c45db0_0 .net *"_ivl_40", 0 0, L_0x1c4bfa0;  1 drivers
v0x1c45e90_0 .net *"_ivl_43", 0 0, L_0x1c4c060;  1 drivers
v0x1c45f70_0 .net *"_ivl_44", 0 0, L_0x1c4c100;  1 drivers
v0x1c46050_0 .net *"_ivl_49", 0 0, L_0x1c4c390;  1 drivers
v0x1c46130_0 .net *"_ivl_5", 0 0, L_0x1c4b020;  1 drivers
v0x1c46210_0 .net *"_ivl_53", 0 0, L_0x1c4c630;  1 drivers
v0x1c462f0_0 .net *"_ivl_55", 0 0, L_0x1c4c6d0;  1 drivers
v0x1c463d0_0 .net *"_ivl_56", 0 0, L_0x1c4c430;  1 drivers
v0x1c464b0_0 .net *"_ivl_58", 0 0, L_0x1c4c1c0;  1 drivers
v0x1c46590_0 .net *"_ivl_63", 0 0, L_0x1c4ca80;  1 drivers
v0x1c46670_0 .net *"_ivl_64", 0 0, L_0x1c4cb20;  1 drivers
v0x1c46750_0 .net *"_ivl_67", 0 0, L_0x1c4cc80;  1 drivers
v0x1c46830_0 .net *"_ivl_68", 0 0, L_0x1c4d1c0;  1 drivers
v0x1c46910_0 .net *"_ivl_7", 0 0, L_0x1c4b0c0;  1 drivers
v0x1c469f0_0 .net *"_ivl_70", 0 0, L_0x1c4d230;  1 drivers
v0x1c46ce0_0 .net *"_ivl_8", 0 0, L_0x1c4a960;  1 drivers
v0x1c46dc0_0 .net "ack", 0 0, v0x1c43ca0_0;  alias, 1 drivers
v0x1c46e60_0 .net "counting", 0 0, L_0x1c4af30;  alias, 1 drivers
v0x1c46f20_0 .net "d", 0 0, v0x1c43e00_0;  alias, 1 drivers
v0x1c47010_0 .net "done", 0 0, L_0x1c4ae40;  alias, 1 drivers
v0x1c470d0_0 .net "done_counting", 0 0, v0x1c43ea0_0;  alias, 1 drivers
v0x1c471c0_0 .net "shift_ena", 0 0, L_0x1c4b490;  alias, 1 drivers
v0x1c47280_0 .net "state", 9 0, v0x1c44100_0;  alias, 1 drivers
L_0x1c4ae40 .part v0x1c44100_0, 9, 1;
L_0x1c4af30 .part v0x1c44100_0, 8, 1;
L_0x1c4b020 .part v0x1c44100_0, 7, 1;
L_0x1c4b0c0 .part v0x1c44100_0, 6, 1;
L_0x1c4b200 .part v0x1c44100_0, 5, 1;
L_0x1c4b3b0 .part v0x1c44100_0, 4, 1;
L_0x1c4b5f0 .part v0x1c44100_0, 6, 1;
L_0x1c4b6e0 .part v0x1c44100_0, 0, 1;
L_0x1c4b950 .part v0x1c44100_0, 1, 1;
L_0x1c4bd10 .part v0x1c44100_0, 3, 1;
L_0x1c4c060 .part v0x1c44100_0, 9, 1;
L_0x1c4c390 .part v0x1c44100_0, 0, 1;
L_0x1c4c630 .part v0x1c44100_0, 7, 1;
L_0x1c4c6d0 .part v0x1c44100_0, 8, 1;
L_0x1c4ca80 .part v0x1c44100_0, 8, 1;
L_0x1c4cc80 .part v0x1c44100_0, 9, 1;
S_0x1c47510 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1c04e90;
 .timescale -12 -12;
E_0x1bdc3a0 .event anyedge, v0x1c48b80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c48b80_0;
    %nor/r;
    %assign/vec4 v0x1c48b80_0, 0;
    %wait E_0x1bdc3a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c43ab0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c44060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c43f70_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1c43ab0;
T_2 ;
    %wait E_0x1bdc9a0;
    %load/vec4 v0x1c441a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c44060_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1c43ab0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1c43ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c43ea0_0, 0;
    %assign/vec4 v0x1c43e00_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1c44100_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bdc9a0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1c43ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1c43ea0_0, 0, 1;
    %store/vec4 v0x1c43e00_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1c44100_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1bddca0;
    %load/vec4 v0x1c44060_0;
    %assign/vec4 v0x1c43f70_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bdc9a0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1c43ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1c43ea0_0, 0, 1;
    %store/vec4 v0x1c43e00_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1c44100_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1bddca0;
    %load/vec4 v0x1c43f70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1c44060_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c04e90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c48350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c48b80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c04e90;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c48350_0;
    %inv;
    %store/vec4 v0x1c48350_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c04e90;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c43d60_0, v0x1c48cf0_0, v0x1c485c0_0, v0x1c48660_0, v0x1c482b0_0, v0x1c48a40_0, v0x1c477f0_0, v0x1c47730_0, v0x1c47c60_0, v0x1c47b90_0, v0x1c47ac0_0, v0x1c479d0_0, v0x1c47930_0, v0x1c47890_0, v0x1c47e00_0, v0x1c47d30_0, v0x1c487d0_0, v0x1c48700_0, v0x1c484f0_0, v0x1c48420_0, v0x1c48970_0, v0x1c488a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c04e90;
T_7 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c04e90;
T_8 ;
    %wait E_0x1bdc9a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c48ae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
    %load/vec4 v0x1c48c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c48ae0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c477f0_0;
    %load/vec4 v0x1c477f0_0;
    %load/vec4 v0x1c47730_0;
    %xor;
    %load/vec4 v0x1c477f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1c47c60_0;
    %load/vec4 v0x1c47c60_0;
    %load/vec4 v0x1c47b90_0;
    %xor;
    %load/vec4 v0x1c47c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1c47ac0_0;
    %load/vec4 v0x1c47ac0_0;
    %load/vec4 v0x1c479d0_0;
    %xor;
    %load/vec4 v0x1c47ac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1c47930_0;
    %load/vec4 v0x1c47930_0;
    %load/vec4 v0x1c47890_0;
    %xor;
    %load/vec4 v0x1c47930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1c47e00_0;
    %load/vec4 v0x1c47e00_0;
    %load/vec4 v0x1c47d30_0;
    %xor;
    %load/vec4 v0x1c47e00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1c487d0_0;
    %load/vec4 v0x1c487d0_0;
    %load/vec4 v0x1c48700_0;
    %xor;
    %load/vec4 v0x1c487d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1c484f0_0;
    %load/vec4 v0x1c484f0_0;
    %load/vec4 v0x1c48420_0;
    %xor;
    %load/vec4 v0x1c484f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1c48970_0;
    %load/vec4 v0x1c48970_0;
    %load/vec4 v0x1c488a0_0;
    %xor;
    %load/vec4 v0x1c48970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1c48ae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c48ae0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/review2015_fsmonehot/iter0/response41/top_module.sv";
