Agarwal, N., Krishna, T., Peh, L.-S., and Jha, N. K. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 33--42.
Akesson, B. 2010. Predictable and composable system-on-chip memory controllers. Ph.D. thesis, Department of Electrical Engineering, Eindhoven University of Technology.
Benny Akesson , Kees Goossens , Markus Ringhofer, Predator: a predictable SDRAM memory controller, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289877]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Ramazan Bitirgen , Engin Ipek , Jose F. Martinez, Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.318-329, November 08-12, 2008[doi>10.1109/MICRO.2008.4771801]
Tobias Bjerregaard , Jens Sparso, A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.1226-1231, March 07-11, 2005[doi>10.1109/DATE.2005.36]
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.105-128, February 2004[doi>10.1016/j.sysarc.2003.07.004]
Francisco J. Cazorla , Peter M.W. Knijnenburg , Rizos Sakellariou , Enrique Fernández , Alex Ramirez , Mateo Valero, Predictable performance in SMT processors, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977152]
Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Application-aware prioritization mechanisms for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669150]
James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, ACM SIGARCH Computer Architecture News, v.34 n.2, p.78-88, May 2006[doi>10.1145/1150019.1136493]
Eiman Ebrahimi , Chang Joo Lee , Onur Mutlu , Yale N. Patt, Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736058]
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
Boris Grot , Joel Hestness , Stephen W. Keckler , Onur Mutlu, Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000112]
Boris Grot , Stephen W. Keckler , Onur Mutlu, Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669149]
Fei Guo , Yan Solihin , Li Zhao , Ravishankar Iyer, A Framework for Providing Quality of Service in Chip Multi-Processors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.343-355, December 01-05, 2007[doi>10.1109/MICRO.2007.6]
Andreas Hansson , Kees Goossens , Marco Bekooij , Jos Huisken, CoMPSoC: A template for composable and predictable multi-processor system on chips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-24, January 2009[doi>10.1145/1455229.1455231]
Intel Corporation. 2009. Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2. http://www.intel.com/Assets/PDF/manual/253669.pdf.
Engin Ipek , Onur Mutlu , José F. Martínez , Rich Caruana, Self-Optimizing Memory Controllers: A Reinforcement Learning Approach, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.39-50, June 21-25, 2008[doi>10.1109/ISCA.2008.21]
Ravi Iyer , Li Zhao , Fei Guo , Ramesh Illikkal , Srihari Makineni , Don Newell , Yan Solihin , Lisa Hsu , Steve Reinhardt, QoS policies and architecture for cache/memory in CMP platforms, Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 12-16, 2007, San Diego, California, USA[doi>10.1145/1254882.1254886]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Seongbeom Kim , Dhruba Chandra , Yan Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.111-122, September 29-October 03, 2004[doi>10.1109/PACT.2004.15]
Kim, Y., Han, D., Mutlu, O., and Harchol-Balter, M. 2010a. Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Proceedings of the 16th International Symposium on High-Performance Computer Architecture. 1--12.
Yoongu Kim , Michael Papamichael , Onur Mutlu , Mor Harchol-Balter, Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.65-76, December 04-08, 2010[doi>10.1109/MICRO.2010.51]
Benjamin C. Kuo , Farid Golnaraghi, Automatic Control Systems, John Wiley & Sons, Inc., New York, NY, 2002
Jae W. Lee , Man Cheuk Ng , Krste Asanovic, Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.89-100, June 21-25, 2008[doi>10.1109/ISCA.2008.31]
Bin Li , Li Zhao , Ravi Iyer , Li-Shiuan Peh , Michael Leddige , Michael Espig , Seung Eun Lee , Donald Newell, CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs, Journal of Parallel and Distributed Computing, v.71 n.5, p.700-713, May, 2011[doi>10.1016/j.jpdc.2010.10.013]
Mikael Millberg , Erland Nilsson , Rikard Thid , Axel Jantsch, Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20890, February 16-20, 2004
Jaideep Moses , Ramesh Illikkal , Ravi Iyer , Ram Huggahalli , Don Newell, ASPEN: Towards Effective Simulation of Threads and Engines in Evolving Platforms, Proceedings of the The IEEE Computer Society's 12th Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, p.51-58, October 04-08, 2004
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Kyle J. Nesbit , Miquel Moreto , Francisco J. Cazorla , Alex Ramirez , Mateo Valero , James E. Smith, Multicore Resource Management, IEEE Micro, v.28 n.3, p.6-16, May 2008[doi>10.1109/MM.2008.43]
Kyle J. Nesbit , Nidhi Aggarwal , James Laudon , James E. Smith, Fair Queuing Memory Systems, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.208-222, December 09-13, 2006[doi>10.1109/MICRO.2006.24]
Kyle J. Nesbit , James Laudon , James E. Smith, Virtual private caches, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250671]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Nauman Rafique , Won-Taek Lim , Mithuna Thottethodi, Architectural support for operating system-driven CMP cache management, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152160]
SAP America Inc. 2008. SAP standard benchmarks. http://www.sap.com/solutions/benchmark/index.epx.
Akbar Sharifi , Shekhar Srikantaiah , Asit K. Mishra , Mahmut Kandemir , Chita R. Das, METE: meeting end-to-end QoS in multicores through system-wide resource management, ACM SIGMETRICS Performance Evaluation Review, v.39 n.1, June 2011[doi>10.1145/2007116.2007119]
Kevin Skadron , Tarek Abdelzaher , Mircea R. Stan, Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.17, February 02-06, 2002
Shekhar Srikantaiah , Mahmut Kandemir , Qian Wang, SHARP control: controlled shared cache management in chip multiprocessors, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669177]
Standard Performance Evaluation Corporation. 2004. SPECjAppServer java application server benchmark. http://www.spec.org/jAppServer.
Standard Performance Evaluation Corporation 2005. SPECjbb2005. http://www.spec.org/jbb2005.
Standard Performance Evaluation Corporation 2006. SPECCPU2006. http://www.spec.org/cup2006.
G. Edward Suh , Srinivas Devadas , Larry Rudolph, Analytical cache models with applications to cache partitioning, Proceedings of the 15th international conference on Supercomputing, p.1-12, June 2001, Sorrento, Italy[doi>10.1145/377792.377797]
Jinho Suh , Michel Dubois, Dynamic MIPS rate stabilization in out-of-order processors, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555763]
TPC. 2009. TPC-C design document. http://www.tpc.org/tpcc.
Ankush Varma , Brinda Ganesh , Mainak Sen , Suchismita Roy Choudhury , Lakshmi Srinivasan , Bruce Jacob, A control-theoretic approach to dynamic voltage scheduling, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951744]
Wolf-Dietrich Weber , Joe Chou , Ian Swarbrick , Drew Wingard, A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips, Proceedings of the conference on Design, Automation and Test in Europe, p.1232-1237, March 07-11, 2005[doi>10.1109/DATE.2005.33]
Carole-Jean Wu , Margaret Martonosi, Adaptive timekeeping replacement: Fine-grained capacity management for shared CMP caches, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.1, p.1-26, April 2011[doi>10.1145/1952998.1953001]
Qiang Wu , Philo Juang , Margaret Martonosi , Li-Shiuan Peh , Douglas W. Clark, Formal Control Techniques for Power-Performance Management, IEEE Micro, v.25 n.5, p.52-62, September 2005[doi>10.1109/MM.2005.87]
Thomas Y. Yeh , Glenn Reinman, Fast and fair: data-stream quality of service, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086328]
