{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1768956787614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768956787614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 01:53:07 2026 " "Processing started: Wed Jan 21 01:53:07 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768956787614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1768956787614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalLock -c DigitalLock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalLock -c DigitalLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1768956787614 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1768956788520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalLock-rtl " "Found design unit 1: DigitalLock-rtl" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789323 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock " "Found entity 1: DigitalLock" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_cpu_instruction_master_translator-rtl " "Found design unit 1: digitallock_cpu_instruction_master_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789339 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_cpu_instruction_master_translator " "Found entity 1: digitallock_cpu_instruction_master_translator" {  } { { "DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_cpu_data_master_translator-rtl " "Found design unit 1: digitallock_cpu_data_master_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789339 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_cpu_data_master_translator " "Found entity 1: digitallock_cpu_data_master_translator" {  } { { "DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: digitallock_cpu_jtag_debug_module_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789339 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_cpu_jtag_debug_module_translator " "Found entity 1: digitallock_cpu_jtag_debug_module_translator" {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_in_ram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_in_ram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_in_ram_s1_translator-rtl " "Found design unit 1: digitallock_in_ram_s1_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789355 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_in_ram_s1_translator " "Found entity 1: digitallock_in_ram_s1_translator" {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: digitallock_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789355 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: digitallock_jtag_uart_avalon_jtag_slave_translator" {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_hex_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_hex_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_hex_s1_translator-rtl " "Found design unit 1: digitallock_hex_s1_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789355 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_hex_s1_translator " "Found entity 1: digitallock_hex_s1_translator" {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_key_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_key_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_key_s1_translator-rtl " "Found design unit 1: digitallock_key_s1_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789371 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_key_s1_translator " "Found entity 1: digitallock_key_s1_translator" {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_timer_s1_translator-rtl " "Found design unit 1: digitallock_timer_s1_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789371 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_timer_s1_translator " "Found entity 1: digitallock_timer_s1_translator" {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_sysid_control_slave_translator-rtl " "Found design unit 1: digitallock_sysid_control_slave_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789371 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_sysid_control_slave_translator " "Found entity 1: digitallock_sysid_control_slave_translator" {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_irq_mapper " "Found entity 1: DigitalLock_irq_mapper" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_irq_mapper.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789386 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_rsp_xbar_mux_001 " "Found entity 1: DigitalLock_rsp_xbar_mux_001" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_rsp_xbar_mux " "Found entity 1: DigitalLock_rsp_xbar_mux" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_rsp_xbar_demux_002 " "Found entity 1: DigitalLock_rsp_xbar_demux_002" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_demux_002.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_cmd_xbar_mux " "Found entity 1: DigitalLock_cmd_xbar_mux" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_mux.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_cmd_xbar_demux_001 " "Found entity 1: DigitalLock_cmd_xbar_demux_001" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_demux_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_cmd_xbar_demux " "Found entity 1: DigitalLock_cmd_xbar_demux" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_demux.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DigitalLock/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DigitalLock/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DigitalLock_id_router_002.sv(48) " "Verilog HDL Declaration information at DigitalLock_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768956789444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DigitalLock_id_router_002.sv(49) " "Verilog HDL Declaration information at DigitalLock_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768956789444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_id_router_002_default_decode " "Found entity 1: DigitalLock_id_router_002_default_decode" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789446 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_id_router_002 " "Found entity 2: DigitalLock_id_router_002" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DigitalLock_id_router.sv(48) " "Verilog HDL Declaration information at DigitalLock_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768956789454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DigitalLock_id_router.sv(49) " "Verilog HDL Declaration information at DigitalLock_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768956789454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_id_router_default_decode " "Found entity 1: DigitalLock_id_router_default_decode" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789454 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_id_router " "Found entity 2: DigitalLock_id_router" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DigitalLock_addr_router_001.sv(48) " "Verilog HDL Declaration information at DigitalLock_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768956789460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DigitalLock_addr_router_001.sv(49) " "Verilog HDL Declaration information at DigitalLock_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768956789460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_addr_router_001_default_decode " "Found entity 1: DigitalLock_addr_router_001_default_decode" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789462 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_addr_router_001 " "Found entity 2: DigitalLock_addr_router_001" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DigitalLock_addr_router.sv(48) " "Verilog HDL Declaration information at DigitalLock_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768956789469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DigitalLock_addr_router.sv(49) " "Verilog HDL Declaration information at DigitalLock_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768956789471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_addr_router_default_decode " "Found entity 1: DigitalLock_addr_router_default_decode" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789471 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_addr_router " "Found entity 2: DigitalLock_addr_router" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DigitalLock/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_sysid " "Found entity 1: DigitalLock_sysid" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_sysid.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_TIMER " "Found entity 1: DigitalLock_TIMER" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_TIMER.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_SW " "Found entity 1: DigitalLock_SW" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_SW.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_key.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_KEY " "Found entity 1: DigitalLock_KEY" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_KEY.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_LEDR " "Found entity 1: DigitalLock_LEDR" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_LEDR.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_LEDR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_LEDG " "Found entity 1: DigitalLock_LEDG" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_LEDG.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_LEDG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_HEX " "Found entity 1: DigitalLock_HEX" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_HEX.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_HEX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file digitallock/synthesis/submodules/digitallock_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_JTAG_UART_sim_scfifo_w " "Found entity 1: DigitalLock_JTAG_UART_sim_scfifo_w" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789581 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_JTAG_UART_scfifo_w " "Found entity 2: DigitalLock_JTAG_UART_scfifo_w" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789581 ""} { "Info" "ISGN_ENTITY_NAME" "3 DigitalLock_JTAG_UART_sim_scfifo_r " "Found entity 3: DigitalLock_JTAG_UART_sim_scfifo_r" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789581 ""} { "Info" "ISGN_ENTITY_NAME" "4 DigitalLock_JTAG_UART_scfifo_r " "Found entity 4: DigitalLock_JTAG_UART_scfifo_r" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789581 ""} { "Info" "ISGN_ENTITY_NAME" "5 DigitalLock_JTAG_UART " "Found entity 5: DigitalLock_JTAG_UART" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_in_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_in_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_IN_RAM " "Found entity 1: DigitalLock_IN_RAM" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_IN_RAM.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_IN_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file digitallock/synthesis/submodules/digitallock_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_register_bank_a_module " "Found entity 1: DigitalLock_CPU_register_bank_a_module" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_CPU_register_bank_b_module " "Found entity 2: DigitalLock_CPU_register_bank_b_module" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "3 DigitalLock_CPU_nios2_oci_debug " "Found entity 3: DigitalLock_CPU_nios2_oci_debug" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "4 DigitalLock_CPU_ociram_sp_ram_module " "Found entity 4: DigitalLock_CPU_ociram_sp_ram_module" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "5 DigitalLock_CPU_nios2_ocimem " "Found entity 5: DigitalLock_CPU_nios2_ocimem" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "6 DigitalLock_CPU_nios2_avalon_reg " "Found entity 6: DigitalLock_CPU_nios2_avalon_reg" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "7 DigitalLock_CPU_nios2_oci_break " "Found entity 7: DigitalLock_CPU_nios2_oci_break" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "8 DigitalLock_CPU_nios2_oci_xbrk " "Found entity 8: DigitalLock_CPU_nios2_oci_xbrk" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "9 DigitalLock_CPU_nios2_oci_dbrk " "Found entity 9: DigitalLock_CPU_nios2_oci_dbrk" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "10 DigitalLock_CPU_nios2_oci_itrace " "Found entity 10: DigitalLock_CPU_nios2_oci_itrace" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "11 DigitalLock_CPU_nios2_oci_td_mode " "Found entity 11: DigitalLock_CPU_nios2_oci_td_mode" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "12 DigitalLock_CPU_nios2_oci_dtrace " "Found entity 12: DigitalLock_CPU_nios2_oci_dtrace" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "13 DigitalLock_CPU_nios2_oci_compute_tm_count " "Found entity 13: DigitalLock_CPU_nios2_oci_compute_tm_count" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "14 DigitalLock_CPU_nios2_oci_fifowp_inc " "Found entity 14: DigitalLock_CPU_nios2_oci_fifowp_inc" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "15 DigitalLock_CPU_nios2_oci_fifocount_inc " "Found entity 15: DigitalLock_CPU_nios2_oci_fifocount_inc" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "16 DigitalLock_CPU_nios2_oci_fifo " "Found entity 16: DigitalLock_CPU_nios2_oci_fifo" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "17 DigitalLock_CPU_nios2_oci_pib " "Found entity 17: DigitalLock_CPU_nios2_oci_pib" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "18 DigitalLock_CPU_nios2_oci_im " "Found entity 18: DigitalLock_CPU_nios2_oci_im" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "19 DigitalLock_CPU_nios2_performance_monitors " "Found entity 19: DigitalLock_CPU_nios2_performance_monitors" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "20 DigitalLock_CPU_nios2_oci " "Found entity 20: DigitalLock_CPU_nios2_oci" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""} { "Info" "ISGN_ENTITY_NAME" "21 DigitalLock_CPU " "Found entity 21: DigitalLock_CPU" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_jtag_debug_module_sysclk " "Found entity 1: DigitalLock_CPU_jtag_debug_module_sysclk" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_jtag_debug_module_tck " "Found entity 1: DigitalLock_CPU_jtag_debug_module_tck" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_tck.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_jtag_debug_module_wrapper " "Found entity 1: DigitalLock_CPU_jtag_debug_module_wrapper" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_oci_test_bench " "Found entity 1: DigitalLock_CPU_oci_test_bench" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_oci_test_bench.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_test_bench " "Found entity 1: DigitalLock_CPU_test_bench" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_test_bench.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956789640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956789640 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DigitalLock_CPU.v(1567) " "Verilog HDL or VHDL warning at DigitalLock_CPU.v(1567): conditional expression evaluates to a constant" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1768956789694 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DigitalLock_CPU.v(1569) " "Verilog HDL or VHDL warning at DigitalLock_CPU.v(1569): conditional expression evaluates to a constant" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1768956789694 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DigitalLock_CPU.v(1725) " "Verilog HDL or VHDL warning at DigitalLock_CPU.v(1725): conditional expression evaluates to a constant" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1768956789694 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DigitalLock_CPU.v(2553) " "Verilog HDL or VHDL warning at DigitalLock_CPU.v(2553): conditional expression evaluates to a constant" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1768956789696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalLock " "Elaborating entity \"DigitalLock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1768956789910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU DigitalLock_CPU:cpu " "Elaborating entity \"DigitalLock_CPU\" for hierarchy \"DigitalLock_CPU:cpu\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "cpu" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_test_bench DigitalLock_CPU:cpu\|DigitalLock_CPU_test_bench:the_DigitalLock_CPU_test_bench " "Elaborating entity \"DigitalLock_CPU_test_bench\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_test_bench:the_DigitalLock_CPU_test_bench\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_test_bench" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_register_bank_a_module DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_a_module:DigitalLock_CPU_register_bank_a " "Elaborating entity \"DigitalLock_CPU_register_bank_a_module\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_a_module:DigitalLock_CPU_register_bank_a\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "DigitalLock_CPU_register_bank_a" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_a_module:DigitalLock_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_a_module:DigitalLock_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_altsyncram" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_a_module:DigitalLock_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_a_module:DigitalLock_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_a_module:DigitalLock_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_a_module:DigitalLock_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DigitalLock_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"DigitalLock_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790751 ""}  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768956790751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mdg1 " "Found entity 1: altsyncram_mdg1" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/altsyncram_mdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956790912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956790912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mdg1 DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_a_module:DigitalLock_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mdg1:auto_generated " "Elaborating entity \"altsyncram_mdg1\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_a_module:DigitalLock_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956790912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_register_bank_b_module DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_b_module:DigitalLock_CPU_register_bank_b " "Elaborating entity \"DigitalLock_CPU_register_bank_b_module\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_b_module:DigitalLock_CPU_register_bank_b\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "DigitalLock_CPU_register_bank_b" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_b_module:DigitalLock_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_b_module:DigitalLock_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_altsyncram" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_b_module:DigitalLock_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_b_module:DigitalLock_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_b_module:DigitalLock_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_b_module:DigitalLock_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DigitalLock_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"DigitalLock_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791036 ""}  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768956791036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndg1 " "Found entity 1: altsyncram_ndg1" {  } { { "db/altsyncram_ndg1.tdf" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/altsyncram_ndg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956791132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956791132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndg1 DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_b_module:DigitalLock_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ndg1:auto_generated " "Elaborating entity \"altsyncram_ndg1\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_register_bank_b_module:DigitalLock_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ndg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci " "Elaborating entity \"DigitalLock_CPU_nios2_oci\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_oci" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_debug DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug " "Elaborating entity \"DigitalLock_CPU_nios2_oci_debug\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_oci_debug" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_altera_std_synchronizer" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768956791294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791294 ""}  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768956791294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_ocimem DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem " "Elaborating entity \"DigitalLock_CPU_nios2_ocimem\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_ocimem" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_ociram_sp_ram_module DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem\|DigitalLock_CPU_ociram_sp_ram_module:DigitalLock_CPU_ociram_sp_ram " "Elaborating entity \"DigitalLock_CPU_ociram_sp_ram_module\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem\|DigitalLock_CPU_ociram_sp_ram_module:DigitalLock_CPU_ociram_sp_ram\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "DigitalLock_CPU_ociram_sp_ram" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem\|DigitalLock_CPU_ociram_sp_ram_module:DigitalLock_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem\|DigitalLock_CPU_ociram_sp_ram_module:DigitalLock_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_altsyncram" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem\|DigitalLock_CPU_ociram_sp_ram_module:DigitalLock_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem\|DigitalLock_CPU_ociram_sp_ram_module:DigitalLock_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768956791322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem\|DigitalLock_CPU_ociram_sp_ram_module:DigitalLock_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem\|DigitalLock_CPU_ociram_sp_ram_module:DigitalLock_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DigitalLock_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"DigitalLock_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791322 ""}  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768956791322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qq71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qq71 " "Found entity 1: altsyncram_qq71" {  } { { "db/altsyncram_qq71.tdf" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/altsyncram_qq71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956791433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956791433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qq71 DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem\|DigitalLock_CPU_ociram_sp_ram_module:DigitalLock_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qq71:auto_generated " "Elaborating entity \"altsyncram_qq71\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_ocimem:the_DigitalLock_CPU_nios2_ocimem\|DigitalLock_CPU_ociram_sp_ram_module:DigitalLock_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qq71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_avalon_reg DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_avalon_reg:the_DigitalLock_CPU_nios2_avalon_reg " "Elaborating entity \"DigitalLock_CPU_nios2_avalon_reg\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_avalon_reg:the_DigitalLock_CPU_nios2_avalon_reg\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_avalon_reg" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_break DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_break:the_DigitalLock_CPU_nios2_oci_break " "Elaborating entity \"DigitalLock_CPU_nios2_oci_break\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_break:the_DigitalLock_CPU_nios2_oci_break\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_oci_break" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_xbrk DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_xbrk:the_DigitalLock_CPU_nios2_oci_xbrk " "Elaborating entity \"DigitalLock_CPU_nios2_oci_xbrk\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_xbrk:the_DigitalLock_CPU_nios2_oci_xbrk\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_oci_xbrk" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_dbrk DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_dbrk:the_DigitalLock_CPU_nios2_oci_dbrk " "Elaborating entity \"DigitalLock_CPU_nios2_oci_dbrk\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_dbrk:the_DigitalLock_CPU_nios2_oci_dbrk\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_oci_dbrk" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_itrace DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_itrace:the_DigitalLock_CPU_nios2_oci_itrace " "Elaborating entity \"DigitalLock_CPU_nios2_oci_itrace\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_itrace:the_DigitalLock_CPU_nios2_oci_itrace\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_oci_itrace" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_dtrace DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_dtrace:the_DigitalLock_CPU_nios2_oci_dtrace " "Elaborating entity \"DigitalLock_CPU_nios2_oci_dtrace\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_dtrace:the_DigitalLock_CPU_nios2_oci_dtrace\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_oci_dtrace" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_td_mode DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_dtrace:the_DigitalLock_CPU_nios2_oci_dtrace\|DigitalLock_CPU_nios2_oci_td_mode:DigitalLock_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DigitalLock_CPU_nios2_oci_td_mode\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_dtrace:the_DigitalLock_CPU_nios2_oci_dtrace\|DigitalLock_CPU_nios2_oci_td_mode:DigitalLock_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "DigitalLock_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_fifo DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_fifo:the_DigitalLock_CPU_nios2_oci_fifo " "Elaborating entity \"DigitalLock_CPU_nios2_oci_fifo\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_fifo:the_DigitalLock_CPU_nios2_oci_fifo\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_oci_fifo" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_compute_tm_count DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_fifo:the_DigitalLock_CPU_nios2_oci_fifo\|DigitalLock_CPU_nios2_oci_compute_tm_count:DigitalLock_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DigitalLock_CPU_nios2_oci_compute_tm_count\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_fifo:the_DigitalLock_CPU_nios2_oci_fifo\|DigitalLock_CPU_nios2_oci_compute_tm_count:DigitalLock_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "DigitalLock_CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_fifowp_inc DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_fifo:the_DigitalLock_CPU_nios2_oci_fifo\|DigitalLock_CPU_nios2_oci_fifowp_inc:DigitalLock_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DigitalLock_CPU_nios2_oci_fifowp_inc\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_fifo:the_DigitalLock_CPU_nios2_oci_fifo\|DigitalLock_CPU_nios2_oci_fifowp_inc:DigitalLock_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "DigitalLock_CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_fifocount_inc DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_fifo:the_DigitalLock_CPU_nios2_oci_fifo\|DigitalLock_CPU_nios2_oci_fifocount_inc:DigitalLock_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DigitalLock_CPU_nios2_oci_fifocount_inc\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_fifo:the_DigitalLock_CPU_nios2_oci_fifo\|DigitalLock_CPU_nios2_oci_fifocount_inc:DigitalLock_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "DigitalLock_CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_oci_test_bench DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_fifo:the_DigitalLock_CPU_nios2_oci_fifo\|DigitalLock_CPU_oci_test_bench:the_DigitalLock_CPU_oci_test_bench " "Elaborating entity \"DigitalLock_CPU_oci_test_bench\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_fifo:the_DigitalLock_CPU_nios2_oci_fifo\|DigitalLock_CPU_oci_test_bench:the_DigitalLock_CPU_oci_test_bench\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_oci_test_bench" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_pib DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_pib:the_DigitalLock_CPU_nios2_oci_pib " "Elaborating entity \"DigitalLock_CPU_nios2_oci_pib\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_pib:the_DigitalLock_CPU_nios2_oci_pib\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_oci_pib" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_nios2_oci_im DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_im:the_DigitalLock_CPU_nios2_oci_im " "Elaborating entity \"DigitalLock_CPU_nios2_oci_im\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_im:the_DigitalLock_CPU_nios2_oci_im\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_nios2_oci_im" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_jtag_debug_module_wrapper DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper " "Elaborating entity \"DigitalLock_CPU_jtag_debug_module_wrapper\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "the_DigitalLock_CPU_jtag_debug_module_wrapper" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_jtag_debug_module_tck DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|DigitalLock_CPU_jtag_debug_module_tck:the_DigitalLock_CPU_jtag_debug_module_tck " "Elaborating entity \"DigitalLock_CPU_jtag_debug_module_tck\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|DigitalLock_CPU_jtag_debug_module_tck:the_DigitalLock_CPU_jtag_debug_module_tck\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" "the_DigitalLock_CPU_jtag_debug_module_tck" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_CPU_jtag_debug_module_sysclk DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|DigitalLock_CPU_jtag_debug_module_sysclk:the_DigitalLock_CPU_jtag_debug_module_sysclk " "Elaborating entity \"DigitalLock_CPU_jtag_debug_module_sysclk\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|DigitalLock_CPU_jtag_debug_module_sysclk:the_DigitalLock_CPU_jtag_debug_module_sysclk\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" "the_DigitalLock_CPU_jtag_debug_module_sysclk" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" "DigitalLock_CPU_jtag_debug_module_phy" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768956791789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy " "Instantiated megafunction \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791789 ""}  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768956791789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_jtag_debug_module_wrapper:the_DigitalLock_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DigitalLock_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_IN_RAM DigitalLock_IN_RAM:in_ram " "Elaborating entity \"DigitalLock_IN_RAM\" for hierarchy \"DigitalLock_IN_RAM:in_ram\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "in_ram" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DigitalLock_IN_RAM:in_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DigitalLock_IN_RAM:in_ram\|altsyncram:the_altsyncram\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_IN_RAM.v" "the_altsyncram" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_IN_RAM.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitalLock_IN_RAM:in_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DigitalLock_IN_RAM:in_ram\|altsyncram:the_altsyncram\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_IN_RAM.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_IN_RAM.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitalLock_IN_RAM:in_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DigitalLock_IN_RAM:in_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DigitalLock_IN_RAM.hex " "Parameter \"init_file\" = \"DigitalLock_IN_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956791827 ""}  } { { "DigitalLock/synthesis/submodules/DigitalLock_IN_RAM.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_IN_RAM.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768956791827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0dc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0dc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0dc1 " "Found entity 1: altsyncram_0dc1" {  } { { "db/altsyncram_0dc1.tdf" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/altsyncram_0dc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956792019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956792019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0dc1 DigitalLock_IN_RAM:in_ram\|altsyncram:the_altsyncram\|altsyncram_0dc1:auto_generated " "Elaborating entity \"altsyncram_0dc1\" for hierarchy \"DigitalLock_IN_RAM:in_ram\|altsyncram:the_altsyncram\|altsyncram_0dc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_JTAG_UART DigitalLock_JTAG_UART:jtag_uart " "Elaborating entity \"DigitalLock_JTAG_UART\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "jtag_uart" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_JTAG_UART_scfifo_w DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w " "Elaborating entity \"DigitalLock_JTAG_UART_scfifo_w\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "the_DigitalLock_JTAG_UART_scfifo_w" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "wfifo" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768956792288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792288 ""}  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768956792288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956792381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956792381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956792413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956792413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956792445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956792445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956792556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956792556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956792651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956792651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956792762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956792762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768956792862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768956792862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_w:the_DigitalLock_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_JTAG_UART_scfifo_r DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_r:the_DigitalLock_JTAG_UART_scfifo_r " "Elaborating entity \"DigitalLock_JTAG_UART_scfifo_r\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\|DigitalLock_JTAG_UART_scfifo_r:the_DigitalLock_JTAG_UART_scfifo_r\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "the_DigitalLock_JTAG_UART_scfifo_r" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956792883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DigitalLock_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DigitalLock_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DigitalLock_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DigitalLock_JTAG_UART_alt_jtag_atlantic\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "DigitalLock_JTAG_UART_alt_jtag_atlantic" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitalLock_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DigitalLock_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DigitalLock_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DigitalLock_JTAG_UART_alt_jtag_atlantic\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768956793126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitalLock_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DigitalLock_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"DigitalLock_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DigitalLock_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793126 ""}  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768956793126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_HEX DigitalLock_HEX:hex " "Elaborating entity \"DigitalLock_HEX\" for hierarchy \"DigitalLock_HEX:hex\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "hex" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_LEDG DigitalLock_LEDG:ledg " "Elaborating entity \"DigitalLock_LEDG\" for hierarchy \"DigitalLock_LEDG:ledg\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "ledg" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_LEDR DigitalLock_LEDR:ledr " "Elaborating entity \"DigitalLock_LEDR\" for hierarchy \"DigitalLock_LEDR:ledr\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "ledr" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_KEY DigitalLock_KEY:key " "Elaborating entity \"DigitalLock_KEY\" for hierarchy \"DigitalLock_KEY:key\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "key" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_SW DigitalLock_SW:sw " "Elaborating entity \"DigitalLock_SW\" for hierarchy \"DigitalLock_SW:sw\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "sw" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_TIMER DigitalLock_TIMER:timer " "Elaborating entity \"DigitalLock_TIMER\" for hierarchy \"DigitalLock_TIMER:timer\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "timer" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_sysid DigitalLock_sysid:sysid " "Elaborating entity \"DigitalLock_sysid\" for hierarchy \"DigitalLock_sysid:sysid\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "sysid" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitallock_cpu_instruction_master_translator digitallock_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"digitallock_cpu_instruction_master_translator\" for hierarchy \"digitallock_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "cpu_instruction_master_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793213 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid digitallock_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at digitallock_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793219 "|DigitalLock|digitallock_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response digitallock_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at digitallock_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793219 "|DigitalLock|digitallock_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid digitallock_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at digitallock_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793221 "|DigitalLock|digitallock_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken digitallock_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at digitallock_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793221 "|DigitalLock|digitallock_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest digitallock_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at digitallock_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793221 "|DigitalLock|digitallock_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator digitallock_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"digitallock_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitallock_cpu_data_master_translator digitallock_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"digitallock_cpu_data_master_translator\" for hierarchy \"digitallock_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "cpu_data_master_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793264 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid digitallock_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at digitallock_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793268 "|DigitalLock|digitallock_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response digitallock_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at digitallock_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793268 "|DigitalLock|digitallock_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid digitallock_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at digitallock_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793268 "|DigitalLock|digitallock_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken digitallock_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at digitallock_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793268 "|DigitalLock|digitallock_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest digitallock_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at digitallock_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793268 "|DigitalLock|digitallock_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator digitallock_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"digitallock_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitallock_cpu_jtag_debug_module_translator digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"digitallock_cpu_jtag_debug_module_translator\" for hierarchy \"digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793316 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digitallock_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at digitallock_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793316 "|DigitalLock|digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digitallock_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at digitallock_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793316 "|DigitalLock|digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digitallock_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at digitallock_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793316 "|DigitalLock|digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect digitallock_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at digitallock_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793316 "|DigitalLock|digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digitallock_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at digitallock_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793316 "|DigitalLock|digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digitallock_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at digitallock_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793316 "|DigitalLock|digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digitallock_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at digitallock_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793316 "|DigitalLock|digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digitallock_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at digitallock_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793316 "|DigitalLock|digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digitallock_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at digitallock_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793316 "|DigitalLock|digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digitallock_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at digitallock_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793316 "|DigitalLock|digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digitallock_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at digitallock_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793316 "|DigitalLock|digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digitallock_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitallock_in_ram_s1_translator digitallock_in_ram_s1_translator:in_ram_s1_translator " "Elaborating entity \"digitallock_in_ram_s1_translator\" for hierarchy \"digitallock_in_ram_s1_translator:in_ram_s1_translator\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "in_ram_s1_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793365 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digitallock_in_ram_s1_translator.vhd(58) " "VHDL Signal Declaration warning at digitallock_in_ram_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793367 "|DigitalLock|digitallock_in_ram_s1_translator:in_ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digitallock_in_ram_s1_translator.vhd(59) " "VHDL Signal Declaration warning at digitallock_in_ram_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793369 "|DigitalLock|digitallock_in_ram_s1_translator:in_ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digitallock_in_ram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at digitallock_in_ram_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793369 "|DigitalLock|digitallock_in_ram_s1_translator:in_ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digitallock_in_ram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at digitallock_in_ram_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793369 "|DigitalLock|digitallock_in_ram_s1_translator:in_ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digitallock_in_ram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at digitallock_in_ram_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793369 "|DigitalLock|digitallock_in_ram_s1_translator:in_ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digitallock_in_ram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at digitallock_in_ram_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793369 "|DigitalLock|digitallock_in_ram_s1_translator:in_ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read digitallock_in_ram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at digitallock_in_ram_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793369 "|DigitalLock|digitallock_in_ram_s1_translator:in_ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digitallock_in_ram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at digitallock_in_ram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793369 "|DigitalLock|digitallock_in_ram_s1_translator:in_ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digitallock_in_ram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at digitallock_in_ram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793369 "|DigitalLock|digitallock_in_ram_s1_translator:in_ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digitallock_in_ram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at digitallock_in_ram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793369 "|DigitalLock|digitallock_in_ram_s1_translator:in_ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digitallock_in_ram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at digitallock_in_ram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793371 "|DigitalLock|digitallock_in_ram_s1_translator:in_ram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digitallock_in_ram_s1_translator:in_ram_s1_translator\|altera_merlin_slave_translator:in_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digitallock_in_ram_s1_translator:in_ram_s1_translator\|altera_merlin_slave_translator:in_ram_s1_translator\"" {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "in_ram_s1_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitallock_jtag_uart_avalon_jtag_slave_translator digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"digitallock_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793411 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793411 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793411 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793411 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793411 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793411 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793411 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793411 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793411 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793411 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793411 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793426 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at digitallock_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793426 "|DigitalLock|digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digitallock_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitallock_hex_s1_translator digitallock_hex_s1_translator:hex_s1_translator " "Elaborating entity \"digitallock_hex_s1_translator\" for hierarchy \"digitallock_hex_s1_translator:hex_s1_translator\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "hex_s1_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793466 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digitallock_hex_s1_translator.vhd(56) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793474 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digitallock_hex_s1_translator.vhd(57) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digitallock_hex_s1_translator.vhd(58) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable digitallock_hex_s1_translator.vhd(59) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digitallock_hex_s1_translator.vhd(60) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digitallock_hex_s1_translator.vhd(61) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digitallock_hex_s1_translator.vhd(62) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digitallock_hex_s1_translator.vhd(63) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read digitallock_hex_s1_translator.vhd(64) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digitallock_hex_s1_translator.vhd(68) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digitallock_hex_s1_translator.vhd(69) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digitallock_hex_s1_translator.vhd(72) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digitallock_hex_s1_translator.vhd(74) " "VHDL Signal Declaration warning at digitallock_hex_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793478 "|DigitalLock|digitallock_hex_s1_translator:hex_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digitallock_hex_s1_translator:hex_s1_translator\|altera_merlin_slave_translator:hex_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digitallock_hex_s1_translator:hex_s1_translator\|altera_merlin_slave_translator:hex_s1_translator\"" {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "hex_s1_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitallock_key_s1_translator digitallock_key_s1_translator:key_s1_translator " "Elaborating entity \"digitallock_key_s1_translator\" for hierarchy \"digitallock_key_s1_translator:key_s1_translator\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "key_s1_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793537 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digitallock_key_s1_translator.vhd(53) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793537 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digitallock_key_s1_translator.vhd(54) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793537 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digitallock_key_s1_translator.vhd(55) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793537 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable digitallock_key_s1_translator.vhd(56) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect digitallock_key_s1_translator.vhd(57) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digitallock_key_s1_translator.vhd(58) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digitallock_key_s1_translator.vhd(59) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digitallock_key_s1_translator.vhd(60) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digitallock_key_s1_translator.vhd(61) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read digitallock_key_s1_translator.vhd(62) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write digitallock_key_s1_translator.vhd(66) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digitallock_key_s1_translator.vhd(67) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata digitallock_key_s1_translator.vhd(68) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digitallock_key_s1_translator.vhd(69) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digitallock_key_s1_translator.vhd(72) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digitallock_key_s1_translator.vhd(74) " "VHDL Signal Declaration warning at digitallock_key_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793553 "|DigitalLock|digitallock_key_s1_translator:key_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitallock_timer_s1_translator digitallock_timer_s1_translator:timer_s1_translator " "Elaborating entity \"digitallock_timer_s1_translator\" for hierarchy \"digitallock_timer_s1_translator:timer_s1_translator\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "timer_s1_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793600 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digitallock_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793611 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digitallock_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793611 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digitallock_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793613 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable digitallock_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793613 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digitallock_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793613 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digitallock_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793613 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digitallock_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793613 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digitallock_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793613 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read digitallock_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793613 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digitallock_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793613 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digitallock_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793613 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digitallock_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793615 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digitallock_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at digitallock_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793615 "|DigitalLock|digitallock_timer_s1_translator:timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digitallock_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digitallock_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "timer_s1_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitallock_sysid_control_slave_translator digitallock_sysid_control_slave_translator:sysid_control_slave_translator " "Elaborating entity \"digitallock_sysid_control_slave_translator\" for hierarchy \"digitallock_sysid_control_slave_translator:sysid_control_slave_translator\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "sysid_control_slave_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793652 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer digitallock_sysid_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793661 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer digitallock_sysid_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793661 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount digitallock_sysid_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793661 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable digitallock_sysid_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793664 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect digitallock_sysid_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793664 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken digitallock_sysid_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793664 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess digitallock_sysid_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793664 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock digitallock_sysid_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793664 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable digitallock_sysid_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793664 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read digitallock_sysid_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793664 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write digitallock_sysid_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793666 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable digitallock_sysid_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793666 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata digitallock_sysid_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793666 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest digitallock_sysid_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793666 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response digitallock_sysid_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793666 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid digitallock_sysid_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at digitallock_sysid_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1768956793666 "|DigitalLock|digitallock_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator digitallock_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"digitallock_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "sysid_control_slave_translator" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 2997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 3079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_addr_router DigitalLock_addr_router:addr_router " "Elaborating entity \"DigitalLock_addr_router\" for hierarchy \"DigitalLock_addr_router:addr_router\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "addr_router" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_addr_router_default_decode DigitalLock_addr_router:addr_router\|DigitalLock_addr_router_default_decode:the_default_decode " "Elaborating entity \"DigitalLock_addr_router_default_decode\" for hierarchy \"DigitalLock_addr_router:addr_router\|DigitalLock_addr_router_default_decode:the_default_decode\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" "the_default_decode" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_addr_router_001 DigitalLock_addr_router_001:addr_router_001 " "Elaborating entity \"DigitalLock_addr_router_001\" for hierarchy \"DigitalLock_addr_router_001:addr_router_001\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "addr_router_001" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 4356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_addr_router_001_default_decode DigitalLock_addr_router_001:addr_router_001\|DigitalLock_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DigitalLock_addr_router_001_default_decode\" for hierarchy \"DigitalLock_addr_router_001:addr_router_001\|DigitalLock_addr_router_001_default_decode:the_default_decode\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" "the_default_decode" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_id_router DigitalLock_id_router:id_router " "Elaborating entity \"DigitalLock_id_router\" for hierarchy \"DigitalLock_id_router:id_router\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "id_router" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 4373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_id_router_default_decode DigitalLock_id_router:id_router\|DigitalLock_id_router_default_decode:the_default_decode " "Elaborating entity \"DigitalLock_id_router_default_decode\" for hierarchy \"DigitalLock_id_router:id_router\|DigitalLock_id_router_default_decode:the_default_decode\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" "the_default_decode" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_id_router_002 DigitalLock_id_router_002:id_router_002 " "Elaborating entity \"DigitalLock_id_router_002\" for hierarchy \"DigitalLock_id_router_002:id_router_002\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "id_router_002" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 4407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_id_router_002_default_decode DigitalLock_id_router_002:id_router_002\|DigitalLock_id_router_002_default_decode:the_default_decode " "Elaborating entity \"DigitalLock_id_router_002_default_decode\" for hierarchy \"DigitalLock_id_router_002:id_router_002\|DigitalLock_id_router_002_default_decode:the_default_decode\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" "the_default_decode" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956793965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "rst_controller" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 4543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DigitalLock/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_cmd_xbar_demux DigitalLock_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DigitalLock_cmd_xbar_demux\" for hierarchy \"DigitalLock_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "cmd_xbar_demux" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 4572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_cmd_xbar_demux_001 DigitalLock_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DigitalLock_cmd_xbar_demux_001\" for hierarchy \"DigitalLock_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "cmd_xbar_demux_001" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_cmd_xbar_mux DigitalLock_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DigitalLock_cmd_xbar_mux\" for hierarchy \"DigitalLock_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "cmd_xbar_mux" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 4668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DigitalLock_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DigitalLock_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_mux.sv" "arb" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DigitalLock_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DigitalLock_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_rsp_xbar_demux_002 DigitalLock_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"DigitalLock_rsp_xbar_demux_002\" for hierarchy \"DigitalLock_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "rsp_xbar_demux_002" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 4764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_rsp_xbar_mux DigitalLock_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DigitalLock_rsp_xbar_mux\" for hierarchy \"DigitalLock_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "rsp_xbar_mux" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 4908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DigitalLock_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DigitalLock_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux.sv" "arb" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_rsp_xbar_mux_001 DigitalLock_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DigitalLock_rsp_xbar_mux_001\" for hierarchy \"DigitalLock_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "rsp_xbar_mux_001" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DigitalLock_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DigitalLock_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux_001.sv" "arb" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux_001.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DigitalLock_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DigitalLock_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalLock_irq_mapper DigitalLock_irq_mapper:irq_mapper " "Elaborating entity \"DigitalLock_irq_mapper\" for hierarchy \"DigitalLock_irq_mapper:irq_mapper\"" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "irq_mapper" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 5004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768956794202 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1768956800562 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 3167 -1 0 } } { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 4133 -1 0 } } { "DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 3740 -1 0 } } { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 393 -1 0 } } { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "DigitalLock/synthesis/submodules/DigitalLock_TIMER.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_TIMER.v" 166 -1 0 } } { "DigitalLock/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1768956800816 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1768956800816 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1768956806577 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1768956806747 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1768956806747 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768956806875 "|DigitalLock|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1768956806875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/output_files/DigitalLock.map.smsg " "Generated suppressed messages file C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/output_files/DigitalLock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1768956807843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1768956809095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768956809095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2406 " "Implemented 2406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1768956809673 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1768956809673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2196 " "Implemented 2196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1768956809673 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1768956809673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1768956809673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768956809798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 01:53:29 2026 " "Processing ended: Wed Jan 21 01:53:29 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768956809798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768956809798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768956809798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768956809798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1768956811649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768956811651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 01:53:30 2026 " "Processing started: Wed Jan 21 01:53:30 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768956811651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1768956811651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DigitalLock -c DigitalLock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DigitalLock -c DigitalLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1768956811651 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1768956811850 ""}
{ "Info" "0" "" "Project  = DigitalLock" {  } {  } 0 0 "Project  = DigitalLock" 0 0 "Fitter" 0 0 1768956811850 ""}
{ "Info" "0" "" "Revision = DigitalLock" {  } {  } 0 0 "Revision = DigitalLock" 0 0 "Fitter" 0 0 1768956811850 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1768956812301 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigitalLock EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"DigitalLock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1768956812465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768956812530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768956812530 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1768956812908 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1768956812940 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768956813812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768956813812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768956813812 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1768956813812 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7324 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768956813844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7325 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768956813844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7326 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768956813844 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1768956813844 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1768956813907 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "61 61 " "No exact pin location assignment(s) for 61 pins of 61 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[0\] " "Pin hex_external_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[0] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[1\] " "Pin hex_external_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[1] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[2\] " "Pin hex_external_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[2] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[3\] " "Pin hex_external_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[3] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[4\] " "Pin hex_external_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[4] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[5\] " "Pin hex_external_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[5] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[6\] " "Pin hex_external_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[6] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[7\] " "Pin hex_external_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[7] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[8\] " "Pin hex_external_export\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[8] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[9\] " "Pin hex_external_export\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[9] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[10\] " "Pin hex_external_export\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[10] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[11\] " "Pin hex_external_export\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[11] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[12\] " "Pin hex_external_export\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[12] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[13\] " "Pin hex_external_export\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[13] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[14\] " "Pin hex_external_export\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[14] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[15\] " "Pin hex_external_export\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[15] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[16\] " "Pin hex_external_export\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[16] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[17\] " "Pin hex_external_export\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[17] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[18\] " "Pin hex_external_export\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[18] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[19\] " "Pin hex_external_export\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[19] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[20\] " "Pin hex_external_export\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[20] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[21\] " "Pin hex_external_export\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[21] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[22\] " "Pin hex_external_export\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[22] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[23\] " "Pin hex_external_export\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[23] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[24\] " "Pin hex_external_export\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[24] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[25\] " "Pin hex_external_export\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[25] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[26\] " "Pin hex_external_export\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[26] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[27\] " "Pin hex_external_export\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[27] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[0\] " "Pin ledg_external_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[0] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[1\] " "Pin ledg_external_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[1] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[2\] " "Pin ledg_external_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[2] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[3\] " "Pin ledg_external_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[3] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[4\] " "Pin ledg_external_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[4] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[5\] " "Pin ledg_external_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[5] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[6\] " "Pin ledg_external_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[6] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[7\] " "Pin ledg_external_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[7] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[0\] " "Pin ledr_external_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[0] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[1\] " "Pin ledr_external_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[1] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[2\] " "Pin ledr_external_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[2] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[3\] " "Pin ledr_external_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[3] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[4\] " "Pin ledr_external_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[4] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[5\] " "Pin ledr_external_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[5] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[6\] " "Pin ledr_external_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[6] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[7\] " "Pin ledr_external_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[7] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[8\] " "Pin ledr_external_export\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[8] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[9\] " "Pin ledr_external_export\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[9] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_clk } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[0\] " "Pin sw_external_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[0] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_export\[0\] " "Pin key_external_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { key_external_export[0] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_external_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[1\] " "Pin sw_external_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[1] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_export\[1\] " "Pin key_external_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { key_external_export[1] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_external_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[2\] " "Pin sw_external_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[2] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_export\[2\] " "Pin key_external_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { key_external_export[2] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_external_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[3\] " "Pin sw_external_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[3] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_export\[3\] " "Pin key_external_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { key_external_export[3] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_external_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[4\] " "Pin sw_external_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[4] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[5\] " "Pin sw_external_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[5] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[6\] " "Pin sw_external_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[6] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[7\] " "Pin sw_external_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[7] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[8\] " "Pin sw_external_export\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[8] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[9\] " "Pin sw_external_export\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[9] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1768956814115 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1768956814712 ""}
{ "Info" "ISTA_SDC_FOUND" "DigitalLock/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DigitalLock/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768956814824 ""}
{ "Info" "ISTA_SDC_FOUND" "DigitalLock/synthesis/submodules/DigitalLock_CPU.sdc " "Reading SDC File: 'DigitalLock/synthesis/submodules/DigitalLock_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768956814839 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1768956814919 "|DigitalLock|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1768956815002 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768956815004 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768956815004 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768956815004 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1768956815004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk_clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_clk } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 3144 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "DigitalLock/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 3366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DigitalLock_CPU:cpu\|W_rf_wren " "Destination node DigitalLock_CPU:cpu\|W_rf_wren" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalLock_CPU:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 2724 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalLock_CPU:cpu|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 4899 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "DigitalLock/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7058 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7317 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 6951 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|resetrequest  " "Automatically promoted node DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalLock_CPU:cpu|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 1870 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1768956816156 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768956816156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768956816156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768956816172 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768956816188 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1768956816214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1768956816216 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1768956816232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1768956816299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1768956816299 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1768956816299 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "60 unused 3.3V 14 46 0 " "Number of I/O pins in group: 60 (unused VREF, 3.3V VCCIO, 14 input, 46 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1768956816315 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1768956816315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1768956816315 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1768956816315 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1768956816315 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768956816410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1768956818793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768956820601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1768956820639 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1768956821841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768956821841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1768956822489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1768956824740 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1768956824740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768956825276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1768956825279 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1768956825279 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1768956825279 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1768956825452 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768956825468 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[0\] 0 " "Pin \"hex_external_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[1\] 0 " "Pin \"hex_external_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[2\] 0 " "Pin \"hex_external_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[3\] 0 " "Pin \"hex_external_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[4\] 0 " "Pin \"hex_external_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[5\] 0 " "Pin \"hex_external_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[6\] 0 " "Pin \"hex_external_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[7\] 0 " "Pin \"hex_external_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[8\] 0 " "Pin \"hex_external_export\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[9\] 0 " "Pin \"hex_external_export\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[10\] 0 " "Pin \"hex_external_export\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[11\] 0 " "Pin \"hex_external_export\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[12\] 0 " "Pin \"hex_external_export\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[13\] 0 " "Pin \"hex_external_export\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[14\] 0 " "Pin \"hex_external_export\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[15\] 0 " "Pin \"hex_external_export\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[16\] 0 " "Pin \"hex_external_export\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[17\] 0 " "Pin \"hex_external_export\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[18\] 0 " "Pin \"hex_external_export\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[19\] 0 " "Pin \"hex_external_export\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[20\] 0 " "Pin \"hex_external_export\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[21\] 0 " "Pin \"hex_external_export\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[22\] 0 " "Pin \"hex_external_export\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[23\] 0 " "Pin \"hex_external_export\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[24\] 0 " "Pin \"hex_external_export\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[25\] 0 " "Pin \"hex_external_export\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[26\] 0 " "Pin \"hex_external_export\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[27\] 0 " "Pin \"hex_external_export\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[0\] 0 " "Pin \"ledg_external_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[1\] 0 " "Pin \"ledg_external_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[2\] 0 " "Pin \"ledg_external_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[3\] 0 " "Pin \"ledg_external_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[4\] 0 " "Pin \"ledg_external_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[5\] 0 " "Pin \"ledg_external_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[6\] 0 " "Pin \"ledg_external_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[7\] 0 " "Pin \"ledg_external_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[0\] 0 " "Pin \"ledr_external_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[1\] 0 " "Pin \"ledr_external_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[2\] 0 " "Pin \"ledr_external_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[3\] 0 " "Pin \"ledr_external_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[4\] 0 " "Pin \"ledr_external_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[5\] 0 " "Pin \"ledr_external_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[6\] 0 " "Pin \"ledr_external_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[7\] 0 " "Pin \"ledr_external_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[8\] 0 " "Pin \"ledr_external_export\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[9\] 0 " "Pin \"ledr_external_export\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1768956825565 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768956826671 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768956826941 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768956828066 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768956828510 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1768956828573 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1768956828655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/output_files/DigitalLock.fit.smsg " "Generated suppressed messages file C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/output_files/DigitalLock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1768956829096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768956830383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 01:53:50 2026 " "Processing ended: Wed Jan 21 01:53:50 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768956830383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768956830383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768956830383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1768956830383 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1768956831870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768956831870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 01:53:51 2026 " "Processing started: Wed Jan 21 01:53:51 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768956831870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1768956831870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DigitalLock -c DigitalLock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DigitalLock -c DigitalLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1768956831870 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1768956833849 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1768956833913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768956834864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 01:53:54 2026 " "Processing ended: Wed Jan 21 01:53:54 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768956834864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768956834864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768956834864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1768956834864 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1768956835646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1768956836738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768956836738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 01:53:55 2026 " "Processing started: Wed Jan 21 01:53:55 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768956836738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1768956836738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DigitalLock -c DigitalLock " "Command: quartus_sta DigitalLock -c DigitalLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1768956836738 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1768956836944 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1768956837382 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1768956837420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1768956837420 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768956837783 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1768956837783 ""}
{ "Info" "ISTA_SDC_FOUND" "DigitalLock/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DigitalLock/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1768956837835 ""}
{ "Info" "ISTA_SDC_FOUND" "DigitalLock/synthesis/submodules/DigitalLock_CPU.sdc " "Reading SDC File: 'DigitalLock/synthesis/submodules/DigitalLock_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1768956837847 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1768956837898 "|DigitalLock|clk_clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1768956837942 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1768956837967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768956837969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768956837987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768956837993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768956837999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768956838005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.531 " "Worst-case minimum pulse width slack is 97.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768956838011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768956838011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.531         0.000 altera_reserved_tck  " "   97.531         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768956838011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768956838011 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1768956838068 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1768956838072 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1768956838208 "|DigitalLock|clk_clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768956838219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768956838226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768956838230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768956838238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768956838243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768956838243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768956838243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768956838243 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1768956838263 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1768956838313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1768956838313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768956838495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 01:53:58 2026 " "Processing ended: Wed Jan 21 01:53:58 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768956838495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768956838495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768956838495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768956838495 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 115 s " "Quartus II Full Compilation was successful. 0 errors, 115 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768956839370 ""}
