-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\newsimul\Subsystem_ip_src_FFT.vhd
-- Created: 2023-04-25 13:19:39
-- 
-- Generated by MATLAB 9.14 and HDL Coder 4.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Subsystem_ip_src_FFT
-- Source Path: newsimul/Subsystem/Subsystem/Channelizer/FFT
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.Subsystem_ip_src_Subsystem_pkg.ALL;

ENTITY Subsystem_ip_src_FFT IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_32_0                        :   IN    std_logic;
        filterOut_re                      :   IN    vector_of_std_logic_vector16(0 TO 31);  -- sfix16_En15 [32]
        filterOut_im                      :   IN    vector_of_std_logic_vector16(0 TO 31);  -- sfix16_En15 [32]
        filterOut_vld                     :   IN    std_logic;
        dataOut_re                        :   OUT   vector_of_std_logic_vector16(0 TO 31);  -- sfix16_En15 [32]
        dataOut_im                        :   OUT   vector_of_std_logic_vector16(0 TO 31)  -- sfix16_En15 [32]
        );
END Subsystem_ip_src_FFT;


ARCHITECTURE rtl OF Subsystem_ip_src_FFT IS

  -- Component Declarations
  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_1_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_17_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_17_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_9_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_9_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_25_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_25_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_17_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_17_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_1                        :   IN    std_logic;  -- ufix1
          dout_1_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_17_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_17_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_1_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_2_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_2_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_18_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_18_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_3_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_10_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_10_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_26_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_26_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_3                        :   IN    std_logic;  -- ufix1
          dout_3_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_3_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_3_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_3_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_2_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_2_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_1_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_3_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_3_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_2_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_2_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_1_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_2_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_2_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_5_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_5_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_21_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_21_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_9_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_13_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_13_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_29_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_29_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_25_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_25_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_9                        :   IN    std_logic;  -- ufix1
          dout_9_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_9_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_25_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_25_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_9_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_9_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_6_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_6_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_22_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_22_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_11_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_14_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_14_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_30_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_30_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_11                       :   IN    std_logic;  -- ufix1
          dout_11_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_11_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_11_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_11_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_5_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_5_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_6_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_6_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_9_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_9_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_11_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_11_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_5_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_5_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_6_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_6_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_5_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_5_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_6_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_6_im                   :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_1_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_5_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_5_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_1_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_3_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_3_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_19_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_19_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_5_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_11_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_11_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_27_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_27_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_21_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_5                        :   IN    std_logic;  -- ufix1
          dout_5_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_5_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_21_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_21_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_5_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_5_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_4_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_4_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_20_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_20_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_12_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_12_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_28_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_28_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_7                        :   IN    std_logic;  -- ufix1
          dout_7_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_7_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_3_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_3_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_4_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_4_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_5_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_5_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_3_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_3_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_4_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_4_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_3_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_3_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_4_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_4_im                   :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_7_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_7_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_23_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_23_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_13_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_15_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_15_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_31_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_31_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_29_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_13                       :   IN    std_logic;  -- ufix1
          dout_13_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_13_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_29_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_29_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_13_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_13_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_8_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_8_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_24_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_24_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_1_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_16_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_16_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_32_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_32_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_15                       :   IN    std_logic;  -- ufix1
          dout_15_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_15_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_7_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_7_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_8_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_8_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_13_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_13_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_7_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_7_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_8_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_8_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_7_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_7_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_8_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_8_im                   :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_3_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_3_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_7_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_7_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_5_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_1                        :   IN    std_logic;  -- ufix1
          dout_1_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_5_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_5_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_1_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_2_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_2_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_6_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_6_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_3_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_3_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_4_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_4_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_8_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_8_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_3                        :   IN    std_logic;  -- ufix1
          dout_3_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_3_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_3_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_3_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_2_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_2_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_1_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_3_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_3_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_2_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_2_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_1_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_17                       :   IN    std_logic;  -- ufix1
          dout_2_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_17_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_17_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_19                       :   IN    std_logic;  -- ufix1
          dout_4_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_18_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_18_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_17_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_17_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_18_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_18_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_17_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_17_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_18_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_18_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_25                       :   IN    std_logic;  -- ufix1
          dout_10_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_25_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_25_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_27                       :   IN    std_logic;  -- ufix1
          dout_12_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_21
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_21_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_21_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_22_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_22_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_25_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_25_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_21_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_21_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_22_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_22_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_21_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_21_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_22_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_22_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_17_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_17_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_21_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_21_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_17_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_17_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_21                       :   IN    std_logic;  -- ufix1
          dout_6_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_21_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_23                       :   IN    std_logic;  -- ufix1
          dout_8_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_19
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_19_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_19_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_20_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_20_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_21_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_21_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_19_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_19_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_20_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_20_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_19_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_19_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_20_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_20_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_29                       :   IN    std_logic;  -- ufix1
          dout_14_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_29_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_31                       :   IN    std_logic;  -- ufix1
          dout_16_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_23
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_23_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_23_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_24_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_24_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_29_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_29_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_23_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_23_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_24_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_24_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_23_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_23_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_24_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_24_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_19_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_19_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_23_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_23_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_21_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_17                       :   IN    std_logic;  -- ufix1
          dout_17_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_17_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_21_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_21_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_17_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_17_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_18_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_18_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_22_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_22_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_19_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_20_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_20_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_24_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_24_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_19                       :   IN    std_logic;  -- ufix1
          dout_19_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_19_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_18
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_18_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_18_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_17_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_17_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_18_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_18_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_17_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_17_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_10_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_10_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_10_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_10_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_9_re                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_9_im                   :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_10_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_10_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_13_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_13_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_14_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_14_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_10_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_13_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_13_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_14_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_14_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_13_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_13_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_14_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_14_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_9_re                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_9_im                   :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_13_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_13_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_9_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_9_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_11_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_11_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_12_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_12_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_6_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_11_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_11_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_12_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_12_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_11_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_11_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_12_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_12_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_15_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_15_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_16_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_16_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_14_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_15_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_15_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_16_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_16_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_15_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_15_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_16_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_16_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_11_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_11_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_15_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_15_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_13_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_9                        :   IN    std_logic;  -- ufix1
          dout_9_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_9_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_13_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_13_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_9_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_9_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_10_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_10_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_14_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_14_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_11_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_11_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_12_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_12_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_16_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_16_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_11                       :   IN    std_logic;  -- ufix1
          dout_11_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_11_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_11_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_11_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_10_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_10_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_9_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_9_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_11_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_11_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_10_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_10_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_9_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_9_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_26_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_26_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_18_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_26_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_26_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_25_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_25_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_26_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_26_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_29
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_29_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_29_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_30_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_30_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_26_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_29_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_29_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_30_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_30_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_29_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_29_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_30_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_30_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_25_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_25_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_29_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_29_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_25_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_25_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_27
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_27_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_27_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_28_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_28_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_22_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_27_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_27_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_28_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_28_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_27_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_27_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_28_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_28_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_31
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_31_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_31_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_3_32
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_vld                      :   IN    std_logic;
          twdl_3_32_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_32_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLMULT_SDNF1_3_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_30_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_vld                      :   IN    std_logic;
          twdl_3_31_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_31_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_32_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_3_32_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdlXdin_31_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_31_im                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_32_re                  :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_32_im                  :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_27_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_27_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_31_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_31_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_29_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_25                       :   IN    std_logic;  -- ufix1
          dout_25_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_25_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_29_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_29_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_25_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_25_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_26_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_26_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_30_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_30_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_27_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_3_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          twdlXdin_28_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_28_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_32_re                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_32_im                  :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          twdlXdin_1_vld                  :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_27                       :   IN    std_logic;  -- ufix1
          dout_27_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_27_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_26
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_26_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_26_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_25_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_25_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_26_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_26_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_25_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_25_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_5                        :   IN    std_logic;  -- ufix1
          dout_2_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_5_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_5_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_7                        :   IN    std_logic;  -- ufix1
          dout_4_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_7_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_6_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_6_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_5_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_5_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_6_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_6_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_5_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_5_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_im                       :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_21                       :   IN    std_logic;  -- ufix1
          dout_18_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_21_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_21_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_23                       :   IN    std_logic;  -- ufix1
          dout_20_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_23_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_22
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_22_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_22_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_21_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_21_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_22_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_22_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_21_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_21_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_13                       :   IN    std_logic;  -- ufix1
          dout_10_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_13_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_13_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_15                       :   IN    std_logic;  -- ufix1
          dout_12_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_15_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_14_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_14_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_13_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_13_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_14_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_14_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_13_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_13_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_29                       :   IN    std_logic;  -- ufix1
          dout_26_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_29_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_29_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF2_4_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          rotate_31                       :   IN    std_logic;  -- ufix1
          dout_28_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_1_vld                      :   IN    std_logic;
          dout_31_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_30
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_30_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_30_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_29_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_29_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_30_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_30_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_29_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_29_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_im                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_4_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_4_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_2_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_2_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_4_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_4_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_3_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_3_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_20
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_20_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_20_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_18_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_18_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_20_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_20_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_19_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_19_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_20_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_12_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_12_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_10_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_10_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_12_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_12_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_11_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_11_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_12_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_28
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_28_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_28_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_26_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_26_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_28_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_28_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_27_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_27_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_28_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_8_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_8_im                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_6_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_6_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_8_re                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_8_im                     :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_7_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_7_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_re_1                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_8_im_1                     :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_24
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_24_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_24_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_22_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_22_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_24_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_24_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_23_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_23_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_24_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_16
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_16_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_16_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_14_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_14_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_16_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_16_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_15_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_15_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_16_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_TWDLROM_5_32
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_4_vld                      :   IN    std_logic;
          twdl_5_32_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_32_im                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_32_0                      :   IN    std_logic;
          dout_30_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_30_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_re                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_im                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_4_vld                      :   IN    std_logic;
          twdl_5_32_re                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          twdl_5_32_im                    :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dout_31_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_31_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_re_1                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_32_im_1                    :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block7
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block7(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block8
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block8(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_2
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_2(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block3
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block3(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block11
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block11(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block4
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block4(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block12
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block12(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_5
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_5(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_6
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_6(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block1
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block1(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block1
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block1(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block9
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block9(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block2
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block2(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block10
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block10(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_3
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_3(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_4
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_4(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block5
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block5(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block13
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block13(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block6
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block6(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block14
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_1_block14(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_7
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_7(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_8
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_8(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block2
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block2(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block1
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block1(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block2
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block2(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_2
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_2(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_18
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_18(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block7
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block7(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_21
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_21(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_22
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_22(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block9
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block9(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block7
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block7(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_19
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_19(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_20
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_20(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block8
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block8(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_23
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_23(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_24
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_24(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block10
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block10(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block9
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block9(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block8
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block8(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block10
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block10(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_18
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_18(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_10
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_10(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block3
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block3(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_13
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_13(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_14
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_14(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block5
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block5(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block3
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block3(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_11
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_11(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_12
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_12(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block4
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block4(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_15
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_15(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_16
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_16(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block6
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block6(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block5
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block5(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block4
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block4(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block6
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block6(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_10
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_10(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_26
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_26(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block11
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block11(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_29
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_29(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_30
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_30(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block13
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block13(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block11
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block11(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_27
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_27(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_28
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_28(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block12
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block12(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_31
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_31(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_3_32
    USE ENTITY work.Subsystem_ip_src_TWDLROM_3_32(rtl);

  FOR ALL : Subsystem_ip_src_TWDLMULT_SDNF1_3_block14
    USE ENTITY work.Subsystem_ip_src_TWDLMULT_SDNF1_3_block14(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block13
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block13(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block12
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block12(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block14
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_3_block14(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_26
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_26(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block2
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block2(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_6
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_6(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block9
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block9(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block10
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block10(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_22
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_22(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block5
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block5(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block6
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block6(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_14
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_14(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block13
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block13(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block14
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF2_4_block14(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_30
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_30(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_4
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_4(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_20
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_20(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_12
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_12(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_28
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_28(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_8
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_8(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_24
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_24(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_16
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_16(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6(rtl);

  FOR ALL : Subsystem_ip_src_TWDLROM_5_32
    USE ENTITY work.Subsystem_ip_src_TWDLROM_5_32(rtl);

  FOR ALL : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14
    USE ENTITY work.Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14(rtl);

  -- Signals
  SIGNAL rotate_1                         : std_logic;  -- ufix1
  SIGNAL rotate_1_1                       : std_logic;  -- ufix1
  SIGNAL dout_1_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_vld                       : std_logic;
  SIGNAL dout_17_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_vld                       : std_logic;
  SIGNAL rotate_3                         : std_logic;  -- ufix1
  SIGNAL dout_3_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_2_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_2_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_1_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_1_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_2_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_2_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_1_vld                   : std_logic;
  SIGNAL rotate_9                         : std_logic;  -- ufix1
  SIGNAL dout_9_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_11                        : std_logic;  -- ufix1
  SIGNAL dout_11_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_5_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_5_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_6_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_6_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_5_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_5_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_6_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_6_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_vld_1                     : std_logic;
  SIGNAL rotate_5                         : std_logic;  -- ufix1
  SIGNAL dout_5_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_7                         : std_logic;  -- ufix1
  SIGNAL dout_7_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_re                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_im                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_re_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_im_1                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_3_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_3_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_4_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_4_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_3_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_3_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_4_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_4_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_13                        : std_logic;  -- ufix1
  SIGNAL dout_13_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_15                        : std_logic;  -- ufix1
  SIGNAL dout_15_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_re                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_im                       : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_7_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_7_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_8_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_8_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_7_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_7_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_8_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_8_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_1_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_2_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_vld                       : std_logic;
  SIGNAL rotate_3_1                       : std_logic;  -- ufix1
  SIGNAL dout_3_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_3_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_4_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_2_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_2_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_17                        : std_logic;  -- ufix1
  SIGNAL rotate_17_1                      : std_logic;  -- ufix1
  SIGNAL dout_17_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_19                        : std_logic;  -- ufix1
  SIGNAL dout_19_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_18_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_18_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_17_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_17_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_18_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_18_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_25                        : std_logic;  -- ufix1
  SIGNAL dout_25_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_27                        : std_logic;  -- ufix1
  SIGNAL dout_27_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_21_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_21_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_22_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_22_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_21_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_21_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_22_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_22_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_21                        : std_logic;  -- ufix1
  SIGNAL dout_21_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_23                        : std_logic;  -- ufix1
  SIGNAL dout_23_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_19_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_19_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_20_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_20_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_19_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_19_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_20_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_20_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_29                        : std_logic;  -- ufix1
  SIGNAL dout_29_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_31                        : std_logic;  -- ufix1
  SIGNAL dout_31_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_re_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_im_1                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_23_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_23_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_24_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_24_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_23_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_23_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_24_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_24_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_17_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_18_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_19_1                      : std_logic;  -- ufix1
  SIGNAL dout_19_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_19_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_20_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_18_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_18_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_9_1                       : std_logic;  -- ufix1
  SIGNAL twdl_3_10_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_10_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_9_re                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_9_im                    : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_10_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_10_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_13_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_13_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_14_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_14_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_13_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_13_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_14_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_14_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_re_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_im_2                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_11_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_11_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_12_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_12_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_11_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_11_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_12_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_12_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_15_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_15_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_16_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_16_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_15_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_15_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_16_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_16_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_9_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_10_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_11_1                      : std_logic;  -- ufix1
  SIGNAL dout_11_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_11_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_12_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_10_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_10_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_25_1                      : std_logic;  -- ufix1
  SIGNAL twdl_3_26_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_26_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_25_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_25_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_26_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_26_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_29_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_29_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_30_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_30_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_29_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_29_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_30_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_30_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_27_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_27_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_28_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_28_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_27_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_27_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_28_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_28_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_31_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_31_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_32_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_3_32_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_31_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_31_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_32_re                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdlXdin_32_im                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_25_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_26_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_27_1                      : std_logic;  -- ufix1
  SIGNAL dout_27_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_re_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_im_2                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_27_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_28_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_26_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_26_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_5_1                       : std_logic;  -- ufix1
  SIGNAL dout_5_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_5_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_6_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_7_1                       : std_logic;  -- ufix1
  SIGNAL dout_7_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_7_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_re_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_8_im_3                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_6_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_6_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_21_1                      : std_logic;  -- ufix1
  SIGNAL dout_21_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_21_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_22_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_23_1                      : std_logic;  -- ufix1
  SIGNAL dout_23_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_23_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_24_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_22_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_22_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_13_1                      : std_logic;  -- ufix1
  SIGNAL dout_13_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_13_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_14_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_15_1                      : std_logic;  -- ufix1
  SIGNAL dout_15_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_15_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_16_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_14_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_14_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_29_1                      : std_logic;  -- ufix1
  SIGNAL dout_29_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_29_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_30_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL rotate_31_1                      : std_logic;  -- ufix1
  SIGNAL dout_31_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_31_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_re_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dout_32_im_3                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_30_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_30_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_4_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_4_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_20_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_20_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_12_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_12_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_28_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_28_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_8_re                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_8_im                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_24_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_24_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_16_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_16_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_32_re                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL twdl_5_32_im                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dataOut_re_tmp                   : vector_of_std_logic_vector16(0 TO 31);  -- ufix16 [32]
  SIGNAL dataOut_im_tmp                   : vector_of_std_logic_vector16(0 TO 31);  -- ufix16 [32]

BEGIN
  u_SDNF1_1_1 : Subsystem_ip_src_RADIX22FFT_SDNF1_1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_1_re => filterOut_re(0),  -- sfix16_En15
              twdlXdin_1_im => filterOut_im(0),  -- sfix16_En15
              twdlXdin_17_re => filterOut_re(16),  -- sfix16_En15
              twdlXdin_17_im => filterOut_im(16),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_1_re => dout_1_re,  -- sfix16_En15
              dout_1_im => dout_1_im,  -- sfix16_En15
              dout_2_re => dout_2_re,  -- sfix16_En15
              dout_2_im => dout_2_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld
              );

  u_SDNF1_1_17 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_9_re => filterOut_re(8),  -- sfix16_En15
              twdlXdin_9_im => filterOut_im(8),  -- sfix16_En15
              twdlXdin_25_re => filterOut_re(24),  -- sfix16_En15
              twdlXdin_25_im => filterOut_im(24),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_17_re => dout_17_re,  -- sfix16_En15
              dout_17_im => dout_17_im,  -- sfix16_En15
              dout_18_re => dout_18_re,  -- sfix16_En15
              dout_18_im => dout_18_im  -- sfix16_En15
              );

  u_SDNF2_2_1 : Subsystem_ip_src_RADIX22FFT_SDNF2_2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_1 => rotate_1_1,  -- ufix1
              dout_1_re => dout_1_re,  -- sfix16_En15
              dout_1_im => dout_1_im,  -- sfix16_En15
              dout_17_re => dout_17_re,  -- sfix16_En15
              dout_17_im => dout_17_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_1_re_1 => dout_1_re_1,  -- sfix16_En15
              dout_1_im_1 => dout_1_im_1,  -- sfix16_En15
              dout_2_re => dout_2_re_1,  -- sfix16_En15
              dout_2_im => dout_2_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld
              );

  u_SDNF1_1_3 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_2_re => filterOut_re(1),  -- sfix16_En15
              twdlXdin_2_im => filterOut_im(1),  -- sfix16_En15
              twdlXdin_18_re => filterOut_re(17),  -- sfix16_En15
              twdlXdin_18_im => filterOut_im(17),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_3_re => dout_3_re,  -- sfix16_En15
              dout_3_im => dout_3_im,  -- sfix16_En15
              dout_4_re => dout_4_re,  -- sfix16_En15
              dout_4_im => dout_4_im  -- sfix16_En15
              );

  u_SDNF1_1_19 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_10_re => filterOut_re(9),  -- sfix16_En15
              twdlXdin_10_im => filterOut_im(9),  -- sfix16_En15
              twdlXdin_26_re => filterOut_re(25),  -- sfix16_En15
              twdlXdin_26_im => filterOut_im(25),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_19_re => dout_19_re,  -- sfix16_En15
              dout_19_im => dout_19_im,  -- sfix16_En15
              dout_20_re => dout_20_re,  -- sfix16_En15
              dout_20_im => dout_20_im  -- sfix16_En15
              );

  u_SDNF2_2_3 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_3 => rotate_3,  -- ufix1
              dout_3_re => dout_3_re,  -- sfix16_En15
              dout_3_im => dout_3_im,  -- sfix16_En15
              dout_19_re => dout_19_re,  -- sfix16_En15
              dout_19_im => dout_19_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_3_re_1 => dout_3_re_1,  -- sfix16_En15
              dout_3_im_1 => dout_3_im_1,  -- sfix16_En15
              dout_4_re => dout_4_re_1,  -- sfix16_En15
              dout_4_im => dout_4_im_1  -- sfix16_En15
              );

  u_twdlROM_3_2 : Subsystem_ip_src_TWDLROM_3_2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_2_re => twdl_3_2_re,  -- sfix16_En14
              twdl_3_2_im => twdl_3_2_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_1 : Subsystem_ip_src_TWDLMULT_SDNF1_3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_1_re => dout_1_re_1,  -- sfix16_En15
              dout_1_im => dout_1_im_1,  -- sfix16_En15
              dout_3_re => dout_3_re_1,  -- sfix16_En15
              dout_3_im => dout_3_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_2_re => twdl_3_2_re,  -- sfix16_En14
              twdl_3_2_im => twdl_3_2_im,  -- sfix16_En14
              twdlXdin_1_re => twdlXdin_1_re,  -- sfix16_En15
              twdlXdin_1_im => twdlXdin_1_im,  -- sfix16_En15
              twdlXdin_2_re => twdlXdin_2_re,  -- sfix16_En15
              twdlXdin_2_im => twdlXdin_2_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld
              );

  u_SDNF1_1_9 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_5_re => filterOut_re(4),  -- sfix16_En15
              twdlXdin_5_im => filterOut_im(4),  -- sfix16_En15
              twdlXdin_21_re => filterOut_re(20),  -- sfix16_En15
              twdlXdin_21_im => filterOut_im(20),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_9_re => dout_9_re,  -- sfix16_En15
              dout_9_im => dout_9_im,  -- sfix16_En15
              dout_10_re => dout_10_re,  -- sfix16_En15
              dout_10_im => dout_10_im  -- sfix16_En15
              );

  u_SDNF1_1_25 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_13_re => filterOut_re(12),  -- sfix16_En15
              twdlXdin_13_im => filterOut_im(12),  -- sfix16_En15
              twdlXdin_29_re => filterOut_re(28),  -- sfix16_En15
              twdlXdin_29_im => filterOut_im(28),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_25_re => dout_25_re,  -- sfix16_En15
              dout_25_im => dout_25_im,  -- sfix16_En15
              dout_26_re => dout_26_re,  -- sfix16_En15
              dout_26_im => dout_26_im  -- sfix16_En15
              );

  u_SDNF2_2_9 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_9 => rotate_9,  -- ufix1
              dout_9_re => dout_9_re,  -- sfix16_En15
              dout_9_im => dout_9_im,  -- sfix16_En15
              dout_25_re => dout_25_re,  -- sfix16_En15
              dout_25_im => dout_25_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_9_re_1 => dout_9_re_1,  -- sfix16_En15
              dout_9_im_1 => dout_9_im_1,  -- sfix16_En15
              dout_10_re => dout_10_re_1,  -- sfix16_En15
              dout_10_im => dout_10_im_1  -- sfix16_En15
              );

  u_SDNF1_1_11 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_6_re => filterOut_re(5),  -- sfix16_En15
              twdlXdin_6_im => filterOut_im(5),  -- sfix16_En15
              twdlXdin_22_re => filterOut_re(21),  -- sfix16_En15
              twdlXdin_22_im => filterOut_im(21),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_11_re => dout_11_re,  -- sfix16_En15
              dout_11_im => dout_11_im,  -- sfix16_En15
              dout_12_re => dout_12_re,  -- sfix16_En15
              dout_12_im => dout_12_im  -- sfix16_En15
              );

  u_SDNF1_1_27 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_14_re => filterOut_re(13),  -- sfix16_En15
              twdlXdin_14_im => filterOut_im(13),  -- sfix16_En15
              twdlXdin_30_re => filterOut_re(29),  -- sfix16_En15
              twdlXdin_30_im => filterOut_im(29),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_27_re => dout_27_re,  -- sfix16_En15
              dout_27_im => dout_27_im,  -- sfix16_En15
              dout_28_re => dout_28_re,  -- sfix16_En15
              dout_28_im => dout_28_im  -- sfix16_En15
              );

  u_SDNF2_2_11 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_11 => rotate_11,  -- ufix1
              dout_11_re => dout_11_re,  -- sfix16_En15
              dout_11_im => dout_11_im,  -- sfix16_En15
              dout_27_re => dout_27_re,  -- sfix16_En15
              dout_27_im => dout_27_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_11_re_1 => dout_11_re_1,  -- sfix16_En15
              dout_11_im_1 => dout_11_im_1,  -- sfix16_En15
              dout_12_re => dout_12_re_1,  -- sfix16_En15
              dout_12_im => dout_12_im_1  -- sfix16_En15
              );

  u_twdlROM_3_5 : Subsystem_ip_src_TWDLROM_3_5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_5_re => twdl_3_5_re,  -- sfix16_En14
              twdl_3_5_im => twdl_3_5_im  -- sfix16_En14
              );

  u_twdlROM_3_6 : Subsystem_ip_src_TWDLROM_3_6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_6_re => twdl_3_6_re,  -- sfix16_En14
              twdl_3_6_im => twdl_3_6_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_5 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_9_re => dout_9_re_1,  -- sfix16_En15
              dout_9_im => dout_9_im_1,  -- sfix16_En15
              dout_11_re => dout_11_re_1,  -- sfix16_En15
              dout_11_im => dout_11_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_5_re => twdl_3_5_re,  -- sfix16_En14
              twdl_3_5_im => twdl_3_5_im,  -- sfix16_En14
              twdl_3_6_re => twdl_3_6_re,  -- sfix16_En14
              twdl_3_6_im => twdl_3_6_im,  -- sfix16_En14
              twdlXdin_5_re => twdlXdin_5_re,  -- sfix16_En15
              twdlXdin_5_im => twdlXdin_5_im,  -- sfix16_En15
              twdlXdin_6_re => twdlXdin_6_re,  -- sfix16_En15
              twdlXdin_6_im => twdlXdin_6_im  -- sfix16_En15
              );

  u_SDNF1_3_1 : Subsystem_ip_src_RADIX22FFT_SDNF1_3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_1_re => twdlXdin_1_re,  -- sfix16_En15
              twdlXdin_1_im => twdlXdin_1_im,  -- sfix16_En15
              twdlXdin_5_re => twdlXdin_5_re,  -- sfix16_En15
              twdlXdin_5_im => twdlXdin_5_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_1_re => dout_1_re_2,  -- sfix16_En15
              dout_1_im => dout_1_im_2,  -- sfix16_En15
              dout_2_re => dout_2_re_2,  -- sfix16_En15
              dout_2_im => dout_2_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1
              );

  u_SDNF1_1_5 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_3_re => filterOut_re(2),  -- sfix16_En15
              twdlXdin_3_im => filterOut_im(2),  -- sfix16_En15
              twdlXdin_19_re => filterOut_re(18),  -- sfix16_En15
              twdlXdin_19_im => filterOut_im(18),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_5_re => dout_5_re,  -- sfix16_En15
              dout_5_im => dout_5_im,  -- sfix16_En15
              dout_6_re => dout_6_re,  -- sfix16_En15
              dout_6_im => dout_6_im  -- sfix16_En15
              );

  u_SDNF1_1_21 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_11_re => filterOut_re(10),  -- sfix16_En15
              twdlXdin_11_im => filterOut_im(10),  -- sfix16_En15
              twdlXdin_27_re => filterOut_re(26),  -- sfix16_En15
              twdlXdin_27_im => filterOut_im(26),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_21_re => dout_21_re,  -- sfix16_En15
              dout_21_im => dout_21_im,  -- sfix16_En15
              dout_22_re => dout_22_re,  -- sfix16_En15
              dout_22_im => dout_22_im  -- sfix16_En15
              );

  u_SDNF2_2_5 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_5 => rotate_5,  -- ufix1
              dout_5_re => dout_5_re,  -- sfix16_En15
              dout_5_im => dout_5_im,  -- sfix16_En15
              dout_21_re => dout_21_re,  -- sfix16_En15
              dout_21_im => dout_21_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_5_re_1 => dout_5_re_1,  -- sfix16_En15
              dout_5_im_1 => dout_5_im_1,  -- sfix16_En15
              dout_6_re => dout_6_re_1,  -- sfix16_En15
              dout_6_im => dout_6_im_1  -- sfix16_En15
              );

  u_SDNF1_1_7 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_4_re => filterOut_re(3),  -- sfix16_En15
              twdlXdin_4_im => filterOut_im(3),  -- sfix16_En15
              twdlXdin_20_re => filterOut_re(19),  -- sfix16_En15
              twdlXdin_20_im => filterOut_im(19),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_7_re => dout_7_re,  -- sfix16_En15
              dout_7_im => dout_7_im,  -- sfix16_En15
              dout_8_re => dout_8_re,  -- sfix16_En15
              dout_8_im => dout_8_im  -- sfix16_En15
              );

  u_SDNF1_1_23 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_12_re => filterOut_re(11),  -- sfix16_En15
              twdlXdin_12_im => filterOut_im(11),  -- sfix16_En15
              twdlXdin_28_re => filterOut_re(27),  -- sfix16_En15
              twdlXdin_28_im => filterOut_im(27),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_23_re => dout_23_re,  -- sfix16_En15
              dout_23_im => dout_23_im,  -- sfix16_En15
              dout_24_re => dout_24_re,  -- sfix16_En15
              dout_24_im => dout_24_im  -- sfix16_En15
              );

  u_SDNF2_2_7 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_7 => rotate_7,  -- ufix1
              dout_7_re => dout_7_re,  -- sfix16_En15
              dout_7_im => dout_7_im,  -- sfix16_En15
              dout_23_re => dout_23_re,  -- sfix16_En15
              dout_23_im => dout_23_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_7_re_1 => dout_7_re_1,  -- sfix16_En15
              dout_7_im_1 => dout_7_im_1,  -- sfix16_En15
              dout_8_re => dout_8_re_1,  -- sfix16_En15
              dout_8_im => dout_8_im_1  -- sfix16_En15
              );

  u_twdlROM_3_3 : Subsystem_ip_src_TWDLROM_3_3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_3_re => twdl_3_3_re,  -- sfix16_En14
              twdl_3_3_im => twdl_3_3_im  -- sfix16_En14
              );

  u_twdlROM_3_4 : Subsystem_ip_src_TWDLROM_3_4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_4_re => twdl_3_4_re,  -- sfix16_En14
              twdl_3_4_im => twdl_3_4_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_3 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_5_re => dout_5_re_1,  -- sfix16_En15
              dout_5_im => dout_5_im_1,  -- sfix16_En15
              dout_7_re => dout_7_re_1,  -- sfix16_En15
              dout_7_im => dout_7_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_3_re => twdl_3_3_re,  -- sfix16_En14
              twdl_3_3_im => twdl_3_3_im,  -- sfix16_En14
              twdl_3_4_re => twdl_3_4_re,  -- sfix16_En14
              twdl_3_4_im => twdl_3_4_im,  -- sfix16_En14
              twdlXdin_3_re => twdlXdin_3_re,  -- sfix16_En15
              twdlXdin_3_im => twdlXdin_3_im,  -- sfix16_En15
              twdlXdin_4_re => twdlXdin_4_re,  -- sfix16_En15
              twdlXdin_4_im => twdlXdin_4_im  -- sfix16_En15
              );

  u_SDNF1_1_13 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_7_re => filterOut_re(6),  -- sfix16_En15
              twdlXdin_7_im => filterOut_im(6),  -- sfix16_En15
              twdlXdin_23_re => filterOut_re(22),  -- sfix16_En15
              twdlXdin_23_im => filterOut_im(22),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_13_re => dout_13_re,  -- sfix16_En15
              dout_13_im => dout_13_im,  -- sfix16_En15
              dout_14_re => dout_14_re,  -- sfix16_En15
              dout_14_im => dout_14_im  -- sfix16_En15
              );

  u_SDNF1_1_29 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_15_re => filterOut_re(14),  -- sfix16_En15
              twdlXdin_15_im => filterOut_im(14),  -- sfix16_En15
              twdlXdin_31_re => filterOut_re(30),  -- sfix16_En15
              twdlXdin_31_im => filterOut_im(30),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_29_re => dout_29_re,  -- sfix16_En15
              dout_29_im => dout_29_im,  -- sfix16_En15
              dout_30_re => dout_30_re,  -- sfix16_En15
              dout_30_im => dout_30_im  -- sfix16_En15
              );

  u_SDNF2_2_13 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_13 => rotate_13,  -- ufix1
              dout_13_re => dout_13_re,  -- sfix16_En15
              dout_13_im => dout_13_im,  -- sfix16_En15
              dout_29_re => dout_29_re,  -- sfix16_En15
              dout_29_im => dout_29_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_13_re_1 => dout_13_re_1,  -- sfix16_En15
              dout_13_im_1 => dout_13_im_1,  -- sfix16_En15
              dout_14_re => dout_14_re_1,  -- sfix16_En15
              dout_14_im => dout_14_im_1  -- sfix16_En15
              );

  u_SDNF1_1_15 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_8_re => filterOut_re(7),  -- sfix16_En15
              twdlXdin_8_im => filterOut_im(7),  -- sfix16_En15
              twdlXdin_24_re => filterOut_re(23),  -- sfix16_En15
              twdlXdin_24_im => filterOut_im(23),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_15_re => dout_15_re,  -- sfix16_En15
              dout_15_im => dout_15_im,  -- sfix16_En15
              dout_16_re => dout_16_re,  -- sfix16_En15
              dout_16_im => dout_16_im  -- sfix16_En15
              );

  u_SDNF1_1_31 : Subsystem_ip_src_RADIX22FFT_SDNF1_1_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_16_re => filterOut_re(15),  -- sfix16_En15
              twdlXdin_16_im => filterOut_im(15),  -- sfix16_En15
              twdlXdin_32_re => filterOut_re(31),  -- sfix16_En15
              twdlXdin_32_im => filterOut_im(31),  -- sfix16_En15
              twdlXdin_1_vld => filterOut_vld,
              dout_31_re => dout_31_re,  -- sfix16_En15
              dout_31_im => dout_31_im,  -- sfix16_En15
              dout_32_re => dout_32_re,  -- sfix16_En15
              dout_32_im => dout_32_im  -- sfix16_En15
              );

  u_SDNF2_2_15 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_15 => rotate_15,  -- ufix1
              dout_15_re => dout_15_re,  -- sfix16_En15
              dout_15_im => dout_15_im,  -- sfix16_En15
              dout_31_re => dout_31_re,  -- sfix16_En15
              dout_31_im => dout_31_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_15_re_1 => dout_15_re_1,  -- sfix16_En15
              dout_15_im_1 => dout_15_im_1,  -- sfix16_En15
              dout_16_re => dout_16_re_1,  -- sfix16_En15
              dout_16_im => dout_16_im_1  -- sfix16_En15
              );

  u_twdlROM_3_7 : Subsystem_ip_src_TWDLROM_3_7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_7_re => twdl_3_7_re,  -- sfix16_En14
              twdl_3_7_im => twdl_3_7_im  -- sfix16_En14
              );

  u_twdlROM_3_8 : Subsystem_ip_src_TWDLROM_3_8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_8_re => twdl_3_8_re,  -- sfix16_En14
              twdl_3_8_im => twdl_3_8_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_7 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_13_re => dout_13_re_1,  -- sfix16_En15
              dout_13_im => dout_13_im_1,  -- sfix16_En15
              dout_15_re => dout_15_re_1,  -- sfix16_En15
              dout_15_im => dout_15_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_7_re => twdl_3_7_re,  -- sfix16_En14
              twdl_3_7_im => twdl_3_7_im,  -- sfix16_En14
              twdl_3_8_re => twdl_3_8_re,  -- sfix16_En14
              twdl_3_8_im => twdl_3_8_im,  -- sfix16_En14
              twdlXdin_7_re => twdlXdin_7_re,  -- sfix16_En15
              twdlXdin_7_im => twdlXdin_7_im,  -- sfix16_En15
              twdlXdin_8_re => twdlXdin_8_re,  -- sfix16_En15
              twdlXdin_8_im => twdlXdin_8_im  -- sfix16_En15
              );

  u_SDNF1_3_5 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_3_re => twdlXdin_3_re,  -- sfix16_En15
              twdlXdin_3_im => twdlXdin_3_im,  -- sfix16_En15
              twdlXdin_7_re => twdlXdin_7_re,  -- sfix16_En15
              twdlXdin_7_im => twdlXdin_7_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_5_re => dout_5_re_2,  -- sfix16_En15
              dout_5_im => dout_5_im_2,  -- sfix16_En15
              dout_6_re => dout_6_re_2,  -- sfix16_En15
              dout_6_im => dout_6_im_2  -- sfix16_En15
              );

  u_SDNF2_4_1 : Subsystem_ip_src_RADIX22FFT_SDNF2_4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_1 => rotate_1,  -- ufix1
              dout_1_re => dout_1_re_2,  -- sfix16_En15
              dout_1_im => dout_1_im_2,  -- sfix16_En15
              dout_5_re => dout_5_re_2,  -- sfix16_En15
              dout_5_im => dout_5_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_1_re_1 => dout_1_re_3,  -- sfix16_En15
              dout_1_im_1 => dout_1_im_3,  -- sfix16_En15
              dout_2_re => dout_2_re_3,  -- sfix16_En15
              dout_2_im => dout_2_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld
              );

  u_SDNF1_3_3 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_2_re => twdlXdin_2_re,  -- sfix16_En15
              twdlXdin_2_im => twdlXdin_2_im,  -- sfix16_En15
              twdlXdin_6_re => twdlXdin_6_re,  -- sfix16_En15
              twdlXdin_6_im => twdlXdin_6_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_3_re => dout_3_re_2,  -- sfix16_En15
              dout_3_im => dout_3_im_2,  -- sfix16_En15
              dout_4_re => dout_4_re_2,  -- sfix16_En15
              dout_4_im => dout_4_im_2  -- sfix16_En15
              );

  u_SDNF1_3_7 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_4_re => twdlXdin_4_re,  -- sfix16_En15
              twdlXdin_4_im => twdlXdin_4_im,  -- sfix16_En15
              twdlXdin_8_re => twdlXdin_8_re,  -- sfix16_En15
              twdlXdin_8_im => twdlXdin_8_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_7_re => dout_7_re_2,  -- sfix16_En15
              dout_7_im => dout_7_im_2,  -- sfix16_En15
              dout_8_re => dout_8_re_2,  -- sfix16_En15
              dout_8_im => dout_8_im_2  -- sfix16_En15
              );

  u_SDNF2_4_3 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_3 => rotate_3_1,  -- ufix1
              dout_3_re => dout_3_re_2,  -- sfix16_En15
              dout_3_im => dout_3_im_2,  -- sfix16_En15
              dout_7_re => dout_7_re_2,  -- sfix16_En15
              dout_7_im => dout_7_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_3_re_1 => dout_3_re_3,  -- sfix16_En15
              dout_3_im_1 => dout_3_im_3,  -- sfix16_En15
              dout_4_re => dout_4_re_3,  -- sfix16_En15
              dout_4_im => dout_4_im_3  -- sfix16_En15
              );

  u_twdlROM_5_2 : Subsystem_ip_src_TWDLROM_5_2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_2_re => twdl_5_2_re,  -- sfix16_En14
              twdl_5_2_im => twdl_5_2_im  -- sfix16_En14
              );

  u_SDNF1_5_1 : Subsystem_ip_src_RADIX22FFT_SDNF1_5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_1_re => dout_1_re_3,  -- sfix16_En15
              dout_1_im => dout_1_im_3,  -- sfix16_En15
              dout_3_re => dout_3_re_3,  -- sfix16_En15
              dout_3_im => dout_3_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_2_re => twdl_5_2_re,  -- sfix16_En14
              twdl_5_2_im => twdl_5_2_im,  -- sfix16_En14
              dout_1_re_1 => dataOut_re_tmp(0),  -- sfix16_En15
              dout_1_im_1 => dataOut_im_tmp(0),  -- sfix16_En15
              dout_2_re => dataOut_re_tmp(16),  -- sfix16_En15
              dout_2_im => dataOut_im_tmp(16)  -- sfix16_En15
              );

  u_SDNF2_2_17 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_17 => rotate_17_1,  -- ufix1
              dout_2_re => dout_2_re,  -- sfix16_En15
              dout_2_im => dout_2_im,  -- sfix16_En15
              dout_18_re => dout_18_re,  -- sfix16_En15
              dout_18_im => dout_18_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_17_re => dout_17_re_1,  -- sfix16_En15
              dout_17_im => dout_17_im_1,  -- sfix16_En15
              dout_18_re_1 => dout_18_re_1,  -- sfix16_En15
              dout_18_im_1 => dout_18_im_1  -- sfix16_En15
              );

  u_SDNF2_2_19 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_19 => rotate_19,  -- ufix1
              dout_4_re => dout_4_re,  -- sfix16_En15
              dout_4_im => dout_4_im,  -- sfix16_En15
              dout_20_re => dout_20_re,  -- sfix16_En15
              dout_20_im => dout_20_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_19_re => dout_19_re_1,  -- sfix16_En15
              dout_19_im => dout_19_im_1,  -- sfix16_En15
              dout_20_re_1 => dout_20_re_1,  -- sfix16_En15
              dout_20_im_1 => dout_20_im_1  -- sfix16_En15
              );

  u_twdlROM_3_18 : Subsystem_ip_src_TWDLROM_3_18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_18_re => twdl_3_18_re,  -- sfix16_En14
              twdl_3_18_im => twdl_3_18_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_17 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_17_re => dout_17_re_1,  -- sfix16_En15
              dout_17_im => dout_17_im_1,  -- sfix16_En15
              dout_19_re => dout_19_re_1,  -- sfix16_En15
              dout_19_im => dout_19_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_18_re => twdl_3_18_re,  -- sfix16_En14
              twdl_3_18_im => twdl_3_18_im,  -- sfix16_En14
              twdlXdin_17_re => twdlXdin_17_re,  -- sfix16_En15
              twdlXdin_17_im => twdlXdin_17_im,  -- sfix16_En15
              twdlXdin_18_re => twdlXdin_18_re,  -- sfix16_En15
              twdlXdin_18_im => twdlXdin_18_im  -- sfix16_En15
              );

  u_SDNF2_2_25 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_25 => rotate_25,  -- ufix1
              dout_10_re => dout_10_re,  -- sfix16_En15
              dout_10_im => dout_10_im,  -- sfix16_En15
              dout_26_re => dout_26_re,  -- sfix16_En15
              dout_26_im => dout_26_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_25_re => dout_25_re_1,  -- sfix16_En15
              dout_25_im => dout_25_im_1,  -- sfix16_En15
              dout_26_re_1 => dout_26_re_1,  -- sfix16_En15
              dout_26_im_1 => dout_26_im_1  -- sfix16_En15
              );

  u_SDNF2_2_27 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_27 => rotate_27,  -- ufix1
              dout_12_re => dout_12_re,  -- sfix16_En15
              dout_12_im => dout_12_im,  -- sfix16_En15
              dout_28_re => dout_28_re,  -- sfix16_En15
              dout_28_im => dout_28_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_27_re => dout_27_re_1,  -- sfix16_En15
              dout_27_im => dout_27_im_1,  -- sfix16_En15
              dout_28_re_1 => dout_28_re_1,  -- sfix16_En15
              dout_28_im_1 => dout_28_im_1  -- sfix16_En15
              );

  u_twdlROM_3_21 : Subsystem_ip_src_TWDLROM_3_21
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_21_re => twdl_3_21_re,  -- sfix16_En14
              twdl_3_21_im => twdl_3_21_im  -- sfix16_En14
              );

  u_twdlROM_3_22 : Subsystem_ip_src_TWDLROM_3_22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_22_re => twdl_3_22_re,  -- sfix16_En14
              twdl_3_22_im => twdl_3_22_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_21 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_25_re => dout_25_re_1,  -- sfix16_En15
              dout_25_im => dout_25_im_1,  -- sfix16_En15
              dout_27_re => dout_27_re_1,  -- sfix16_En15
              dout_27_im => dout_27_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_21_re => twdl_3_21_re,  -- sfix16_En14
              twdl_3_21_im => twdl_3_21_im,  -- sfix16_En14
              twdl_3_22_re => twdl_3_22_re,  -- sfix16_En14
              twdl_3_22_im => twdl_3_22_im,  -- sfix16_En14
              twdlXdin_21_re => twdlXdin_21_re,  -- sfix16_En15
              twdlXdin_21_im => twdlXdin_21_im,  -- sfix16_En15
              twdlXdin_22_re => twdlXdin_22_re,  -- sfix16_En15
              twdlXdin_22_im => twdlXdin_22_im  -- sfix16_En15
              );

  u_SDNF1_3_17 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_17_re => twdlXdin_17_re,  -- sfix16_En15
              twdlXdin_17_im => twdlXdin_17_im,  -- sfix16_En15
              twdlXdin_21_re => twdlXdin_21_re,  -- sfix16_En15
              twdlXdin_21_im => twdlXdin_21_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_17_re => dout_17_re_2,  -- sfix16_En15
              dout_17_im => dout_17_im_2,  -- sfix16_En15
              dout_18_re => dout_18_re_2,  -- sfix16_En15
              dout_18_im => dout_18_im_2  -- sfix16_En15
              );

  u_SDNF2_2_21 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_21 => rotate_21,  -- ufix1
              dout_6_re => dout_6_re,  -- sfix16_En15
              dout_6_im => dout_6_im,  -- sfix16_En15
              dout_22_re => dout_22_re,  -- sfix16_En15
              dout_22_im => dout_22_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_21_re => dout_21_re_1,  -- sfix16_En15
              dout_21_im => dout_21_im_1,  -- sfix16_En15
              dout_22_re_1 => dout_22_re_1,  -- sfix16_En15
              dout_22_im_1 => dout_22_im_1  -- sfix16_En15
              );

  u_SDNF2_2_23 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_23 => rotate_23,  -- ufix1
              dout_8_re => dout_8_re,  -- sfix16_En15
              dout_8_im => dout_8_im,  -- sfix16_En15
              dout_24_re => dout_24_re,  -- sfix16_En15
              dout_24_im => dout_24_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_23_re => dout_23_re_1,  -- sfix16_En15
              dout_23_im => dout_23_im_1,  -- sfix16_En15
              dout_24_re_1 => dout_24_re_1,  -- sfix16_En15
              dout_24_im_1 => dout_24_im_1  -- sfix16_En15
              );

  u_twdlROM_3_19 : Subsystem_ip_src_TWDLROM_3_19
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_19_re => twdl_3_19_re,  -- sfix16_En14
              twdl_3_19_im => twdl_3_19_im  -- sfix16_En14
              );

  u_twdlROM_3_20 : Subsystem_ip_src_TWDLROM_3_20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_20_re => twdl_3_20_re,  -- sfix16_En14
              twdl_3_20_im => twdl_3_20_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_19 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_21_re => dout_21_re_1,  -- sfix16_En15
              dout_21_im => dout_21_im_1,  -- sfix16_En15
              dout_23_re => dout_23_re_1,  -- sfix16_En15
              dout_23_im => dout_23_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_19_re => twdl_3_19_re,  -- sfix16_En14
              twdl_3_19_im => twdl_3_19_im,  -- sfix16_En14
              twdl_3_20_re => twdl_3_20_re,  -- sfix16_En14
              twdl_3_20_im => twdl_3_20_im,  -- sfix16_En14
              twdlXdin_19_re => twdlXdin_19_re,  -- sfix16_En15
              twdlXdin_19_im => twdlXdin_19_im,  -- sfix16_En15
              twdlXdin_20_re => twdlXdin_20_re,  -- sfix16_En15
              twdlXdin_20_im => twdlXdin_20_im  -- sfix16_En15
              );

  u_SDNF2_2_29 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_29 => rotate_29,  -- ufix1
              dout_14_re => dout_14_re,  -- sfix16_En15
              dout_14_im => dout_14_im,  -- sfix16_En15
              dout_30_re => dout_30_re,  -- sfix16_En15
              dout_30_im => dout_30_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_29_re => dout_29_re_1,  -- sfix16_En15
              dout_29_im => dout_29_im_1,  -- sfix16_En15
              dout_30_re_1 => dout_30_re_1,  -- sfix16_En15
              dout_30_im_1 => dout_30_im_1  -- sfix16_En15
              );

  u_SDNF2_2_31 : Subsystem_ip_src_RADIX22FFT_SDNF2_2_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_31 => rotate_31,  -- ufix1
              dout_16_re => dout_16_re,  -- sfix16_En15
              dout_16_im => dout_16_im,  -- sfix16_En15
              dout_32_re => dout_32_re,  -- sfix16_En15
              dout_32_im => dout_32_im,  -- sfix16_En15
              dout_1_vld => dout_1_vld,
              dout_31_re => dout_31_re_1,  -- sfix16_En15
              dout_31_im => dout_31_im_1,  -- sfix16_En15
              dout_32_re_1 => dout_32_re_1,  -- sfix16_En15
              dout_32_im_1 => dout_32_im_1  -- sfix16_En15
              );

  u_twdlROM_3_23 : Subsystem_ip_src_TWDLROM_3_23
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_23_re => twdl_3_23_re,  -- sfix16_En14
              twdl_3_23_im => twdl_3_23_im  -- sfix16_En14
              );

  u_twdlROM_3_24 : Subsystem_ip_src_TWDLROM_3_24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_24_re => twdl_3_24_re,  -- sfix16_En14
              twdl_3_24_im => twdl_3_24_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_23 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_29_re => dout_29_re_1,  -- sfix16_En15
              dout_29_im => dout_29_im_1,  -- sfix16_En15
              dout_31_re => dout_31_re_1,  -- sfix16_En15
              dout_31_im => dout_31_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_23_re => twdl_3_23_re,  -- sfix16_En14
              twdl_3_23_im => twdl_3_23_im,  -- sfix16_En14
              twdl_3_24_re => twdl_3_24_re,  -- sfix16_En14
              twdl_3_24_im => twdl_3_24_im,  -- sfix16_En14
              twdlXdin_23_re => twdlXdin_23_re,  -- sfix16_En15
              twdlXdin_23_im => twdlXdin_23_im,  -- sfix16_En15
              twdlXdin_24_re => twdlXdin_24_re,  -- sfix16_En15
              twdlXdin_24_im => twdlXdin_24_im  -- sfix16_En15
              );

  u_SDNF1_3_21 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_19_re => twdlXdin_19_re,  -- sfix16_En15
              twdlXdin_19_im => twdlXdin_19_im,  -- sfix16_En15
              twdlXdin_23_re => twdlXdin_23_re,  -- sfix16_En15
              twdlXdin_23_im => twdlXdin_23_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_21_re => dout_21_re_2,  -- sfix16_En15
              dout_21_im => dout_21_im_2,  -- sfix16_En15
              dout_22_re => dout_22_re_2,  -- sfix16_En15
              dout_22_im => dout_22_im_2  -- sfix16_En15
              );

  u_SDNF2_4_17 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_17 => rotate_17,  -- ufix1
              dout_17_re => dout_17_re_2,  -- sfix16_En15
              dout_17_im => dout_17_im_2,  -- sfix16_En15
              dout_21_re => dout_21_re_2,  -- sfix16_En15
              dout_21_im => dout_21_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_17_re_1 => dout_17_re_3,  -- sfix16_En15
              dout_17_im_1 => dout_17_im_3,  -- sfix16_En15
              dout_18_re => dout_18_re_3,  -- sfix16_En15
              dout_18_im => dout_18_im_3  -- sfix16_En15
              );

  u_SDNF1_3_19 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_18_re => twdlXdin_18_re,  -- sfix16_En15
              twdlXdin_18_im => twdlXdin_18_im,  -- sfix16_En15
              twdlXdin_22_re => twdlXdin_22_re,  -- sfix16_En15
              twdlXdin_22_im => twdlXdin_22_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_19_re => dout_19_re_2,  -- sfix16_En15
              dout_19_im => dout_19_im_2,  -- sfix16_En15
              dout_20_re => dout_20_re_2,  -- sfix16_En15
              dout_20_im => dout_20_im_2  -- sfix16_En15
              );

  u_SDNF1_3_23 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_20_re => twdlXdin_20_re,  -- sfix16_En15
              twdlXdin_20_im => twdlXdin_20_im,  -- sfix16_En15
              twdlXdin_24_re => twdlXdin_24_re,  -- sfix16_En15
              twdlXdin_24_im => twdlXdin_24_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_23_re => dout_23_re_2,  -- sfix16_En15
              dout_23_im => dout_23_im_2,  -- sfix16_En15
              dout_24_re => dout_24_re_2,  -- sfix16_En15
              dout_24_im => dout_24_im_2  -- sfix16_En15
              );

  u_SDNF2_4_19 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_19 => rotate_19_1,  -- ufix1
              dout_19_re => dout_19_re_2,  -- sfix16_En15
              dout_19_im => dout_19_im_2,  -- sfix16_En15
              dout_23_re => dout_23_re_2,  -- sfix16_En15
              dout_23_im => dout_23_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_19_re_1 => dout_19_re_3,  -- sfix16_En15
              dout_19_im_1 => dout_19_im_3,  -- sfix16_En15
              dout_20_re => dout_20_re_3,  -- sfix16_En15
              dout_20_im => dout_20_im_3  -- sfix16_En15
              );

  u_twdlROM_5_18 : Subsystem_ip_src_TWDLROM_5_18
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_18_re => twdl_5_18_re,  -- sfix16_En14
              twdl_5_18_im => twdl_5_18_im  -- sfix16_En14
              );

  u_SDNF1_5_17 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block7
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_17_re => dout_17_re_3,  -- sfix16_En15
              dout_17_im => dout_17_im_3,  -- sfix16_En15
              dout_19_re => dout_19_re_3,  -- sfix16_En15
              dout_19_im => dout_19_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_18_re => twdl_5_18_re,  -- sfix16_En14
              twdl_5_18_im => twdl_5_18_im,  -- sfix16_En14
              dout_17_re_1 => dataOut_re_tmp(1),  -- sfix16_En15
              dout_17_im_1 => dataOut_im_tmp(1),  -- sfix16_En15
              dout_18_re => dataOut_re_tmp(17),  -- sfix16_En15
              dout_18_im => dataOut_im_tmp(17)  -- sfix16_En15
              );

  u_twdlROM_3_10 : Subsystem_ip_src_TWDLROM_3_10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_10_re => twdl_3_10_re,  -- sfix16_En14
              twdl_3_10_im => twdl_3_10_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_9 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_re => dout_2_re_1,  -- sfix16_En15
              dout_2_im => dout_2_im_1,  -- sfix16_En15
              dout_4_re => dout_4_re_1,  -- sfix16_En15
              dout_4_im => dout_4_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_10_re => twdl_3_10_re,  -- sfix16_En14
              twdl_3_10_im => twdl_3_10_im,  -- sfix16_En14
              twdlXdin_9_re => twdlXdin_9_re,  -- sfix16_En15
              twdlXdin_9_im => twdlXdin_9_im,  -- sfix16_En15
              twdlXdin_10_re => twdlXdin_10_re,  -- sfix16_En15
              twdlXdin_10_im => twdlXdin_10_im  -- sfix16_En15
              );

  u_twdlROM_3_13 : Subsystem_ip_src_TWDLROM_3_13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_13_re => twdl_3_13_re,  -- sfix16_En14
              twdl_3_13_im => twdl_3_13_im  -- sfix16_En14
              );

  u_twdlROM_3_14 : Subsystem_ip_src_TWDLROM_3_14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_14_re => twdl_3_14_re,  -- sfix16_En14
              twdl_3_14_im => twdl_3_14_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_13 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_10_re => dout_10_re_1,  -- sfix16_En15
              dout_10_im => dout_10_im_1,  -- sfix16_En15
              dout_12_re => dout_12_re_1,  -- sfix16_En15
              dout_12_im => dout_12_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_13_re => twdl_3_13_re,  -- sfix16_En14
              twdl_3_13_im => twdl_3_13_im,  -- sfix16_En14
              twdl_3_14_re => twdl_3_14_re,  -- sfix16_En14
              twdl_3_14_im => twdl_3_14_im,  -- sfix16_En14
              twdlXdin_13_re => twdlXdin_13_re,  -- sfix16_En15
              twdlXdin_13_im => twdlXdin_13_im,  -- sfix16_En15
              twdlXdin_14_re => twdlXdin_14_re,  -- sfix16_En15
              twdlXdin_14_im => twdlXdin_14_im  -- sfix16_En15
              );

  u_SDNF1_3_9 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_9_re => twdlXdin_9_re,  -- sfix16_En15
              twdlXdin_9_im => twdlXdin_9_im,  -- sfix16_En15
              twdlXdin_13_re => twdlXdin_13_re,  -- sfix16_En15
              twdlXdin_13_im => twdlXdin_13_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_9_re => dout_9_re_2,  -- sfix16_En15
              dout_9_im => dout_9_im_2,  -- sfix16_En15
              dout_10_re => dout_10_re_2,  -- sfix16_En15
              dout_10_im => dout_10_im_2  -- sfix16_En15
              );

  u_twdlROM_3_11 : Subsystem_ip_src_TWDLROM_3_11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_11_re => twdl_3_11_re,  -- sfix16_En14
              twdl_3_11_im => twdl_3_11_im  -- sfix16_En14
              );

  u_twdlROM_3_12 : Subsystem_ip_src_TWDLROM_3_12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_12_re => twdl_3_12_re,  -- sfix16_En14
              twdl_3_12_im => twdl_3_12_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_11 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_6_re => dout_6_re_1,  -- sfix16_En15
              dout_6_im => dout_6_im_1,  -- sfix16_En15
              dout_8_re => dout_8_re_1,  -- sfix16_En15
              dout_8_im => dout_8_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_11_re => twdl_3_11_re,  -- sfix16_En14
              twdl_3_11_im => twdl_3_11_im,  -- sfix16_En14
              twdl_3_12_re => twdl_3_12_re,  -- sfix16_En14
              twdl_3_12_im => twdl_3_12_im,  -- sfix16_En14
              twdlXdin_11_re => twdlXdin_11_re,  -- sfix16_En15
              twdlXdin_11_im => twdlXdin_11_im,  -- sfix16_En15
              twdlXdin_12_re => twdlXdin_12_re,  -- sfix16_En15
              twdlXdin_12_im => twdlXdin_12_im  -- sfix16_En15
              );

  u_twdlROM_3_15 : Subsystem_ip_src_TWDLROM_3_15
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_15_re => twdl_3_15_re,  -- sfix16_En14
              twdl_3_15_im => twdl_3_15_im  -- sfix16_En14
              );

  u_twdlROM_3_16 : Subsystem_ip_src_TWDLROM_3_16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_16_re => twdl_3_16_re,  -- sfix16_En14
              twdl_3_16_im => twdl_3_16_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_15 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_14_re => dout_14_re_1,  -- sfix16_En15
              dout_14_im => dout_14_im_1,  -- sfix16_En15
              dout_16_re => dout_16_re_1,  -- sfix16_En15
              dout_16_im => dout_16_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_15_re => twdl_3_15_re,  -- sfix16_En14
              twdl_3_15_im => twdl_3_15_im,  -- sfix16_En14
              twdl_3_16_re => twdl_3_16_re,  -- sfix16_En14
              twdl_3_16_im => twdl_3_16_im,  -- sfix16_En14
              twdlXdin_15_re => twdlXdin_15_re,  -- sfix16_En15
              twdlXdin_15_im => twdlXdin_15_im,  -- sfix16_En15
              twdlXdin_16_re => twdlXdin_16_re,  -- sfix16_En15
              twdlXdin_16_im => twdlXdin_16_im  -- sfix16_En15
              );

  u_SDNF1_3_13 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_11_re => twdlXdin_11_re,  -- sfix16_En15
              twdlXdin_11_im => twdlXdin_11_im,  -- sfix16_En15
              twdlXdin_15_re => twdlXdin_15_re,  -- sfix16_En15
              twdlXdin_15_im => twdlXdin_15_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_13_re => dout_13_re_2,  -- sfix16_En15
              dout_13_im => dout_13_im_2,  -- sfix16_En15
              dout_14_re => dout_14_re_2,  -- sfix16_En15
              dout_14_im => dout_14_im_2  -- sfix16_En15
              );

  u_SDNF2_4_9 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_9 => rotate_9_1,  -- ufix1
              dout_9_re => dout_9_re_2,  -- sfix16_En15
              dout_9_im => dout_9_im_2,  -- sfix16_En15
              dout_13_re => dout_13_re_2,  -- sfix16_En15
              dout_13_im => dout_13_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_9_re_1 => dout_9_re_3,  -- sfix16_En15
              dout_9_im_1 => dout_9_im_3,  -- sfix16_En15
              dout_10_re => dout_10_re_3,  -- sfix16_En15
              dout_10_im => dout_10_im_3  -- sfix16_En15
              );

  u_SDNF1_3_11 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_10_re => twdlXdin_10_re,  -- sfix16_En15
              twdlXdin_10_im => twdlXdin_10_im,  -- sfix16_En15
              twdlXdin_14_re => twdlXdin_14_re,  -- sfix16_En15
              twdlXdin_14_im => twdlXdin_14_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_11_re => dout_11_re_2,  -- sfix16_En15
              dout_11_im => dout_11_im_2,  -- sfix16_En15
              dout_12_re => dout_12_re_2,  -- sfix16_En15
              dout_12_im => dout_12_im_2  -- sfix16_En15
              );

  u_SDNF1_3_15 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_12_re => twdlXdin_12_re,  -- sfix16_En15
              twdlXdin_12_im => twdlXdin_12_im,  -- sfix16_En15
              twdlXdin_16_re => twdlXdin_16_re,  -- sfix16_En15
              twdlXdin_16_im => twdlXdin_16_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_15_re => dout_15_re_2,  -- sfix16_En15
              dout_15_im => dout_15_im_2,  -- sfix16_En15
              dout_16_re => dout_16_re_2,  -- sfix16_En15
              dout_16_im => dout_16_im_2  -- sfix16_En15
              );

  u_SDNF2_4_11 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_11 => rotate_11_1,  -- ufix1
              dout_11_re => dout_11_re_2,  -- sfix16_En15
              dout_11_im => dout_11_im_2,  -- sfix16_En15
              dout_15_re => dout_15_re_2,  -- sfix16_En15
              dout_15_im => dout_15_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_11_re_1 => dout_11_re_3,  -- sfix16_En15
              dout_11_im_1 => dout_11_im_3,  -- sfix16_En15
              dout_12_re => dout_12_re_3,  -- sfix16_En15
              dout_12_im => dout_12_im_3  -- sfix16_En15
              );

  u_twdlROM_5_10 : Subsystem_ip_src_TWDLROM_5_10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_10_re => twdl_5_10_re,  -- sfix16_En14
              twdl_5_10_im => twdl_5_10_im  -- sfix16_En14
              );

  u_SDNF1_5_9 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_9_re => dout_9_re_3,  -- sfix16_En15
              dout_9_im => dout_9_im_3,  -- sfix16_En15
              dout_11_re => dout_11_re_3,  -- sfix16_En15
              dout_11_im => dout_11_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_10_re => twdl_5_10_re,  -- sfix16_En14
              twdl_5_10_im => twdl_5_10_im,  -- sfix16_En14
              dout_9_re_1 => dataOut_re_tmp(2),  -- sfix16_En15
              dout_9_im_1 => dataOut_im_tmp(2),  -- sfix16_En15
              dout_10_re => dataOut_re_tmp(18),  -- sfix16_En15
              dout_10_im => dataOut_im_tmp(18)  -- sfix16_En15
              );

  u_twdlROM_3_26 : Subsystem_ip_src_TWDLROM_3_26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_26_re => twdl_3_26_re,  -- sfix16_En14
              twdl_3_26_im => twdl_3_26_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_25 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_18_re => dout_18_re_1,  -- sfix16_En15
              dout_18_im => dout_18_im_1,  -- sfix16_En15
              dout_20_re => dout_20_re_1,  -- sfix16_En15
              dout_20_im => dout_20_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_26_re => twdl_3_26_re,  -- sfix16_En14
              twdl_3_26_im => twdl_3_26_im,  -- sfix16_En14
              twdlXdin_25_re => twdlXdin_25_re,  -- sfix16_En15
              twdlXdin_25_im => twdlXdin_25_im,  -- sfix16_En15
              twdlXdin_26_re => twdlXdin_26_re,  -- sfix16_En15
              twdlXdin_26_im => twdlXdin_26_im  -- sfix16_En15
              );

  u_twdlROM_3_29 : Subsystem_ip_src_TWDLROM_3_29
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_29_re => twdl_3_29_re,  -- sfix16_En14
              twdl_3_29_im => twdl_3_29_im  -- sfix16_En14
              );

  u_twdlROM_3_30 : Subsystem_ip_src_TWDLROM_3_30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_30_re => twdl_3_30_re,  -- sfix16_En14
              twdl_3_30_im => twdl_3_30_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_29 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_26_re => dout_26_re_1,  -- sfix16_En15
              dout_26_im => dout_26_im_1,  -- sfix16_En15
              dout_28_re => dout_28_re_1,  -- sfix16_En15
              dout_28_im => dout_28_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_29_re => twdl_3_29_re,  -- sfix16_En14
              twdl_3_29_im => twdl_3_29_im,  -- sfix16_En14
              twdl_3_30_re => twdl_3_30_re,  -- sfix16_En14
              twdl_3_30_im => twdl_3_30_im,  -- sfix16_En14
              twdlXdin_29_re => twdlXdin_29_re,  -- sfix16_En15
              twdlXdin_29_im => twdlXdin_29_im,  -- sfix16_En15
              twdlXdin_30_re => twdlXdin_30_re,  -- sfix16_En15
              twdlXdin_30_im => twdlXdin_30_im  -- sfix16_En15
              );

  u_SDNF1_3_25 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_25_re => twdlXdin_25_re,  -- sfix16_En15
              twdlXdin_25_im => twdlXdin_25_im,  -- sfix16_En15
              twdlXdin_29_re => twdlXdin_29_re,  -- sfix16_En15
              twdlXdin_29_im => twdlXdin_29_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_25_re => dout_25_re_2,  -- sfix16_En15
              dout_25_im => dout_25_im_2,  -- sfix16_En15
              dout_26_re => dout_26_re_2,  -- sfix16_En15
              dout_26_im => dout_26_im_2  -- sfix16_En15
              );

  u_twdlROM_3_27 : Subsystem_ip_src_TWDLROM_3_27
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_27_re => twdl_3_27_re,  -- sfix16_En14
              twdl_3_27_im => twdl_3_27_im  -- sfix16_En14
              );

  u_twdlROM_3_28 : Subsystem_ip_src_TWDLROM_3_28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_28_re => twdl_3_28_re,  -- sfix16_En14
              twdl_3_28_im => twdl_3_28_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_27 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_22_re => dout_22_re_1,  -- sfix16_En15
              dout_22_im => dout_22_im_1,  -- sfix16_En15
              dout_24_re => dout_24_re_1,  -- sfix16_En15
              dout_24_im => dout_24_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_27_re => twdl_3_27_re,  -- sfix16_En14
              twdl_3_27_im => twdl_3_27_im,  -- sfix16_En14
              twdl_3_28_re => twdl_3_28_re,  -- sfix16_En14
              twdl_3_28_im => twdl_3_28_im,  -- sfix16_En14
              twdlXdin_27_re => twdlXdin_27_re,  -- sfix16_En15
              twdlXdin_27_im => twdlXdin_27_im,  -- sfix16_En15
              twdlXdin_28_re => twdlXdin_28_re,  -- sfix16_En15
              twdlXdin_28_im => twdlXdin_28_im  -- sfix16_En15
              );

  u_twdlROM_3_31 : Subsystem_ip_src_TWDLROM_3_31
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_31_re => twdl_3_31_re,  -- sfix16_En14
              twdl_3_31_im => twdl_3_31_im  -- sfix16_En14
              );

  u_twdlROM_3_32 : Subsystem_ip_src_TWDLROM_3_32
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_vld => dout_2_vld,
              twdl_3_32_re => twdl_3_32_re,  -- sfix16_En14
              twdl_3_32_im => twdl_3_32_im  -- sfix16_En14
              );

  u_TWDLMULT_SDNF1_3_31 : Subsystem_ip_src_TWDLMULT_SDNF1_3_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_30_re => dout_30_re_1,  -- sfix16_En15
              dout_30_im => dout_30_im_1,  -- sfix16_En15
              dout_32_re => dout_32_re_1,  -- sfix16_En15
              dout_32_im => dout_32_im_1,  -- sfix16_En15
              dout_2_vld => dout_2_vld,
              twdl_3_31_re => twdl_3_31_re,  -- sfix16_En14
              twdl_3_31_im => twdl_3_31_im,  -- sfix16_En14
              twdl_3_32_re => twdl_3_32_re,  -- sfix16_En14
              twdl_3_32_im => twdl_3_32_im,  -- sfix16_En14
              twdlXdin_31_re => twdlXdin_31_re,  -- sfix16_En15
              twdlXdin_31_im => twdlXdin_31_im,  -- sfix16_En15
              twdlXdin_32_re => twdlXdin_32_re,  -- sfix16_En15
              twdlXdin_32_im => twdlXdin_32_im  -- sfix16_En15
              );

  u_SDNF1_3_29 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_27_re => twdlXdin_27_re,  -- sfix16_En15
              twdlXdin_27_im => twdlXdin_27_im,  -- sfix16_En15
              twdlXdin_31_re => twdlXdin_31_re,  -- sfix16_En15
              twdlXdin_31_im => twdlXdin_31_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_29_re => dout_29_re_2,  -- sfix16_En15
              dout_29_im => dout_29_im_2,  -- sfix16_En15
              dout_30_re => dout_30_re_2,  -- sfix16_En15
              dout_30_im => dout_30_im_2  -- sfix16_En15
              );

  u_SDNF2_4_25 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_25 => rotate_25_1,  -- ufix1
              dout_25_re => dout_25_re_2,  -- sfix16_En15
              dout_25_im => dout_25_im_2,  -- sfix16_En15
              dout_29_re => dout_29_re_2,  -- sfix16_En15
              dout_29_im => dout_29_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_25_re_1 => dout_25_re_3,  -- sfix16_En15
              dout_25_im_1 => dout_25_im_3,  -- sfix16_En15
              dout_26_re => dout_26_re_3,  -- sfix16_En15
              dout_26_im => dout_26_im_3  -- sfix16_En15
              );

  u_SDNF1_3_27 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_26_re => twdlXdin_26_re,  -- sfix16_En15
              twdlXdin_26_im => twdlXdin_26_im,  -- sfix16_En15
              twdlXdin_30_re => twdlXdin_30_re,  -- sfix16_En15
              twdlXdin_30_im => twdlXdin_30_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_27_re => dout_27_re_2,  -- sfix16_En15
              dout_27_im => dout_27_im_2,  -- sfix16_En15
              dout_28_re => dout_28_re_2,  -- sfix16_En15
              dout_28_im => dout_28_im_2  -- sfix16_En15
              );

  u_SDNF1_3_31 : Subsystem_ip_src_RADIX22FFT_SDNF1_3_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              twdlXdin_28_re => twdlXdin_28_re,  -- sfix16_En15
              twdlXdin_28_im => twdlXdin_28_im,  -- sfix16_En15
              twdlXdin_32_re => twdlXdin_32_re,  -- sfix16_En15
              twdlXdin_32_im => twdlXdin_32_im,  -- sfix16_En15
              twdlXdin_1_vld => twdlXdin_1_vld,
              dout_31_re => dout_31_re_2,  -- sfix16_En15
              dout_31_im => dout_31_im_2,  -- sfix16_En15
              dout_32_re => dout_32_re_2,  -- sfix16_En15
              dout_32_im => dout_32_im_2  -- sfix16_En15
              );

  u_SDNF2_4_27 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_27 => rotate_27_1,  -- ufix1
              dout_27_re => dout_27_re_2,  -- sfix16_En15
              dout_27_im => dout_27_im_2,  -- sfix16_En15
              dout_31_re => dout_31_re_2,  -- sfix16_En15
              dout_31_im => dout_31_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_27_re_1 => dout_27_re_3,  -- sfix16_En15
              dout_27_im_1 => dout_27_im_3,  -- sfix16_En15
              dout_28_re => dout_28_re_3,  -- sfix16_En15
              dout_28_im => dout_28_im_3  -- sfix16_En15
              );

  u_twdlROM_5_26 : Subsystem_ip_src_TWDLROM_5_26
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_26_re => twdl_5_26_re,  -- sfix16_En14
              twdl_5_26_im => twdl_5_26_im  -- sfix16_En14
              );

  u_SDNF1_5_25 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block11
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_25_re => dout_25_re_3,  -- sfix16_En15
              dout_25_im => dout_25_im_3,  -- sfix16_En15
              dout_27_re => dout_27_re_3,  -- sfix16_En15
              dout_27_im => dout_27_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_26_re => twdl_5_26_re,  -- sfix16_En14
              twdl_5_26_im => twdl_5_26_im,  -- sfix16_En14
              dout_25_re_1 => dataOut_re_tmp(3),  -- sfix16_En15
              dout_25_im_1 => dataOut_im_tmp(3),  -- sfix16_En15
              dout_26_re => dataOut_re_tmp(19),  -- sfix16_En15
              dout_26_im => dataOut_im_tmp(19)  -- sfix16_En15
              );

  u_SDNF2_4_5 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_5 => rotate_5_1,  -- ufix1
              dout_2_re => dout_2_re_2,  -- sfix16_En15
              dout_2_im => dout_2_im_2,  -- sfix16_En15
              dout_6_re => dout_6_re_2,  -- sfix16_En15
              dout_6_im => dout_6_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_5_re => dout_5_re_3,  -- sfix16_En15
              dout_5_im => dout_5_im_3,  -- sfix16_En15
              dout_6_re_1 => dout_6_re_3,  -- sfix16_En15
              dout_6_im_1 => dout_6_im_3  -- sfix16_En15
              );

  u_SDNF2_4_7 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_7 => rotate_7_1,  -- ufix1
              dout_4_re => dout_4_re_2,  -- sfix16_En15
              dout_4_im => dout_4_im_2,  -- sfix16_En15
              dout_8_re => dout_8_re_2,  -- sfix16_En15
              dout_8_im => dout_8_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_7_re => dout_7_re_3,  -- sfix16_En15
              dout_7_im => dout_7_im_3,  -- sfix16_En15
              dout_8_re_1 => dout_8_re_3,  -- sfix16_En15
              dout_8_im_1 => dout_8_im_3  -- sfix16_En15
              );

  u_twdlROM_5_6 : Subsystem_ip_src_TWDLROM_5_6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_6_re => twdl_5_6_re,  -- sfix16_En14
              twdl_5_6_im => twdl_5_6_im  -- sfix16_En14
              );

  u_SDNF1_5_5 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block1
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_5_re => dout_5_re_3,  -- sfix16_En15
              dout_5_im => dout_5_im_3,  -- sfix16_En15
              dout_7_re => dout_7_re_3,  -- sfix16_En15
              dout_7_im => dout_7_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_6_re => twdl_5_6_re,  -- sfix16_En14
              twdl_5_6_im => twdl_5_6_im,  -- sfix16_En14
              dout_5_re_1 => dataOut_re_tmp(4),  -- sfix16_En15
              dout_5_im_1 => dataOut_im_tmp(4),  -- sfix16_En15
              dout_6_re => dataOut_re_tmp(20),  -- sfix16_En15
              dout_6_im => dataOut_im_tmp(20)  -- sfix16_En15
              );

  u_SDNF2_4_21 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_21 => rotate_21_1,  -- ufix1
              dout_18_re => dout_18_re_2,  -- sfix16_En15
              dout_18_im => dout_18_im_2,  -- sfix16_En15
              dout_22_re => dout_22_re_2,  -- sfix16_En15
              dout_22_im => dout_22_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_21_re => dout_21_re_3,  -- sfix16_En15
              dout_21_im => dout_21_im_3,  -- sfix16_En15
              dout_22_re_1 => dout_22_re_3,  -- sfix16_En15
              dout_22_im_1 => dout_22_im_3  -- sfix16_En15
              );

  u_SDNF2_4_23 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_23 => rotate_23_1,  -- ufix1
              dout_20_re => dout_20_re_2,  -- sfix16_En15
              dout_20_im => dout_20_im_2,  -- sfix16_En15
              dout_24_re => dout_24_re_2,  -- sfix16_En15
              dout_24_im => dout_24_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_23_re => dout_23_re_3,  -- sfix16_En15
              dout_23_im => dout_23_im_3,  -- sfix16_En15
              dout_24_re_1 => dout_24_re_3,  -- sfix16_En15
              dout_24_im_1 => dout_24_im_3  -- sfix16_En15
              );

  u_twdlROM_5_22 : Subsystem_ip_src_TWDLROM_5_22
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_22_re => twdl_5_22_re,  -- sfix16_En14
              twdl_5_22_im => twdl_5_22_im  -- sfix16_En14
              );

  u_SDNF1_5_21 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block9
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_21_re => dout_21_re_3,  -- sfix16_En15
              dout_21_im => dout_21_im_3,  -- sfix16_En15
              dout_23_re => dout_23_re_3,  -- sfix16_En15
              dout_23_im => dout_23_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_22_re => twdl_5_22_re,  -- sfix16_En14
              twdl_5_22_im => twdl_5_22_im,  -- sfix16_En14
              dout_21_re_1 => dataOut_re_tmp(5),  -- sfix16_En15
              dout_21_im_1 => dataOut_im_tmp(5),  -- sfix16_En15
              dout_22_re => dataOut_re_tmp(21),  -- sfix16_En15
              dout_22_im => dataOut_im_tmp(21)  -- sfix16_En15
              );

  u_SDNF2_4_13 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_13 => rotate_13_1,  -- ufix1
              dout_10_re => dout_10_re_2,  -- sfix16_En15
              dout_10_im => dout_10_im_2,  -- sfix16_En15
              dout_14_re => dout_14_re_2,  -- sfix16_En15
              dout_14_im => dout_14_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_13_re => dout_13_re_3,  -- sfix16_En15
              dout_13_im => dout_13_im_3,  -- sfix16_En15
              dout_14_re_1 => dout_14_re_3,  -- sfix16_En15
              dout_14_im_1 => dout_14_im_3  -- sfix16_En15
              );

  u_SDNF2_4_15 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_15 => rotate_15_1,  -- ufix1
              dout_12_re => dout_12_re_2,  -- sfix16_En15
              dout_12_im => dout_12_im_2,  -- sfix16_En15
              dout_16_re => dout_16_re_2,  -- sfix16_En15
              dout_16_im => dout_16_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_15_re => dout_15_re_3,  -- sfix16_En15
              dout_15_im => dout_15_im_3,  -- sfix16_En15
              dout_16_re_1 => dout_16_re_3,  -- sfix16_En15
              dout_16_im_1 => dout_16_im_3  -- sfix16_En15
              );

  u_twdlROM_5_14 : Subsystem_ip_src_TWDLROM_5_14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_14_re => twdl_5_14_re,  -- sfix16_En14
              twdl_5_14_im => twdl_5_14_im  -- sfix16_En14
              );

  u_SDNF1_5_13 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_13_re => dout_13_re_3,  -- sfix16_En15
              dout_13_im => dout_13_im_3,  -- sfix16_En15
              dout_15_re => dout_15_re_3,  -- sfix16_En15
              dout_15_im => dout_15_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_14_re => twdl_5_14_re,  -- sfix16_En14
              twdl_5_14_im => twdl_5_14_im,  -- sfix16_En14
              dout_13_re_1 => dataOut_re_tmp(6),  -- sfix16_En15
              dout_13_im_1 => dataOut_im_tmp(6),  -- sfix16_En15
              dout_14_re => dataOut_re_tmp(22),  -- sfix16_En15
              dout_14_im => dataOut_im_tmp(22)  -- sfix16_En15
              );

  u_SDNF2_4_29 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_29 => rotate_29_1,  -- ufix1
              dout_26_re => dout_26_re_2,  -- sfix16_En15
              dout_26_im => dout_26_im_2,  -- sfix16_En15
              dout_30_re => dout_30_re_2,  -- sfix16_En15
              dout_30_im => dout_30_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_29_re => dout_29_re_3,  -- sfix16_En15
              dout_29_im => dout_29_im_3,  -- sfix16_En15
              dout_30_re_1 => dout_30_re_3,  -- sfix16_En15
              dout_30_im_1 => dout_30_im_3  -- sfix16_En15
              );

  u_SDNF2_4_31 : Subsystem_ip_src_RADIX22FFT_SDNF2_4_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              rotate_31 => rotate_31_1,  -- ufix1
              dout_28_re => dout_28_re_2,  -- sfix16_En15
              dout_28_im => dout_28_im_2,  -- sfix16_En15
              dout_32_re => dout_32_re_2,  -- sfix16_En15
              dout_32_im => dout_32_im_2,  -- sfix16_En15
              dout_1_vld => dout_1_vld_1,
              dout_31_re => dout_31_re_3,  -- sfix16_En15
              dout_31_im => dout_31_im_3,  -- sfix16_En15
              dout_32_re_1 => dout_32_re_3,  -- sfix16_En15
              dout_32_im_1 => dout_32_im_3  -- sfix16_En15
              );

  u_twdlROM_5_30 : Subsystem_ip_src_TWDLROM_5_30
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_30_re => twdl_5_30_re,  -- sfix16_En14
              twdl_5_30_im => twdl_5_30_im  -- sfix16_En14
              );

  u_SDNF1_5_29 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block13
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_29_re => dout_29_re_3,  -- sfix16_En15
              dout_29_im => dout_29_im_3,  -- sfix16_En15
              dout_31_re => dout_31_re_3,  -- sfix16_En15
              dout_31_im => dout_31_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_30_re => twdl_5_30_re,  -- sfix16_En14
              twdl_5_30_im => twdl_5_30_im,  -- sfix16_En14
              dout_29_re_1 => dataOut_re_tmp(7),  -- sfix16_En15
              dout_29_im_1 => dataOut_im_tmp(7),  -- sfix16_En15
              dout_30_re => dataOut_re_tmp(23),  -- sfix16_En15
              dout_30_im => dataOut_im_tmp(23)  -- sfix16_En15
              );

  u_twdlROM_5_4 : Subsystem_ip_src_TWDLROM_5_4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_4_re => twdl_5_4_re,  -- sfix16_En14
              twdl_5_4_im => twdl_5_4_im  -- sfix16_En14
              );

  u_SDNF1_5_3 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_2_re => dout_2_re_3,  -- sfix16_En15
              dout_2_im => dout_2_im_3,  -- sfix16_En15
              dout_4_re => dout_4_re_3,  -- sfix16_En15
              dout_4_im => dout_4_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_4_re => twdl_5_4_re,  -- sfix16_En14
              twdl_5_4_im => twdl_5_4_im,  -- sfix16_En14
              dout_3_re => dataOut_re_tmp(8),  -- sfix16_En15
              dout_3_im => dataOut_im_tmp(8),  -- sfix16_En15
              dout_4_re_1 => dataOut_re_tmp(24),  -- sfix16_En15
              dout_4_im_1 => dataOut_im_tmp(24)  -- sfix16_En15
              );

  u_twdlROM_5_20 : Subsystem_ip_src_TWDLROM_5_20
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_20_re => twdl_5_20_re,  -- sfix16_En14
              twdl_5_20_im => twdl_5_20_im  -- sfix16_En14
              );

  u_SDNF1_5_19 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_18_re => dout_18_re_3,  -- sfix16_En15
              dout_18_im => dout_18_im_3,  -- sfix16_En15
              dout_20_re => dout_20_re_3,  -- sfix16_En15
              dout_20_im => dout_20_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_20_re => twdl_5_20_re,  -- sfix16_En14
              twdl_5_20_im => twdl_5_20_im,  -- sfix16_En14
              dout_19_re => dataOut_re_tmp(9),  -- sfix16_En15
              dout_19_im => dataOut_im_tmp(9),  -- sfix16_En15
              dout_20_re_1 => dataOut_re_tmp(25),  -- sfix16_En15
              dout_20_im_1 => dataOut_im_tmp(25)  -- sfix16_En15
              );

  u_twdlROM_5_12 : Subsystem_ip_src_TWDLROM_5_12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_12_re => twdl_5_12_re,  -- sfix16_En14
              twdl_5_12_im => twdl_5_12_im  -- sfix16_En14
              );

  u_SDNF1_5_11 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_10_re => dout_10_re_3,  -- sfix16_En15
              dout_10_im => dout_10_im_3,  -- sfix16_En15
              dout_12_re => dout_12_re_3,  -- sfix16_En15
              dout_12_im => dout_12_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_12_re => twdl_5_12_re,  -- sfix16_En14
              twdl_5_12_im => twdl_5_12_im,  -- sfix16_En14
              dout_11_re => dataOut_re_tmp(10),  -- sfix16_En15
              dout_11_im => dataOut_im_tmp(10),  -- sfix16_En15
              dout_12_re_1 => dataOut_re_tmp(26),  -- sfix16_En15
              dout_12_im_1 => dataOut_im_tmp(26)  -- sfix16_En15
              );

  u_twdlROM_5_28 : Subsystem_ip_src_TWDLROM_5_28
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_28_re => twdl_5_28_re,  -- sfix16_En14
              twdl_5_28_im => twdl_5_28_im  -- sfix16_En14
              );

  u_SDNF1_5_27 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block12
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_26_re => dout_26_re_3,  -- sfix16_En15
              dout_26_im => dout_26_im_3,  -- sfix16_En15
              dout_28_re => dout_28_re_3,  -- sfix16_En15
              dout_28_im => dout_28_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_28_re => twdl_5_28_re,  -- sfix16_En14
              twdl_5_28_im => twdl_5_28_im,  -- sfix16_En14
              dout_27_re => dataOut_re_tmp(11),  -- sfix16_En15
              dout_27_im => dataOut_im_tmp(11),  -- sfix16_En15
              dout_28_re_1 => dataOut_re_tmp(27),  -- sfix16_En15
              dout_28_im_1 => dataOut_im_tmp(27)  -- sfix16_En15
              );

  u_twdlROM_5_8 : Subsystem_ip_src_TWDLROM_5_8
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_8_re => twdl_5_8_re,  -- sfix16_En14
              twdl_5_8_im => twdl_5_8_im  -- sfix16_En14
              );

  u_SDNF1_5_7 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block2
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_6_re => dout_6_re_3,  -- sfix16_En15
              dout_6_im => dout_6_im_3,  -- sfix16_En15
              dout_8_re => dout_8_re_3,  -- sfix16_En15
              dout_8_im => dout_8_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_8_re => twdl_5_8_re,  -- sfix16_En14
              twdl_5_8_im => twdl_5_8_im,  -- sfix16_En14
              dout_7_re => dataOut_re_tmp(12),  -- sfix16_En15
              dout_7_im => dataOut_im_tmp(12),  -- sfix16_En15
              dout_8_re_1 => dataOut_re_tmp(28),  -- sfix16_En15
              dout_8_im_1 => dataOut_im_tmp(28)  -- sfix16_En15
              );

  u_twdlROM_5_24 : Subsystem_ip_src_TWDLROM_5_24
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_24_re => twdl_5_24_re,  -- sfix16_En14
              twdl_5_24_im => twdl_5_24_im  -- sfix16_En14
              );

  u_SDNF1_5_23 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block10
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_22_re => dout_22_re_3,  -- sfix16_En15
              dout_22_im => dout_22_im_3,  -- sfix16_En15
              dout_24_re => dout_24_re_3,  -- sfix16_En15
              dout_24_im => dout_24_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_24_re => twdl_5_24_re,  -- sfix16_En14
              twdl_5_24_im => twdl_5_24_im,  -- sfix16_En14
              dout_23_re => dataOut_re_tmp(13),  -- sfix16_En15
              dout_23_im => dataOut_im_tmp(13),  -- sfix16_En15
              dout_24_re_1 => dataOut_re_tmp(29),  -- sfix16_En15
              dout_24_im_1 => dataOut_im_tmp(29)  -- sfix16_En15
              );

  u_twdlROM_5_16 : Subsystem_ip_src_TWDLROM_5_16
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_16_re => twdl_5_16_re,  -- sfix16_En14
              twdl_5_16_im => twdl_5_16_im  -- sfix16_En14
              );

  u_SDNF1_5_15 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_14_re => dout_14_re_3,  -- sfix16_En15
              dout_14_im => dout_14_im_3,  -- sfix16_En15
              dout_16_re => dout_16_re_3,  -- sfix16_En15
              dout_16_im => dout_16_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_16_re => twdl_5_16_re,  -- sfix16_En14
              twdl_5_16_im => twdl_5_16_im,  -- sfix16_En14
              dout_15_re => dataOut_re_tmp(14),  -- sfix16_En15
              dout_15_im => dataOut_im_tmp(14),  -- sfix16_En15
              dout_16_re_1 => dataOut_re_tmp(30),  -- sfix16_En15
              dout_16_im_1 => dataOut_im_tmp(30)  -- sfix16_En15
              );

  u_twdlROM_5_32 : Subsystem_ip_src_TWDLROM_5_32
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_4_vld => dout_4_vld,
              twdl_5_32_re => twdl_5_32_re,  -- sfix16_En14
              twdl_5_32_im => twdl_5_32_im  -- sfix16_En14
              );

  u_SDNF1_5_31 : Subsystem_ip_src_RADIX22FFT_SDNF1_5_block14
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_32_0 => enb_1_32_0,
              dout_30_re => dout_30_re_3,  -- sfix16_En15
              dout_30_im => dout_30_im_3,  -- sfix16_En15
              dout_32_re => dout_32_re_3,  -- sfix16_En15
              dout_32_im => dout_32_im_3,  -- sfix16_En15
              dout_4_vld => dout_4_vld,
              twdl_5_32_re => twdl_5_32_re,  -- sfix16_En14
              twdl_5_32_im => twdl_5_32_im,  -- sfix16_En14
              dout_31_re => dataOut_re_tmp(15),  -- sfix16_En15
              dout_31_im => dataOut_im_tmp(15),  -- sfix16_En15
              dout_32_re_1 => dataOut_re_tmp(31),  -- sfix16_En15
              dout_32_im_1 => dataOut_im_tmp(31)  -- sfix16_En15
              );

  rotate_1 <= '0';

  rotate_1_1 <= '0';

  rotate_3 <= '0';

  rotate_9 <= '0';

  rotate_11 <= '0';

  rotate_5 <= '0';

  rotate_7 <= '0';

  rotate_13 <= '0';

  rotate_15 <= '0';

  rotate_3_1 <= '0';

  rotate_17 <= '0';

  rotate_17_1 <= '1';

  rotate_19 <= '1';

  rotate_25 <= '1';

  rotate_27 <= '1';

  rotate_21 <= '1';

  rotate_23 <= '1';

  rotate_29 <= '1';

  rotate_31 <= '1';

  rotate_19_1 <= '0';

  rotate_9_1 <= '0';

  rotate_11_1 <= '0';

  rotate_25_1 <= '0';

  rotate_27_1 <= '0';

  rotate_5_1 <= '1';

  rotate_7_1 <= '1';

  rotate_21_1 <= '1';

  rotate_23_1 <= '1';

  rotate_13_1 <= '1';

  rotate_15_1 <= '1';

  rotate_29_1 <= '1';

  rotate_31_1 <= '1';



  dataOut_re <= dataOut_re_tmp;

  dataOut_im <= dataOut_im_tmp;

END rtl;

