// Seed: 1318392818
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    input  tri1 id_2
);
  tri id_4;
  always_latch @(negedge 1 * id_4 / id_1) disable id_5;
  assign id_0 = id_2;
  assign module_1.id_10 = 0;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri id_5,
    output supply1 id_6,
    output tri id_7,
    input wire id_8,
    input tri1 id_9,
    inout tri0 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8
  );
endmodule
