Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 10 19:20:38 2023
| Host         : R9-5950X running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_control_sets_placed.rpt
| Design       : main_control
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           14 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |              80 |           23 |
| Yes          | No                    | No                     |              17 |            6 |
| Yes          | No                    | Yes                    |             163 |           42 |
| Yes          | Yes                   | No                     |              60 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                  Enable Signal                  |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  baud_BUFG                    | nolabel_line63/transmitter/bit_out_i_2_n_0      | nolabel_line63/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |                                                 |                                                |                1 |              1 |         1.00 |
|  nolabel_line55/inst/clk_out1 | start_IBUF                                      | reset_IBUF                                     |                1 |              1 |         1.00 |
|  nolabel_line55/inst/clk_out1 | nolabel_line61/vertical_scanning_buffer         |                                                |                1 |              1 |         1.00 |
|  baud_BUFG                    | nolabel_line63/receiver/enable14_out            | nolabel_line63/receiver/data_reg[7]_0          |                1 |              4 |         4.00 |
|  nolabel_line55/inst/clk_out1 | nolabel_line58/player2_score_digit20            | player2_score_digit1[3]_i_3_n_0                |                1 |              4 |         4.00 |
|  nolabel_line55/inst/clk_out1 | nolabel_line58/refresh_reg_reg[13]_0[0]         | player2_score_digit1[3]_i_3_n_0                |                2 |              4 |         2.00 |
|  nolabel_line55/inst/clk_out1 | nolabel_line58/E[0]                             | player1_score_digit1[3]_i_3_n_0                |                1 |              4 |         4.00 |
|  nolabel_line55/inst/clk_out1 | nolabel_line58/player1_score_digit1_reg[2]_0[0] | player1_score_digit1[3]_i_3_n_0                |                2 |              4 |         2.00 |
|  nolabel_line55/inst/clk_out1 |                                                 | reset_IBUF                                     |                3 |              7 |         2.33 |
|  baud_BUFG                    |                                                 | nolabel_line63/receiver/count[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  baud_BUFG                    |                                                 | nolabel_line63/transmitter/count[7]_i_1__0_n_0 |                3 |              8 |         2.67 |
|  baud_BUFG                    | nolabel_line63/receiver/enable14_out            |                                                |                2 |              8 |         4.00 |
|  baud_BUFG                    | nolabel_line63/transmitter/temp[7]_i_1_n_0      |                                                |                3 |              8 |         2.67 |
|  nolabel_line55/inst/clk_out1 | nolabel_line61/y_counter                        | nolabel_line61/y_counter[8]_i_1_n_0            |                5 |              9 |         1.80 |
|  nolabel_line55/inst/clk_out1 | nolabel_line61/counter_v                        | reset_IBUF                                     |                5 |             10 |         2.00 |
|  nolabel_line55/inst/clk_out1 | nolabel_line61/counter_h                        | reset_IBUF                                     |                3 |             10 |         3.33 |
|  baud_BUFG                    |                                                 |                                                |                6 |             16 |         2.67 |
|  nolabel_line55/inst/clk_out1 |                                                 |                                                |                7 |             22 |         3.14 |
|  nolabel_line55/inst/clk_out1 | nolabel_line58/bottombar_l[1]_i_1_n_0           | reset_IBUF                                     |                8 |             31 |         3.88 |
|  nolabel_line55/inst/clk_out1 | nolabel_line58/topbar_l[1]_i_1_n_0              | reset_IBUF                                     |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                |                                                 | nolabel_line63/baudrate_gen/clear              |                8 |             32 |         4.00 |
|  nolabel_line55/inst/clk_out1 |                                                 | nolabel_line58/p_0_out                         |                9 |             32 |         3.56 |
|  nolabel_line55/inst/clk_out1 | nolabel_line61/x_counter                        | nolabel_line61/x_counter[9]_i_1_n_0            |               38 |             46 |         1.21 |
|  nolabel_line55/inst/clk_out1 | nolabel_line58/refresh_rate                     | reset_IBUF                                     |               11 |             64 |         5.82 |
+-------------------------------+-------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


