from prototypes import (PackageDIP14, Pin, Test)

class Part74164(PackageDIP14):
    name = "74164"
    desc = "8-bit parallel-out serial shift register"
    pin_cfg = {
        1: Pin("A", Pin.IN),
        2: Pin("B", Pin.IN),
        3: Pin("QA", Pin.IN),
        4: Pin("QB", Pin.IN),
        5: Pin("QC", Pin.IN),
        6: Pin("QD", Pin.IN),
        8: Pin("CLK", Pin.IN),
        9: Pin("~CLR", Pin.IN),
        10: Pin("QE", Pin.IN),
        11: Pin("QF", Pin.OUT),
        12: Pin("QG", Pin.OUT),
        13: Pin("QH", Pin.OUT),
    }
    test_all = Test(
        name="Complete logic",
        inputs=[9, 8,  1, 2],
        outputs=[3, 4, 5, 6, 10, 11, 12, 13],
        ttype=Test.SEQ,
        body=[
            # clear
            [[0, 0, 0, 0], [0, 0, 0, 0, 0, 0, 0, 0]],
            # idle
            [[1, 0, 0, 0], [0, 0, 0, 0, 0, 0, 0, 0]],
            [[1, 0, 0, 1], [0, 0, 0, 0, 0, 0, 0, 0]],
            [[1, 0, 1, 0], [0, 0, 0, 0, 0, 0, 0, 0]],
            [[1, 0, 1, 1], [0, 0, 0, 0, 0, 0, 0, 0]],
            # shift in
            [[1, '+', 1, 1], [1, 0, 0, 0, 0, 0, 0, 0]],
            [[1, '+', 0, 1], [0, 1, 0, 0, 0, 0, 0, 0]],
            [[1, '+', 1, 0], [0, 0, 1, 0, 0, 0, 0, 0]],
            [[1, '+', 0, 0], [0, 0, 0, 1, 0, 0, 0, 0]],
            [[1, '+', 1, 1], [1, 0, 0, 0, 1, 0, 0, 0]],
            [[1, '+', 1, 1], [1, 1, 0, 0, 0, 1, 0, 0]],
            [[1, '+', 1, 1], [1, 1, 1, 0, 0, 0, 1, 0]],
            [[1, '+', 1, 1], [1, 1, 1, 1, 0, 0, 0, 1]],
            [[1, '+', 1, 1], [1, 1, 1, 1, 1, 0, 0, 0]],
            [[1, '+', 1, 1], [1, 1, 1, 1, 1, 1, 0, 0]],
            [[1, '+', 1, 1], [1, 1, 1, 1, 1, 1, 1, 0]],
            [[1, '+', 1, 1], [1, 1, 1, 1, 1, 1, 1, 1]],
            # clear
            [[0, 0, 0, 0], [0, 0, 0, 0, 0, 0, 0, 0]],
        ]
    )
    tests = [test_all]
