Release 14.4 Drc P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Tue Apr 19 16:40:56 2016

drc -z MAIN.ncd MAIN.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net C2/INC_Y is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
