
*** Running vivado
    with args -log Superior.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Superior.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Superior.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 484.789 ; gain = 201.188
Command: synth_design -top Superior -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9612
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1295.324 ; gain = 409.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Superior' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Suoerior.vhd:13]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/debonce.vhd:6' bound to instance 'u0' of component 'debounce' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Suoerior.vhd:68]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/debonce.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/debonce.vhd:15]
INFO: [Synth 8-3491] module 'contador' declared at 'C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/contador.vhd:5' bound to instance 'u1' of component 'contador' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Suoerior.vhd:69]
INFO: [Synth 8-638] synthesizing module 'contador' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/contador.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'contador' (0#1) [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/contador.vhd:11]
INFO: [Synth 8-3491] module 'divfre' declared at 'C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/divfre.vhd:5' bound to instance 'u2' of component 'divfre' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Suoerior.vhd:70]
INFO: [Synth 8-638] synthesizing module 'divfre' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/divfre.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'divfre' (0#1) [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/divfre.vhd:11]
INFO: [Synth 8-3491] module 'mux4a1' declared at 'C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Mux4a1.vhd:4' bound to instance 'u3' of component 'mux4a1' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Suoerior.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux4a1' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Mux4a1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mux4a1' (0#1) [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Mux4a1.vhd:13]
INFO: [Synth 8-3491] module 'arreglo_reg' declared at 'C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/arreglo_reg.vhd:5' bound to instance 'u4' of component 'arreglo_reg' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Suoerior.vhd:72]
INFO: [Synth 8-638] synthesizing module 'arreglo_reg' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/arreglo_reg.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'arreglo_reg' (0#1) [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/arreglo_reg.vhd:12]
INFO: [Synth 8-3491] module 'ModuloBotones' declared at 'C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/ModuloBotones.vhd:4' bound to instance 'u5' of component 'ModuloBotones' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Suoerior.vhd:73]
INFO: [Synth 8-638] synthesizing module 'ModuloBotones' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/ModuloBotones.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/ModuloBotones.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ModuloBotones' (0#1) [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/ModuloBotones.vhd:9]
INFO: [Synth 8-3491] module 'Modulodisplay' declared at 'C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Modulodisplay.vhd:4' bound to instance 'u6' of component 'Modulodisplay' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Suoerior.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Modulodisplay' [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Modulodisplay.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Modulodisplay' (0#1) [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Modulodisplay.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Superior' (0#1) [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/sources_1/new/Suoerior.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1386.039 ; gain = 500.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1386.039 ; gain = 500.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1386.039 ; gain = 500.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1386.039 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/constrs_1/new/Pines.xdc]
Finished Parsing XDC File [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/constrs_1/new/Pines.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.srcs/constrs_1/new/Pines.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Superior_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Superior_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1428.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     4|
|4     |LUT2   |     7|
|5     |LUT4   |    13|
|6     |LUT5   |    15|
|7     |LUT6   |     4|
|8     |FDCE   |    36|
|9     |FDRE   |    24|
|10    |IBUF   |     7|
|11    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 1428.387 ; gain = 542.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1428.387 ; gain = 500.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 1428.387 ; gain = 542.980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1428.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 94317b02
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:16 . Memory (MB): peak = 1428.387 ; gain = 943.598
INFO: [Common 17-1381] The checkpoint 'C:/Repo-Asus/VHDL-Basys3/Secuenciales/Display_calculadora/Lab_Registros.runs/synth_1/Superior.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Superior_utilization_synth.rpt -pb Superior_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 21 09:24:27 2024...
