// Seed: 2708374540
module module_0 (
    input id_0,
    output reg id_1
);
  assign id_1 = 1'b0;
  logic id_2;
  logic id_3;
  initial begin
    id_1 <= 1;
  end
endmodule
