#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Tue Dec  6 11:24:04 2016
# Process ID: 5886
# Log file: /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/vivado.log
# Journal file: /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/home/bjr96/.Xilinx/Vivado/tclapp/manifest.tcl'
source scripts/impl_batch.tcl
# source scripts/project.tcl
## set version "2013.2"
## set project_name "zynq_base_trd_${version}"
## set project_dir "project"
## set ip_dir "srcs/ip"
## set hdl_dir "srcs/hdl"
## set constrs_dir "constrs"
## set scripts_dir "scripts"
## set bd_name "system_top"
## set part "xc7z020clg484-1"
## set board "xilinx.com:zynq:zc702:3.0"
## create_project $project_name $project_dir -part $part -force
## set_property board $board [current_project]
## set_property ip_repo_paths $ip_dir [current_fileset]
## update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/srcs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/xilinx/Vivado/2013.2/data/ip'.
## create_bd_design $bd_name
Wrote  : </home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/system_top.bd> 
## source $scripts_dir/build_bd_design.tcl
### if { [get_files *.bd] eq "" } {
###    puts "INFO: Currently there are no designs in project, so creating one..."
###    create_bd_design system_top
### }
### proc create_hier_cell_vid_in_rst_1 { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_vid_in_rst_1() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I -from 0 -to 0 In0
###   create_bd_pin -dir O -from 0 -to 0 Q
###   create_bd_pin -dir I Clk
###   create_bd_pin -dir I In1
###   create_bd_pin -dir I -from 0 -to 0 In2
### 
###   # Create instance: logic_one, and set properties
###   set logic_one [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 logic_one ]
### 
###   # Create instance: tpg_util_flipflop_1, and set properties
###   set tpg_util_flipflop_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 tpg_util_flipflop_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_SET {0} CONFIG.C_USE_RST {0} CONFIG.C_SET_RST_HIGH {0}  ] $tpg_util_flipflop_1
### 
###   # Create instance: xlconcat_2, and set properties
###   set xlconcat_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 xlconcat_2 ]
###   set_property -dict [ list CONFIG.NUM_PORTS {3}  ] $xlconcat_2
### 
###   # Create instance: util_reduced_logic_1, and set properties
###   set util_reduced_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:1.0 util_reduced_logic_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {3}  ] $util_reduced_logic_1
### 
###   # Create port connections
###   connect_bd_net -net xlconstant_1_const [get_bd_pins logic_one/const] [get_bd_pins tpg_util_flipflop_1/Set] [get_bd_pins tpg_util_flipflop_1/CE] [get_bd_pins tpg_util_flipflop_1/Rst]
###   connect_bd_net -net util_reduced_logic_1_res [get_bd_pins util_reduced_logic_1/Res] [get_bd_pins tpg_util_flipflop_1/D]
###   connect_bd_net -net xlconcat_2_dout [get_bd_pins xlconcat_2/dout] [get_bd_pins util_reduced_logic_1/Op1]
###   connect_bd_net -net in0_1 [get_bd_pins In0] [get_bd_pins xlconcat_2/In0]
###   connect_bd_net -net tpg_util_flipflop_1_q [get_bd_pins Q] [get_bd_pins tpg_util_flipflop_1/Q]
###   connect_bd_net -net clk_2 [get_bd_pins Clk] [get_bd_pins tpg_util_flipflop_1/Clk]
###   connect_bd_net -net tpg_vdma_s2mm_prmry_reset_out_n [get_bd_pins In1] [get_bd_pins xlconcat_2/In1]
###   connect_bd_net -net in2_1 [get_bd_pins In2] [get_bd_pins xlconcat_2/In2]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_filter_rst { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_filter_rst() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I -from 0 -to 0 In1
###   create_bd_pin -dir I Clk
###   create_bd_pin -dir O -from 0 -to 0 Q
###   create_bd_pin -dir I -from 0 -to 0 In0
### 
###   # Create instance: filter_util_reduced_logic, and set properties
###   set filter_util_reduced_logic [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:1.0 filter_util_reduced_logic ]
###   set_property -dict [ list CONFIG.C_SIZE {2}  ] $filter_util_reduced_logic
### 
###   # Create instance: logic_one, and set properties
###   set logic_one [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 logic_one ]
### 
###   # Create instance: filter_xlconcat, and set properties
###   set filter_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 filter_xlconcat ]
###   set_property -dict [ list CONFIG.NUM_PORTS {2}  ] $filter_xlconcat
### 
###   # Create instance: filter_util_flipflop, and set properties
###   set filter_util_flipflop [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 filter_util_flipflop ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_SET {0} CONFIG.C_USE_RST {0} CONFIG.C_SET_RST_HIGH {0}  ] $filter_util_flipflop
### 
###   # Create port connections
###   connect_bd_net -net filter_xlconcat_dout [get_bd_pins filter_xlconcat/dout] [get_bd_pins filter_util_reduced_logic/Op1]
###   connect_bd_net -net filter_util_reduced_logic_res [get_bd_pins filter_util_reduced_logic/Res] [get_bd_pins filter_util_flipflop/D]
###   connect_bd_net -net logic_one_const [get_bd_pins logic_one/const] [get_bd_pins filter_util_flipflop/Rst] [get_bd_pins filter_util_flipflop/Set] [get_bd_pins filter_util_flipflop/CE]
###   connect_bd_net -net in1_1 [get_bd_pins In1] [get_bd_pins filter_xlconcat/In1]
###   connect_bd_net -net clk_1 [get_bd_pins Clk] [get_bd_pins filter_util_flipflop/Clk]
###   connect_bd_net -net filter_util_flipflop_q [get_bd_pins Q] [get_bd_pins filter_util_flipflop/Q]
###   connect_bd_net -net in0_1 [get_bd_pins In0] [get_bd_pins filter_xlconcat/In0]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Video_Capture { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_Video_Capture() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 TPG_VDMA_CTRL
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_S2MM
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 TPG_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 YUV2RGB_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 CRESAMPLE_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 VTC_CTRL
### 
###   # Create pins
###   create_bd_pin -dir O s2mm_fsync_out
###   create_bd_pin -dir I -from 15 -to 0 hdmii_data
###   create_bd_pin -dir O -from 5 -to 0 s2mm_frame_ptr_out
###   create_bd_pin -dir I -from 0 -to 0 -type rst aresetn
###   create_bd_pin -dir I video_clk
###   create_bd_pin -dir I -type clk clk_150mhz
###   create_bd_pin -dir I -type clk clk_75mhz
###   create_bd_pin -dir O -type intr s2mm_int
###   create_bd_pin -dir I hdmii_clk
###   create_bd_pin -dir I -from 5 -to 0 s2mm_frame_ptr_in
###   create_bd_pin -dir I -from 0 -to 0 -type rst vid_in_rst
###   create_bd_pin -dir I -from 0 -to 0 video_sel
###   create_bd_pin -dir I -from 0 -to 0 vid_in_rst2
### 
###   # Create instance: TPG_VDMA, and set properties
###   set TPG_VDMA [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.0 TPG_VDMA ]
###   set_property -dict [ list CONFIG.c_include_s2mm_dre {1} CONFIG.c_include_s2mm_sf {0} CONFIG.c_s2mm_sof_enable {1} CONFIG.c_s2mm_genlock_mode {3} CONFIG.c_s2mm_linebuffer_depth {4096} CONFIG.c_include_mm2s {0} CONFIG.c_s2mm_max_burst_length {16} CONFIG.c_enable_debug_info_8 {1} CONFIG.c_enable_debug_info_11 {1} CONFIG.c_enable_debug_info_14 {0} CONFIG.c_enable_debug_info_15 {1} CONFIG.c_include_mm2s_dre {0}  ] $TPG_VDMA
### 
###   # Create instance: axis_subset_converter_1, and set properties
###   set axis_subset_converter_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.0 axis_subset_converter_1 ]
###   set_property -dict [ list CONFIG.S_TDATA_NUM_BYTES {3} CONFIG.M_TDATA_NUM_BYTES {4} CONFIG.TDATA_REMAP {8'b11111111,tdata[23:16],tdata[7:0],tdata[15:8]}  ] $axis_subset_converter_1
### 
###   # Create instance: TPG_0, and set properties
###   set TPG_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:5.0 TPG_0 ]
###   set_property -dict [ list CONFIG.pattern_control {10}  ] $TPG_0
### 
###   # Create instance: YUV2RGB_0, and set properties
###   set YUV2RGB_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_ycrcb2rgb:7.0 YUV2RGB_0 ]
###   set_property -dict [ list CONFIG.HAS_AXI4_LITE {true} CONFIG.HAS_INTC_IF {false} CONFIG.Standard_Sel {HD_ITU_709__1250_PAL} CONFIG.Input_Range {0_to_255_for_Computer_Graphics}  ] $YUV2RGB_0
### 
###   # Create instance: HDMI_IN, and set properties
###   set HDMI_IN [ create_bd_cell -type ip -vlnv avnet.com:FMC_IMAGEON:fmc_imageon_hdmi_in:2.01.a HDMI_IN ]
### 
###   # Create instance: CRESAMPLE_0, and set properties
###   set CRESAMPLE_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_cresample:4.0 CRESAMPLE_0 ]
###   set_property -dict [ list CONFIG.has_axi4_lite {true} CONFIG.convert_type {2}  ] $CRESAMPLE_0
### 
###   # Create instance: VID_IN_AXI4S, and set properties
###   set VID_IN_AXI4S [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:3.0 VID_IN_AXI4S ]
###   set_property -dict [ list CONFIG.C_M_AXIS_VIDEO_FORMAT {0}  ] $VID_IN_AXI4S
### 
###   # Create instance: VIDEO_MUX_0, and set properties
###   set VIDEO_MUX_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:vsrc_sel:1.0 VIDEO_MUX_0 ]
###   set_property -dict [ list CONFIG.C_NUM_CHANNELS {1}  ] $VIDEO_MUX_0
### 
###   # Create instance: VTC_0, and set properties
###   set VTC_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.0 VTC_0 ]
###   set_property -dict [ list CONFIG.VIDEO_MODE {1080p} CONFIG.enable_detection {true} CONFIG.vertical_blank_generation {true} CONFIG.horizontal_sync_detection {false} CONFIG.vertical_sync_detection {false}  ] $VTC_0
### 
###   # Create instance: vid_in_rst
###   create_hier_cell_vid_in_rst_1 $hier_obj vid_in_rst
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net axis_subset_converter_1_m_axis [get_bd_intf_pins axis_subset_converter_1/M_AXIS] [get_bd_intf_pins TPG_VDMA/S_AXIS_S2MM]
###   connect_bd_intf_net -intf_net yuv2rgb_0_video_out [get_bd_intf_pins YUV2RGB_0/video_out] [get_bd_intf_pins axis_subset_converter_1/S_AXIS]
###   connect_bd_intf_net -intf_net v_tpg_1_video_out [get_bd_intf_pins TPG_0/video_out] [get_bd_intf_pins CRESAMPLE_0/video_in]
###   connect_bd_intf_net -intf_net v_vid_in_axi4s_1_video_out [get_bd_intf_pins VID_IN_AXI4S/video_out] [get_bd_intf_pins TPG_0/video_in]
###   connect_bd_intf_net -intf_net v_cresample_1_video_out [get_bd_intf_pins CRESAMPLE_0/video_out] [get_bd_intf_pins YUV2RGB_0/video_in]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m01_axi [get_bd_intf_pins TPG_VDMA_CTRL] [get_bd_intf_pins TPG_VDMA/S_AXI_LITE]
###   connect_bd_intf_net -intf_net axi_vdma_1_m_axi_s2mm [get_bd_intf_pins M_AXI_S2MM] [get_bd_intf_pins TPG_VDMA/M_AXI_S2MM]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m04_axi [get_bd_intf_pins TPG_CTRL] [get_bd_intf_pins TPG_0/ctrl]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m03_axi [get_bd_intf_pins YUV2RGB_CTRL] [get_bd_intf_pins YUV2RGB_0/ctrl]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m02_axi [get_bd_intf_pins CRESAMPLE_CTRL] [get_bd_intf_pins CRESAMPLE_0/ctrl]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m00_axi [get_bd_intf_pins VTC_CTRL] [get_bd_intf_pins VTC_0/ctrl]
### 
###   # Create port connections
###   connect_bd_net -net vsrc_sel_1_video_clk [get_bd_pins VIDEO_MUX_0/video_clk] [get_bd_pins VID_IN_AXI4S/vid_io_in_clk] [get_bd_pins VTC_0/clk] [get_bd_pins HDMI_IN/clk]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_vblank_o [get_bd_pins HDMI_IN/video_vblank] [get_bd_pins VIDEO_MUX_0/vsync_2] [get_bd_pins VTC_0/vblank_in]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_hblank_o [get_bd_pins HDMI_IN/video_hblank] [get_bd_pins VIDEO_MUX_0/hsync_2] [get_bd_pins VTC_0/hblank_in]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_active_video_o [get_bd_pins HDMI_IN/video_de] [get_bd_pins VIDEO_MUX_0/de_2] [get_bd_pins VTC_0/active_video_in]
###   connect_bd_net -net fmc_imageon_hdmi_in_1_xsvi_video_data_o [get_bd_pins HDMI_IN/video_data] [get_bd_pins VID_IN_AXI4S/vid_data]
###   connect_bd_net -net vsrc_sel_1_de [get_bd_pins VIDEO_MUX_0/de] [get_bd_pins VID_IN_AXI4S/vid_active_video]
###   connect_bd_net -net vsrc_sel_1_vsync [get_bd_pins VIDEO_MUX_0/vsync] [get_bd_pins VID_IN_AXI4S/vid_vsync] [get_bd_pins VID_IN_AXI4S/vid_vblank]
###   connect_bd_net -net vsrc_sel_1_hsync [get_bd_pins VIDEO_MUX_0/hsync] [get_bd_pins VID_IN_AXI4S/vid_hsync] [get_bd_pins VID_IN_AXI4S/vid_hblank]
###   connect_bd_net -net v_tc_1_hsync_out [get_bd_pins VTC_0/hsync_out] [get_bd_pins VIDEO_MUX_0/hsync_1]
###   connect_bd_net -net v_tc_1_vsync_out [get_bd_pins VTC_0/vsync_out] [get_bd_pins VIDEO_MUX_0/vsync_1]
###   connect_bd_net -net v_tc_1_active_video_out [get_bd_pins VTC_0/active_video_out] [get_bd_pins VIDEO_MUX_0/de_1]
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins s2mm_fsync_out] [get_bd_pins TPG_VDMA/s2mm_fsync_out]
###   connect_bd_net -net io_hdmii_video_1 [get_bd_pins hdmii_data] [get_bd_pins HDMI_IN/io_hdmii_video]
###   connect_bd_net -net tpg_vdma_s2mm_frame_ptr_out [get_bd_pins s2mm_frame_ptr_out] [get_bd_pins TPG_VDMA/s2mm_frame_ptr_out]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins aresetn] [get_bd_pins CRESAMPLE_0/aresetn] [get_bd_pins YUV2RGB_0/aresetn] [get_bd_pins CRESAMPLE_0/s_axi_aresetn] [get_bd_pins VTC_0/s_axi_aresetn] [get_bd_pins YUV2RGB_0/s_axi_aresetn] [get_bd_pins TPG_0/aresetn] [get_bd_pins TPG_0/s_axi_aresetn] [get_bd_pins axis_subset_converter_1/aresetn] [get_bd_pins TPG_VDMA/axi_resetn] [get_bd_pins vid_in_rst/In0]
###   connect_bd_net -net video_clk_2 [get_bd_pins video_clk] [get_bd_pins VIDEO_MUX_0/video_clk_1]
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins YUV2RGB_0/aclk] [get_bd_pins TPG_VDMA/s_axis_s2mm_aclk] [get_bd_pins CRESAMPLE_0/aclk] [get_bd_pins VID_IN_AXI4S/aclk] [get_bd_pins TPG_0/aclk] [get_bd_pins axis_subset_converter_1/aclk] [get_bd_pins TPG_VDMA/m_axi_s2mm_aclk]
###   connect_bd_net -net clk_75mhz [get_bd_pins clk_75mhz] [get_bd_pins CRESAMPLE_0/s_axi_aclk] [get_bd_pins YUV2RGB_0/s_axi_aclk] [get_bd_pins VTC_0/s_axi_aclk] [get_bd_pins TPG_0/s_axi_aclk] [get_bd_pins TPG_VDMA/s_axi_lite_aclk] [get_bd_pins vid_in_rst/Clk]
###   connect_bd_net -net axi_vdma_1_s2mm_introut [get_bd_pins s2mm_int] [get_bd_pins TPG_VDMA/s2mm_introut]
###   connect_bd_net -net clk_1 [get_bd_pins hdmii_clk] [get_bd_pins VIDEO_MUX_0/video_clk_2]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins s2mm_frame_ptr_in] [get_bd_pins TPG_VDMA/s2mm_frame_ptr_in]
###   connect_bd_net -net tpg_util_flipflop_1_q [get_bd_pins vid_in_rst/Q] [get_bd_pins VID_IN_AXI4S/aresetn]
###   connect_bd_net -net tpg_vdma_s2mm_prmry_reset_out_n [get_bd_pins TPG_VDMA/s2mm_prmry_reset_out_n] [get_bd_pins vid_in_rst/In1]
###   connect_bd_net -net proc_sys_reset_1_bus_struct_reset [get_bd_pins vid_in_rst] [get_bd_pins VID_IN_AXI4S/rst]
###   connect_bd_net -net video_sel_1 [get_bd_pins video_sel] [get_bd_pins VIDEO_MUX_0/video_sel]
###   connect_bd_net -net in2_1 [get_bd_pins vid_in_rst2] [get_bd_pins vid_in_rst/In2]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_EMIO_GPIO { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_EMIO_GPIO() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir O -from 0 -to 0 iic_rst_b
###   create_bd_pin -dir I -from 7 -to 0 ps_gpio
###   create_bd_pin -dir O -from 0 -to 0 vid_in_rst
###   create_bd_pin -dir O -from 0 -to 0 video_sel
###   create_bd_pin -dir O -from 0 -to 0 filter_rst
###   create_bd_pin -dir O -from 0 -to 0 ext_fsync
### 
###   # Create instance: vid_in_rst, and set properties
###   set vid_in_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 vid_in_rst ]
###   set_property -dict [ list CONFIG.DIN_WIDTH {8}  ] $vid_in_rst
### 
###   # Create instance: video_sel, and set properties
###   set video_sel [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 video_sel ]
###   set_property -dict [ list CONFIG.DIN_TO {3} CONFIG.DIN_FROM {3} CONFIG.DIN_WIDTH {8}  ] $video_sel
### 
###   # Create instance: filter_rst, and set properties
###   set filter_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 filter_rst ]
###   set_property -dict [ list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1} CONFIG.DIN_WIDTH {8}  ] $filter_rst
### 
###   # Create instance: iic_rst_b, and set properties
###   set iic_rst_b [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 iic_rst_b ]
###   set_property -dict [ list CONFIG.DIN_TO {6} CONFIG.DIN_FROM {6} CONFIG.DIN_WIDTH {8}  ] $iic_rst_b
### 
###   # Create instance: ext_fsync, and set properties
###   set ext_fsync [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 ext_fsync ]
###   set_property -dict [ list CONFIG.DIN_TO {5} CONFIG.DIN_FROM {5} CONFIG.DIN_WIDTH {8} ] $ext_fsync
### 
###   # Create port connections
###   connect_bd_net -net tpg_rst1_dout [get_bd_pins iic_rst_b] [get_bd_pins iic_rst_b/Dout]
###   connect_bd_net -net processing_system7_1_gpio_o [get_bd_pins ps_gpio] [get_bd_pins iic_rst_b/Din] [get_bd_pins video_sel/Din] [get_bd_pins filter_rst/Din] [get_bd_pins ext_fsync/Din] [get_bd_pins vid_in_rst/Din]
###   connect_bd_net -net vid_in_reset_dout [get_bd_pins vid_in_rst] [get_bd_pins vid_in_rst/Dout]
###   connect_bd_net -net video_sel_dout [get_bd_pins video_sel] [get_bd_pins video_sel/Dout]
###   connect_bd_net -net filter_rst_dout [get_bd_pins filter_rst] [get_bd_pins filter_rst/Dout]
###   connect_bd_net -net ext_fsync_dout [get_bd_pins ext_fsync] [get_bd_pins ext_fsync/Dout]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Fsync_Select { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_EMIO_GPIO() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I fsync_in_src1
###   create_bd_pin -dir I fsync_in_src2
###   create_bd_pin -dir O fsync_out
###   create_bd_pin -dir I -type clk clk_150mhz
### 
###   # Create instance: async_util_flipflop_1, and set properties
###   set async_util_flipflop_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 async_util_flipflop_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_SET {0} CONFIG.C_USE_RST {0} CONFIG.C_SET_RST_HIGH {0}  ] $async_util_flipflop_1
### 
###   # Create instance: async_util_flipflop_2, and set properties
###   set async_util_flipflop_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 async_util_flipflop_2 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_SET {0} CONFIG.C_USE_RST {0} CONFIG.C_SET_RST_HIGH {0}  ] $async_util_flipflop_2
###   
###   # Create instance: fsync_util_flipflop_1, and set properties
###   set fsync_util_flipflop_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:util_flipflop:1.0 fsync_util_flipflop_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_USE_ASYNCH {0} CONFIG.C_USE_CE {0} CONFIG.C_USE_SET {0} CONFIG.C_USE_RST {0} CONFIG.C_SET_RST_HIGH {0}  ] $fsync_util_flipflop_1
### 
###   # Create instance: fsync_util_vector_logic_1, and set properties
###   set fsync_util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 fsync_util_vector_logic_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {xor} ] $fsync_util_vector_logic_1
### 
###   # Create instance: fsync_util_vector_logic_2, and set properties
###   set fsync_util_vector_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 fsync_util_vector_logic_2 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or} ] $fsync_util_vector_logic_2
### 
###   # Create port connections
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins fsync_util_flipflop_1/Clk] [get_bd_pins async_util_flipflop_1/Clk] [get_bd_pins async_util_flipflop_2/Clk]
###   connect_bd_net -net fsync_in_src1_net [get_bd_pins fsync_in_src1] [get_bd_pins async_util_flipflop_1/D]
###   connect_bd_net -net async_util_flipflop_1_q [get_bd_pins async_util_flipflop_1/Q] [get_bd_pins async_util_flipflop_2/D]
###   connect_bd_net -net async_util_flipflop_2_q [get_bd_pins async_util_flipflop_2/Q] [get_bd_pins fsync_util_flipflop_1/D] [get_bd_pins fsync_util_vector_logic_1/Op2]
###   connect_bd_net -net fsync_util_flipflop_1_q [get_bd_pins fsync_util_flipflop_1/Q] [get_bd_pins fsync_util_vector_logic_1/Op1]
###   connect_bd_net -net fsync_util_vector_logic_1_res [get_bd_pins fsync_util_vector_logic_1/Res] [get_bd_pins fsync_util_vector_logic_2/Op2]
###   connect_bd_net -net fsync_in_src2_net [get_bd_pins fsync_in_src2] [get_bd_pins fsync_util_vector_logic_2/Op1]
###   connect_bd_net -net fsync_util_vector_logic_2_res [get_bd_pins fsync_util_vector_logic_2/Res] [get_bd_pins fsync_out]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_PL_PS_Interrupts { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_PL_PS_Interrupts() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
### 
###   # Create pins
###   create_bd_pin -dir I logicvc_int
###   create_bd_pin -dir I tpg_vdma_s2mm_int
###   create_bd_pin -dir O -from 5 -to 0 int_out
###   create_bd_pin -dir I filter_int
###   create_bd_pin -dir I hdmio_int
###   create_bd_pin -dir I filter_vdma_mm2s_int
###   create_bd_pin -dir I filter_vdma_s2mm_int
### 
###   # Create instance: util_vector_logic_1, and set properties
###   set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_1 ]
###   set_property -dict [ list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not}  ] $util_vector_logic_1
### 
###   # Create instance: xlconcat_INTR, and set properties
###   set xlconcat_INTR [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 xlconcat_INTR ]
###   set_property -dict [ list CONFIG.NUM_PORTS {6}  ] $xlconcat_INTR
### 
###   # Create port connections
###   connect_bd_net -net util_vector_logic_1_res [get_bd_pins util_vector_logic_1/Res] [get_bd_pins xlconcat_INTR/In5]
###   connect_bd_net -net logicvc_1_interrupt [get_bd_pins logicvc_int] [get_bd_pins xlconcat_INTR/In0]
###   connect_bd_net -net axi_vdma_1_s2mm_introut [get_bd_pins tpg_vdma_s2mm_int] [get_bd_pins xlconcat_INTR/In1]
###   connect_bd_net -net xlconcat_3_dout [get_bd_pins int_out] [get_bd_pins xlconcat_INTR/dout]
###   connect_bd_net -net filter_engine_interrupt [get_bd_pins filter_int] [get_bd_pins xlconcat_INTR/In4]
###   connect_bd_net -net Op2 [get_bd_pins hdmio_int] [get_bd_pins util_vector_logic_1/Op1]
###   connect_bd_net -net axi_vdma_2_mm2s_introut [get_bd_pins filter_vdma_mm2s_int] [get_bd_pins xlconcat_INTR/In3]
###   connect_bd_net -net axi_vdma_2_s2mm_introut [get_bd_pins filter_vdma_s2mm_int] [get_bd_pins xlconcat_INTR/In2]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Video_Display { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_Video_Display() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_MM2S
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 LOGICVC_CTRL
### 
###   # Create pins
###   create_bd_pin -dir I fsync_in
###   create_bd_pin -dir O -from 15 -to 0 hdmio_data
###   create_bd_pin -dir O hdmio_vsync
###   create_bd_pin -dir O hdmio_de
###   create_bd_pin -dir I -from 0 -to 0 -type rst aresetn
###   create_bd_pin -dir I -from 0 -to 0 logicvc_rst
###   create_bd_pin -dir I video_clk
###   create_bd_pin -dir I -type clk clk_150mhz
###   create_bd_pin -dir I -type clk clk_75mhz
###   create_bd_pin -dir O hdmio_clk
###   create_bd_pin -dir O -type intr logicvc_int
###   create_bd_pin -dir O hdmio_hsync
###   create_bd_pin -dir O -from 5 -to 0 mm2s_frame_ptr_out
### 
###   # Create instance: vbuff, and set properties
###   set vbuff [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:1.0 vbuff ]
###   set_property -dict [ list CONFIG.NUM_PORTS {3}  ] $vbuff
### 
###   # Create instance: LOGICVC_0, and set properties
###   set LOGICVC_0 [ create_bd_cell -type ip -vlnv xylon:logicbricks:logicvc:3.01.a LOGICVC_0 ]
###   set_property -dict [ list CONFIG.C_BUFFER_1_OFFSET {1080} CONFIG.C_BUFFER_0_OFFSET {1080} CONFIG.C_LAYER_1_OFFSET {1620} CONFIG.C_USE_XTREME_DSP {1} CONFIG.C_USE_BACKGROUND {1} CONFIG.C_LAYER_2_DATA_WIDTH {24} CONFIG.C_LAYER_1_DATA_WIDTH {24} CONFIG.C_NUM_OF_LAYERS {3} CONFIG.C_DISPLAY_COLOR_SPACE {1} CONFIG.C_DISPLAY_INTERFACE {0} CONFIG.C_ROW_STRIDE {2048} CONFIG.C_M_AXI_DATA_WIDTH {128} CONFIG.C_INCREASE_FIFO {2} CONFIG.C_VMEM_HIGHADDR {0x37ffffff} CONFIG.C_VMEM_BASEADDR {0x30000000}  ] $LOGICVC_0
### 
###   # Create instance: xlslice_1, and set properties
###   set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
###   set_property -dict [ list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {3} CONFIG.DIN_WIDTH {6}  ] $xlslice_1
### 
###   # Create instance: binary_to_grey_1, and set properties
###   set binary_to_grey_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:binary_to_grey:1.0 binary_to_grey_1 ]
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net s01_axi_1 [get_bd_intf_pins M_AXI_MM2S] [get_bd_intf_pins LOGICVC_0/m_axi]
###   connect_bd_intf_net -intf_net axi4_lite_m05_axi [get_bd_intf_pins LOGICVC_CTRL] [get_bd_intf_pins LOGICVC_0/s_axi]
### 
###   # Create port connections
###   connect_bd_net -net vbuff_dout [get_bd_pins vbuff/dout] [get_bd_pins LOGICVC_0/e_sw_vbuff]
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins fsync_in] [get_bd_pins vbuff/In1] [get_bd_pins vbuff/In0] [get_bd_pins vbuff/In2]
###   connect_bd_net -net logicvc_1_d_pix_o [get_bd_pins hdmio_data] [get_bd_pins LOGICVC_0/d_pix_o]
###   connect_bd_net -net logicvc_1_vsync_o [get_bd_pins hdmio_vsync] [get_bd_pins LOGICVC_0/vsync_o]
###   connect_bd_net -net logicvc_2_e_next_vbuff [get_bd_pins LOGICVC_0/e_next_vbuff] [get_bd_pins LOGICVC_0/e_curr_vbuff] [get_bd_pins xlslice_1/Din]
###   connect_bd_net -net logicvc_1_blank_o [get_bd_pins hdmio_de] [get_bd_pins LOGICVC_0/blank_o]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins aresetn] [get_bd_pins LOGICVC_0/S_AXI_ARESETN] [get_bd_pins LOGICVC_0/M_AXI_ARESETN]
###   connect_bd_net -net proc_sys_reset_1_bus_struct_reset [get_bd_pins logicvc_rst] [get_bd_pins LOGICVC_0/rst]
###   connect_bd_net -net video_clk_1 [get_bd_pins video_clk] [get_bd_pins LOGICVC_0/vclk]
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins LOGICVC_0/M_AXI_ACLK]
###   connect_bd_net -net clk_75mhz [get_bd_pins clk_75mhz] [get_bd_pins LOGICVC_0/S_AXI_ACLK]
###   connect_bd_net -net logicvc_1_pix_clk_o [get_bd_pins hdmio_clk] [get_bd_pins LOGICVC_0/pix_clk_o]
###   connect_bd_net -net logicvc_1_interrupt [get_bd_pins logicvc_int] [get_bd_pins LOGICVC_0/interrupt]
###   connect_bd_net -net logicvc_1_hsync_o [get_bd_pins hdmio_hsync] [get_bd_pins LOGICVC_0/hsync_o]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins mm2s_frame_ptr_out] [get_bd_pins binary_to_grey_1/grey]
###   connect_bd_net -net xlslice_1_dout [get_bd_pins xlslice_1/Dout] [get_bd_pins binary_to_grey_1/binary]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_hier_cell_Video_Processing { parentCell nameHier } {
### 
###   if { $parentCell eq "" || $nameHier eq "" } {
###      puts "ERROR: create_hier_cell_Video_Processing() - Empty argument(s)!"
###      return
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
###   # Create cell and set as current instance
###   set hier_obj [create_bd_cell -type hier $nameHier]
###   current_bd_instance $hier_obj
### 
###   # Create interface pins
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 FILTER_VDMA_CTRL
###   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 FILTER_ENGINE_CTRL
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_S2MM
###   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_MM2S
### 
###   # Create pins
###   create_bd_pin -dir I fsync_in
###   create_bd_pin -dir O -type intr mm2s_int
###   create_bd_pin -dir O -type intr s2mm_int
###   create_bd_pin -dir I -from 0 -to 0 -type rst aresetn
###   create_bd_pin -dir I -type clk clk_150mhz
###   create_bd_pin -dir I -type clk clk_75mhz
###   create_bd_pin -dir I -from 5 -to 0 s2mm_frame_ptr_in
###   create_bd_pin -dir O filter_int
###   create_bd_pin -dir I -from 0 -to 0 filter_rst
###   create_bd_pin -dir I -from 5 -to 0 mm2s_frame_ptr_in
### 
###   # Create instance: FILTER_VDMA, and set properties
###   set FILTER_VDMA [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.0 FILTER_VDMA ]
###   set_property -dict [ list CONFIG.c_use_mm2s_fsync {1} CONFIG.c_use_s2mm_fsync {1} CONFIG.c_mm2s_genlock_mode {1} CONFIG.c_s2mm_genlock_mode {1} CONFIG.c_mm2s_linebuffer_depth {4096} CONFIG.c_s2mm_linebuffer_depth {4096} CONFIG.c_enable_debug_info_15 {1}  ] $FILTER_VDMA
### 
###   # Create instance: FILTER_ENGINE, and set properties
###   set FILTER_ENGINE [ create_bd_cell -type ip -vlnv xilinx.com:hls:image_filter:1.05.a FILTER_ENGINE ]
### 
###   # Create instance: filter_rst
###   create_hier_cell_filter_rst $hier_obj filter_rst
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net filter_vdma_m_axis_mm2s [get_bd_intf_pins FILTER_VDMA/M_AXIS_MM2S] [get_bd_intf_pins FILTER_ENGINE/INPUT_STREAM]
###   connect_bd_intf_net -intf_net filter_engine_output_stream [get_bd_intf_pins FILTER_VDMA/S_AXIS_S2MM] [get_bd_intf_pins FILTER_ENGINE/OUTPUT_STREAM]
###   connect_bd_intf_net -intf_net axi4_lite_m07_axi [get_bd_intf_pins FILTER_VDMA_CTRL] [get_bd_intf_pins FILTER_VDMA/S_AXI_LITE]
###   connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins FILTER_ENGINE_CTRL] [get_bd_intf_pins FILTER_ENGINE/S_AXI_CONTROL_BUS]
###   connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M_AXI_S2MM] [get_bd_intf_pins FILTER_VDMA/M_AXI_S2MM]
###   connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins M_AXI_MM2S] [get_bd_intf_pins FILTER_VDMA/M_AXI_MM2S]
### 
###   # Create port connections
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins fsync_in] [get_bd_pins FILTER_VDMA/s2mm_fsync] [get_bd_pins FILTER_VDMA/mm2s_fsync]
###   connect_bd_net -net axi_vdma_2_mm2s_introut [get_bd_pins mm2s_int] [get_bd_pins FILTER_VDMA/mm2s_introut]
###   connect_bd_net -net axi_vdma_2_s2mm_introut [get_bd_pins s2mm_int] [get_bd_pins FILTER_VDMA/s2mm_introut]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins aresetn] [get_bd_pins FILTER_VDMA/axi_resetn] [get_bd_pins filter_rst/In1]
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_150mhz] [get_bd_pins FILTER_VDMA/m_axis_mm2s_aclk] [get_bd_pins FILTER_VDMA/m_axi_s2mm_aclk] [get_bd_pins FILTER_VDMA/s_axis_s2mm_aclk] [get_bd_pins FILTER_VDMA/m_axi_mm2s_aclk] [get_bd_pins FILTER_ENGINE/aclk]
###   connect_bd_net -net clk_75mhz [get_bd_pins clk_75mhz] [get_bd_pins FILTER_VDMA/s_axi_lite_aclk] [get_bd_pins filter_rst/Clk]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins s2mm_frame_ptr_in] [get_bd_pins FILTER_VDMA/s2mm_frame_ptr_in]
###   connect_bd_net -net filter_util_flipflop_q [get_bd_pins filter_rst/Q] [get_bd_pins FILTER_ENGINE/aresetn]
###   connect_bd_net -net filter_engine_interrupt [get_bd_pins filter_int] [get_bd_pins FILTER_ENGINE/interrupt]
###   connect_bd_net -net in0_1 [get_bd_pins filter_rst] [get_bd_pins filter_rst/In0]
###   connect_bd_net -net tpg_vdma_s2mm_frame_ptr_out [get_bd_pins mm2s_frame_ptr_in] [get_bd_pins FILTER_VDMA/mm2s_frame_ptr_in]
###   
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### proc create_root_design { parentCell } {
### 
###   if { $parentCell eq "" } {
###      set parentCell [get_bd_cells /]
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      puts "ERROR: Unable to find parent cell <$parentCell>!"
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
### 
###   # Create interface ports
###   set fmc_imageon_iic [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 fmc_imageon_iic ]
###   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
###   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
### 
###   # Create ports
###   set video_clk [ create_bd_port -dir I -type clk video_clk ]
###   set_property -dict [ list CONFIG.FREQ_HZ {148500000} CONFIG.PHASE {0.000} CONFIG.CLK_DOMAIN {system_top_video_clk}  ] $video_clk
###   set fmc_imageon_iic_rst_b [ create_bd_port -dir O fmc_imageon_iic_rst_b ]
###   set hdmio_clk [ create_bd_port -dir O hdmio_clk ]
###   set hdmio_data [ create_bd_port -dir O -from 15 -to 0 hdmio_data ]
###   set hdmio_hsync [ create_bd_port -dir O hdmio_hsync ]
###   set hdmio_vsync [ create_bd_port -dir O hdmio_vsync ]
###   set hdmio_de [ create_bd_port -dir O hdmio_de ]
###   set hdmio_int_b [ create_bd_port -dir I -type intr hdmio_int_b ]
###   set_property -dict [ list CONFIG.SENSITIVITY {LEVEL_LOW}  ] $hdmio_int_b
###   set fmc_imageon_hdmii_clk [ create_bd_port -dir I -type clk fmc_imageon_hdmii_clk ]
###   set_property -dict [ list CONFIG.FREQ_HZ {148500000} CONFIG.PHASE {0.000} CONFIG.CLK_DOMAIN {system_top_fmc_imageon_hdmii_clk}  ] $fmc_imageon_hdmii_clk
###   set fmc_imageon_hdmii_data [ create_bd_port -dir I -from 15 -to 0 fmc_imageon_hdmii_data ]
### 
###   # Create instance: processing_system7_1, and set properties
###   set processing_system7_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.2 processing_system7_1 ]
###   set_property -dict [ list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_EN_EMIO_GPIO {1} CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_NUM_F2P_INTR_INPUTS {6} CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_RST0_PORT {1} CONFIG.PCW_EN_CLKTRIG0_PORT {0} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {8}  ] $processing_system7_1
### 
###   # Create instance: axi4_hp0, and set properties
###   set axi4_hp0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.0 axi4_hp0 ]
###   set_property -dict [ list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1} CONFIG.STRATEGY {2} CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.M00_HAS_REGSLICE {1} CONFIG.M00_HAS_DATA_FIFO {2} CONFIG.S00_HAS_REGSLICE {1} CONFIG.S01_HAS_REGSLICE {1} CONFIG.S00_HAS_DATA_FIFO {2} CONFIG.S01_HAS_DATA_FIFO {2}  ] $axi4_hp0
### 
###   # Create instance: axi4_gp0, and set properties
###   set axi4_gp0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.0 axi4_gp0 ]
###   set_property -dict [ list CONFIG.NUM_MI {9} CONFIG.M06_HAS_REGSLICE {1}  ] $axi4_gp0
### 
###   # Create instance: proc_sys_reset_1, and set properties
###   set proc_sys_reset_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 ]
### 
###   # Create instance: clk_wiz_1, and set properties
###   set clk_wiz_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.0 clk_wiz_1 ]
###   set_property -dict [ list CONFIG.USE_INCLK_SWITCHOVER {false} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150.000} CONFIG.PRIM_SOURCE {No_buffer} CONFIG.USE_RESET {false}  ] $clk_wiz_1
### 
###   # Create instance: PERF_MON_HP0_HP2, and set properties
###   set PERF_MON_HP0_HP2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_perf_mon:4.0 PERF_MON_HP0_HP2 ]
###   set_property -dict [ list CONFIG.C_SLOT_1_AXI_PROTOCOL {AXI3} CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI3} CONFIG.C_NUM_OF_COUNTERS {4} CONFIG.C_NUM_MONITOR_SLOTS {2}  ] $PERF_MON_HP0_HP2
### 
###   # Create instance: Video_Processing
###   create_hier_cell_Video_Processing [current_bd_instance .] Video_Processing
### 
###   # Create instance: Video_Display
###   create_hier_cell_Video_Display [current_bd_instance .] Video_Display
### 
###   # Create instance: PL_PS_Interrupts
###   create_hier_cell_PL_PS_Interrupts [current_bd_instance .] PL_PS_Interrupts
### 
###   # Create instance: axi4_hp2, and set properties
###   set axi4_hp2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.0 axi4_hp2 ]
###   set_property -dict [ list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1} CONFIG.STRATEGY {2} CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.ENABLE_PROTOCOL_CHECKERS {0} CONFIG.XBAR_DATA_WIDTH {64} CONFIG.M00_HAS_REGSLICE {1} CONFIG.M00_HAS_DATA_FIFO {2} CONFIG.S00_HAS_REGSLICE {1} CONFIG.S01_HAS_REGSLICE {1} CONFIG.S00_HAS_DATA_FIFO {2} CONFIG.S01_HAS_DATA_FIFO {2}  ] $axi4_hp2
### 
###   # Create instance: EMIO_GPIO
###   create_hier_cell_EMIO_GPIO [current_bd_instance .] EMIO_GPIO
### 
###   # Create instance: Fsync_Select
###   create_hier_cell_Fsync_Select [current_bd_instance .] Fsync_Select
### 
###   # Create instance: Video_Capture
###   create_hier_cell_Video_Capture [current_bd_instance .] Video_Capture
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net axi_interconnect_1_m00_axi [get_bd_intf_pins axi4_hp0/M00_AXI] [get_bd_intf_pins processing_system7_1/S_AXI_HP0]
###   connect_bd_intf_net -intf_net axi_interconnect_1_m00_axi [get_bd_intf_pins axi4_hp0/M00_AXI] [get_bd_intf_pins PERF_MON_HP0_HP2/SLOT_0_AXI]
###   connect_bd_intf_net -intf_net s00_axi_1 [get_bd_intf_pins axi4_gp0/S00_AXI] [get_bd_intf_pins processing_system7_1/M_AXI_GP0]
###   connect_bd_intf_net -intf_net axi_interconnect_3_m00_axi [get_bd_intf_pins axi4_hp2/M00_AXI] [get_bd_intf_pins processing_system7_1/S_AXI_HP2]
###   connect_bd_intf_net -intf_net axi_interconnect_3_m00_axi [get_bd_intf_pins axi4_hp2/M00_AXI] [get_bd_intf_pins PERF_MON_HP0_HP2/SLOT_1_AXI]
###   connect_bd_intf_net -intf_net axi4_lite_m07_axi [get_bd_intf_pins Video_Processing/FILTER_VDMA_CTRL] [get_bd_intf_pins axi4_gp0/M07_AXI]
###   connect_bd_intf_net -intf_net axi4_lite_m08_axi [get_bd_intf_pins PERF_MON_HP0_HP2/s_axi] [get_bd_intf_pins axi4_gp0/M08_AXI]
###   connect_bd_intf_net -intf_net axi4_lite_m05_axi [get_bd_intf_pins axi4_gp0/M05_AXI] [get_bd_intf_pins Video_Display/LOGICVC_CTRL]
###   connect_bd_intf_net -intf_net s01_axi_1 [get_bd_intf_pins axi4_hp0/S01_AXI] [get_bd_intf_pins Video_Display/M_AXI_MM2S]
###   connect_bd_intf_net -intf_net axi4_lite_m06_axi [get_bd_intf_pins axi4_gp0/M06_AXI] [get_bd_intf_pins Video_Processing/FILTER_ENGINE_CTRL]
###   connect_bd_intf_net -intf_net s01_axi_2 [get_bd_intf_pins axi4_hp2/S01_AXI] [get_bd_intf_pins Video_Processing/M_AXI_S2MM]
###   connect_bd_intf_net -intf_net s00_axi_2 [get_bd_intf_pins axi4_hp2/S00_AXI] [get_bd_intf_pins Video_Processing/M_AXI_MM2S]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m00_axi [get_bd_intf_pins axi4_gp0/M00_AXI] [get_bd_intf_pins Video_Capture/VTC_CTRL]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m02_axi [get_bd_intf_pins axi4_gp0/M02_AXI] [get_bd_intf_pins Video_Capture/CRESAMPLE_CTRL]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m03_axi [get_bd_intf_pins axi4_gp0/M03_AXI] [get_bd_intf_pins Video_Capture/YUV2RGB_CTRL]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m04_axi [get_bd_intf_pins axi4_gp0/M04_AXI] [get_bd_intf_pins Video_Capture/TPG_CTRL]
###   connect_bd_intf_net -intf_net axi_vdma_1_m_axi_s2mm [get_bd_intf_pins axi4_hp0/S00_AXI] [get_bd_intf_pins Video_Capture/M_AXI_S2MM]
###   connect_bd_intf_net -intf_net axi_interconnect_2_m01_axi [get_bd_intf_pins axi4_gp0/M01_AXI] [get_bd_intf_pins Video_Capture/TPG_VDMA_CTRL]
###   connect_bd_intf_net -intf_net processing_system7_1_iic_1 [get_bd_intf_ports fmc_imageon_iic] [get_bd_intf_pins processing_system7_1/IIC_1]
###   connect_bd_intf_net -intf_net processing_system7_1_ddr [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_1/DDR]
###   connect_bd_intf_net -intf_net processing_system7_1_fixed_io [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_1/FIXED_IO]
### 
###   # Create port connections
###   connect_bd_net -net clk_150mhz [get_bd_pins clk_wiz_1/clk_out2] [get_bd_pins axi4_hp0/ACLK] [get_bd_pins axi4_hp0/S00_ACLK] [get_bd_pins axi4_hp0/M00_ACLK] [get_bd_pins processing_system7_1/S_AXI_HP0_ACLK] [get_bd_pins axi4_hp0/S01_ACLK] [get_bd_pins processing_system7_1/S_AXI_HP2_ACLK] [get_bd_pins axi4_gp0/M06_ACLK] [get_bd_pins PERF_MON_HP0_HP2/slot_0_axi_aclk] [get_bd_pins PERF_MON_HP0_HP2/slot_1_axi_aclk] [get_bd_pins PERF_MON_HP0_HP2/core_aclk] [get_bd_pins Video_Processing/clk_150mhz] [get_bd_pins Video_Display/clk_150mhz] [get_bd_pins axi4_hp2/S00_ACLK] [get_bd_pins axi4_hp2/M00_ACLK] [get_bd_pins axi4_hp2/S01_ACLK] [get_bd_pins axi4_hp2/ACLK] [get_bd_pins Video_Capture/clk_150mhz] [get_bd_pins Fsync_Select/clk_150mhz]
###   connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins axi4_gp0/ARESETN] [get_bd_pins axi4_gp0/S00_ARESETN] [get_bd_pins axi4_gp0/M00_ARESETN] [get_bd_pins axi4_gp0/M01_ARESETN] [get_bd_pins axi4_gp0/M02_ARESETN] [get_bd_pins axi4_gp0/M03_ARESETN] [get_bd_pins axi4_gp0/M04_ARESETN] [get_bd_pins axi4_hp0/ARESETN] [get_bd_pins axi4_hp0/S00_ARESETN] [get_bd_pins axi4_hp0/M00_ARESETN] [get_bd_pins axi4_gp0/M05_ARESETN] [get_bd_pins axi4_hp0/S01_ARESETN] [get_bd_pins axi4_gp0/M07_ARESETN] [get_bd_pins axi4_gp0/M06_ARESETN] [get_bd_pins axi4_gp0/M08_ARESETN] [get_bd_pins PERF_MON_HP0_HP2/s_axi_aresetn] [get_bd_pins PERF_MON_HP0_HP2/slot_0_axi_aresetn] [get_bd_pins PERF_MON_HP0_HP2/slot_1_axi_aresetn] [get_bd_pins PERF_MON_HP0_HP2/core_aresetn] [get_bd_pins Video_Processing/aresetn] [get_bd_pins Video_Display/aresetn] [get_bd_pins axi4_hp2/S00_ARESETN] [get_bd_pins axi4_hp2/M00_ARESETN] [get_bd_pins axi4_hp2/S01_ARESETN] [get_bd_pins axi4_hp2/ARESETN] [get_bd_pins Video_Capture/aresetn]
###   connect_bd_net -net clk_75mhz [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins axi4_gp0/ACLK] [get_bd_pins axi4_gp0/S00_ACLK] [get_bd_pins axi4_gp0/M00_ACLK] [get_bd_pins axi4_gp0/M01_ACLK] [get_bd_pins axi4_gp0/M02_ACLK] [get_bd_pins axi4_gp0/M03_ACLK] [get_bd_pins axi4_gp0/M04_ACLK] [get_bd_pins processing_system7_1/M_AXI_GP0_ACLK] [get_bd_pins axi4_gp0/M05_ACLK] [get_bd_pins axi4_gp0/M07_ACLK] [get_bd_pins axi4_gp0/M08_ACLK] [get_bd_pins PERF_MON_HP0_HP2/s_axi_aclk] [get_bd_pins Video_Processing/clk_75mhz] [get_bd_pins Video_Display/clk_75mhz] [get_bd_pins Video_Capture/clk_75mhz]
###   connect_bd_net -net video_clk_1 [get_bd_ports video_clk] [get_bd_pins Video_Display/video_clk] [get_bd_pins Video_Capture/video_clk]
###   connect_bd_net -net processing_system7_1_gpio_o [get_bd_pins processing_system7_1/GPIO_O] [get_bd_pins EMIO_GPIO/ps_gpio]
###   connect_bd_net -net tpg_rst1_dout [get_bd_ports fmc_imageon_iic_rst_b] [get_bd_pins EMIO_GPIO/iic_rst_b]
###   connect_bd_net -net processing_system7_1_fclk_reset0_n [get_bd_pins processing_system7_1/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_1/ext_reset_in]
###   connect_bd_net -net proc_sys_reset_1_bus_struct_reset [get_bd_pins proc_sys_reset_1/bus_struct_reset] [get_bd_pins Video_Display/logicvc_rst] [get_bd_pins Video_Capture/vid_in_rst]
###   connect_bd_net -net xlconcat_3_dout [get_bd_pins PL_PS_Interrupts/int_out] [get_bd_pins processing_system7_1/IRQ_F2P]
###   connect_bd_net -net ext_fsync_out_net [get_bd_pins EMIO_GPIO/ext_fsync] [get_bd_pins Fsync_Select/fsync_in_src1]
###   connect_bd_net -net axi_vdma_1_s2mm_fsync_out [get_bd_pins Video_Capture/s2mm_fsync_out] [get_bd_pins Fsync_Select/fsync_in_src2]
###   connect_bd_net -net fsync_out_net [get_bd_pins Fsync_Select/fsync_out] [get_bd_pins Video_Processing/fsync_in] [get_bd_pins Video_Display/fsync_in]
###   connect_bd_net -net logicvc_1_pix_clk_o [get_bd_ports hdmio_clk] [get_bd_pins Video_Display/hdmio_clk]
###   connect_bd_net -net logicvc_1_d_pix_o [get_bd_ports hdmio_data] [get_bd_pins Video_Display/hdmio_data]
###   connect_bd_net -net logicvc_1_hsync_o [get_bd_ports hdmio_hsync] [get_bd_pins Video_Display/hdmio_hsync]
###   connect_bd_net -net logicvc_1_vsync_o [get_bd_ports hdmio_vsync] [get_bd_pins Video_Display/hdmio_vsync]
###   connect_bd_net -net logicvc_1_blank_o [get_bd_ports hdmio_de] [get_bd_pins Video_Display/hdmio_de]
###   connect_bd_net -net logicvc_1_interrupt [get_bd_pins Video_Display/logicvc_int] [get_bd_pins PL_PS_Interrupts/logicvc_int]
###   connect_bd_net -net axi_vdma_2_s2mm_introut [get_bd_pins Video_Processing/s2mm_int] [get_bd_pins PL_PS_Interrupts/filter_vdma_s2mm_int]
###   connect_bd_net -net axi_vdma_2_mm2s_introut [get_bd_pins Video_Processing/mm2s_int] [get_bd_pins PL_PS_Interrupts/filter_vdma_mm2s_int]
###   connect_bd_net -net processing_system7_1_fclk_clk0 [get_bd_pins processing_system7_1/FCLK_CLK0] [get_bd_pins clk_wiz_1/clk_in1]
###   connect_bd_net -net clk_wiz_1_locked [get_bd_pins clk_wiz_1/locked] [get_bd_pins proc_sys_reset_1/dcm_locked]
###   connect_bd_net -net binary_to_grey_1_grey [get_bd_pins Video_Display/mm2s_frame_ptr_out] [get_bd_pins Video_Processing/s2mm_frame_ptr_in] [get_bd_pins Video_Capture/s2mm_frame_ptr_in]
###   connect_bd_net -net Op1 [get_bd_ports hdmio_int_b] [get_bd_pins PL_PS_Interrupts/hdmio_int]
###   connect_bd_net -net in4_1 [get_bd_pins Video_Processing/filter_int] [get_bd_pins PL_PS_Interrupts/filter_int]
###   connect_bd_net -net filter_rst_dout [get_bd_pins EMIO_GPIO/filter_rst] [get_bd_pins Video_Processing/filter_rst]
###   connect_bd_net -net vid_in_reset_dout [get_bd_pins EMIO_GPIO/vid_in_rst] [get_bd_pins Video_Capture/vid_in_rst2]
###   connect_bd_net -net video_sel_dout [get_bd_pins EMIO_GPIO/video_sel] [get_bd_pins Video_Capture/video_sel]
###   connect_bd_net -net clk_1 [get_bd_ports fmc_imageon_hdmii_clk] [get_bd_pins Video_Capture/hdmii_clk]
###   connect_bd_net -net axi_vdma_1_s2mm_introut [get_bd_pins Video_Capture/s2mm_int] [get_bd_pins PL_PS_Interrupts/tpg_vdma_s2mm_int]
###   connect_bd_net -net tpg_vdma_s2mm_frame_ptr_out [get_bd_pins Video_Capture/s2mm_frame_ptr_out] [get_bd_pins Video_Processing/mm2s_frame_ptr_in]
###   connect_bd_net -net io_hdmii_video_1 [get_bd_ports fmc_imageon_hdmii_data] [get_bd_pins Video_Capture/hdmii_data]
### 
###   # Create address segments
###   create_bd_addr_seg -range 0x10000 -offset 0x40090000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/TPG_VDMA/S_AXI_LITE/Reg] SEG2
###   create_bd_addr_seg -range 0x10000 -offset 0x40040000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/CRESAMPLE_0/ctrl/Reg] SEG3
###   create_bd_addr_seg -range 0x10000 -offset 0x40070000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/VTC_0/ctrl/Reg] SEG4
###   create_bd_addr_seg -range 0x10000 -offset 0x40050000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/YUV2RGB_0/ctrl/Reg] SEG6
###   create_bd_addr_seg -range 0x10000 -offset 0x40080000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Capture/TPG_0/ctrl/Reg] SEG1
###   create_bd_addr_seg -range 0x10000 -offset 0x400B0000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Processing/FILTER_VDMA/S_AXI_LITE/Reg] SEG5
###   create_bd_addr_seg -range 0x10000 -offset 0x400F0000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs PERF_MON_HP0_HP2/s_axi/Reg] SEG9
###   create_bd_addr_seg -range 0x10000 -offset 0x40030000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Display/LOGICVC_0/s_axi/Reg] SEG7
###   create_bd_addr_seg -range 0x10000 -offset 0x400D0000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs Video_Processing/FILTER_ENGINE/S_AXI_CONTROL_BUS/Reg] SEG8
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Processing/FILTER_VDMA/Data_MM2S] [get_bd_addr_segs processing_system7_1/S_AXI_HP2/HP2_DDR_LOWOCM] SEG1
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Processing/FILTER_VDMA/Data_S2MM] [get_bd_addr_segs processing_system7_1/S_AXI_HP2/HP2_DDR_LOWOCM] SEG2
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Display/LOGICVC_0/videoData] [get_bd_addr_segs processing_system7_1/S_AXI_HP0/HP0_DDR_LOWOCM] SEG1
###   create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces Video_Capture/TPG_VDMA/Data_S2MM] [get_bd_addr_segs processing_system7_1/S_AXI_HP0/HP0_DDR_LOWOCM] SEG1
###   
### 
###   # Restore current instance
###   current_bd_instance $oldCurInst
### }
### create_root_design ""
INFO: [PS7-6] Configuring Board Preset zc702. Please wait ......
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 221.602 ; gain = 54.660
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 290.750 ; gain = 32.449
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 388.574 ; gain = 30.574
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 388.574 ; gain = 31.574
## regenerate_bd_layout
## save_bd_design
Wrote  : </home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/system_top.bd> 
## validate_bd_design
WARNING: [BD 41-203] NET m_aresetn_1 has no sinks.
WARNING: [BD 41-203] NET m_aclk_1 has no sinks.
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (PCW_NUM_F2P_INTR_INPUTS) on /processing_system7_1 that is set by user. Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.0-15] /Video_Processing/FILTER_VDMA 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.0-17] /Video_Capture/TPG_VDMA 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi4_hp0/xbar/S00_AXI(2) and /axi4_hp0/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi4_hp0/xbar/S00_AXI(READ_WRITE) and /axi4_hp0/s00_couplers/auto_us_df/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi4_hp0/xbar/S00_AXI(1) and /axi4_hp0/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi4_hp0/xbar/S00_AXI(256) and /axi4_hp0/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi4_hp0/xbar/S01_AXI(2) and /axi4_hp0/s01_couplers/s01_data_fifo/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_1/S_AXI_HP0(6) and /axi4_hp0/m00_couplers/m00_regslice/M_AXI(0)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /PERF_MON_HP0_HP2/SLOT_0_AXI(1) and /axi4_hp0/m00_couplers/m00_regslice/M_AXI(0)
INFO: [BD 41-237] Bus Interface property TDEST_WIDTH does not match between /Video_Processing/FILTER_ENGINE/INPUT_STREAM(1) and /Video_Processing/FILTER_VDMA/M_AXIS_MM2S(0)
INFO: [BD 41-237] Bus Interface property TID_WIDTH does not match between /Video_Processing/FILTER_ENGINE/INPUT_STREAM(1) and /Video_Processing/FILTER_VDMA/M_AXIS_MM2S(0)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /Video_Processing/FILTER_ENGINE/INPUT_STREAM(1) and /Video_Processing/FILTER_VDMA/M_AXIS_MM2S(0)
INFO: [BD 41-237] Bus Interface property TDEST_WIDTH does not match between /Video_Processing/FILTER_VDMA/S_AXIS_S2MM(0) and /Video_Processing/FILTER_ENGINE/OUTPUT_STREAM(1)
INFO: [BD 41-237] Bus Interface property TID_WIDTH does not match between /Video_Processing/FILTER_VDMA/S_AXIS_S2MM(0) and /Video_Processing/FILTER_ENGINE/OUTPUT_STREAM(1)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /Video_Processing/FILTER_VDMA/S_AXIS_S2MM(0) and /Video_Processing/FILTER_ENGINE/OUTPUT_STREAM(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi4_hp2/xbar/S00_AXI(1) and /axi4_hp2/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi4_hp2/xbar/S00_AXI(READ_WRITE) and /axi4_hp2/s00_couplers/s00_data_fifo/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi4_hp2/xbar/S00_AXI(1) and /axi4_hp2/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi4_hp2/xbar/S00_AXI(256) and /axi4_hp2/s00_couplers/s00_data_fifo/M_AXI(8)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi4_hp2/xbar/S01_AXI(1) and /axi4_hp2/s01_couplers/s01_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi4_hp2/xbar/S01_AXI(READ_WRITE) and /axi4_hp2/s01_couplers/s01_data_fifo/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi4_hp2/xbar/S01_AXI(1) and /axi4_hp2/s01_couplers/s01_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi4_hp2/xbar/S01_AXI(256) and /axi4_hp2/s01_couplers/s01_data_fifo/M_AXI(8)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_1/S_AXI_HP2(6) and /axi4_hp2/m00_couplers/m00_regslice/M_AXI(1)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /Video_Capture/TPG_VDMA/S_AXIS_S2MM(1) and /Video_Capture/axis_subset_converter_1/M_AXIS(0)
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 467.809 ; gain = 1.125
## add_files -fileset sources_1 -norecurse $hdl_dir/${bd_name}_wrapper.v
## add_files -fileset constrs_1 -norecurse $constrs_dir/$bd_name.xdc
## update_compile_order -fileset sources_1
## update_compile_order -fileset sim_1
## save_bd_design
Wrote  : </home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/system_top.bd> 
# reset_run impl_1
# reset_run synth_1
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter inferDynamicSrl false"
# set_property STEPS.SYNTH_DESIGN.ARGS.NO_LC true [get_runs synth_1]
# set_property STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION sequential [get_runs synth_1]
# set_property STEPS.SYNTH_DESIGN.ARGS.RESOURCE_SHARING off [get_runs synth_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property strategy Performance_Explore [get_runs impl_1]
# launch_runs synth_1
WARNING: [BD 41-203] NET m_aresetn_1 has no sinks.
WARNING: [BD 41-203] NET m_aclk_1 has no sinks.
WARNING: [BD 41-702] Propagation TCL tries to overwrite parameter (PCW_NUM_F2P_INTR_INPUTS) on /processing_system7_1 that is set by user. Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.0-15] /Video_Processing/FILTER_VDMA 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.0-17] /Video_Capture/TPG_VDMA 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi4_hp0/xbar/S00_AXI(2) and /axi4_hp0/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi4_hp0/xbar/S00_AXI(READ_WRITE) and /axi4_hp0/s00_couplers/auto_us_df/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi4_hp0/xbar/S00_AXI(1) and /axi4_hp0/s00_couplers/auto_us_df/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi4_hp0/xbar/S00_AXI(256) and /axi4_hp0/s00_couplers/auto_us_df/M_AXI(8)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi4_hp0/xbar/S01_AXI(2) and /axi4_hp0/s01_couplers/s01_data_fifo/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_1/S_AXI_HP0(6) and /axi4_hp0/m00_couplers/m00_regslice/M_AXI(0)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /PERF_MON_HP0_HP2/SLOT_0_AXI(1) and /axi4_hp0/m00_couplers/m00_regslice/M_AXI(0)
INFO: [BD 41-237] Bus Interface property TDEST_WIDTH does not match between /Video_Processing/FILTER_ENGINE/INPUT_STREAM(1) and /Video_Processing/FILTER_VDMA/M_AXIS_MM2S(0)
INFO: [BD 41-237] Bus Interface property TID_WIDTH does not match between /Video_Processing/FILTER_ENGINE/INPUT_STREAM(1) and /Video_Processing/FILTER_VDMA/M_AXIS_MM2S(0)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /Video_Processing/FILTER_ENGINE/INPUT_STREAM(1) and /Video_Processing/FILTER_VDMA/M_AXIS_MM2S(0)
INFO: [BD 41-237] Bus Interface property TDEST_WIDTH does not match between /Video_Processing/FILTER_VDMA/S_AXIS_S2MM(0) and /Video_Processing/FILTER_ENGINE/OUTPUT_STREAM(1)
INFO: [BD 41-237] Bus Interface property TID_WIDTH does not match between /Video_Processing/FILTER_VDMA/S_AXIS_S2MM(0) and /Video_Processing/FILTER_ENGINE/OUTPUT_STREAM(1)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /Video_Processing/FILTER_VDMA/S_AXIS_S2MM(0) and /Video_Processing/FILTER_ENGINE/OUTPUT_STREAM(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi4_hp2/xbar/S00_AXI(1) and /axi4_hp2/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi4_hp2/xbar/S00_AXI(READ_WRITE) and /axi4_hp2/s00_couplers/s00_data_fifo/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi4_hp2/xbar/S00_AXI(1) and /axi4_hp2/s00_couplers/s00_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi4_hp2/xbar/S00_AXI(256) and /axi4_hp2/s00_couplers/s00_data_fifo/M_AXI(8)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi4_hp2/xbar/S01_AXI(1) and /axi4_hp2/s01_couplers/s01_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi4_hp2/xbar/S01_AXI(READ_WRITE) and /axi4_hp2/s01_couplers/s01_data_fifo/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi4_hp2/xbar/S01_AXI(1) and /axi4_hp2/s01_couplers/s01_data_fifo/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi4_hp2/xbar/S01_AXI(256) and /axi4_hp2/s01_couplers/s01_data_fifo/M_AXI(8)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_1/S_AXI_HP2(6) and /axi4_hp2/m00_couplers/m00_regslice/M_AXI(1)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /Video_Capture/TPG_VDMA/S_AXIS_S2MM(1) and /Video_Capture/axis_subset_converter_1/M_AXIS(0)
WARNING: [BD 41-203] NET m_aresetn_1 has no sinks.
WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/PERF_MON_HP0_HP2/slot_0_axi_awid
/PERF_MON_HP0_HP2/slot_0_axi_bid
/PERF_MON_HP0_HP2/slot_0_axi_arid
/PERF_MON_HP0_HP2/slot_0_axi_rid
/Video_Processing/FILTER_ENGINE/INPUT_STREAM_TSTRB
/Video_Processing/FILTER_ENGINE/INPUT_STREAM_TID
/Video_Processing/FILTER_ENGINE/INPUT_STREAM_TDEST
/Video_Display/LOGICVC_0/pix_clk_i
/Video_Display/LOGICVC_0/pix_clk_n_i
/Video_Display/LOGICVC_0/d_pix_i
/Video_Display/LOGICVC_0/hsync_i
/Video_Display/LOGICVC_0/vsync_i
/Video_Display/LOGICVC_0/blank_i
/Video_Display/LOGICVC_0/gpi
/Fsync_Select/async_util_flipflop_1/Rst
/Fsync_Select/async_util_flipflop_1/Set
/Fsync_Select/async_util_flipflop_1/CE
/Fsync_Select/async_util_flipflop_2/Rst
/Fsync_Select/async_util_flipflop_2/Set
/Fsync_Select/async_util_flipflop_2/CE
/Fsync_Select/fsync_util_flipflop_1/Rst
/Fsync_Select/fsync_util_flipflop_1/Set
/Fsync_Select/fsync_util_flipflop_1/CE

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp0/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-236] Width mismatch when connecting port: '/Video_Display/M_AXI_MM2S_awlock'(1) to net 's01_axi_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-236] Width mismatch when connecting port: '/Video_Display/M_AXI_MM2S_arlock'(1) to net 's01_axi_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_ARID'(6) to net 'axi_interconnect_3_m00_axi_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_WID'(6) to net 'axi_interconnect_3_m00_axi_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp2/M00_AXI_bid'(1) to net 'axi_interconnect_3_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_1_axi_bid'(1) to net 'axi_interconnect_3_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP2_AWID'(6) to net 'axi_interconnect_3_m00_axi_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_hp2/M00_AXI_rid'(1) to net 'axi_interconnect_3_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PERF_MON_HP0_HP2/slot_1_axi_rid'(1) to net 'axi_interconnect_3_m00_axi_RID'(6) - Only lower order bits will be connected.
Verilog Output written to : system_top.v
Verilog Output written to : system_top_wrapper.v
Wrote  : </home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/system_top.bd> 
Generating IP 'system_top_processing_system7_1_0'...
Delivering 'Vivado Synthesis' files for IP 'system_top_processing_system7_1_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_1 .
Generating IP 'system_top_xbar_0'...
Delivering 'Verilog Synthesis' files for IP 'system_top_xbar_0'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/xbar .
Generating IP 'system_top_tpg_util_flipflop_1_4'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_tpg_util_flipflop_1_4' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_tpg_util_flipflop_1_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/vid_in_rst/tpg_util_flipflop_1 .
Generating IP 'system_top_logic_one_1'...
Delivering 'Verilog Synthesis' files for IP 'system_top_logic_one_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/vid_in_rst/logic_one .
Generating IP 'system_top_VTC_0_0'...
Delivering 'Synthesis' files for IP 'system_top_VTC_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/VTC_0 .
Generating IP 'system_top_VIDEO_MUX_0_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_VIDEO_MUX_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_VIDEO_MUX_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/VIDEO_MUX_0 .
Generating IP 'system_top_util_reduced_logic_1_1'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_util_reduced_logic_1_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_util_reduced_logic_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/vid_in_rst/util_reduced_logic_1 .
Generating IP 'system_top_xlconcat_2_3'...
Delivering 'Verilog Synthesis' files for IP 'system_top_xlconcat_2_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/vid_in_rst/xlconcat_2 .
Generating IP 'system_top_xbar_1'...
Delivering 'Verilog Synthesis' files for IP 'system_top_xbar_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_gp0/xbar .
Generating IP 'system_top_s01_data_fifo_13'...
Delivering 'Verilog Synthesis' files for IP 'system_top_s01_data_fifo_13'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/s01_couplers/s01_data_fifo .
Generating IP 'system_top_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_proc_sys_reset_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_proc_sys_reset_1_0'.
Delivering 'Implementation' files for IP 'system_top_proc_sys_reset_1_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset_1 .
Generating IP 'system_top_clk_wiz_1_0'...
Delivering 'Verilog Synthesis' files for IP 'system_top_clk_wiz_1_0'.
Delivering 'Implementation' files for IP 'system_top_clk_wiz_1_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_1 .
Generating IP 'system_top_PERF_MON_HP0_HP2_0'...
Delivering 'Synthesis' files for IP 'system_top_PERF_MON_HP0_HP2_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /PERF_MON_HP0_HP2 .
Generating IP 'system_top_FILTER_VDMA_0'...
Delivering 'Synthesis' files for IP 'system_top_FILTER_VDMA_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/FILTER_VDMA .
Generating IP 'system_top_FILTER_ENGINE_0'...
Delivering 'Verilog Synthesis' files for IP 'system_top_FILTER_ENGINE_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/FILTER_ENGINE .
Generating IP 'system_top_filter_util_reduced_logic_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_filter_util_reduced_logic_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_filter_util_reduced_logic_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/filter_rst/filter_util_reduced_logic .
Generating IP 'system_top_logic_one_0'...
Delivering 'Verilog Synthesis' files for IP 'system_top_logic_one_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/filter_rst/logic_one .
Generating IP 'system_top_filter_xlconcat_0'...
Delivering 'Verilog Synthesis' files for IP 'system_top_filter_xlconcat_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/filter_rst/filter_xlconcat .
Generating IP 'system_top_filter_util_flipflop_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_filter_util_flipflop_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_filter_util_flipflop_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/filter_rst/filter_util_flipflop .
Generating IP 'system_top_vbuff_1'...
Delivering 'Verilog Synthesis' files for IP 'system_top_vbuff_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Display/vbuff .
Generating IP 'system_top_LOGICVC_0_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_LOGICVC_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_LOGICVC_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Display/LOGICVC_0 .
Generating IP 'system_top_xlslice_1_0'...
Delivering 'Verilog Synthesis' files for IP 'system_top_xlslice_1_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Display/xlslice_1 .
Generating IP 'system_top_binary_to_grey_1_0'...
Delivering 'Verilog Synthesis' files for IP 'system_top_binary_to_grey_1_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Display/binary_to_grey_1 .
Generating IP 'system_top_util_vector_logic_1_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_util_vector_logic_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_util_vector_logic_1_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /PL_PS_Interrupts/util_vector_logic_1 .
Generating IP 'system_top_xlconcat_INTR_2'...
Delivering 'Verilog Synthesis' files for IP 'system_top_xlconcat_INTR_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /PL_PS_Interrupts/xlconcat_INTR .
Generating IP 'system_top_xbar_2'...
Delivering 'Verilog Synthesis' files for IP 'system_top_xbar_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp2/xbar .
Generating IP 'system_top_s00_regslice_14'...
Delivering 'Verilog Synthesis' files for IP 'system_top_s00_regslice_14'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/s00_couplers/s00_regslice .
Generating IP 'system_top_m06_regslice_17'...
Delivering 'Verilog Synthesis' files for IP 'system_top_m06_regslice_17'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_gp0/m06_couplers/m06_regslice .
Generating IP 'system_top_s01_regslice_15'...
Delivering 'Verilog Synthesis' files for IP 'system_top_s01_regslice_15'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/s01_couplers/s01_regslice .
Generating IP 'system_top_m00_data_fifo_14'...
Delivering 'Verilog Synthesis' files for IP 'system_top_m00_data_fifo_14'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/m00_couplers/m00_data_fifo .
Generating IP 'system_top_m00_regslice_16'...
Delivering 'Verilog Synthesis' files for IP 'system_top_m00_regslice_16'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/m00_couplers/m00_regslice .
Generating IP 'system_top_auto_us_df_3'...
Delivering 'Verilog Synthesis' files for IP 'system_top_auto_us_df_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/s00_couplers/auto_us_df .
Generating IP 'system_top_vid_in_rst_1'...
Delivering 'Verilog Synthesis' files for IP 'system_top_vid_in_rst_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /EMIO_GPIO/vid_in_rst .
Generating IP 'system_top_video_sel_2'...
Delivering 'Verilog Synthesis' files for IP 'system_top_video_sel_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /EMIO_GPIO/video_sel .
Generating IP 'system_top_filter_rst_3'...
Delivering 'Verilog Synthesis' files for IP 'system_top_filter_rst_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /EMIO_GPIO/filter_rst .
Generating IP 'system_top_iic_rst_b_4'...
Delivering 'Verilog Synthesis' files for IP 'system_top_iic_rst_b_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /EMIO_GPIO/iic_rst_b .
Generating IP 'system_top_ext_fsync_5'...
Delivering 'Verilog Synthesis' files for IP 'system_top_ext_fsync_5'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /EMIO_GPIO/ext_fsync .
Generating IP 'system_top_async_util_flipflop_1_1'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_async_util_flipflop_1_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_async_util_flipflop_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Fsync_Select/async_util_flipflop_1 .
Generating IP 'system_top_async_util_flipflop_2_2'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_async_util_flipflop_2_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_async_util_flipflop_2_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Fsync_Select/async_util_flipflop_2 .
Generating IP 'system_top_fsync_util_flipflop_1_3'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_fsync_util_flipflop_1_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_fsync_util_flipflop_1_3'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Fsync_Select/fsync_util_flipflop_1 .
Generating IP 'system_top_fsync_util_vector_logic_1_1'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_fsync_util_vector_logic_1_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_fsync_util_vector_logic_1_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Fsync_Select/fsync_util_vector_logic_1 .
Generating IP 'system_top_fsync_util_vector_logic_2_2'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_fsync_util_vector_logic_2_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_fsync_util_vector_logic_2_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Fsync_Select/fsync_util_vector_logic_2 .
Generating IP 'system_top_TPG_VDMA_1'...
Delivering 'Synthesis' files for IP 'system_top_TPG_VDMA_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/TPG_VDMA .
Generating IP 'system_top_axis_subset_converter_1_0'...
Delivering 'Verilog Synthesis' files for IP 'system_top_axis_subset_converter_1_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/axis_subset_converter_1 .
Generating IP 'system_top_TPG_0_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_TPG_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_TPG_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/TPG_0 .
Generating IP 'system_top_YUV2RGB_0_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_YUV2RGB_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_YUV2RGB_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/YUV2RGB_0 .
Generating IP 'system_top_HDMI_IN_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_HDMI_IN_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_HDMI_IN_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/HDMI_IN .
Generating IP 'system_top_CRESAMPLE_0_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_top_CRESAMPLE_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'system_top_CRESAMPLE_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/CRESAMPLE_0 .
Generating IP 'system_top_VID_IN_AXI4S_0'...
Delivering 'Verilog Synthesis' files for IP 'system_top_VID_IN_AXI4S_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/VID_IN_AXI4S .
Generating IP 'system_top_s00_regslice_18'...
Delivering 'Verilog Synthesis' files for IP 'system_top_s00_regslice_18'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp2/s00_couplers/s00_regslice .
Generating IP 'system_top_s00_data_fifo_15'...
Delivering 'Verilog Synthesis' files for IP 'system_top_s00_data_fifo_15'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp2/s00_couplers/s00_data_fifo .
Generating IP 'system_top_s01_regslice_19'...
Delivering 'Verilog Synthesis' files for IP 'system_top_s01_regslice_19'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp2/s01_couplers/s01_regslice .
Generating IP 'system_top_s01_data_fifo_16'...
Delivering 'Verilog Synthesis' files for IP 'system_top_s01_data_fifo_16'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp2/s01_couplers/s01_data_fifo .
Generating IP 'system_top_m00_data_fifo_17'...
Delivering 'Verilog Synthesis' files for IP 'system_top_m00_data_fifo_17'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp2/m00_couplers/m00_data_fifo .
Generating IP 'system_top_m00_regslice_20'...
Delivering 'Verilog Synthesis' files for IP 'system_top_m00_regslice_20'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp2/m00_couplers/m00_regslice .
Generating IP 'system_top_auto_ds_2'...
Delivering 'Verilog Synthesis' files for IP 'system_top_auto_ds_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/m00_couplers/auto_ds .
Generating IP 'system_top_auto_pc_3'...
Delivering 'Verilog Synthesis' files for IP 'system_top_auto_pc_3'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/m00_couplers/auto_pc .
Generating IP 'system_top_auto_cc_1'...
Delivering 'Verilog Synthesis' files for IP 'system_top_auto_cc_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_gp0/m06_couplers/auto_cc .
Generating IP 'system_top_auto_pc_4'...
Delivering 'Verilog Synthesis' files for IP 'system_top_auto_pc_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_gp0/s00_couplers/auto_pc .
Generating IP 'system_top_auto_pc_5'...
Delivering 'Verilog Synthesis' files for IP 'system_top_auto_pc_5'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp2/m00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design system_top
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/vid_in_rst/tpg_util_flipflop_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/vid_in_rst/logic_one .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/VTC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/VIDEO_MUX_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/vid_in_rst/util_reduced_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Capture/vid_in_rst/xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_gp0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/s01_couplers/s01_data_fifo .
Generating IP 'system_top_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'system_top_proc_sys_reset_1_0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'system_top_proc_sys_reset_1_0'
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset_1 .
Generating IP 'system_top_clk_wiz_1_0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'system_top_clk_wiz_1_0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'system_top_clk_wiz_1_0'
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /PERF_MON_HP0_HP2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/FILTER_VDMA .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/FILTER_ENGINE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/filter_rst/filter_util_reduced_logic .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/filter_rst/logic_one .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/filter_rst/filter_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Processing/filter_rst/filter_util_flipflop .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Display/vbuff .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Display/LOGICVC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Display/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Video_Display/binary_to_grey_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /PL_PS_Interrupts/util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /PL_PS_Interrupts/xlconcat_INTR .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp2/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_gp0/m06_couplers/m06_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi4_hp0/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /EMIO_GPIO/vid_in_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /EMIO_GPIO/video_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /EMIO_GPIO/filter_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /EMIO_GPIO/iic_rst_b .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /EMIO_GPIO/ext_fsync .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Fsync_Select/async_util_flipflop_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Fsync_Select/async_util_flipflop_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /Fsync_Select/fsync_util_flipflop_1 .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
[Tue Dec  6 11:27:21 2016] Launched synth_1...
Run output will be captured here: /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:07 ; elapsed = 00:02:01 . Memory (MB): peak = 565.555 ; gain = 82.605
# wait_on_run synth_1
[Tue Dec  6 11:27:21 2016] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top_wrapper.rds -m64 -mode batch -messageDb vivado.pb -source system_top_wrapper.tcl


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/home/bjr96/.Xilinx/Vivado/tclapp/manifest.tcl'
source system_top_wrapper.tcl
# set_param synth.elaboration.rodinMoreOptions {rt::set_parameter inferDynamicSrl false}
# create_project -in_memory -part xc7z020clg484-1
# set_property board xilinx.com:zynq:zc702:3.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/srcs/ip [current_fileset]
# add_files /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/system_top.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/srcs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/xilinx/Vivado/2013.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 243.023 ; gain = 92.785
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/system_top_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_1/system_top_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_data_fifo_13/system_top_s01_data_fifo_13_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_OOC.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_2/system_top_xbar_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_14/system_top_s00_regslice_14_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m06_regslice_17/system_top_m06_regslice_17_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_regslice_15/system_top_s01_regslice_15_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_data_fifo_14/system_top_m00_data_fifo_14_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_regslice_16/system_top_m00_regslice_16_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/system_top_auto_us_df_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/system_top_auto_us_df_3_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/system_top_axis_subset_converter_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_18/system_top_s00_regslice_18_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s00_data_fifo_15/system_top_s00_data_fifo_15_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_regslice_19/system_top_s01_regslice_19_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_data_fifo_16/system_top_s01_data_fifo_16_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_data_fifo_17/system_top_m00_data_fifo_17_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_regslice_20/system_top_m00_regslice_20_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_3/system_top_auto_pc_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_4/system_top_auto_pc_4_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_5/system_top_auto_pc_5_ooc.xdc]
# set_property is_locked true [get_files /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/system_top.bd]
# read_verilog /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/srcs/hdl/system_top_wrapper.v
# read_xdc /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc
# set_property used_in_implementation false [get_files /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.data/wt [current_project]
# set_property parent.project_dir /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project [current_project]
# synth_design -top system_top_wrapper -part xc7z020clg484-1 -fsm_extraction sequential -resource_sharing off -no_lc
Command: synth_design -top system_top_wrapper -part xc7z020clg484-1 -fsm_extraction sequential -resource_sharing off -no_lc

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
Xilinx IP preload is disabled
starting Rtl Elaboration : Time (s): cpu = 00:02:51 ; elapsed = 00:03:40 . Memory (MB): peak = 318.930 ; gain = 204.914
WARNING: [Synth 8-1824] circular dependency found for file /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/ycrcb_rgb.vhd while ordering
WARNING: [Synth 8-1824] circular dependency found for file /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/ycrcb_rgb.vhd while ordering
WARNING: [Synth 8-1090] 'fifo18e2' is not compiled in library work [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_prim.vhd:380]
WARNING: [Synth 8-1090] 'fifo36e2' is not compiled in library work [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_prim.vhd:441]
INFO: [Synth 8-638] synthesizing module 'system_top_wrapper' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/srcs/hdl/system_top_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6074]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6074]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:8088]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (3#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:8088]
INFO: [Synth 8-638] synthesizing module 'system_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:7341]
INFO: [Synth 8-638] synthesizing module 'EMIO_GPIO_imp_INGAB3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:3]
INFO: [Synth 8-638] synthesizing module 'system_top_ext_fsync_5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_ext_fsync_5/synth/system_top_ext_fsync_5.v:56]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (4#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_ext_fsync_5' (5#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_ext_fsync_5/synth/system_top_ext_fsync_5.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_filter_rst_3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_filter_rst_3/synth/system_top_filter_rst_3.v:56]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized0' (5#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_filter_rst_3' (6#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_filter_rst_3/synth/system_top_filter_rst_3.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_iic_rst_b_4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_iic_rst_b_4/synth/system_top_iic_rst_b_4.v:56]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (6#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_iic_rst_b_4' (7#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_iic_rst_b_4/synth/system_top_iic_rst_b_4.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_vid_in_rst_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_vid_in_rst_1/synth/system_top_vid_in_rst_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized2' (7#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_vid_in_rst_1' (8#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_vid_in_rst_1/synth/system_top_vid_in_rst_1.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_video_sel_2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_video_sel_2/synth/system_top_video_sel_2.v:56]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized3' (8#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_video_sel_2' (9#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_video_sel_2/synth/system_top_video_sel_2.v:56]
INFO: [Synth 8-256] done synthesizing module 'EMIO_GPIO_imp_INGAB3' (10#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:3]
INFO: [Synth 8-638] synthesizing module 'Fsync_Select_imp_1KGKFBR' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:47]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2345]
INFO: [Synth 8-256] done synthesizing module 'GND' (11#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2345]
INFO: [Synth 8-638] synthesizing module 'system_top_async_util_flipflop_1_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_1_1/synth/system_top_async_util_flipflop_1_1.vhd:70]
INFO: [Synth 8-3491] module 'util_flipflop' declared at '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_tpg_util_flipflop_1_4/work/utility/util_flipflop.vhd:79' bound to instance 'U0' of component 'util_flipflop' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_1_1/synth/system_top_async_util_flipflop_1_1.vhd:97]
INFO: [Synth 8-638] synthesizing module 'util_flipflop' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_tpg_util_flipflop_1_4/work/utility/util_flipflop.vhd:104]
INFO: [Synth 8-3491] module 'FDRSE' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1811' bound to instance 'FDRSE_I1' of component 'FDRSE' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_tpg_util_flipflop_1_4/work/utility/util_flipflop.vhd:224]
INFO: [Synth 8-638] synthesizing module 'FDRSE' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1811]
INFO: [Synth 8-256] done synthesizing module 'FDRSE' (12#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1811]
INFO: [Synth 8-256] done synthesizing module 'util_flipflop' (13#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_tpg_util_flipflop_1_4/work/utility/util_flipflop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'system_top_async_util_flipflop_1_1' (14#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_1_1/synth/system_top_async_util_flipflop_1_1.vhd:70]
INFO: [Synth 8-638] synthesizing module 'system_top_async_util_flipflop_2_2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_2_2/synth/system_top_async_util_flipflop_2_2.vhd:70]
INFO: [Synth 8-3491] module 'util_flipflop' declared at '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_tpg_util_flipflop_1_4/work/utility/util_flipflop.vhd:79' bound to instance 'U0' of component 'util_flipflop' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_2_2/synth/system_top_async_util_flipflop_2_2.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'system_top_async_util_flipflop_2_2' (15#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_async_util_flipflop_2_2/synth/system_top_async_util_flipflop_2_2.vhd:70]
INFO: [Synth 8-638] synthesizing module 'system_top_fsync_util_flipflop_1_3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_flipflop_1_3/synth/system_top_fsync_util_flipflop_1_3.vhd:70]
INFO: [Synth 8-3491] module 'util_flipflop' declared at '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_tpg_util_flipflop_1_4/work/utility/util_flipflop.vhd:79' bound to instance 'U0' of component 'util_flipflop' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_flipflop_1_3/synth/system_top_fsync_util_flipflop_1_3.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'system_top_fsync_util_flipflop_1_3' (16#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_flipflop_1_3/synth/system_top_fsync_util_flipflop_1_3.vhd:70]
INFO: [Synth 8-638] synthesizing module 'system_top_fsync_util_vector_logic_1_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_1_1/synth/system_top_fsync_util_vector_logic_1_1.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/work/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_1_1/synth/system_top_fsync_util_vector_logic_1_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/work/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (17#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/work/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'system_top_fsync_util_vector_logic_1_1' (18#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_1_1/synth/system_top_fsync_util_vector_logic_1_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'system_top_fsync_util_vector_logic_2_2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_2_2/synth/system_top_fsync_util_vector_logic_2_2.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/work/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_2_2/synth/system_top_fsync_util_vector_logic_2_2.vhd:86]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/work/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized1' (18#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/work/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'system_top_fsync_util_vector_logic_2_2' (19#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_fsync_util_vector_logic_2_2/synth/system_top_fsync_util_vector_logic_2_2.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Fsync_Select_imp_1KGKFBR' (20#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:47]
INFO: [Synth 8-638] synthesizing module 'system_top_PERF_MON_HP0_HP2_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_top.v:119]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_axi_interface' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_axi_interface.v:83]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_axi_interface' (21#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_axi_interface.v:83]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_register_module' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_register_module.v:92]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_pulse_sync' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_pulse_sync.v:77]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_double_sync' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_double_sync.v:80]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_double_sync' (22#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_double_sync.v:80]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_pulse_sync' (23#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_pulse_sync.v:77]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_register_module' (24#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_register_module.v:92]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_intr_sync' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_intr_sync.v:82]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_intr_sync' (25#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_intr_sync.v:82]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_interrupt_module' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_interrupt_module.v:81]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_interrupt_module.v:138]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_interrupt_module' (26#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_interrupt_module.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_double_sync__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_double_sync.v:80]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_double_sync__parameterized0' (26#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_double_sync.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_glbl_clk_cnt' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_glbl_clk_cnt.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_counter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_counter.v:89]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_counter' (27#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_counter.v:89]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_glbl_clk_cnt' (28#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_glbl_clk_cnt.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_mon_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_mon_fifo.v:83]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_mon_fifo' (29#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_mon_fifo.v:83]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_metric_calc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_calc.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_double_sync__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_double_sync.v:80]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_double_sync__parameterized1' (29#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_double_sync.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_sync_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_sync_fifo.v:80]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_sync_fifo' (30#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_sync_fifo.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_counter__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_counter.v:89]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_counter__parameterized0' (30#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_counter.v:89]
INFO: [Synth 8-3888] merging register 'S_Packet_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' in module 'axi_perf_mon_v4_0_metric_calc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_calc.v:992]
INFO: [Synth 8-3888] merging register 'S_Slv_Idle_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' in module 'axi_perf_mon_v4_0_metric_calc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_calc.v:993]
INFO: [Synth 8-3888] merging register 'S_Mst_Idle_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' in module 'axi_perf_mon_v4_0_metric_calc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_calc.v:994]
INFO: [Synth 8-3888] merging register 'S_Position_Byte_Cnt_reg[31:0]' into 'S_Data_Byte_Cnt_reg[31:0]' in module 'axi_perf_mon_v4_0_metric_calc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_calc.v:996]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_metric_calc' (31#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_calc.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_mon_fifo__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_mon_fifo.v:83]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_async_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_async_fifo.v:81]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (32#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (33#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem' (34#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (35#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (36#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (37#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (38#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare' (39#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (40#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:252]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:576]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:661]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (41#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (42#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (43#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (44#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (45#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk' (46#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (47#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (48#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth' (49#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0' (50#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_async_fifo' (51#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_async_fifo.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_mon_fifo__parameterized0' (51#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_mon_fifo.v:83]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_ext_calc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_ext_calc.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_ext_calc' (52#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_ext_calc.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_metric_counters' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_counters.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_metric_sel_n_cnt' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_sel_n_cnt.v:86]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_acc_n_incr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_acc_n_incr.v:83]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_acc_n_incr' (53#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_acc_n_incr.v:83]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_metric_sel_n_cnt' (54#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_sel_n_cnt.v:86]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_metric_counters' (55#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_counters.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_double_sync__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_double_sync.v:80]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_double_sync__parameterized2' (55#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_double_sync.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_samp_intl_cnt' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_samp_intl_cnt.v:80]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_samp_intl_cnt' (56#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_samp_intl_cnt.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v4_0_samp_metrics_data' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_samp_metrics_data.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_samp_metrics_data' (57#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_samp_metrics_data.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v4_0_top' (58#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_top.v:119]
WARNING: [Synth 8-689] width (4) of port connection 'slot_0_axi_awlen' does not match port width (8) of module 'axi_perf_mon_v4_0_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:395]
WARNING: [Synth 8-689] width (2) of port connection 'slot_0_axi_awlock' does not match port width (1) of module 'axi_perf_mon_v4_0_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:399]
WARNING: [Synth 8-689] width (4) of port connection 'slot_0_axi_arlen' does not match port width (8) of module 'axi_perf_mon_v4_0_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:413]
WARNING: [Synth 8-689] width (2) of port connection 'slot_0_axi_arlock' does not match port width (1) of module 'axi_perf_mon_v4_0_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:418]
WARNING: [Synth 8-689] width (4) of port connection 'slot_1_axi_awlen' does not match port width (8) of module 'axi_perf_mon_v4_0_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:443]
WARNING: [Synth 8-689] width (2) of port connection 'slot_1_axi_awlock' does not match port width (1) of module 'axi_perf_mon_v4_0_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:447]
WARNING: [Synth 8-689] width (4) of port connection 'slot_1_axi_arlen' does not match port width (8) of module 'axi_perf_mon_v4_0_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:461]
WARNING: [Synth 8-689] width (2) of port connection 'slot_1_axi_arlock' does not match port width (1) of module 'axi_perf_mon_v4_0_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:466]
INFO: [Synth 8-256] done synthesizing module 'system_top_PERF_MON_HP0_HP2_0' (59#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/synth/system_top_PERF_MON_HP0_HP2_0.v:56]
WARNING: [Synth 8-350] instance 'PERF_MON_HP0_HP2' of module 'system_top_PERF_MON_HP0_HP2_0' requires 98 connections, but only 97 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:7851]
INFO: [Synth 8-638] synthesizing module 'PL_PS_Interrupts_imp_1W9B7CG' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:103]
INFO: [Synth 8-638] synthesizing module 'system_top_util_vector_logic_1_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/synth/system_top_util_vector_logic_1_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/work/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/synth/system_top_util_vector_logic_1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/work/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized3' (59#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/work/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'system_top_util_vector_logic_1_0' (60#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_vector_logic_1_0/synth/system_top_util_vector_logic_1_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_top_xlconcat_INTR_2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_INTR_2/synth/system_top_xlconcat_INTR_2.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_2_3/work/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (61#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_2_3/work/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_xlconcat_INTR_2' (62#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_INTR_2/synth/system_top_xlconcat_INTR_2.v:56]
INFO: [Synth 8-256] done synthesizing module 'PL_PS_Interrupts_imp_1W9B7CG' (63#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:103]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26989]
INFO: [Synth 8-256] done synthesizing module 'VCC' (64#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26989]
INFO: [Synth 8-638] synthesizing module 'Video_Capture_imp_OEDIRU' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:148]
INFO: [Synth 8-638] synthesizing module 'system_top_CRESAMPLE_0_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/synth/system_top_CRESAMPLE_0_0.vhd:98]
INFO: [Synth 8-3491] module 'v_cresample' declared at '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/v_cresample.vhd:124' bound to instance 'U0' of component 'v_cresample' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/synth/system_top_CRESAMPLE_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'v_cresample' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/v_cresample.vhd:256]
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:653]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd:347]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:337]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/address_decoder.vhd:282]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (65#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (65#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (66#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/address_decoder.vhd:282]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:490]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (67#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:337]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (68#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd:347]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross' (69#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd:137]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized0' (69#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd:137]
INFO: [Synth 8-638] synthesizing module 'mux_tree' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
WARNING: [Synth 8-3848] Net data_out_reg[26] in module/entity mux_tree does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[27] in module/entity mux_tree does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[28] in module/entity mux_tree does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[29] in module/entity mux_tree does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[30] in module/entity mux_tree does not have driver.
INFO: [Synth 8-256] done synthesizing module 'mux_tree' (70#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized0' (70#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:875]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (71#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:653]
INFO: [Synth 8-638] synthesizing module 'cresample_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/cresample_top.vhd:256]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_axis_input_buffer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_synch_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:692]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_dp_ram' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_dp_ram' (72#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_synch_fifo' (73#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:692]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_axis_input_buffer' (74#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axi4s_control' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control' (75#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-638] synthesizing module 'cresample_core' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/cresample_core.vhd:220]
INFO: [Synth 8-638] synthesizing module 'convert422to444' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/convert422to444.vhd:143]
WARNING: [Synth 8-3848] Net early_cb_sat in module/entity convert422to444 does not have driver.
WARNING: [Synth 8-3848] Net early_cb_sat_type in module/entity convert422to444 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'convert422to444' (76#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/convert422to444.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cresample_core' (77#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/cresample_core.vhd:220]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_axis_output_buffer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/axis_output_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_synch_fifo_fallthru' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:2853]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_dp_ram__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_dp_ram__parameterized0' (77#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:3004]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_synch_fifo_fallthru' (78#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:2853]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_axis_output_buffer' (79#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/axis_output_buffer.vhd:152]
WARNING: [Synth 8-3848] Net status[15:4] in module/entity cresample_top does not have driver.
WARNING: [Synth 8-3848] Net sysdebug_0 in module/entity cresample_top does not have driver.
WARNING: [Synth 8-3848] Net sysdebug_1 in module/entity cresample_top does not have driver.
WARNING: [Synth 8-3848] Net sysdebug_2 in module/entity cresample_top does not have driver.
INFO: [Synth 8-256] done synthesizing module 'cresample_top' (80#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/cresample_top.vhd:256]
WARNING: [Synth 8-3848] Net genr_status_regs[1][31:17] in module/entity v_cresample does not have driver.
WARNING: [Synth 8-3848] Net genr_status_regs[2][31:4] in module/entity v_cresample does not have driver.
INFO: [Synth 8-256] done synthesizing module 'v_cresample' (81#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/v_cresample.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'system_top_CRESAMPLE_0_0' (82#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/synth/system_top_CRESAMPLE_0_0.vhd:98]
WARNING: [Synth 8-350] instance 'CRESAMPLE_0' of module 'system_top_CRESAMPLE_0_0' requires 34 connections, but only 33 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:641]
INFO: [Synth 8-638] synthesizing module 'system_top_HDMI_IN_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_HDMI_IN_0/synth/system_top_HDMI_IN_0.vhd:73]
INFO: [Synth 8-3491] module 'fmc_imageon_hdmi_in' declared at '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_HDMI_IN_0/work/src/fmc_imageon_hdmi_in.vhd:63' bound to instance 'U0' of component 'fmc_imageon_hdmi_in' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_HDMI_IN_0/synth/system_top_HDMI_IN_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_hdmi_in' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_HDMI_IN_0/work/src/fmc_imageon_hdmi_in.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_hdmi_in' (83#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_HDMI_IN_0/work/src/fmc_imageon_hdmi_in.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'system_top_HDMI_IN_0' (84#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_HDMI_IN_0/synth/system_top_HDMI_IN_0.vhd:73]
WARNING: [Synth 8-350] instance 'HDMI_IN' of module 'system_top_HDMI_IN_0' requires 9 connections, but only 7 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:677]
INFO: [Synth 8-638] synthesizing module 'system_top_TPG_0_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/synth/system_top_TPG_0_0.vhd:98]
INFO: [Synth 8-3491] module 'v_tpg' declared at '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/v_tpg.vhd:73' bound to instance 'U0' of component 'v_tpg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/synth/system_top_TPG_0_0.vhd:173]
INFO: [Synth 8-638] synthesizing module 'v_tpg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/v_tpg.vhd:203]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:653]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd:347]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:337]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/address_decoder.vhd:282]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (84#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (84#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/address_decoder.vhd:282]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:490]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (84#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:337]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (84#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd:347]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
WARNING: [Synth 8-3848] Net data_out_reg[25] in module/entity mux_tree__parameterized1 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[26] in module/entity mux_tree__parameterized1 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[27] in module/entity mux_tree__parameterized1 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[28] in module/entity mux_tree__parameterized1 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[29] in module/entity mux_tree__parameterized1 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[30] in module/entity mux_tree__parameterized1 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized1' (84#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:875]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized0' (84#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:653]
INFO: [Synth 8-638] synthesizing module 'tpg_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v5_0_axis_input_buffer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/axis_input_buffer.vhd:91]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v5_0_synch_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/MemXLib_arch.vhd:596]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v5_0_dp_ram' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/MemXLib_arch.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v5_0_dp_ram' (85#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/MemXLib_arch.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v5_0_synch_fifo' (86#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/MemXLib_arch.vhd:596]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v5_0_axis_input_buffer' (87#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/axis_input_buffer.vhd:91]
INFO: [Synth 8-638] synthesizing module 'axi4s_control__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control__parameterized0' (87#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-638] synthesizing module 'tpg_core' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:111]
INFO: [Synth 8-638] synthesizing module 'prng' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/prng.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'prng' (88#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/prng.vhd:65]
INFO: [Synth 8-638] synthesizing module 'zplate' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/zplate_top.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'zplate' (89#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/zplate_top.vhd:78]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:646]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:713]
WARNING: [Synth 8-4448] missing assignment for 'red' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'green' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'blue' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableTartan' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
WARNING: [Synth 8-4448] missing assignment for 'EnableCheckerBoard' on 'NULL' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:709]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v5_0_DELAY' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/GenXlib_arch.vhd:72]
WARNING: [Synth 8-3848] Net q1 in module/entity v_tpg_v5_0_DELAY does not have driver.
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v5_0_DELAY' (90#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/GenXlib_arch.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'tpg_core' (91#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:111]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v5_0_axis_output_buffer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/axis_output_buffer.vhd:92]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v5_0_synch_fifo_fallthru' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/MemXLib_arch.vhd:830]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/MemXLib_arch.vhd:981]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v5_0_synch_fifo_fallthru' (92#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/MemXLib_arch.vhd:830]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v5_0_axis_output_buffer' (93#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/axis_output_buffer.vhd:92]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_top.vhd:352]
WARNING: [Synth 8-3848] Net status[15:4] in module/entity tpg_top does not have driver.
INFO: [Synth 8-256] done synthesizing module 'tpg_top' (94#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_top.vhd:126]
WARNING: [Synth 8-3848] Net genr_status_regs[1][31:17] in module/entity v_tpg does not have driver.
WARNING: [Synth 8-3848] Net genr_status_regs[2][31:4] in module/entity v_tpg does not have driver.
INFO: [Synth 8-256] done synthesizing module 'v_tpg' (95#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/v_tpg.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'system_top_TPG_0_0' (96#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/synth/system_top_TPG_0_0.vhd:98]
WARNING: [Synth 8-350] instance 'TPG_0' of module 'system_top_TPG_0_0' requires 34 connections, but only 33 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:685]
INFO: [Synth 8-638] synthesizing module 'system_top_TPG_VDMA_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/synth/system_top_TPG_VDMA_1.vhd:111]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd:153' bound to instance 'U0' of component 'axi_vdma' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/synth/system_top_TPG_VDMA_1.vhd:282]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd:591]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_rst_module.vhd:259]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reset.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cdc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
WARNING: [Synth 8-3848] Net prmry_out in module/entity axi_vdma_cdc does not have driver.
WARNING: [Synth 8-3848] Net prmry_vect_out in module/entity axi_vdma_cdc does not have driver.
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity axi_vdma_cdc does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cdc' (97#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cdc__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
WARNING: [Synth 8-3848] Net prmry_out in module/entity axi_vdma_cdc__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net prmry_vect_out in module/entity axi_vdma_cdc__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity axi_vdma_cdc__parameterized0 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cdc__parameterized0' (97#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cdc__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
WARNING: [Synth 8-3848] Net scndry_out in module/entity axi_vdma_cdc__parameterized1 does not have driver.
WARNING: [Synth 8-3848] Net prmry_vect_out in module/entity axi_vdma_cdc__parameterized1 does not have driver.
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity axi_vdma_cdc__parameterized1 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cdc__parameterized1' (97#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (98#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reset.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (99#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_rst_module.vhd:259]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_if.vhd:328]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd:248]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cdc__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
WARNING: [Synth 8-3848] Net prmry_out in module/entity axi_vdma_cdc__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net prmry_vect_out in module/entity axi_vdma_cdc__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity axi_vdma_cdc__parameterized2 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cdc__parameterized2' (99#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
WARNING: [Synth 8-3936] Found unconnected internal register 'GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg' and it is trimmed from '9' to '8' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd:1584]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd:409]
WARNING: [Synth 8-3848] Net mm2s_axi2ip_wrce in module/entity axi_vdma_lite_if does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (100#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (101#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_if.vhd:328]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (102#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (103#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cdc__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
WARNING: [Synth 8-3848] Net prmry_out in module/entity axi_vdma_cdc__parameterized3 does not have driver.
WARNING: [Synth 8-3848] Net prmry_vect_out in module/entity axi_vdma_cdc__parameterized3 does not have driver.
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity axi_vdma_cdc__parameterized3 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cdc__parameterized3' (103#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cdc__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
WARNING: [Synth 8-3848] Net scndry_out in module/entity axi_vdma_cdc__parameterized4 does not have driver.
WARNING: [Synth 8-3848] Net prmry_vect_out in module/entity axi_vdma_cdc__parameterized4 does not have driver.
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity axi_vdma_cdc__parameterized4 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cdc__parameterized4' (103#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd:291]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd:557]
WARNING: [Synth 8-3848] Net soft_reset_i in module/entity axi_vdma_register does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (104#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd:291]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (105#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (106#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (107#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd:252]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cdc__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
WARNING: [Synth 8-3848] Net scndry_out in module/entity axi_vdma_cdc__parameterized5 does not have driver.
WARNING: [Synth 8-3848] Net prmry_vect_out in module/entity axi_vdma_cdc__parameterized5 does not have driver.
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity axi_vdma_cdc__parameterized5 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cdc__parameterized5' (107#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (108#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd:252]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (109#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (110#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (111#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (112#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (113#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (114#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (115#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (115#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (116#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (117#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (118#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:204]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cdc__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
WARNING: [Synth 8-3848] Net prmry_out in module/entity axi_vdma_cdc__parameterized6 does not have driver.
WARNING: [Synth 8-3848] Net prmry_vect_out in module/entity axi_vdma_cdc__parameterized6 does not have driver.
WARNING: [Synth 8-3848] Net scndry_vect_out in module/entity axi_vdma_cdc__parameterized6 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cdc__parameterized6' (118#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (119#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:204]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (120#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:111]
INFO: [Synth 8-3491] module 'fifo_generator_v10_0' declared at '/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:128' bound to instance 'fg_builtin_fifo_inst' of component 'fifo_generator_v10_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:460]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_builtin' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd:250]
INFO: [Synth 8-63] RTL assertion: " DEPTH = 4096 WIDTH = 9 DEEP = 1 WIDE = 5" [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd:379]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (120#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'reset_builtin' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/reset_builtin.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'reset_builtin' (121#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/reset_builtin.vhd:155]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_top_v6.vhd:244]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd:219]
INFO: [Synth 8-63] RTL assertion: "Actual FIFO Depth = 4097" [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd:405]
INFO: [Synth 8-638] synthesizing module 'builtin_prim_v6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_prim_v6.vhd:191]
INFO: [Synth 8-113] binding component instance 'sngfifo36e1' to cell 'FIFO36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_prim_v6.vhd:468]
WARNING: [Synth 8-3848] Net tmpdi[63:8] in module/entity builtin_prim_v6 does not have driver.
WARNING: [Synth 8-3848] Net tmpdip[7:1] in module/entity builtin_prim_v6 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'builtin_prim_v6' (122#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_prim_v6.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6' (123#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd:219]
WARNING: [Synth 8-3848] Net tmpdin[44:37] in module/entity builtin_top_v6 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6' (124#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_top_v6.vhd:244]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk__parameterized0 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (124#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
WARNING: [Synth 8-3848] Net almost_full_i in module/entity fifo_generator_v10_0_builtin does not have driver.
WARNING: [Synth 8-3848] Net almost_empty_i in module/entity fifo_generator_v10_0_builtin does not have driver.
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v10_0_builtin does not have driver.
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_builtin' (125#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd:250]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized0 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (125#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized0' (125#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized1' (125#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (126#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:111]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:414]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (127#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd:569]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (128#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:309]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-3888] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_datamover_reset' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:206]
INFO: [Synth 8-3888] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_datamover_reset' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:209]
INFO: [Synth 8-3888] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_datamover_reset' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (129#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (130#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (131#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-638] synthesizing module 'FDS' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868]
INFO: [Synth 8-256] done synthesizing module 'FDS' (132#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (133#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (134#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (135#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (136#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (137#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (138#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (138#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (138#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (138#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (138#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (139#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (139#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (139#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (139#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (139#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (139#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (139#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (139#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (139#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (139#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (140#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (141#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (141#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (141#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (141#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (141#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:171]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1991]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:119]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (142#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:122]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (143#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:122]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2219]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2266]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2313]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:667]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (144#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (145#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (146#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (147#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (147#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (147#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (147#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (147#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (147#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
WARNING: [Synth 8-3848] Net sig_ld_btt_cntr in module/entity axi_datamover_s2mm_scatter does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (148#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
INFO: [Synth 8-3888] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' in module 'axi_datamover_s2mm_realign' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:794]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (149#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (150#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd:119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (150#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (150#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (150#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (150#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (150#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (150#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-3888] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' in module 'rd_status_flags_ss' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (151#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (152#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (153#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (154#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (154#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (154#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-3888] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' in module 'wr_status_flags_ss' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (155#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_handshaking_flags.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (156#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_handshaking_flags.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (156#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk__parameterized1 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (156#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (156#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (156#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized1' (156#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized3' (156#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (157#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (158#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (158#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (159#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8751]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8794]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6' (160#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (161#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' (161#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3848] Net dina_pad[8:5] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[17:14] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[26:23] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[35:31] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[44:41] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[53:50] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[62:59] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[71:67] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[8:5] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[17:14] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[26:23] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[35:31] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[44:41] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[53:50] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[62:59] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[71:67] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (161#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (162#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (163#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (164#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth' (165#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-3888] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' in module 'rd_status_flags_ss__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:252]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:576]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:661]
INFO: [Synth 8-3888] merging register 'empty_fwft_fb_reg' into 'empty_fwft_i_reg' in module 'rd_fwft__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:449]
INFO: [Synth 8-3888] merging register 'aempty_fwft_fb_reg' into 'aempty_fwft_i_reg' in module 'rd_fwft__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:535]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-3888] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' in module 'wr_status_flags_ss__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk__parameterized2 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized2' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized5' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (166#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd:119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (167#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (168#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (168#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (168#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (168#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (168#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (168#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (169#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:424]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (169#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (169#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (169#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (169#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (169#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
WARNING: [Synth 8-3848] Net sig_ld_new_cmd in module/entity axi_datamover_wrdata_cntl does not have driver.
WARNING: [Synth 8-3848] Net sig_get_next_dqual in module/entity axi_datamover_wrdata_cntl does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (170#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:424]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:145]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_demux.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (171#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_demux.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (172#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (173#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (174#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd:569]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd:3152]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (175#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd:591]
INFO: [Synth 8-256] done synthesizing module 'system_top_TPG_VDMA_1' (176#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/synth/system_top_TPG_VDMA_1.vhd:111]
INFO: [Synth 8-638] synthesizing module 'system_top_VIDEO_MUX_0_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VIDEO_MUX_0_0/synth/system_top_VIDEO_MUX_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'vsrc_sel' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VIDEO_MUX_0_0/work/vhdl/video_src_sel.vhd:142]
INFO: [Synth 8-113] binding component instance 'BUFGMUX_INST' to cell 'BUFGMUX' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VIDEO_MUX_0_0/work/vhdl/video_src_sel.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'vsrc_sel' (177#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VIDEO_MUX_0_0/work/vhdl/video_src_sel.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'system_top_VIDEO_MUX_0_0' (178#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VIDEO_MUX_0_0/synth/system_top_VIDEO_MUX_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'system_top_VID_IN_AXI4S_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/synth/system_top_VID_IN_AXI4S_0.v:56]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:60]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:62]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' (179#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:62]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:69]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:66]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' (180#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:66]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' (181#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:119]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' (182#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:60]
INFO: [Synth 8-256] done synthesizing module 'system_top_VID_IN_AXI4S_0' (183#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/synth/system_top_VID_IN_AXI4S_0.v:56]
WARNING: [Synth 8-350] instance 'VID_IN_AXI4S' of module 'system_top_VID_IN_AXI4S_0' requires 28 connections, but only 19 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:783]
INFO: [Synth 8-638] synthesizing module 'system_top_VTC_0_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/synth/system_top_VTC_0_0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'v_tc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/v_tc.vhd:497]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:653]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd:347]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:337]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/address_decoder.vhd:282]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (183#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (183#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (183#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/address_decoder.vhd:282]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:490]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (183#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:337]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (183#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd:347]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
WARNING: [Synth 8-3848] Net data_out_reg[100] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[101] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[102] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[103] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[104] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[105] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[106] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[107] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[108] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[109] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[110] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[111] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[112] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[113] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[114] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[115] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[116] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[117] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[118] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[119] in module/entity mux_tree__parameterized2 does not have driver.
WARNING: [Synth 8-3848] Net data_out_reg[120] in module/entity mux_tree__parameterized2 does not have driver.
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized2' (183#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized3' (183#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:875]
WARNING: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[3]' and it is trimmed from '32' to '16' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:875]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized1' (183#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:653]
INFO: [Synth 8-638] synthesizing module 'tc_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_top.vhd:341]
INFO: [Synth 8-638] synthesizing module 'tc_detector' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_detector.vhd:239]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_detector.vhd:830]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_detector.vhd:827]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_detector.vhd:580]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_detector.vhd:835]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_detector.vhd:575]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_detector.vhd:543]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_detector.vhd:1414]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_detector.vhd:620]
INFO: [Synth 8-256] done synthesizing module 'tc_detector' (184#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_detector.vhd:239]
INFO: [Synth 8-638] synthesizing module 'tc_generator' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_generator.vhd:288]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_generator.vhd:746]
INFO: [Synth 8-256] done synthesizing module 'tc_generator' (185#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_generator.vhd:288]
INFO: [Synth 8-256] done synthesizing module 'tc_top' (186#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_top.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_tc' (187#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/v_tc.vhd:497]
INFO: [Synth 8-256] done synthesizing module 'system_top_VTC_0_0' (188#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/synth/system_top_VTC_0_0.vhd:100]
WARNING: [Synth 8-350] instance 'VTC_0' of module 'system_top_VTC_0_0' requires 36 connections, but only 32 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:803]
INFO: [Synth 8-638] synthesizing module 'system_top_YUV2RGB_0_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/synth/system_top_YUV2RGB_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/v_ycrcb2rgb.vhd:272]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:653]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd:347]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:337]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/address_decoder.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (188#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/address_decoder.vhd:282]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:490]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:554]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (188#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:337]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (188#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd:347]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized4' (188#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:875]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized2' (188#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:653]
INFO: [Synth 8-638] synthesizing module 'ycrcb2rgb_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/ycrcb2rgb_top.vhd:197]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_axis_input_buffer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_synch_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/MemXLib_arch.vhd:692]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_dp_ram' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_dp_ram' (189#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_synch_fifo' (190#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/MemXLib_arch.vhd:692]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_axis_input_buffer' (191#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axi4s_control__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control__parameterized1' (191#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-638] synthesizing module 'ycrcb2rgb_core' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/ycrcb2rgb_core.vhd:185]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_delay' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_delay' (192#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:149]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_mac' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:616]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_get_round_addend' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_get_round_addend' (193#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_mac' (194#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:616]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_mac__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:616]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_mac__parameterized0' (194#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:616]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_delay__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_delay__parameterized0' (194#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:149]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_radd_sub_sclr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:378]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_radd_sub_sclr_no' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:329]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_delay_sclr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_delay_sclr' (195#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_radd_sub_sclr_no' (196#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_radd_sub_sclr' (197#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:378]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_max_sat' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:702]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_max_sat' (198#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:702]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_min_sat' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:737]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_min_sat' (199#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/GenXlib_arch.vhd:737]
INFO: [Synth 8-256] done synthesizing module 'ycrcb2rgb_core' (200#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/ycrcb2rgb_core.vhd:185]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_axis_output_buffer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/axis_output_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_ycrcb2rgb_v7_0_synch_fifo_fallthru' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/MemXLib_arch.vhd:2853]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/MemXLib_arch.vhd:3004]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_synch_fifo_fallthru' (201#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/MemXLib_arch.vhd:2853]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb_v7_0_axis_output_buffer' (202#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/axis_output_buffer.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'ycrcb2rgb_top' (203#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/ycrcb2rgb_top.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'v_ycrcb2rgb' (204#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/v_ycrcb2rgb_v7_0/hdl/vhdl/v_ycrcb2rgb.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'system_top_YUV2RGB_0_0' (205#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_YUV2RGB_0_0/synth/system_top_YUV2RGB_0_0.vhd:98]
WARNING: [Synth 8-350] instance 'YUV2RGB_0' of module 'system_top_YUV2RGB_0_0' requires 34 connections, but only 33 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:836]
INFO: [Synth 8-638] synthesizing module 'system_top_axis_subset_converter_1_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/synth/system_top_axis_subset_converter_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_0_axis_subset_converter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_0/hdl/verilog/axis_subset_converter_v1_0_axis_subset_converter.v:69]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_0_core' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_0/hdl/verilog/axis_subset_converter_v1_0_core.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_0_core' (206#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_0/hdl/verilog/axis_subset_converter_v1_0_core.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_0_tdata_remap' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_0/hdl/verilog/axis_subset_converter_v1_0_tdata_remap.v:45]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_0_tdata_remap' (207#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_0/hdl/verilog/axis_subset_converter_v1_0_tdata_remap.v:45]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_0_tuser_remap' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_0/hdl/verilog/axis_subset_converter_v1_0_tuser_remap.v:45]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_0_tuser_remap' (208#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_0/hdl/verilog/axis_subset_converter_v1_0_tuser_remap.v:45]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_0_axis_subset_converter' (209#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/axis_subset_converter_v1_0/hdl/verilog/axis_subset_converter_v1_0_axis_subset_converter.v:69]
INFO: [Synth 8-256] done synthesizing module 'system_top_axis_subset_converter_1_0' (210#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_axis_subset_converter_1_0/synth/system_top_axis_subset_converter_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'vid_in_rst_imp_104AY4A' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:13037]
INFO: [Synth 8-638] synthesizing module 'system_top_logic_one_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_logic_one_1/synth/system_top_logic_one_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_logic_one_1/work/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (211#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_logic_one_1/work/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_top_logic_one_1' (212#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_logic_one_1/synth/system_top_logic_one_1.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_tpg_util_flipflop_1_4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_tpg_util_flipflop_1_4/synth/system_top_tpg_util_flipflop_1_4.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'system_top_tpg_util_flipflop_1_4' (213#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_tpg_util_flipflop_1_4/synth/system_top_tpg_util_flipflop_1_4.vhd:70]
INFO: [Synth 8-638] synthesizing module 'system_top_util_reduced_logic_1_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_reduced_logic_1_1/synth/system_top_util_reduced_logic_1_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'util_reduced_logic' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_reduced_logic_1_1/work/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'util_reduced_logic' (214#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_reduced_logic_1_1/work/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'system_top_util_reduced_logic_1_1' (215#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_reduced_logic_1_1/synth/system_top_util_reduced_logic_1_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_top_xlconcat_2_3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_2_3/synth/system_top_xlconcat_2_3.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_2_3/work/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (215#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_2_3/work/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_xlconcat_2_3' (216#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_2_3/synth/system_top_xlconcat_2_3.v:56]
INFO: [Synth 8-256] done synthesizing module 'vid_in_rst_imp_104AY4A' (217#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:13037]
INFO: [Synth 8-256] done synthesizing module 'Video_Capture_imp_OEDIRU' (218#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:148]
INFO: [Synth 8-638] synthesizing module 'Video_Display_imp_1LX5DSC' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:891]
INFO: [Synth 8-638] synthesizing module 'system_top_LOGICVC_0_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/synth/system_top_LOGICVC_0_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'logicvc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-638] synthesizing module 'regs_file' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/regs_file.vhd:12]
INFO: [Synth 8-638] synthesizing module 'axi4_lite_wrapper' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/axi4_lite_wrapper.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'axi4_lite_wrapper' (219#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/axi4_lite_wrapper.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'vw_final_reg' and it is trimmed from '5' to '2' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'hw_final_reg' and it is trimmed from '5' to '2' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'vp_final_reg' and it is trimmed from '5' to '2' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/regs_file.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'hp_final_reg' and it is trimmed from '5' to '2' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/regs_file.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'regs_file' (220#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/regs_file.vhd:12]
INFO: [Synth 8-638] synthesizing module 'adrcnt' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/adrcnt.vhd:12]
INFO: [Synth 8-638] synthesizing module 'syncs' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/syncs.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'syncs' (221#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/syncs.vhd:12]
INFO: [Synth 8-638] synthesizing module 'videoaddr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/videoaddr.vhd:12]
INFO: [Synth 8-638] synthesizing module 'inferred_bram' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/inferred_bram.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'inferred_bram' (222#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/inferred_bram.vhd:12]
INFO: [Synth 8-638] synthesizing module 'addr_gen' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'last_burst_length_src_reg' and it is trimmed from '18' to '4' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_burst_length_src_reg' and it is trimmed from '18' to '4' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'lh_offset_burst_num_reg' and it is trimmed from '18' to '8' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/addr_gen.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'addr_gen' (223#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/addr_gen.vhd:12]
INFO: [Synth 8-638] synthesizing module 'addr_gen__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'low_addr_reg' and it is trimmed from '13' to '12' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'last_burst_length_src_reg' and it is trimmed from '18' to '4' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_burst_length_src_reg' and it is trimmed from '18' to '4' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/addr_gen.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'lh_offset_burst_num_reg' and it is trimmed from '18' to '8' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/addr_gen.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'addr_gen__parameterized1' (223#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/addr_gen.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'videoaddr' (224#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/videoaddr.vhd:12]
INFO: [Synth 8-638] synthesizing module 'vbuff_switch' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/vbuff_switch.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'vbuff_switch' (225#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/vbuff_switch.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrcnt' (226#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/adrcnt.vhd:12]
INFO: [Synth 8-638] synthesizing module 'scramble' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/scramble.vhd:12]
INFO: [Synth 8-638] synthesizing module 'pix_merge' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/pix_merge.vhd:12]
INFO: [Synth 8-638] synthesizing module 'alpha_blend' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_final_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_mult_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_final_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_mult_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_final_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mult_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-3888] merging register 'g_ain_d_reg[16:0]' into 'r_ain_d_reg[16:0]' in module 'alpha_blend' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-3888] merging register 'b_ain_d_reg[16:0]' into 'r_ain_d_reg[16:0]' in module 'alpha_blend' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alpha_blend' (227#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-638] synthesizing module 'alpha_blend__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_final_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_mult_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_final_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_mult_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_final_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_mult_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_preadd_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_cin_dd_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_cin_d_reg' and it is trimmed from '36' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ain_d_reg' and it is trimmed from '18' to '17' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-3888] merging register 'g_ain_d_reg[16:0]' into 'r_ain_d_reg[16:0]' in module 'alpha_blend__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-3888] merging register 'b_ain_d_reg[16:0]' into 'r_ain_d_reg[16:0]' in module 'alpha_blend__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alpha_blend__parameterized1' (227#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/alpha_blend.vhd:12]
INFO: [Synth 8-638] synthesizing module 'rgb_ycrcb' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay' (228#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr' (229#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no' (230#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr' (231#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_mult' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized0' (231#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_mult' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized1' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized0' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized0' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay__parameterized0' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized2' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized1' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized1' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay__parameterized1' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized3' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized2' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized2' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_mult__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized4' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_mult__parameterized0' (232#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_round' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_get_round_addend' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_get_round_addend' (233#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized5' (233#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized3' (233#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized3' (233#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_round' (234#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_round__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_round__parameterized0' (234#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_round__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_get_round_addend__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_get_round_addend__parameterized0' (234#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr_no__parameterized4' (234#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_radd_sub_sclr__parameterized4' (234#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_round__parameterized1' (234#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay__parameterized2' (234#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_max_sat' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_delay_sclr__parameterized6' (234#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_max_sat' (235#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-638] synthesizing module 'logicvc_v3_01_a_min_sat' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc_v3_01_a_min_sat' (236#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb_lib.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'rgb_ycrcb' (237#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/rgb_ycrcb.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'three_layers.alpha_blend_input_0_reg[1]' and it is trimmed from '24' to '16' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/pix_merge.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_and_alpha_gen[0].vbuf_16bit.layer_alpha_gen.vbuf_iii_reg[0]' and it is trimmed from '24' to '16' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/pix_merge.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_and_alpha_gen[0].not_alpha_layer.vbuf_i_reg[0]' and it is trimmed from '32' to '16' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/pix_merge.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_and_alpha_gen[1].not_alpha_layer.vbuf_i_reg[1]' and it is trimmed from '32' to '24' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/pix_merge.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'pix_merge' (238#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/pix_merge.vhd:12]
INFO: [Synth 8-638] synthesizing module 'video_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_fifo.vhd:12]
INFO: [Synth 8-638] synthesizing module 'universal_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/universal_fifo.vhd:12]
INFO: [Synth 8-638] synthesizing module 'brams' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b0' to cell 'RAMB16_S9_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b1' to cell 'RAMB16_S9_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b2' to cell 'RAMB16_S9_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b3' to cell 'RAMB16_S9_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b0' to cell 'RAMB16_S9_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b1' to cell 'RAMB16_S9_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b2' to cell 'RAMB16_S9_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b3' to cell 'RAMB16_S9_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'brams' (239#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'universal_fifo' (240#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/universal_fifo.vhd:12]
INFO: [Synth 8-638] synthesizing module 'universal_fifo__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/universal_fifo.vhd:12]
INFO: [Synth 8-638] synthesizing module 'brams__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b0' to cell 'RAMB16_S4_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b1' to cell 'RAMB16_S4_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b2' to cell 'RAMB16_S4_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b3' to cell 'RAMB16_S4_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b0' to cell 'RAMB16_S4_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b1' to cell 'RAMB16_S4_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b2' to cell 'RAMB16_S4_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-113] binding component instance 'video_fifo_ram_b3' to cell 'RAMB16_S4_S36' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'brams__parameterized1' (240#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'universal_fifo__parameterized1' (240#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/universal_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[1].fifo_gen.shreg_reg' and it is trimmed from '32' to '31' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[0].fifo_gen.shreg_reg' and it is trimmed from '32' to '31' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[0].fifo_gen.shreg_reg' and it is trimmed from '32' to '31' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[1].fifo_gen.shreg_reg' and it is trimmed from '32' to '31' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_fifo.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'video_fifo' (241#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_fifo.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'scramble' (242#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/scramble.vhd:12]
INFO: [Synth 8-638] synthesizing module 'videorst' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/videorst.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'videorst' (243#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/videorst.vhd:12]
INFO: [Synth 8-638] synthesizing module 'video_out' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '32' to '31' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '32' to '31' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '32' to '31' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_out.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'video_out' (244#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_out.vhd:12]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/axi_wrapper.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (245#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/axi_wrapper.vhd:16]
INFO: [Synth 8-638] synthesizing module 'xutil' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-113] binding component instance 'SRL16_I' to cell 'SRL16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-113] binding component instance 'SRL16_I' to cell 'SRL16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-113] binding component instance 'SRL16_I' to cell 'SRL16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-113] binding component instance 'SRL16_I' to cell 'SRL16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-113] binding component instance 'SRL16_I' to cell 'SRL16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-113] binding component instance 'SRL16_I' to cell 'SRL16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-113] binding component instance 'SRL16_I' to cell 'SRL16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-113] binding component instance 'SRL16_I' to cell 'SRL16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-113] binding component instance 'SRL16_I' to cell 'SRL16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-113] binding component instance 'SRL16_I' to cell 'SRL16E' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-113] binding component instance 'BUS_DFF' to cell 'FDRSE' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
WARNING: [Synth 8-614] signal 'low' is read in the process but is not in the sensitivity list [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'xutil' (246#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/xutil.vhd:12]
INFO: [Synth 8-638] synthesizing module 'a_flag_generator' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[1].shreg_reg' and it is trimmed from '32' to '31' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[0].shreg_reg' and it is trimmed from '32' to '31' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[1].shreg_reg' and it is trimmed from '32' to '31' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[0].shreg_reg' and it is trimmed from '32' to '31' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/a_flag_generator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'a_flag_generator' (247#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/a_flag_generator.vhd:12]
INFO: [Synth 8-113] binding component instance 'u_pix_clk' to cell 'ODDR' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-113] binding component instance 'u_pix_clk_n' to cell 'ODDR' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'logicvc' (248#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/logicvc.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_LOGICVC_0_0' (249#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/synth/system_top_LOGICVC_0_0.vhd:153]
WARNING: [Synth 8-350] instance 'LOGICVC_0' of module 'system_top_LOGICVC_0_0' requires 89 connections, but only 76 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:1166]
INFO: [Synth 8-638] synthesizing module 'system_top_binary_to_grey_1_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_binary_to_grey_1_0/synth/system_top_binary_to_grey_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'binary_to_grey' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_binary_to_grey_1_0/work/binary_to_grey.srcs/sources_1/binary_to_grey.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_binary_to_grey_1_0/work/binary_to_grey.srcs/sources_1/binary_to_grey.v:31]
INFO: [Synth 8-256] done synthesizing module 'binary_to_grey' (250#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_binary_to_grey_1_0/work/binary_to_grey.srcs/sources_1/binary_to_grey.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_top_binary_to_grey_1_0' (251#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_binary_to_grey_1_0/synth/system_top_binary_to_grey_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_vbuff_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_vbuff_1/synth/system_top_vbuff_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_top_vbuff_1' (252#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_vbuff_1/synth/system_top_vbuff_1.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_xlslice_1_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/synth/system_top_xlslice_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized4' (252#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/work/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_xlslice_1_0' (253#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlslice_1_0/synth/system_top_xlslice_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'Video_Display_imp_1LX5DSC' (254#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:891]
INFO: [Synth 8-638] synthesizing module 'Video_Processing_imp_17STWC7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:1256]
INFO: [Synth 8-638] synthesizing module 'system_top_FILTER_ENGINE_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/synth/system_top_FILTER_ENGINE_0.v:56]
INFO: [Synth 8-638] synthesizing module 'image_filter_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_top.v:9]
INFO: [Synth 8-638] synthesizing module 'image_filter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-638] synthesizing module 'init' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init.v:84]
INFO: [Synth 8-256] done synthesizing module 'init' (255#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init.v:10]
INFO: [Synth 8-638] synthesizing module 'init_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_1.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_1.v:76]
INFO: [Synth 8-256] done synthesizing module 'init_1' (256#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_1.v:10]
INFO: [Synth 8-638] synthesizing module 'init_1_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_1_1.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_1_1.v:76]
INFO: [Synth 8-256] done synthesizing module 'init_1_1' (257#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_1_1.v:10]
INFO: [Synth 8-638] synthesizing module 'init_2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_2.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_2.v:76]
INFO: [Synth 8-256] done synthesizing module 'init_2' (258#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_2.v:10]
INFO: [Synth 8-638] synthesizing module 'init_3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_3.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_3.v:76]
INFO: [Synth 8-256] done synthesizing module 'init_3' (259#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_3.v:10]
INFO: [Synth 8-638] synthesizing module 'init_4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_4.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_4.v:76]
INFO: [Synth 8-256] done synthesizing module 'init_4' (260#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_4.v:10]
INFO: [Synth 8-638] synthesizing module 'init_5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_5.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_5.v:61]
INFO: [Synth 8-256] done synthesizing module 'init_5' (261#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_5.v:10]
INFO: [Synth 8-638] synthesizing module 'init_1_2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_1_2.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_1_2.v:76]
INFO: [Synth 8-256] done synthesizing module 'init_1_2' (262#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/init_1_2.v:10]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat_32_1080_1920_16_s' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v:179]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v:179]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v:266]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v:238]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v:226]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v:369]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v:369]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v:191]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat_32_1080_1920_16_s' (263#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/AXIvideo2Mat_32_1080_1920_16_s.v:10]
INFO: [Synth 8-638] synthesizing module 'rgb2bw' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/rgb2bw.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/rgb2bw.v:121]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/rgb2bw.v:121]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/rgb2bw.v:216]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/rgb2bw.v:133]
INFO: [Synth 8-256] done synthesizing module 'rgb2bw' (264#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/rgb2bw.v:10]
INFO: [Synth 8-638] synthesizing module 'median_filter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:10]
INFO: [Synth 8-638] synthesizing module 'median_filter_lineBuffer_val_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_lineBuffer_val_0.v:54]
INFO: [Synth 8-638] synthesizing module 'median_filter_lineBuffer_val_0_ram' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_lineBuffer_val_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'median_filter_lineBuffer_val_0_ram' (265#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_lineBuffer_val_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'median_filter_lineBuffer_val_0' (266#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_lineBuffer_val_0.v:54]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:1504]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:1504]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:3552]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:1516]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:3046]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:3459]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:3489]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:3489]
INFO: [Synth 8-256] done synthesizing module 'median_filter' (267#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:10]
INFO: [Synth 8-638] synthesizing module 'median_filter_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:1504]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:1504]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:3552]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:1516]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:3263]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:3459]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:3489]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:3489]
INFO: [Synth 8-256] done synthesizing module 'median_filter_1' (268#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:10]
INFO: [Synth 8-638] synthesizing module 'bounding_box' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/bounding_box.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/bounding_box.v:247]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/bounding_box.v:247]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/bounding_box.v:404]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/bounding_box.v:607]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/bounding_box.v:259]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/bounding_box.v:350]
INFO: [Synth 8-256] done synthesizing module 'bounding_box' (269#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/bounding_box.v:10]
INFO: [Synth 8-638] synthesizing module 'compute' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_urem_26ns_26ns_26_29' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:88]
INFO: [Synth 8-638] synthesizing module 'image_filter_urem_26ns_26ns_26_29_div' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_urem_26ns_26ns_26_29_div' (270#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_urem_26ns_26ns_26_29' (271#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:88]
INFO: [Synth 8-638] synthesizing module 'image_filter_urem_26ns_26ns_26_29__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:88]
INFO: [Synth 8-256] done synthesizing module 'image_filter_urem_26ns_26ns_26_29__parameterized0' (271#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:88]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:1059]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:1059]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:4660]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:5480]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:1071]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:1992]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:1992]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:1992]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:1992]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:1992]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:1992]
INFO: [Synth 8-256] done synthesizing module 'compute' (272#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:10]
INFO: [Synth 8-638] synthesizing module 'draw' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/draw.v:10]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/draw.v:239]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/draw.v:239]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/draw.v:330]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/draw.v:404]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/draw.v:251]
INFO: [Synth 8-256] done synthesizing module 'draw' (273#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/draw.v:10]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo_32_1080_1920_16_s' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/Mat2AXIvideo_32_1080_1920_16_s.v:10]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/Mat2AXIvideo_32_1080_1920_16_s.v:326]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/Mat2AXIvideo_32_1080_1920_16_s.v:159]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/Mat2AXIvideo_32_1080_1920_16_s.v:159]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/Mat2AXIvideo_32_1080_1920_16_s.v:196]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/Mat2AXIvideo_32_1080_1920_16_s.v:171]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo_32_1080_1920_16_s' (274#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/Mat2AXIvideo_32_1080_1920_16_s.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_rows_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_rows_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_rows_V_shiftReg' (275#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_rows_V' (276#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_rows_V_channel' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_rows_V_channel_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_rows_V_channel_shiftReg' (277#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_rows_V_channel' (278#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_cols_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_cols_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_cols_V_shiftReg' (279#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_cols_V' (280#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_cols_V_channel' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_cols_V_channel_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_cols_V_channel_shiftReg' (281#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_cols_V_channel' (282#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bw_rows_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bw_rows_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bw_rows_V_shiftReg' (283#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bw_rows_V' (284#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bw_cols_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bw_cols_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bw_cols_V_shiftReg' (285#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bw_cols_V' (286#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage_rows_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage_rows_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage_rows_V_shiftReg' (287#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage_rows_V' (288#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage_cols_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage_cols_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage_cols_V_shiftReg' (289#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage_cols_V' (290#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage2_rows_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage2_rows_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage2_rows_V_shiftReg' (291#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage2_rows_V' (292#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage2_cols_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage2_cols_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage2_cols_V_shiftReg' (293#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage2_cols_V' (294#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage3_rows_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage3_rows_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage3_rows_V_shiftReg' (295#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage3_rows_V' (296#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage3_cols_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage3_cols_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage3_cols_V_shiftReg' (297#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage3_cols_V' (298#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage4_rows_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage4_rows_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage4_rows_V_shiftReg' (299#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage4_rows_V' (300#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage4_cols_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage4_cols_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage4_cols_V_shiftReg' (301#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage4_cols_V' (302#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_result_rows_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_result_rows_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_result_rows_V_shiftReg' (303#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_rows_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_result_rows_V' (304#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_rows_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_result_cols_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_result_cols_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_result_cols_V_shiftReg' (305#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_cols_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_result_cols_V' (306#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_cols_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_data_stream_0_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_data_stream_0_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_data_stream_0_V_shiftReg' (307#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_data_stream_0_V' (308#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_data_stream_1_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_data_stream_1_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_data_stream_1_V_shiftReg' (309#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_data_stream_1_V' (310#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_data_stream_2_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_src_data_stream_2_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_data_stream_2_V_shiftReg' (311#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_src_data_stream_2_V' (312#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_src_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bw_data_stream_0_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bw_data_stream_0_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bw_data_stream_0_V_shiftReg' (313#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bw_data_stream_0_V' (314#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bw_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage_data_stream_0_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage_data_stream_0_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage_data_stream_0_V_shiftReg' (315#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage_data_stream_0_V' (316#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage2_data_stream_0_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage2_data_stream_0_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage2_data_stream_0_V_shiftReg' (317#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage2_data_stream_0_V' (318#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage2_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage3_data_stream_0_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage3_data_stream_0_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage3_data_stream_0_V_shiftReg' (319#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage3_data_stream_0_V' (320#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage3_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_top_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_top_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_top_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_top_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_top_V_shiftReg' (321#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_top_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_top_V' (322#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_top_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_bottom_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_bottom_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_bottom_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_bottom_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_bottom_V_shiftReg' (323#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_bottom_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_bottom_V' (324#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_bottom_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_left_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_left_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_left_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_left_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_left_V_shiftReg' (325#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_left_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_left_V' (326#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_left_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_right_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_right_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_right_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_right_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_right_V_shiftReg' (327#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_right_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_right_V' (328#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_right_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage4_data_stream_0_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_medianImage4_data_stream_0_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage4_data_stream_0_V_shiftReg' (329#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_medianImage4_data_stream_0_V' (330#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_medianImage4_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_top2_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_top2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_top2_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_top2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_top2_V_shiftReg' (331#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_top2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_top2_V' (332#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_top2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_bottom2_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_bottom2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_bottom2_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_bottom2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_bottom2_V_shiftReg' (333#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_bottom2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_bottom2_V' (334#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_bottom2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_left2_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_left2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_left2_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_left2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_left2_V_shiftReg' (335#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_left2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_left2_V' (336#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_left2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_right2_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_right2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_bb_right2_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_right2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_right2_V_shiftReg' (337#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_right2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_bb_right2_V' (338#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_bb_right2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_error_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_error_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_error_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_error_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_error_V_shiftReg' (339#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_error_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_error_V' (340#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_error_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_valid_V_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_valid_V_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_valid_V_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_valid_V_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_valid_V_V_shiftReg' (341#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_valid_V_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_valid_V_V' (342#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_valid_V_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_result_data_stream_0_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_result_data_stream_0_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_result_data_stream_0_V_shiftReg' (343#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_result_data_stream_0_V' (344#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_result_data_stream_1_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_result_data_stream_1_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_result_data_stream_1_V_shiftReg' (345#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_result_data_stream_1_V' (346#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_result_data_stream_2_V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_result_data_stream_2_V_shiftReg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_result_data_stream_2_V_shiftReg' (347#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_result_data_stream_2_V' (348#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/FIFO_image_filter_result_data_stream_2_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'image_filter' (349#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-638] synthesizing module 'image_filter_CONTROL_BUS_if' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_CONTROL_BUS_if.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_CONTROL_BUS_if.v:209]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_CONTROL_BUS_if.v:249]
INFO: [Synth 8-256] done synthesizing module 'image_filter_CONTROL_BUS_if' (350#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_CONTROL_BUS_if.v:9]
INFO: [Synth 8-638] synthesizing module 'image_filter_INPUT_STREAM_if' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_INPUT_STREAM_if.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_INPUT_STREAM_reg_slice' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_INPUT_STREAM_if.v:300]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_INPUT_STREAM_if.v:336]
INFO: [Synth 8-256] done synthesizing module 'image_filter_INPUT_STREAM_reg_slice' (351#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_INPUT_STREAM_if.v:300]
INFO: [Synth 8-638] synthesizing module 'image_filter_INPUT_STREAM_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_INPUT_STREAM_if.v:225]
INFO: [Synth 8-256] done synthesizing module 'image_filter_INPUT_STREAM_fifo' (352#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_INPUT_STREAM_if.v:225]
INFO: [Synth 8-638] synthesizing module 'image_filter_INPUT_STREAM_fifo__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_INPUT_STREAM_if.v:225]
INFO: [Synth 8-256] done synthesizing module 'image_filter_INPUT_STREAM_fifo__parameterized0' (352#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_INPUT_STREAM_if.v:225]
INFO: [Synth 8-638] synthesizing module 'image_filter_INPUT_STREAM_fifo__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_INPUT_STREAM_if.v:225]
INFO: [Synth 8-256] done synthesizing module 'image_filter_INPUT_STREAM_fifo__parameterized1' (352#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_INPUT_STREAM_if.v:225]
INFO: [Synth 8-256] done synthesizing module 'image_filter_INPUT_STREAM_if' (353#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_INPUT_STREAM_if.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_OUTPUT_STREAM_if' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_OUTPUT_STREAM_if.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_OUTPUT_STREAM_reg_slice' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_OUTPUT_STREAM_if.v:300]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_OUTPUT_STREAM_if.v:336]
INFO: [Synth 8-256] done synthesizing module 'image_filter_OUTPUT_STREAM_reg_slice' (354#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_OUTPUT_STREAM_if.v:300]
INFO: [Synth 8-638] synthesizing module 'image_filter_OUTPUT_STREAM_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_OUTPUT_STREAM_if.v:225]
INFO: [Synth 8-256] done synthesizing module 'image_filter_OUTPUT_STREAM_fifo' (355#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_OUTPUT_STREAM_if.v:225]
INFO: [Synth 8-638] synthesizing module 'image_filter_OUTPUT_STREAM_fifo__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_OUTPUT_STREAM_if.v:225]
INFO: [Synth 8-256] done synthesizing module 'image_filter_OUTPUT_STREAM_fifo__parameterized0' (355#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_OUTPUT_STREAM_if.v:225]
INFO: [Synth 8-638] synthesizing module 'image_filter_OUTPUT_STREAM_fifo__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_OUTPUT_STREAM_if.v:225]
INFO: [Synth 8-256] done synthesizing module 'image_filter_OUTPUT_STREAM_fifo__parameterized1' (355#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_OUTPUT_STREAM_if.v:225]
INFO: [Synth 8-256] done synthesizing module 'image_filter_OUTPUT_STREAM_if' (356#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_OUTPUT_STREAM_if.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_rst_if' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_rst_if' (357#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_top' (358#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'system_top_FILTER_ENGINE_0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/synth/system_top_FILTER_ENGINE_0.v:56]
WARNING: [Synth 8-350] instance 'FILTER_ENGINE' of module 'system_top_FILTER_ENGINE_0' requires 38 connections, but only 35 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:1559]
INFO: [Synth 8-638] synthesizing module 'system_top_FILTER_VDMA_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/synth/system_top_FILTER_VDMA_0.vhd:133]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd:591]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_rst_module.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_rst_module.vhd:259]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_if.vhd:328]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd:248]
WARNING: [Synth 8-3936] Found unconnected internal register 'GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg' and it is trimmed from '9' to '8' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd:1261]
WARNING: [Synth 8-3936] Found unconnected internal register 'GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg' and it is trimmed from '9' to '8' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd:1250]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd:409]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_if.vhd:328]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd:291]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd:252]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-3888] merging register 'SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg' into 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' in module 'axi_vdma_mngr__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:1167]
INFO: [Synth 8-3888] merging register 'SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg' into 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' in module 'axi_vdma_mngr__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:1168]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:304]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:111]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_builtin__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd:250]
INFO: [Synth 8-63] RTL assertion: " DEPTH = 4096 WIDTH = 9 DEEP = 1 WIDE = 4" [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd:379]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_top_v6.vhd:244]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd:219]
INFO: [Synth 8-63] RTL assertion: "Actual FIFO Depth = 4097" [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd:405]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_top_v6.vhd:244]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_builtin__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized3' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized7' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin__parameterized0' (359#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:111]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:2316]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:304]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd:291]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd:557]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized1' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized1' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized1' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:261]
INFO: [Synth 8-3888] merging register 'SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg' into 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' in module 'axi_vdma_mngr__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:1167]
INFO: [Synth 8-3888] merging register 'SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg' into 'SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' in module 'axi_vdma_mngr__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:1168]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized1' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:111]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_builtin__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd:250]
INFO: [Synth 8-63] RTL assertion: " DEPTH = 4096 WIDTH = 9 DEEP = 1 WIDE = 4" [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd:379]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_top_v6.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6__parameterized1' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/builtin_top_v6.vhd:244]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_builtin__parameterized1' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized4' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized9' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin__parameterized1' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:111]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:414]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf__parameterized0' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd:569]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (360#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (361#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (361#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd:2436]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (362#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (362#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (363#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (363#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (363#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (363#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (363#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized11' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized1' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized0' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized1' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized5' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized11' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (364#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (365#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc__parameterized0' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter__parameterized0' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
INFO: [Synth 8-3888] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' in module 'axi_datamover_s2mm_realign__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:794]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign__parameterized0' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized13' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-3888] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' in module 'rd_status_flags_ss__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized1' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized1' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-3888] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' in module 'wr_status_flags_ss__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized6' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized13' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized2' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized2' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized2' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized1' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized3' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized7' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized15' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized3' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized3' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt__parameterized0' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap__parameterized0' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd:569]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd:3263]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized1' (366#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd:591]
INFO: [Synth 8-256] done synthesizing module 'system_top_FILTER_VDMA_0' (367#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/synth/system_top_FILTER_VDMA_0.vhd:133]
INFO: [Synth 8-638] synthesizing module 'filter_rst_imp_14HW74V' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:1674]
INFO: [Synth 8-638] synthesizing module 'system_top_filter_util_flipflop_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_filter_util_flipflop_0/synth/system_top_filter_util_flipflop_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'system_top_filter_util_flipflop_0' (368#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_filter_util_flipflop_0/synth/system_top_filter_util_flipflop_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'system_top_filter_util_reduced_logic_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_filter_util_reduced_logic_0/synth/system_top_filter_util_reduced_logic_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'util_reduced_logic__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_reduced_logic_1_1/work/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'util_reduced_logic__parameterized1' (368#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_util_reduced_logic_1_1/work/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'system_top_filter_util_reduced_logic_0' (369#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_filter_util_reduced_logic_0/synth/system_top_filter_util_reduced_logic_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_top_filter_xlconcat_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_filter_xlconcat_0/synth/system_top_filter_xlconcat_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_2_3/work/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized1' (369#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_2_3/work/xlconcat.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top_filter_xlconcat_0' (370#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_filter_xlconcat_0/synth/system_top_filter_xlconcat_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_logic_one_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_logic_one_0/synth/system_top_logic_one_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_top_logic_one_0' (371#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_logic_one_0/synth/system_top_logic_one_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'filter_rst_imp_14HW74V' (372#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:1674]
INFO: [Synth 8-256] done synthesizing module 'Video_Processing_imp_17STWC7' (373#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:1256]
INFO: [Synth 8-638] synthesizing module 'system_top_axi4_gp0_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:8818]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1PX7T9L' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:2364]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1PX7T9L' (374#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:2364]
WARNING: [Synth 8-350] instance 'm00_couplers' of module 'm00_couplers_imp_1PX7T9L' requires 74 connections, but only 73 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:10514]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_DKQWNR' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:3340]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_DKQWNR' (375#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:3340]
WARNING: [Synth 8-350] instance 'm01_couplers' of module 'm01_couplers_imp_DKQWNR' requires 74 connections, but only 73 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:10588]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1P00VRO' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:3598]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1P00VRO' (376#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:3598]
WARNING: [Synth 8-350] instance 'm02_couplers' of module 'm02_couplers_imp_1P00VRO' requires 74 connections, but only 73 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:10662]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_EGI1GQ' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:3856]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_EGI1GQ' (377#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:3856]
WARNING: [Synth 8-350] instance 'm03_couplers' of module 'm03_couplers_imp_EGI1GQ' requires 74 connections, but only 73 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:10736]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1NLDPQR' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:4114]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1NLDPQR' (378#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:4114]
WARNING: [Synth 8-350] instance 'm04_couplers' of module 'm04_couplers_imp_1NLDPQR' requires 74 connections, but only 73 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:10810]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_FTKUCT' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:4372]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_FTKUCT' (379#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:4372]
WARNING: [Synth 8-350] instance 'm05_couplers' of module 'm05_couplers_imp_FTKUCT' requires 74 connections, but only 73 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:10884]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1MBL2UM' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:4630]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_cc_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_1/synth/system_top_auto_cc_1.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_0_axi_clock_converter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axi_clock_converter.v:70]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_0_axic_sample_cycle_ratio' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axic_sample_cycle_ratio.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_0_axic_sample_cycle_ratio' (380#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axic_sample_cycle_ratio.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_0_axic_sync_clock_converter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axic_sync_clock_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_0_axic_sync_clock_converter' (381#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axic_sync_clock_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_0_axic_sync_clock_converter__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axic_sync_clock_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_0_axic_sync_clock_converter__parameterized0' (381#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axic_sync_clock_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_0_axic_sync_clock_converter__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axic_sync_clock_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_0_axic_sync_clock_converter__parameterized1' (381#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axic_sync_clock_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_0_axic_sync_clock_converter__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axic_sync_clock_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_0_axic_sync_clock_converter__parameterized2' (381#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axic_sync_clock_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_0_axi_clock_converter' (382#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_clock_converter_v2_0/hdl/verilog/axi_clock_converter_v2_0_axi_clock_converter.v:70]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_cc_1' (383#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_1/synth/system_top_auto_cc_1.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_m06_regslice_17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m06_regslice_17/synth/system_top_m06_regslice_17.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector' (384#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice' (385#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized0' (385#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized1' (385#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized2' (385#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi' (386#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice' (387#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-256] done synthesizing module 'system_top_m06_regslice_17' (388#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m06_regslice_17/synth/system_top_m06_regslice_17.v:56]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1MBL2UM' (389#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:4630]
WARNING: [Synth 8-350] instance 'm06_couplers' of module 'm06_couplers_imp_1MBL2UM' requires 74 connections, but only 73 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:10958]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_H6P1U8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:4970]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_H6P1U8' (390#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:4970]
WARNING: [Synth 8-350] instance 'm07_couplers' of module 'm07_couplers_imp_H6P1U8' requires 74 connections, but only 73 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:11032]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1KVHXR1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:5228]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1KVHXR1' (391#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:5228]
WARNING: [Synth 8-350] instance 'm08_couplers' of module 'm08_couplers_imp_1KVHXR1' requires 74 connections, but only 73 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:11106]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_G3JYTN' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:5824]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_pc_4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_4/synth/system_top_auto_pc_4.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized0' (391#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:163]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized3' (391#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized4' (391#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:163]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized5' (391#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:163]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized6' (391#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized0' (391#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized0' (391#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_aw_channel' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_aw_channel.v:4]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_cmd_translator' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_cmd_translator.v:16]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_incr_cmd' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_incr_cmd.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_incr_cmd' (392#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_incr_cmd.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_wrap_cmd' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wrap_cmd.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_wrap_cmd' (393#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wrap_cmd.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_cmd_translator' (394#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_cmd_translator.v:16]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_wr_cmd_fsm' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wr_cmd_fsm.v:9]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wr_cmd_fsm.v:63]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wr_cmd_fsm.v:96]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_wr_cmd_fsm' (395#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wr_cmd_fsm.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_aw_channel' (396#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_aw_channel.v:4]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_b_channel' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_b_channel.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo' (397#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized0' (397#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_b_channel' (398#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_b_channel.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_ar_channel' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_ar_channel.v:4]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_rd_cmd_fsm' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_rd_cmd_fsm.v:9]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_rd_cmd_fsm.v:71]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_rd_cmd_fsm.v:112]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_rd_cmd_fsm' (399#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_rd_cmd_fsm.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_ar_channel' (400#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_ar_channel.v:4]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_r_channel' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_r_channel.v:20]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized1' (400#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized2' (400#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_r_channel' (401#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_r_channel.v:20]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized1' (401#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized7' (401#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized8' (401#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized9' (401#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized10' (401#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized1' (401#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized1' (401#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s' (402#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter' (403#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_pc_4' (404#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_4/synth/system_top_auto_pc_4.v:56]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_G3JYTN' (405#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:5824]
WARNING: [Synth 8-350] instance 's00_couplers' of module 's00_couplers_imp_G3JYTN' requires 75 connections, but only 62 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:11180]
INFO: [Synth 8-638] synthesizing module 'system_top_xbar_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_1/synth/system_top_xbar_1.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_axi_crossbar' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_crossbar_sasd' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v:78]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_arbiter_sasd' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_arbiter_sasd' (406#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_decoder' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_carry_and' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_carry_and' (407#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static' (408#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized0' (408#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized1' (408#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized2' (408#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized3' (408#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized4' (408#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized5' (408#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized6' (408#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized7' (408#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_decoder' (409#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_splitter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_splitter' (410#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_splitter__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_splitter__parameterized0' (410#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc' (411#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized0' (411#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized1' (411#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized11' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:163]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized11' (411#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized2' (411#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_decerr_slave' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_decerr_slave' (412#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_crossbar_sasd' (413#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v:78]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_axi_crossbar' (414#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
INFO: [Synth 8-256] done synthesizing module 'system_top_xbar_1' (415#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_1/synth/system_top_xbar_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_top_axi4_gp0_1' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:8818]
WARNING: [Synth 8-350] instance 'axi4_gp0' of module 'system_top_axi4_gp0_1' requires 375 connections, but only 220 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:8214]
INFO: [Synth 8-638] synthesizing module 'system_top_axi4_hp0_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:11286]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_MOT977' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:2622]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_ds_2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_ds_2/synth/system_top_auto_ds_2.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_top' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v:78]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_axi_downsizer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_downsizer.v:70]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_a_downsizer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_downsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_fifo_gen' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized8' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized16' (416#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_fifo_gen' (417#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_fifo' (418#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_fifo__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_fifo_gen__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (418#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (418#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (418#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (418#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (418#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (418#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized9' (418#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized17' (418#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_fifo_gen__parameterized0' (418#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_fifo__parameterized0' (418#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_a_downsizer' (419#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_downsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_w_downsizer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_downsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_w_downsizer' (420#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_downsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_b_downsizer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_b_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_b_downsizer' (421#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_b_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_a_downsizer__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_downsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_a_downsizer__parameterized0' (421#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_downsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_r_downsizer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_r_downsizer.v:60]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_r_downsizer.v:445]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_r_downsizer.v:398]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_r_downsizer' (422#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_r_downsizer.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_axi_downsizer' (423#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_downsizer.v:70]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_axi3_conv' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi3_conv.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_a_axi3_conv' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_a_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_fifo__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_fifo_gen__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized18' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized10' (423#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (423#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (423#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized10' (423#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (423#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized10' (423#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized10' (423#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized18' (423#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_fifo_gen__parameterized1' (423#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_fifo__parameterized1' (423#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_a_axi3_conv' (424#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_a_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_w_axi3_conv' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_w_axi3_conv.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_w_axi3_conv' (425#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_w_axi3_conv.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b_downsizer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b_downsizer' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_a_axi3_conv__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_a_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_fifo__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_fifo_gen__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized19' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized11' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized11' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized11' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized11' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized11' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized11' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized11' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized11' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized19' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_fifo_gen__parameterized2' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_fifo__parameterized2' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_a_axi3_conv__parameterized0' (426#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_a_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_r_axi3_conv' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_r_axi3_conv.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_r_axi3_conv' (427#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_r_axi3_conv.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_axi3_conv' (428#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi3_conv.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter__parameterized0' (428#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_awlock' does not match port width (1) of module 'axi_protocol_converter_v2_0_axi_protocol_converter__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v:619]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arlock' does not match port width (1) of module 'axi_protocol_converter_v2_0_axi_protocol_converter__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v:640]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_top' (429#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v:78]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_ds_2' (430#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_ds_2/synth/system_top_auto_ds_2.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_pc_3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_3/synth/system_top_auto_pc_3.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_axi3_conv__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi3_conv.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_a_axi3_conv__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_a_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_a_axi3_conv__parameterized1' (430#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_a_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_w_axi3_conv__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_w_axi3_conv.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_w_axi3_conv__parameterized0' (430#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_w_axi3_conv.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_axi3_conv__parameterized0' (430#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi3_conv.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter__parameterized1' (430#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_pc_3' (431#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_3/synth/system_top_auto_pc_3.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_m00_data_fifo_14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_data_fifo_14/synth/system_top_m00_data_fifo_14.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axi_data_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized20' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized12' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized12' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized12' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized12' (431#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized6' (431#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (431#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/rd_pe_ss.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss' (432#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/rd_pe_ss.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (432#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (432#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (432#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/wr_pf_ss.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (433#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/wr_pf_ss.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (433#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized12' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized12' (433#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (433#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized12' (433#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/axi_reg_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/axi_reg_slice.vhd:152]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized13' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized13' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized13' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8751]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8794]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized3' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized4' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized5' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized2' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized5' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized10' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:195]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:207]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:207]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:207]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized3' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized3' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/rd_pe_ss.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized0' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/rd_pe_ss.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized5' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized5' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized4' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/wr_pf_ss.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized0' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/wr_pf_ss.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized5' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized13' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized13' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized10' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized13' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized11' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized14' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized11' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized6' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized7' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized3' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized7' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized11' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized14' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized11' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized14' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized12' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized20' (434#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axi_data_fifo' (435#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_m00_data_fifo_14' (436#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_data_fifo_14/synth/system_top_m00_data_fifo_14.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_m00_regslice_16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_regslice_16/synth/system_top_m00_regslice_16.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized2' (436#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized12' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized12' (436#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized13' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:163]
INFO: [Common 17-14] Message 'Synth 8-2943' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized13' (436#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized14' (436#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized15' (436#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized2' (436#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized2' (436#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-256] done synthesizing module 'system_top_m00_regslice_16' (437#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_regslice_16/synth/system_top_m00_regslice_16.v:56]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_MOT977' (438#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:2622]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1E7AYPD' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:5486]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_us_df_3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/synth/system_top_auto_us_df_3.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_top__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v:78]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_axi_upsizer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized3' (438#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized16' (438#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized17' (438#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized18' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized18' (438#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized19' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized19' (438#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized20' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized20' (438#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized3' (438#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized3' (438#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_a_upsizer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_a_upsizer' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_w_upsizer_pktfifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_upsizer_pktfifo.v:53]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized4' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized8' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized9' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized4' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized4' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized4' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized8' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized21' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized13' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized12' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized15' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized12' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized7' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized12' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized6' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized6' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized15' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized12' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized15' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized13' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized21' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized4' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized21' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized21' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized22' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized22' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized23' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized23' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized24' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized24' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized25' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized25' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized4' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized4' (439#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_upsizer_pktfifo.v:417]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_upsizer_pktfifo.v:449]
INFO: [Synth 8-226] default block is never used [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_upsizer_pktfifo.v:1244]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_w_upsizer_pktfifo' (440#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_upsizer_pktfifo.v:53]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_axi_upsizer' (441#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_top__parameterized0' (441#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v:78]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_us_df_3' (442#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/synth/system_top_auto_us_df_3.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_s00_regslice_14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_14/synth/system_top_s00_regslice_14.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized26' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized26' (442#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized5' (442#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-256] done synthesizing module 'system_top_s00_regslice_14' (443#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_14/synth/system_top_s00_regslice_14.v:56]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1E7AYPD' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:5486]
WARNING: [Synth 8-350] instance 's00_couplers' of module 's00_couplers_imp_1E7AYPD' requires 74 connections, but only 72 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:11930]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_PAQQDR' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:6806]
INFO: [Synth 8-638] synthesizing module 'system_top_s01_data_fifo_13' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_data_fifo_13/synth/system_top_s01_data_fifo_13.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axi_data_fifo__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized22' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized13' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized16' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized13' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized8' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized13' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized16' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized13' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized16' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/axi_reg_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized0' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/axi_reg_slice.vhd:152]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized17' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized5' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8751]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8794]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized10' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized11' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized11' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized12' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized12' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized5' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized5' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized5' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized10' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized14' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized17' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized14' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized17' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized18' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized18' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized18' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized12' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized6' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized13' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized13' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized14' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized6' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized6' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized6' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized12' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized15' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized18' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized18' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized15' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized18' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized14' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized22' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axi_data_fifo__parameterized0' (444#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_s01_data_fifo_13' (445#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_data_fifo_13/synth/system_top_s01_data_fifo_13.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_s01_regslice_15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_regslice_15/synth/system_top_s01_regslice_15.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized5' (445#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized27' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized27' (445#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized28' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized28' (445#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized5' (445#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized6' (445#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-256] done synthesizing module 'system_top_s01_regslice_15' (446#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_regslice_15/synth/system_top_s01_regslice_15.v:56]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_PAQQDR' (447#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:6806]
WARNING: [Synth 8-350] instance 's01_couplers' of module 's01_couplers_imp_PAQQDR' requires 82 connections, but only 80 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:12003]
INFO: [Synth 8-638] synthesizing module 'system_top_xbar_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/synth/system_top_xbar_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_axi_crossbar__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_crossbar' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar.v:89]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_si_transactor' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized8' (447#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized0' (447#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized3' (447#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_srl_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_ndeep_srl' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_ndeep_srl.v:57]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26462]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (448#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26462]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_ndeep_srl' (449#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_ndeep_srl.v:57]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_srl_fifo' (450#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_si_transactor' (451#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_wdata_router' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_reg_srl_fifo' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_ndeep_srl__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_ndeep_srl.v:57]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_ndeep_srl__parameterized0' (451#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_ndeep_srl.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v:156]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_reg_srl_fifo' (452#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_wdata_router' (453#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_si_transactor__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_arbiter_resp' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_arbiter_resp.v:57]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_arbiter_resp' (454#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_arbiter_resp.v:57]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized4' (454#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_si_transactor__parameterized0' (454#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_si_transactor__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v:80]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_si_transactor__parameterized1' (454#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized1' (454#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized2' (454#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_wdata_mux' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v:156]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized0' (454#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized5' (454#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_wdata_mux' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_srl_fifo__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_srl_fifo__parameterized0' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized6' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized29' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized29' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized30' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized30' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized31' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized31' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized32' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized32' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized6' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized7' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_wdata_mux__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v:156]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized1' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_wdata_mux__parameterized0' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_srl_fifo__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_srl_fifo__parameterized1' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_arbiter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v:64]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized6' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized6' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized7' (455#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v:275]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_arbiter' (456#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_decerr_slave__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:194]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_decerr_slave__parameterized0' (456#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_crossbar' (457#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar.v:89]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_axi_crossbar__parameterized0' (457#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
INFO: [Synth 8-256] done synthesizing module 'system_top_xbar_0' (458#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/synth/system_top_xbar_0.v:56]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arid' does not match port width (4) of module 'system_top_xbar_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:12129]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_awid' does not match port width (4) of module 'system_top_xbar_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:12140]
INFO: [Synth 8-256] done synthesizing module 'system_top_axi4_hp0_0' (459#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:11286]
WARNING: [Synth 8-350] instance 'axi4_hp0' of module 'system_top_axi4_hp0_0' requires 115 connections, but only 108 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:8435]
INFO: [Synth 8-638] synthesizing module 'system_top_axi4_hp2_2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:12165]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1D0LM66' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:1714]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_pc_5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_5/synth/system_top_auto_pc_5.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter__parameterized2' (459#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_pc_5' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_5/synth/system_top_auto_pc_5.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_m00_data_fifo_17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_data_fifo_17/synth/system_top_m00_data_fifo_17.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axi_data_fifo__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized23' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized19' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized19' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized19' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized14' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized7' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8751]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8794]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized15' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized16' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized7' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized7' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized7' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized7' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized14' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized16' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized19' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized19' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized16' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized19' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized20' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized20' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized20' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized8' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9383]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized17' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized8' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized8' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized8' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized8' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized16' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized17' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized20' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized20' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized17' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized20' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized15' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized23' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axi_data_fifo__parameterized1' (460#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_m00_data_fifo_17' (461#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_data_fifo_17/synth/system_top_m00_data_fifo_17.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_m00_regslice_20' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_regslice_20/synth/system_top_m00_regslice_20.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_top_m00_regslice_20' (462#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_m00_regslice_20/synth/system_top_m00_regslice_20.v:56]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1D0LM66' (463#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:1714]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_NQ423G' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:6157]
INFO: [Synth 8-638] synthesizing module 'system_top_s00_data_fifo_15' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s00_data_fifo_15/synth/system_top_s00_data_fifo_15.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axi_data_fifo__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized24' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized16' (463#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized24' (463#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axi_data_fifo__parameterized2' (463#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_s00_data_fifo_15' (464#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s00_data_fifo_15/synth/system_top_s00_data_fifo_15.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_s00_regslice_18' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_18/synth/system_top_s00_regslice_18.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized8' (464#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-256] done synthesizing module 'system_top_s00_regslice_18' (465#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s00_regslice_18/synth/system_top_s00_regslice_18.v:56]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_NQ423G' (466#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:6157]
WARNING: [Synth 8-350] instance 's00_couplers' of module 's00_couplers_imp_NQ423G' requires 74 connections, but only 72 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:12812]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1FOJE76' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:6468]
INFO: [Synth 8-638] synthesizing module 'system_top_s01_data_fifo_16' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_data_fifo_16/synth/system_top_s01_data_fifo_16.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axi_data_fifo__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized25' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized17' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized17' (466#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized25' (466#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axi_data_fifo__parameterized3' (466#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'system_top_s01_data_fifo_16' (467#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_data_fifo_16/synth/system_top_s01_data_fifo_16.v:56]
INFO: [Synth 8-638] synthesizing module 'system_top_s01_regslice_19' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_regslice_19/synth/system_top_s01_regslice_19.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_top_s01_regslice_19' (468#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_s01_regslice_19/synth/system_top_s01_regslice_19.v:56]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1FOJE76' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:6468]
WARNING: [Synth 8-350] instance 's01_couplers' of module 's01_couplers_imp_1FOJE76' requires 74 connections, but only 72 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:12885]
INFO: [Synth 8-638] synthesizing module 'system_top_xbar_2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_2/synth/system_top_xbar_2.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_axi_crossbar__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_crossbar__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar.v:89]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_si_transactor__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v:80]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized8' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized8' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_si_transactor__parameterized2' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_si_transactor__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v:80]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized9' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_si_transactor__parameterized3' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v:80]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_wdata_router__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v:66]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_wdata_router__parameterized0' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v:66]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized3' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized3' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized4' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized4' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_wdata_mux__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v:67]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized10' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized10' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_wdata_mux__parameterized1' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized9' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized7' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized33' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized33' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized7' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized9' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized5' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_decoder__parameterized5' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_wdata_mux__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_wdata_mux__parameterized2' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_arbiter__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v:64]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized11' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized11' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v:275]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_arbiter__parameterized0' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_decerr_slave__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:194]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_decerr_slave__parameterized1' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_crossbar__parameterized0' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar.v:89]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_axi_crossbar__parameterized1' (469#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
INFO: [Synth 8-256] done synthesizing module 'system_top_xbar_2' (470#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_2/synth/system_top_xbar_2.v:56]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_top_xbar_2' requires 78 connections, but only 76 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:12958]
INFO: [Synth 8-256] done synthesizing module 'system_top_axi4_hp2_2' (471#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:12165]
WARNING: [Synth 8-350] instance 'axi4_hp2' of module 'system_top_axi4_hp2_2' requires 116 connections, but only 105 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:8544]
INFO: [Synth 8-638] synthesizing module 'system_top_clk_wiz_1_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_top_clk_wiz_1_0_clk_wiz' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11007]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (472#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11007]
INFO: [Synth 8-256] done synthesizing module 'system_top_clk_wiz_1_0_clk_wiz' (473#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'system_top_clk_wiz_1_0' (474#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_top_proc_sys_reset_1_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/synth/system_top_proc_sys_reset_1_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26296]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (475#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26296]
INFO: [Synth 8-256] done synthesizing module 'lpf' (476#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (477#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence' (478#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (479#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_top_proc_sys_reset_1_0' (480#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/synth/system_top_proc_sys_reset_1_0.vhd:71]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'system_top_proc_sys_reset_1_0' requires 10 connections, but only 7 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:8655]
INFO: [Synth 8-638] synthesizing module 'system_top_processing_system7_1_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/synth/system_top_processing_system7_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'processing_system7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:153]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:269]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (481#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:269]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:19167]
INFO: [Synth 8-256] done synthesizing module 'PS7' (482#683) [/opt/xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:19167]
INFO: [Synth 8-256] done synthesizing module 'processing_system7' (483#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/hdl/verilog/processing_system7.v:153]
WARNING: [Synth 8-689] width (6) of port connection 'IRQ_F2P' does not match port width (16) of module 'processing_system7' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/synth/system_top_processing_system7_1_0.v:1006]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7' requires 673 connections, but only 660 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/synth/system_top_processing_system7_1_0.v:431]
INFO: [Synth 8-256] done synthesizing module 'system_top_processing_system7_1_0' (484#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/synth/system_top_processing_system7_1_0.v:56]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP2_ARID' does not match port width (6) of module 'system_top_processing_system7_1_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:8778]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP2_AWID' does not match port width (6) of module 'system_top_processing_system7_1_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:8789]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP2_WID' does not match port width (6) of module 'system_top_processing_system7_1_0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:8809]
WARNING: [Synth 8-350] instance 'processing_system7_1' of module 'system_top_processing_system7_1_0' requires 165 connections, but only 152 given [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:8663]
INFO: [Synth 8-256] done synthesizing module 'system_top' (485#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/hdl/system_top.v:7341]
INFO: [Synth 8-256] done synthesizing module 'system_top_wrapper' (486#683) [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/srcs/hdl/system_top_wrapper.v:3]
finished Rtl Elaboration : Time (s): cpu = 00:20:04 ; elapsed = 00:21:12 . Memory (MB): peak = 1063.414 ; gain = 949.398
Start RTL Optimization : Time (s): cpu = 00:20:04 ; elapsed = 00:21:12 . Memory (MB): peak = 1063.414 ; gain = 949.398
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:backup to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:backup_marker to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:srst to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:wr_rst to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:rd_rst to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh_assert[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh_assert[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh_assert[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh_assert[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh_negate[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh_negate[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh_negate[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_empty_thresh_negate[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh_assert[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh_assert[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh_assert[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh_assert[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh_negate[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh_negate[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh_negate[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:prog_full_thresh_negate[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:int_clk to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:injectdbiterr to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:injectsbiterr to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:m_aclk to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_aclk to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_aresetn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:m_aclk_en to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_aclk_en to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awid[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awid[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awid[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awid[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awaddr[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awlen[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awlen[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awlen[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awlen[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awlen[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awlen[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awlen[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awlen[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awsize[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awsize[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awsize[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awburst[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awburst[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awlock[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awlock[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awcache[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awcache[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awcache[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:s_axi_awcache[0] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Netlist 29-17] Analyzing 207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/xilinx/Vivado/2013.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc] for cell 'system_top_i/processing_system7_1/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc] for cell 'system_top_i/processing_system7_1/inst'
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/synth_1/.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/synth_1/.Xil/system_top_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_board.xdc] for cell 'system_top_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_board.xdc] for cell 'system_top_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc] for cell 'system_top_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc] for cell 'system_top_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_board.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_board.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc]
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc]
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/synth_1/.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/synth_1/.Xil/system_top_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/synth_1/dont_touch.xdc]
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VTC_0/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VTC_0/U0'
INFO: [Project 1-258] One or more synthesis constraints were not read correctly while reading constraint file [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc]. These constraints will be passed to synthesis. Check the synthesis log file to verify that they were applied correctly.  
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/system_top_auto_us_df_3_clocks.xdc] for cell 'system_top_i/axi4_hp0/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/system_top_auto_us_df_3_clocks.xdc] for cell 'system_top_i/axi4_hp0/s00_couplers/auto_us_df/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_clocks.xdc] for cell 'system_top_i/axi4_hp0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_clocks.xdc] for cell 'system_top_i/axi4_hp0/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_clocks.xdc] for cell 'system_top_i/axi4_gp0/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_clocks.xdc] for cell 'system_top_i/axi4_gp0/m06_couplers/auto_cc/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 168 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  FDRSE => FDRSE (LUT4, FDRE, VCC): 6 instances
  FDS => FDSE: 71 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  MUXCY_L => MUXCY: 71 instances
  RAMB16_S4_S36 => RAMB36E1: 8 instances
  RAMB16_S9_S36 => RAMB36E1: 8 instances
  SRL16 => SRL16E: 1 instances

Phase 0 | Netlist Checksum: f36bbb6f
Xilinx IP preload is disabled
Start RTL Optimization : Time (s): cpu = 00:21:21 ; elapsed = 00:22:40 . Memory (MB): peak = 1932.820 ; gain = 1818.805

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:21:29 ; elapsed = 00:23:02 . Memory (MB): peak = 1932.820 ; gain = 1818.805
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Compilation : Time (s): cpu = 00:21:29 ; elapsed = 00:23:02 . Memory (MB): peak = 1932.820 ; gain = 1818.805
---------------------------------------------------------------------------------

INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_calc.v:275]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/axi_perf_mon_v4_0/hdl/src/verilog/axi_perf_mon_v4_0_metric_calc.v:275]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1082]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1082]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1082]
INFO: [Synth 8-3888] merging register 'sat_type_cr_reg' into 'saturate_cr_reg' in module 'convert422to444' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_CRESAMPLE_0_0/v_cresample_v4_0/hdl/vhdl/convert422to444.vhd:259]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'PRNG4PrstEn_reg' into 'PRNG2PrstEn_reg' in module 'tpg_core' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:516]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-3888] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' in module 'axi_vdma_cmdsts_if' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:328]
INFO: [Synth 8-3888] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' in module 'axi_vdma' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd:3195]
INFO: [Synth 8-3888] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' in module 'axi_vdma' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd:3681]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[3][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[4][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[8][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[9][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[10][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[11][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[12][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[13][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[14][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[15][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[17][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1138]
INFO: [Synth 8-3888] merging register 'det_v0bp_start_hori_int2_reg[11:0]' into 'det_v0sync_start_hori_int2_reg[11:0]' in module 'tc_detector' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_detector.vhd:1955]
INFO: [Synth 8-3888] merging register 'field_id_reg' into 'field_id_int_reg' in module 'tc_generator' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/tc_generator.vhd:905]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1082]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1082]
INFO: [Synth 8-3888] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' in module 'video_ctrl__parameterized2' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1082]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[0].fifo_gen.shreg_reg' and it is trimmed from '31' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[1].fifo_gen.shreg_reg' and it is trimmed from '31' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[0].fifo_gen.shreg_reg' and it is trimmed from '31' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'universal_fifo_gen[1].fifo_gen.shreg_reg' and it is trimmed from '31' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_fifo.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '31' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '31' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'shreg_reg' and it is trimmed from '31' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/video_out.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[0].shreg_reg' and it is trimmed from '31' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[1].shreg_reg' and it is trimmed from '31' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[0].shreg_reg' and it is trimmed from '31' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/a_flag_generator.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'active_flags_gen[1].shreg_reg' and it is trimmed from '31' to '30' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/a_flag_generator.vhd:12]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'AXIvideo2Mat_32_1080_1920_16_s'
INFO: [Synth 8-3888] merging register 'lineBuffer_val_2_addr_reg_3821_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:3491]
INFO: [Synth 8-3888] merging register 'lineBuffer_val_3_addr_reg_3827_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:3492]
INFO: [Synth 8-3888] merging register 'lineBuffer_val_4_addr_reg_3833_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:3493]
INFO: [Synth 8-3888] merging register 'lineBuffer_val_5_addr_reg_3839_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:3494]
INFO: [Synth 8-3888] merging register 'lineBuffer_val_6_addr_reg_3845_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:3495]
INFO: [Synth 8-3888] merging register 'lineBuffer_val_7_addr_reg_3851_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:3496]
INFO: [Synth 8-3888] merging register 'ap_reg_ppstg_tmp_6_reg_3751_pp0_it1_reg[63:11]' into 'tmp_6_reg_3751_reg[63:11]' in module 'median_filter' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:4194]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:4332]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter.v:4321]
INFO: [Synth 8-3888] merging register 'lineBuffer_val_2_addr_reg_3821_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:3491]
INFO: [Synth 8-3888] merging register 'lineBuffer_val_3_addr_reg_3827_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:3492]
INFO: [Synth 8-3888] merging register 'lineBuffer_val_4_addr_reg_3833_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:3493]
INFO: [Synth 8-3888] merging register 'lineBuffer_val_5_addr_reg_3839_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:3494]
INFO: [Synth 8-3888] merging register 'lineBuffer_val_6_addr_reg_3845_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:3495]
INFO: [Synth 8-3888] merging register 'lineBuffer_val_7_addr_reg_3851_reg[10:0]' into 'lineBuffer_val_1_addr_reg_3815_reg[10:0]' in module 'median_filter_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:3496]
INFO: [Synth 8-3888] merging register 'ap_reg_ppstg_tmp_6_reg_3751_pp0_it1_reg[63:11]' into 'tmp_6_reg_3751_reg[63:11]' in module 'median_filter_1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:4194]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:4331]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/median_filter_1.v:4320]
INFO: [Synth 8-3888] merging register 'right_6_reg_811_reg[31:12]' into 'bottom_6_reg_760_reg[31:12]' in module 'bounding_box' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/bounding_box.v:732]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '26' to '25' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].quot_tmp_reg[25]' and it is trimmed from '26' to '25' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '26' to '25' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].quot_tmp_reg[24]' and it is trimmed from '26' to '24' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '26' to '25' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].quot_tmp_reg[23]' and it is trimmed from '26' to '23' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '26' to '25' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].quot_tmp_reg[22]' and it is trimmed from '26' to '22' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '26' to '25' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].quot_tmp_reg[21]' and it is trimmed from '26' to '21' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '26' to '25' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].quot_tmp_reg[20]' and it is trimmed from '26' to '20' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '26' to '25' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].quot_tmp_reg[19]' and it is trimmed from '26' to '19' bits. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/image_filter_urem_26ns_26ns_26_29.v:78]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3888] merging register 'tmp_24_cast_reg_1091_reg[11:0]' into 'tmp_s_reg_1085_reg[11:0]' in module 'compute' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_ENGINE_0/hdl/verilog/compute.v:5323]
INFO: [Synth 8-3888] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' in module 'axi_datamover_rddata_cntl' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:628]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-3888] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' in module 'axi_vdma_cmdsts_if__parameterized0' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:328]
INFO: [Synth 8-3888] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' in module 'axi_vdma_cmdsts_if__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:328]
INFO: [Synth 8-3888] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' in module 'axi_vdma__parameterized1' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd:3681]
INFO: [Synth 8-3888] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' in module 'axi_crossbar_v2_0_decerr_slave' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:135]
INFO: [Synth 8-3888] merging register 'first_mi_word_reg' into 'first_word_reg' in module 'axi_dwidth_converter_v2_0_w_downsizer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_downsizer.v:302]
INFO: [Synth 8-3888] merging register 'first_word_reg' into 'first_mi_word_reg' in module 'axi_dwidth_converter_v2_0_r_downsizer' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_r_downsizer.v:307]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_0_w_upsizer_pktfifo'
INFO: [Synth 8-3969] The signal mem_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow.
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_LOGICVC_0_0/logicvc_v3_01_a/hdl/src/vhdl/brams.vhd:12]
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'AXIvideo2Mat_32_1080_1920_16_s'
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_0_w_upsizer_pktfifo'
Report RTL Partitions: 
-----+---------------------------------+-----------+---------
     |RTL Partition                    |Replication|Instances
-----+---------------------------------+-----------+---------
1    |Video_Capture_imp_OEDIRU__GB0    |          1|    39369
2    |system_top_TPG_0_0               |          1|    11051
3    |Video_Capture_imp_OEDIRU__GB2    |          1|    14588
4    |compute                          |          1|    28782
5    |image_filter__GB1                |          1|     7477
6    |image_filter__GB2                |          1|    13249
7    |image_filter_top__GC0            |          1|     4437
8    |Video_Processing_imp_17STWC7__GC0|          1|    15500
9    |system_top__GCB0                 |          1|    33299
10   |system_top__GCB1                 |          1|    10677
11   |system_top__GCB2                 |          1|    42127
-----+---------------------------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:22:18 ; elapsed = 00:23:54 . Memory (MB): peak = 1932.820 ; gain = 1818.805
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[31] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[30] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[29] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[28] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[27] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[26] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[25] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[24] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[23] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[22] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[21] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[20] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[19] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[18] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[17] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[16] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[15] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[14] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[13] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[12] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[11] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[10] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[9] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[8] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[7] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\yy_fu_320_reg[6] ) is unused and will be removed from module reg__4826.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module reg__7936.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module reg__7936.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module reg__7936.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg ) is unused and will be removed from module reg__7935.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module reg__7929.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module reg__7929.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg ) is unused and will be removed from module reg__7928.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[7] ) is unused and will be removed from module reg__6305.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[6] ) is unused and will be removed from module reg__6305.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[5] ) is unused and will be removed from module reg__6305.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[4] ) is unused and will be removed from module reg__6305.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[3] ) is unused and will be removed from module reg__6305.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[2] ) is unused and will be removed from module reg__6305.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[1] ) is unused and will be removed from module reg__6305.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[0] ) is unused and will be removed from module reg__6305.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[7] ) is unused and will be removed from module reg__6306.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[6] ) is unused and will be removed from module reg__6306.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[5] ) is unused and will be removed from module reg__6306.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[4] ) is unused and will be removed from module reg__6306.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[3] ) is unused and will be removed from module reg__6306.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[2] ) is unused and will be removed from module reg__6306.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[1] ) is unused and will be removed from module reg__6306.
WARNING: [Synth 8-3332] Sequential element (\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[0] ) is unused and will be removed from module reg__6306.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[15] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[14] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[13] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[12] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[11] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[10] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[9] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[7] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[6] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[5] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[4] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[15] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[14] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[13] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[12] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[11] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[10] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[9] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[7] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[6] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[5] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[4] ) is unused and will be removed from module axi_crossbar_v2_0_crossbar__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_seq_fifo_multi_thread/gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module reg__8102.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_seq_fifo_multi_thread/gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module reg__8102.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_seq_fifo_multi_thread/gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module reg__8102.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_seq_fifo_multi_thread/M_VALID_i_reg ) is unused and will be removed from module reg__8101.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_seq_fifo_multi_thread/gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module reg__8104.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_seq_fifo_multi_thread/gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module reg__8104.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_seq_fifo_multi_thread/gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module reg__8104.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_seq_fifo_multi_thread/M_VALID_i_reg ) is unused and will be removed from module reg__8103.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].active_region_reg[15] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].active_region_reg[14] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].active_region_reg[13] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].active_region_reg[12] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].active_region_reg[7] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].active_region_reg[6] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].active_region_reg[5] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].active_region_reg[4] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].active_target_reg[15] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].active_target_reg[14] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].active_target_reg[13] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].active_target_reg[12] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].active_target_reg[11] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].active_target_reg[10] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[1].active_target_reg[9] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].active_target_reg[7] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].active_target_reg[6] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].active_target_reg[5] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].active_target_reg[4] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].active_target_reg[3] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\gen_multi_thread.gen_thread_loop[0].active_target_reg[2] ) is unused and will be removed from module axi_crossbar_v2_0_si_transactor__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3888] merging register 'ExtendedNoiseGain_reg[9:0]' into 'ExtendedNoiseGain_reg[9:0]' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_0_0/v_tpg_v5_0/hdl/vhdl/tpg_core.vhd:1196]
INFO: [Synth 8-3888] merging register 'GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from_reg' into 'GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:1234]
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
INFO: [Synth 8-3888] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:249]
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:244]
INFO: [Synth 8-3888] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:209]
INFO: [Synth 8-3888] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:776]
INFO: [Synth 8-3888] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd:777]
INFO: [Synth 8-3888] merging register 'GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from_reg' into 'GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:1234]
INFO: [Synth 8-3888] merging register 'GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from_reg' into 'GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:1234]
INFO: [Synth 8-3888] merging register 'GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from_reg' into 'GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd:1234]
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
INFO: [Synth 8-3888] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:249]
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:244]
INFO: [Synth 8-3888] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' in module 'partition' [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:209]
INFO: [Common 17-14] Message 'Synth 8-3888' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
WARNING: [Synth 8-115] binding instance 'i_4' in module 'partition' to reference 'logic__10680' which has no pins
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:22:38 ; elapsed = 00:24:13 . Memory (MB): peak = 1932.820 ; gain = 1818.805
---------------------------------------------------------------------------------

INFO: [Synth 8-3967] The signal tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal tpg_top_inst/axi_control_module.axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal cresample_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal ram_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_24_cast_reg_1091_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U50/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\image_filter_urem_26ns_26ns_26_29_U51/image_filter_urem_26ns_26ns_26_29_div_U /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\tmp_s_reg_1085_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\ap_reg_phiprechg_p_Val2_s_reg_442pp0_it64_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/\Video_Processing/FILTER_ENGINE /\inst/image_filter_U/compute_U0 /\ap_reg_phiprechg_p_Val2_s_reg_442pp0_it64_reg[29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:24:34 ; elapsed = 00:26:11 . Memory (MB): peak = 1979.125 ; gain = 1865.109
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect set of required parameters for "create_generated_clock" at line 18 of file /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc
---------------------------------------------------------------------
Usage:
  create_generated_clock
    [-help]
    [-name <String>]
    [-source <List>]
    [-edges <List>]
    [-divide_by <Int>]
    [-multiply_by <Int>]
    [-edge_shift <List>]
    [-duty_cycle <Float>]
    [-invert]
    port_pin_list
    [-add]
    [-master_clock <List>]
    [-combinational]
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect set of required parameters for "create_generated_clock" at line 19 of file /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc
---------------------------------------------------------------------
Usage:
  create_generated_clock
    [-help]
    [-name <String>]
    [-source <List>]
    [-edges <List>]
    [-divide_by <Int>]
    [-multiply_by <Int>]
    [-edge_shift <List>]
    [-duty_cycle <Float>]
    [-invert]
    port_pin_list
    [-add]
    [-master_clock <List>]
    [-combinational]
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
info: Moved 1 constraints on hierarchical pins to their respective driving/loading pins:
             system_top_i/i_1/proc_sys_reset_1/U0/ext_reset_in to {system_top_i/i_2/processing_system7_1/inst/PS7_i/FCLKRESETN[0]}
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:24:58 ; elapsed = 00:26:34 . Memory (MB): peak = 2098.371 ; gain = 1984.355
---------------------------------------------------------------------------------

info: (0) optimizing 'system_top_i/Video_Capturei_4' (path group default) @ -3785.7ps(1/1) (2 secs)
info: (1) optimizing 'system_top_i/Video_Capturei_4' (path group default) @ -3785.7ps(1/1) (1 secs)
info: start optimizing equally critical endpoints ...
info: done optimizing (1) equally critical endpoints.
info: (2) optimizing 'system_top_i/Video_Capturei_4' (path group default) @ -3785.7ps(1/1) (0 secs)
info: (3) optimizing 'system_top_i/Video_Capturei_4' (path group default) @ -3785.7ps(1/1) (1 secs)
info: (4) optimizing 'system_top_i/Video_Capturei_4' (path group default) @ -3785.7ps(1/1) (0 secs)
info: done optimizing path group default
info: start optimizing sub-critical range ...
info: done optimizing sub-critical range for path group default.
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:25:02 ; elapsed = 00:26:39 . Memory (MB): peak = 2098.621 ; gain = 1984.605
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Start control sets optimization
INFO: [Synth 8-4428] Reached the limit for maximum flops that can be modified (1044). You can increase this by setting the parameter controlSetsOptMaxFlops
Finished control sets optimization. Modified 1044 flops. Number of control sets: before: 1695 after: 1173
INFO: [Synth 8-3972] The timing for the instance \in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_1_U0/lineBuffer_val_1_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_1_U0/lineBuffer_val_2_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_1_U0/lineBuffer_val_3_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_1_U0/lineBuffer_val_4_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_1_U0/lineBuffer_val_5_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_1_U0/lineBuffer_val_6_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_U0/lineBuffer_val_1_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_U0/lineBuffer_val_2_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_U0/lineBuffer_val_3_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_U0/lineBuffer_val_4_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_U0/lineBuffer_val_5_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \inst/image_filter_U/median_filter_U0/lineBuffer_val_6_U/median_filter_lineBuffer_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \register_module_inst/GEN_METRIC_RAM.Metric_ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
INFO: [Synth 8-3972] The timing for the instance \register_module_inst/GEN_METRIC_RAM.Metric_ram_reg  (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
F7D5B391E6C4A280
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:26:49 ; elapsed = 00:28:29 . Memory (MB): peak = 2142.223 ; gain = 2028.207
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------
design system_top_auto_pc_4 has 33 max_fanout violations cannot be satisfied

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:27:16 ; elapsed = 00:28:56 . Memory (MB): peak = 2142.223 ; gain = 2028.207
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:27:17 ; elapsed = 00:28:57 . Memory (MB): peak = 2142.223 ; gain = 2028.207
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:27:19 ; elapsed = 00:28:58 . Memory (MB): peak = 2142.223 ; gain = 2028.207
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+-------------+-----
     |Cell         |Count
-----+-------------+-----
1    |BIBUF        |  130
2    |BUFG         |    5
3    |BUFGMUX      |    1
4    |CARRY4       | 1506
5    |DSP48E1_1    |    6
6    |DSP48E1_2    |    6
7    |DSP48E1_3    |    4
8    |DSP48E1_4    |    4
9    |DSP48E1_5    |    4
10   |DSP48E1_6    |    2
11   |FIFO36E1_1   |   13
12   |GND          |    3
13   |LUT1         | 1631
14   |LUT2         | 5338
15   |LUT3         | 5690
16   |LUT4         | 7279
17   |LUT5         | 4272
18   |LUT6         | 8807
19   |MMCME2_ADV   |    1
20   |MUXCY        |  160
21   |MUXCY_L      |   50
22   |MUXF7        |  540
23   |ODDR_1       |    2
24   |PS7          |    1
25   |RAM16X1D     |    2
26   |RAM32M       |  146
27   |RAM32X1D     |    2
28   |RAMB16_S4_S36|    8
29   |RAMB16_S9_S36|    6
30   |RAMB18E1     |    3
31   |RAMB18E1_1   |    4
32   |RAMB18E1_2   |    1
33   |RAMB18E1_3   |    4
34   |RAMB18E1_4   |    1
35   |RAMB18E1_5   |   12
36   |RAMB18E1_7   |    1
37   |RAMB18E1_8   |    1
38   |RAMB36E1_1   |   12
39   |RAMB36E1_2   |    2
40   |RAMB36E1_3   |    3
41   |RAMB36E1_5   |    1
42   |SRL16        |    1
43   |SRL16E       |  254
44   |SRLC16E      |  467
45   |SRLC32E      |  421
46   |VCC          |    1
47   |XORCY        |   71
48   |FDCE         |  942
49   |FDPE         |  493
50   |FDRE         |37296
51   |FDS          |   71
52   |FDSE         | 1143
53   |LD           |   40
54   |IBUF         |   18
55   |IBUFDS       |    1
56   |IOBUF        |    2
57   |OBUF         |   21
-----+-------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:27:19 ; elapsed = 00:28:59 . Memory (MB): peak = 2142.223 ; gain = 2028.207
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 16409 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:27:20 ; elapsed = 00:28:59 . Memory (MB): peak = 2142.223 ; gain = 2028.207
INFO: [Netlist 29-17] Analyzing 435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-138] Pushed 2 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 872 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 87 instances
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  FDS => FDSE: 71 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  LD => LDCE: 40 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 146 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAMB16_S4_S36 => RAMB36E1: 8 instances
  RAMB16_S9_S36 => RAMB36E1: 6 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 467 instances
  SRLC32E => SRL16E: 39 instances

Phase 0 | Netlist Checksum: 2bea9e2d
2727 Infos, 637 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:27:26 ; elapsed = 00:28:58 . Memory (MB): peak = 2174.285 ; gain = 1931.262
# write_checkpoint system_top_wrapper.dcp
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2174.285 ; gain = 0.000
# report_utilization -file system_top_wrapper_utilization_synth.rpt -pb system_top_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2174.285 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 11:56:46 2016...
[Tue Dec  6 11:56:46 2016] synth_1 finished
wait_on_run: Time (s): cpu = 00:27:43 ; elapsed = 00:29:25 . Memory (MB): peak = 573.555 ; gain = 8.000
# launch_runs impl_1 -to_step write_bitstream
[Tue Dec  6 11:56:47 2016] Launched impl_1...
Run output will be captured here: /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Dec  6 11:56:47 2016] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top_wrapper.tcl -notrace


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/home/bjr96/.Xilinx/Vivado/tclapp/manifest.tcl'
source system_top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.2
Loading clock regions from /opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/xilinx/Vivado/2013.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-138] Pushed 3 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc] for cell 'system_top_i/processing_system7_1/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc] for cell 'system_top_i/processing_system7_1/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_board.xdc] for cell 'system_top_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_board.xdc] for cell 'system_top_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc] for cell 'system_top_i/proc_sys_reset_1/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/proc_sys_reset_1/U0', returning the pins matched for query '[get_ports ext_reset_in]' of cell 'system_top_i/proc_sys_reset_1/U0'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc] for cell 'system_top_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_board.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_board.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.xdc] for cell 'system_top_i/clk_wiz_1/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc:18]
INFO: [Timing 38-2] Deriving generated clocks [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc:18]
set_case_analysis: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.941 ; gain = 70.633
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc]
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VTC_0/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/Video_Capture/VTC_0/U0', returning the pins matched for query '[get_ports clk]' of cell 'system_top_i/Video_Capture/VTC_0/U0'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc:2]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/Video_Capture/VTC_0/U0', returning the pins matched for query '[get_ports s_axi_aclk]' of cell 'system_top_i/Video_Capture/VTC_0/U0'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc:3]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/Video_Capture/VTC_0/U0', returning the pins matched for query '[get_ports clk]' of cell 'system_top_i/Video_Capture/VTC_0/U0'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc:6]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/Video_Capture/VTC_0/U0', returning the pins matched for query '[get_ports s_axi_aclk]' of cell 'system_top_i/Video_Capture/VTC_0/U0'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc:6]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/Video_Capture/VTC_0/U0', returning the pins matched for query '[get_ports s_axi_aclk]' of cell 'system_top_i/Video_Capture/VTC_0/U0'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc:7]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/Video_Capture/VTC_0/U0', returning the pins matched for query '[get_ports clk]' of cell 'system_top_i/Video_Capture/VTC_0/U0'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc:7]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VTC_0/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/PERF_MON_HP0_HP2/inst', returning the pins matched for query '[get_ports s_axi_aclk]' of cell 'system_top_i/PERF_MON_HP0_HP2/inst'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc:48]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/PERF_MON_HP0_HP2/inst', returning the pins matched for query '[get_ports core_aclk]' of cell 'system_top_i/PERF_MON_HP0_HP2/inst'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc:49]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc] for cell 'system_top_i/PERF_MON_HP0_HP2/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_clocks.xdc] for cell 'system_top_i/Video_Processing/FILTER_VDMA/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/system_top_auto_us_df_3_clocks.xdc] for cell 'system_top_i/axi4_hp0/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/system_top_auto_us_df_3_clocks.xdc] for cell 'system_top_i/axi4_hp0/s00_couplers/auto_us_df/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1_clocks.xdc] for cell 'system_top_i/Video_Capture/TPG_VDMA/U0'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst', returning the pins matched for query '[get_ports vid_io_in_clk]' of cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc:2]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst', returning the pins matched for query '[get_ports aclk]' of cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc:2]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst', returning the pins matched for query '[get_ports aclk]' of cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc:3]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst', returning the pins matched for query '[get_ports vid_io_in_clk]' of cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'. [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc:3]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc] for cell 'system_top_i/Video_Capture/VID_IN_AXI4S/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_clocks.xdc] for cell 'system_top_i/axi4_hp0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_clocks.xdc] for cell 'system_top_i/axi4_hp0/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_clocks.xdc] for cell 'system_top_i/axi4_gp0/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_clocks.xdc] for cell 'system_top_i/axi4_gp0/m06_couplers/auto_cc/inst'
Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/impl_1/.Xil/Vivado-7470-en-ec-ecelinux-02.coecis.cornell.edu/dcp/system_top_wrapper.xdc]
Finished Parsing XDC File [/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/impl_1/.Xil/Vivado-7470-en-ec-ecelinux-02.coecis.cornell.edu/dcp/system_top_wrapper.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 152 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 146 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

Phase 0 | Netlist Checksum: 53f0179d
link_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 1027.941 ; gain = 877.734
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1029.070 ; gain = 1.129

Starting Logic Optimization Task
Logic Optimization | Checksum: 139eb9e6
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 114 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 72fa6074

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.227 ; gain = 7.156

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s).
INFO: [Opt 31-10] Eliminated 1781 cells.
Phase 2 Constant Propagation | Checksum: 5f290e71

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1036.227 ; gain = 7.156

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6459 unconnected nets.
INFO: [Opt 31-11] Eliminated 560 unconnected cells.
Phase 3 Sweep | Checksum: 5016a64d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1036.227 ; gain = 7.156

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 5016a64d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1036.227 ; gain = 7.156

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 2d48abe4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1036.227 ; gain = 7.156
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2d48abe4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1040.227 ; gain = 11.156

Starting Power Optimization Task
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 15 BRAM(s) out of a total of 59 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 22 newly gated: 20 Total Ports: 118
Number of Flops added for Enable Generation: 15

Ending Power Optimization Task | Checksum: a4e86ee7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1383.297 ; gain = 343.070
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1383.297 ; gain = 355.355
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1383.297 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1383.297 ; gain = 0.000
Command: place_design -directive Explore
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1383.297 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Phase 1.1 Mandatory Logic Optimization | Checksum: 158752aa3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.297 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 158752aa3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.297 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 158752aa3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.297 ; gain = 0.000

Phase 1.4 Routing Based Site Exclusion
Phase 1.4 Routing Based Site Exclusion | Checksum: 158752aa3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.297 ; gain = 0.000

Phase 1.5 Build Macros
Phase 1.5 Build Macros | Checksum: 1a3a8595d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1383.297 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.6 Implementation Feasibility check | Checksum: 1a3a8595d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1383.297 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 1a3a8595d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1383.297 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a3a8595d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1407.309 ; gain = 24.012

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: 174638f4e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1407.309 ; gain = 24.012
Phase 1.9.1 Place Init Design | Checksum: 1ab7b48a2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1407.309 ; gain = 24.012
Phase 1.9 Build Placer Netlist Model | Checksum: 1ab7b48a2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1407.309 ; gain = 24.012

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 19ccfa7c0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1407.309 ; gain = 24.012
Phase 1.10 Constrain Clocks/Macros | Checksum: 19ccfa7c0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1407.309 ; gain = 24.012
Phase 1 Placer Initialization | Checksum: 19ccfa7c0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1407.309 ; gain = 24.012

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 20112645d

Time (s): cpu = 00:06:22 ; elapsed = 00:02:31 . Memory (MB): peak = 1407.309 ; gain = 24.012

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20112645d

Time (s): cpu = 00:06:22 ; elapsed = 00:02:31 . Memory (MB): peak = 1407.309 ; gain = 24.012

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 182af8845

Time (s): cpu = 00:06:38 ; elapsed = 00:02:41 . Memory (MB): peak = 1407.309 ; gain = 24.012

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17ba4c5e6

Time (s): cpu = 00:06:39 ; elapsed = 00:02:42 . Memory (MB): peak = 1407.309 ; gain = 24.012

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: f2821f72

Time (s): cpu = 00:06:54 ; elapsed = 00:02:48 . Memory (MB): peak = 1407.309 ; gain = 24.012

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 175d9bcf9

Time (s): cpu = 00:07:17 ; elapsed = 00:03:06 . Memory (MB): peak = 1431.320 ; gain = 48.023

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 175d9bcf9

Time (s): cpu = 00:07:19 ; elapsed = 00:03:08 . Memory (MB): peak = 1431.320 ; gain = 48.023
Phase 3 Detail Placement | Checksum: 175d9bcf9

Time (s): cpu = 00:07:19 ; elapsed = 00:03:08 . Memory (MB): peak = 1431.320 ; gain = 48.023

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization
Phase 4.1 Post Placement Timing Optimization | Checksum: 12769363f

Time (s): cpu = 00:07:56 ; elapsed = 00:03:38 . Memory (MB): peak = 1431.320 ; gain = 48.023

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12769363f

Time (s): cpu = 00:07:56 ; elapsed = 00:03:38 . Memory (MB): peak = 1431.320 ; gain = 48.023

Phase 4.3 Placer Reporting
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.029  | TNS=0.000  |

Phase 4.3 Placer Reporting | Checksum: ca9d74c6

Time (s): cpu = 00:07:59 ; elapsed = 00:03:39 . Memory (MB): peak = 1431.320 ; gain = 48.023

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16ceeba01

Time (s): cpu = 00:07:59 ; elapsed = 00:03:39 . Memory (MB): peak = 1431.320 ; gain = 48.023
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16ceeba01

Time (s): cpu = 00:07:59 ; elapsed = 00:03:40 . Memory (MB): peak = 1431.320 ; gain = 48.023
Ending Placer Task | Checksum: 1ad1766d8

Time (s): cpu = 00:07:59 ; elapsed = 00:03:40 . Memory (MB): peak = 1431.320 ; gain = 48.023
52 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:00 ; elapsed = 00:03:41 . Memory (MB): peak = 1431.320 ; gain = 48.023
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1.11 secs 

report_utilization: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1431.320 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.21 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1431.320 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1431.320 ; gain = 0.000
Command: phys_opt_design -directive Explore
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
58 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 1431.320 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1431.570 ; gain = 0.250
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1431.570 ; gain = 0.250
Command: route_design -directive Explore
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1432.070 ; gain = 0.000
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1489.816 ; gain = 57.746
Phase 1 Build RT Design | Checksum: 0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1489.816 ; gain = 57.746

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cdb4cc5c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1489.816 ; gain = 57.746
INFO: [Route 35-23] Estimated Global Vertical Wire Utilization = 7.25 %
INFO: [Route 35-22] Estimated Global Horizontal Wire Utilization = 12.50 %

Phase 2.2 Restore Routing
INFO: [Route 35-249] Design has 56680 routable nets.
INFO: [Route 35-252] Restored 0 nets from the routeDb.
INFO: [Route 35-251] Found 0 nets with FIXED_ROUTE property.
Phase 2.2 Restore Routing | Checksum: cdb4cc5c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1493.816 ; gain = 61.746

Phase 2.3 Special Net Routing
 Number of Wires with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: fc8bb70f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1512.598 ; gain = 80.527

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: fc8bb70f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1512.598 ; gain = 80.527

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: fc8bb70f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1535.027 ; gain = 102.957
Phase 2.5.1 Update timing with NCN CRPR | Checksum: fc8bb70f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1535.027 ; gain = 102.957
Phase 2.5 Update Timing | Checksum: fc8bb70f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1535.027 ; gain = 102.957
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.105  | TNS=0      | WHS=-0.436 | THS=-1.49e+03|


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: fc8bb70f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1542.547 ; gain = 110.477
Phase 2 Router Initialization | Checksum: fc8bb70f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1542.547 ; gain = 110.477

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e9ebdad4

Time (s): cpu = 00:01:38 ; elapsed = 00:00:51 . Memory (MB): peak = 1542.547 ; gain = 110.477

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Wires with overlaps = 4763
 Number of Wires with overlaps = 580
 Number of Wires with overlaps = 153
 Number of Wires with overlaps = 20
 Number of Wires with overlaps = 5
 Number of Wires with overlaps = 2
 Number of Wires with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 6ba90d69

Time (s): cpu = 00:02:18 ; elapsed = 00:01:05 . Memory (MB): peak = 1542.547 ; gain = 110.477

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 6ba90d69

Time (s): cpu = 00:02:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1542.547 ; gain = 110.477
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.057 | TNS=-0.0762| WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 342b211d

Time (s): cpu = 00:02:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1542.547 ; gain = 110.477

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 62910374

Time (s): cpu = 00:02:29 ; elapsed = 00:01:10 . Memory (MB): peak = 1542.547 ; gain = 110.477
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.029  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 62910374

Time (s): cpu = 00:02:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1554.586 ; gain = 122.516
Phase 4.1.4 GlobIterForTiming | Checksum: 6f6e2940

Time (s): cpu = 00:02:32 ; elapsed = 00:01:13 . Memory (MB): peak = 1554.586 ; gain = 122.516
Phase 4.1 Global Iteration 0 | Checksum: 6f6e2940

Time (s): cpu = 00:02:32 ; elapsed = 00:01:13 . Memory (MB): peak = 1554.586 ; gain = 122.516

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Wires with overlaps = 245
 Number of Wires with overlaps = 104
 Number of Wires with overlaps = 21
 Number of Wires with overlaps = 4
 Number of Wires with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 76ffca01

Time (s): cpu = 00:02:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1554.586 ; gain = 122.516

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 76ffca01

Time (s): cpu = 00:02:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1554.586 ; gain = 122.516
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.045  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 76ffca01

Time (s): cpu = 00:02:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1554.586 ; gain = 122.516
Phase 4.2 Global Iteration 1 | Checksum: 76ffca01

Time (s): cpu = 00:02:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1554.586 ; gain = 122.516
Phase 4 Rip-up And Reroute | Checksum: 76ffca01

Time (s): cpu = 00:02:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1554.586 ; gain = 122.516

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 76ffca01

Time (s): cpu = 00:02:49 ; elapsed = 00:01:22 . Memory (MB): peak = 1554.586 ; gain = 122.516
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.16   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 76ffca01

Time (s): cpu = 00:02:49 ; elapsed = 00:01:22 . Memory (MB): peak = 1554.586 ; gain = 122.516

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 76ffca01

Time (s): cpu = 00:03:00 ; elapsed = 00:01:27 . Memory (MB): peak = 1554.586 ; gain = 122.516
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.16   | TNS=0      | WHS=0.01   | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 76ffca01

Time (s): cpu = 00:03:00 ; elapsed = 00:01:27 . Memory (MB): peak = 1554.586 ; gain = 122.516
Phase 6 Post Hold Fix | Checksum: 76ffca01

Time (s): cpu = 00:03:01 ; elapsed = 00:01:27 . Memory (MB): peak = 1554.586 ; gain = 122.516

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 76ffca01

Time (s): cpu = 00:03:12 ; elapsed = 00:01:32 . Memory (MB): peak = 1554.586 ; gain = 122.516
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.16   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 76ffca01

Time (s): cpu = 00:03:12 ; elapsed = 00:01:32 . Memory (MB): peak = 1554.586 ; gain = 122.516

Router Utilization Summary
  Global Vertical Wire Utilization    = 11.8699 %
  Global Horizontal Wire Utilization  = 14.8139 %
  Total Num Pips                      = 736133
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 76ffca01

Time (s): cpu = 00:03:13 ; elapsed = 00:01:32 . Memory (MB): peak = 1554.586 ; gain = 122.516

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 5e65f4aa

Time (s): cpu = 00:03:18 ; elapsed = 00:01:37 . Memory (MB): peak = 1554.586 ; gain = 122.516

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.164  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 0

Time (s): cpu = 00:03:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1554.586 ; gain = 122.516
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 0

Time (s): cpu = 00:03:51 ; elapsed = 00:01:51 . Memory (MB): peak = 1554.586 ; gain = 122.516

Routing Is Done.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
sh: -c: line 0: syntax error near unexpected token `('
sh: -c: line 0: `/opt/xilinx/Vivado/2013.2/bin/unwrapped/lnx64.o/xilcurl --cacert /opt/xilinx/Vivado/2013.2/data/webtalk/cacert.pem --max-time 3 -F file_loc=@"/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/impl_1/usage_statistics_webtalk.xml" -F domain=(none) -F regid= -F access=l0gic https://xapps2.xilinx.com/cgi-bin/webtalk.cgi >& ./.Xil/Vivado-7470-en-ec-ecelinux-02.coecis.cornell.edu/wt/transmit.log'
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.

Time (s): cpu = 00:03:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1554.586 ; gain = 122.516
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:54 ; elapsed = 00:01:54 . Memory (MB): peak = 1554.586 ; gain = 123.016
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/impl_1/system_top_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.711 ; gain = 0.125
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock system_top_i/processing_system7_1/inst/PS_CLK . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock system_top_i/processing_system7_1/inst/DDR_Clk . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock system_top_i/processing_system7_1/inst/DDR_Clk_n . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock system_top_i/processing_system7_1/inst/DDR_CKE . Please specify frequency of this clock for accurate power estimate.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 1556.711 ; gain = 2.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.793 ; gain = 93.578
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.793 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1651.793 ; gain = 0.000
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 35 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1965.488 ; gain = 313.695
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 12:07:03 2016...
[Tue Dec  6 12:07:04 2016] impl_1 finished
wait_on_run: Time (s): cpu = 00:17:45 ; elapsed = 00:10:17 . Memory (MB): peak = 573.555 ; gain = 0.000
# set f [open vivado.log r]
# set s [read $f]
# close $f
# if {[regexp {Route 35-39} $s]} {
#     puts "The design did not met all timing constraints."
#     exit 1
# } else {
#     file copy -force ${project_dir}/${project_name}.runs/impl_1/${bd_name}_wrapper.bit system.bit
#     exit 0
# }
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 12:07:04 2016...
