<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb 15 00:11:55 2022


Command Line:  synthesis -f PFD_Experiments_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/George Smart/Documents/LatticeFPGA/PFD Experiments (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/George Smart/Documents/LatticeFPGA/PFD Experiments/impl1 (searchpath added)
-p C:/Users/George Smart/Documents/LatticeFPGA/PFD Experiments (searchpath added)
Verilog design file = C:/Users/George Smart/Documents/LatticeFPGA/PFD Experiments/top.v
Verilog design file = C:/Users/George Smart/Documents/LatticeFPGA/PFD Experiments/spi.v
NGD file = PFD_Experiments_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/george smart/documents/latticefpga/pfd experiments/top.v. VERI-1482
Analyzing Verilog file c:/users/george smart/documents/latticefpga/pfd experiments/spi.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: c:/users/george smart/documents/latticefpga/pfd experiments/top.v(7): compiling module top. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH(NOM_FREQ="133.00"). VERI-1018
INFO - synthesis: c:/users/george smart/documents/latticefpga/pfd experiments/spi.v(9): compiling module spi_peripheral. VERI-1018
Removed duplicate sequential element byte_data_received_hold(32 bit), because it is equivalent to byte_data_received_hold_28

Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = top.
WARNING - synthesis: I/O Port gps_txd 's net has no driver and is unused.
WARNING - synthesis: I/O Port gps_rxd 's net has no driver and is unused.
WARNING - synthesis: I/O Port ftdi_txd 's net has no driver and is unused.
WARNING - synthesis: I/O Port ftdi_rxd 's net has no driver and is unused.



WARNING - synthesis: I/O Port gps_txd 's net has no driver and is unused.
WARNING - synthesis: I/O Port gps_rxd 's net has no driver and is unused.
WARNING - synthesis: I/O Port ftdi_txd 's net has no driver and is unused.
WARNING - synthesis: I/O Port ftdi_rxd 's net has no driver and is unused.
WARNING - synthesis: I/O Port MOSI 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'MOSI' has no load.
WARNING - synthesis: input pad net 'MOSI' has no legal load.
WARNING - synthesis: DRC complete with 2 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file PFD_Experiments_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 139 of 7209 (1 % )
CCU2D => 34
FD1P3AX => 31
FD1P3IX => 5
FD1S3AX => 102
FD1S3IX => 1
GSR => 1
IB => 6
LUT4 => 52
OB => 11
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : gps_pps_c, loads : 64
  Net : fastclk, loads : 43
  Net : test_clk_c, loads : 32
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : spi/fastclk_enable_36, loads : 32
  Net : fastclk_enable_4, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : spi/fastclk_enable_36, loads : 32
  Net : spi/n566, loads : 31
  Net : spi/n397, loads : 31
  Net : spi/SSELr_1, loads : 10
  Net : spi/SCKr_1, loads : 5
  Net : spi/bitcnt_0, loads : 5
  Net : spi/bitcnt_1, loads : 5
  Net : spi/SCKr_2, loads : 4
  Net : fastclk_enable_4, loads : 4
  Net : spi/bitcnt_2, loads : 4
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets test_clk_c]              |  200.000 MHz|  146.135 MHz|    18 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets fastclk]                 |  200.000 MHz|  133.032 MHz|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets gps_pps_c]               |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 59.332  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.469  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
