

================================================================
== Vitis HLS Report for 'preProcessing'
================================================================
* Date:           Wed Jun  7 23:11:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  5.348 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220          |preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS          |        2|       11|  22.000 ns|  0.121 us|    2|   11|       no|
        |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229  |preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE  |        9|       10|  99.000 ns|  0.110 us|    9|   10|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA256_GENENERATE_MAIN  |        ?|        ?|    7 ~ 29|          -|          -|     ?|        no|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1152|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1042|    1782|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     185|    -|
|Register         |        -|     -|     215|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1257|    3119|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229  |preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE  |        0|   0|  524|  1527|    0|
    |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220          |preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS          |        0|   0|  518|   255|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                |                                                          |        0|   0| 1042|  1782|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |blk_num_fu_304_p2                |         +|   0|  0|   66|          59|          59|
    |ap_block_state5                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_155                 |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op102_write_state9  |       and|   0|  0|    2|           1|           1|
    |cmp116_fu_320_p2                 |      icmp|   0|  0|   13|           6|           5|
    |icmp_ln299_fu_290_p2             |      icmp|   0|  0|   13|           6|           5|
    |icmp_ln343_fu_315_p2             |      icmp|   0|  0|   13|           6|           1|
    |ap_block_state1                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state8                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state9                  |        or|   0|  0|    2|           1|           1|
    |or_ln365_1_fu_360_p2             |        or|   0|  0|  512|         512|          32|
    |or_ln365_fu_336_p2               |        or|   0|  0|  512|         512|          32|
    |select_ln299_fu_296_p3           |    select|   0|  0|    2|           1|           2|
    |select_ln375_fu_391_p3           |    select|   0|  0|    5|           1|           3|
    |rev_fu_374_p2                    |       xor|   0|  0|    2|           1|           2|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 1152|        1111|         148|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  54|         10|    1|         10|
    |ap_done              |   9|          2|    1|          2|
    |blk_strm_blk_n       |   9|          2|    1|          2|
    |blk_strm_din         |  26|          5|  512|       2560|
    |blk_strm_write       |  14|          3|    1|          3|
    |end_len_strm_blk_n   |   9|          2|    1|          2|
    |end_nblk_strm_blk_n  |   9|          2|    1|          2|
    |end_nblk_strm_din    |  14|          3|    1|          3|
    |len_strm_blk_n       |   9|          2|    1|          2|
    |msg_strm_read        |  14|          3|    1|          3|
    |nblk_strm_blk_n      |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 185|         38|  523|       2593|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   9|   0|    9|          0|
    |ap_done_reg                                                                       |   1|   0|    1|          0|
    |cmp116_reg_668                                                                    |   1|   0|    1|          0|
    |end_flag_3_reg_211                                                                |   1|   0|    1|          0|
    |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229_ap_start_reg  |   1|   0|    1|          0|
    |grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln343_reg_664                                                                |   1|   0|    1|          0|
    |left_reg_641                                                                      |   6|   0|    6|          0|
    |len_reg_634                                                                       |  64|   0|   64|          0|
    |rev_reg_673                                                                       |   1|   0|    1|          0|
    |select_ln375_reg_683                                                              |   4|   0|    4|          0|
    |start_once_reg                                                                    |   1|   0|    1|          0|
    |tmp_1_reg_688                                                                     |  32|   0|   32|          0|
    |trunc_ln299_reg_659                                                               |   2|   0|    2|          0|
    |trunc_ln375_1_reg_678                                                             |   3|   0|    3|          0|
    |trunc_ln485_reg_647                                                               |  29|   0|   29|          0|
    |trunc_ln_reg_654                                                                  |  58|   0|   58|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 215|   0|  215|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  preProcessing|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  preProcessing|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  preProcessing|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  preProcessing|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  preProcessing|  return value|
|msg_strm_dout                 |   in|   64|     ap_fifo|       msg_strm|       pointer|
|msg_strm_num_data_valid       |   in|   16|     ap_fifo|       msg_strm|       pointer|
|msg_strm_fifo_cap             |   in|   16|     ap_fifo|       msg_strm|       pointer|
|msg_strm_empty_n              |   in|    1|     ap_fifo|       msg_strm|       pointer|
|msg_strm_read                 |  out|    1|     ap_fifo|       msg_strm|       pointer|
|len_strm_dout                 |   in|   64|     ap_fifo|       len_strm|       pointer|
|len_strm_num_data_valid       |   in|    2|     ap_fifo|       len_strm|       pointer|
|len_strm_fifo_cap             |   in|    2|     ap_fifo|       len_strm|       pointer|
|len_strm_empty_n              |   in|    1|     ap_fifo|       len_strm|       pointer|
|len_strm_read                 |  out|    1|     ap_fifo|       len_strm|       pointer|
|end_len_strm_dout             |   in|    1|     ap_fifo|   end_len_strm|       pointer|
|end_len_strm_num_data_valid   |   in|    2|     ap_fifo|   end_len_strm|       pointer|
|end_len_strm_fifo_cap         |   in|    2|     ap_fifo|   end_len_strm|       pointer|
|end_len_strm_empty_n          |   in|    1|     ap_fifo|   end_len_strm|       pointer|
|end_len_strm_read             |  out|    1|     ap_fifo|   end_len_strm|       pointer|
|blk_strm_din                  |  out|  512|     ap_fifo|       blk_strm|       pointer|
|blk_strm_num_data_valid       |   in|   14|     ap_fifo|       blk_strm|       pointer|
|blk_strm_fifo_cap             |   in|   14|     ap_fifo|       blk_strm|       pointer|
|blk_strm_full_n               |   in|    1|     ap_fifo|       blk_strm|       pointer|
|blk_strm_write                |  out|    1|     ap_fifo|       blk_strm|       pointer|
|nblk_strm_din                 |  out|   64|     ap_fifo|      nblk_strm|       pointer|
|nblk_strm_num_data_valid      |   in|    6|     ap_fifo|      nblk_strm|       pointer|
|nblk_strm_fifo_cap            |   in|    6|     ap_fifo|      nblk_strm|       pointer|
|nblk_strm_full_n              |   in|    1|     ap_fifo|      nblk_strm|       pointer|
|nblk_strm_write               |  out|    1|     ap_fifo|      nblk_strm|       pointer|
|end_nblk_strm_din             |  out|    1|     ap_fifo|  end_nblk_strm|       pointer|
|end_nblk_strm_num_data_valid  |   in|    6|     ap_fifo|  end_nblk_strm|       pointer|
|end_nblk_strm_fifo_cap        |   in|    6|     ap_fifo|  end_nblk_strm|       pointer|
|end_nblk_strm_full_n          |   in|    1|     ap_fifo|  end_nblk_strm|       pointer|
|end_nblk_strm_write           |  out|    1|     ap_fifo|  end_nblk_strm|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_loc = alloca i64 1"   --->   Operation 10 'alloca' 'b_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_4_loc = alloca i64 1"   --->   Operation 11 'alloca' 'b_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_5_loc = alloca i64 1"   --->   Operation 12 'alloca' 'b_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_6_loc = alloca i64 1"   --->   Operation 13 'alloca' 'b_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_7_loc = alloca i64 1"   --->   Operation 14 'alloca' 'b_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_8_loc = alloca i64 1"   --->   Operation 15 'alloca' 'b_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_9_loc = alloca i64 1"   --->   Operation 16 'alloca' 'b_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_10_loc = alloca i64 1"   --->   Operation 17 'alloca' 'b_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_11_loc = alloca i64 1"   --->   Operation 18 'alloca' 'b_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_12_loc = alloca i64 1"   --->   Operation 19 'alloca' 'b_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b_13_loc = alloca i64 1"   --->   Operation 20 'alloca' 'b_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_14_loc = alloca i64 1"   --->   Operation 21 'alloca' 'b_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_15_loc = alloca i64 1"   --->   Operation 22 'alloca' 'b_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_16_loc = alloca i64 1"   --->   Operation 23 'alloca' 'b_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_17_loc = alloca i64 1"   --->   Operation 24 'alloca' 'b_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b_18_loc = alloca i64 1"   --->   Operation 25 'alloca' 'b_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %blk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %blk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_len_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %len_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msg_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.83ns)   --->   "%end_flag = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_len_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 35 'read' 'end_flag' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln292 = br void %for.cond" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 36 'br' 'br_ln292' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.34>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%end_flag_3 = phi i1 %end_flag, void %entry, i1 %end_flag_4, void %for.inc465"   --->   Operation 37 'phi' 'end_flag_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %end_flag_3, void %LOOP_SHA256_GEN_FULL_BLKS, void %for.end467" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 38 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.83ns)   --->   "%len = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %len_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294]   --->   Operation 39 'read' 'len' <Predicate = (!end_flag_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%left = trunc i64 %len" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294]   --->   Operation 40 'trunc' 'left' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln485 = trunc i64 %len" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:485]   --->   Operation 41 'trunc' 'trunc_ln485' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %len, i32 6, i32 63" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node blk_num)   --->   "%zext_ln299 = zext i58 %trunc_ln" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 43 'zext' 'zext_ln299' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln299 = trunc i64 %len" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 44 'trunc' 'trunc_ln299' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.78ns)   --->   "%icmp_ln299 = icmp_ugt  i6 %left, i6 55" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 45 'icmp' 'icmp_ln299' <Predicate = (!end_flag_3)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node blk_num)   --->   "%select_ln299 = select i1 %icmp_ln299, i59 2, i59 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 46 'select' 'select_ln299' <Predicate = (!end_flag_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.09ns) (out node of the LUT)   --->   "%blk_num = add i59 %select_ln299, i59 %zext_ln299" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 47 'add' 'blk_num' <Predicate = (!end_flag_3)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln299_1 = zext i59 %blk_num" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 48 'zext' 'zext_ln299_1' <Predicate = (!end_flag_3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.63ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %nblk_strm, i64 %zext_ln299_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:301]   --->   Operation 49 'write' 'write_ln301' <Predicate = (!end_flag_3)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 50 [1/1] (1.63ns)   --->   "%write_ln302 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm, i1 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:302]   --->   Operation 50 'write' 'write_ln302' <Predicate = (!end_flag_3)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 51 [1/1] (1.63ns)   --->   "%write_ln494 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm, i1 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:494]   --->   Operation 51 'write' 'write_ln494' <Predicate = (end_flag_3)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln496 = ret" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:496]   --->   Operation 52 'ret' 'ret_ln496' <Predicate = (end_flag_3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln299 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS, i58 %trunc_ln, i64 %msg_strm, i512 %blk_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 54 'call' 'call_ln299' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln299 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS, i58 %trunc_ln, i64 %msg_strm, i512 %blk_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:299]   --->   Operation 55 'call' 'call_ln299' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.83>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 56 'specloopname' 'specloopname_ln292' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_92 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.78ns)   --->   "%icmp_ln343 = icmp_eq  i6 %left, i6 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:343]   --->   Operation 58 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln343 = br i1 %icmp_ln343, void %LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE, void %for.inc90" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:343]   --->   Operation 59 'br' 'br_ln343' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.78ns)   --->   "%cmp116 = icmp_ult  i6 %left, i6 56" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294]   --->   Operation 60 'icmp' 'cmp116' <Predicate = (!icmp_ln343)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 61 'partselect' 'tmp_23' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i448, i29 %trunc_ln485, i3 0, i32 %tmp_23, i448 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 62 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln365 = or i512 %or_ln, i512 2147483648" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 63 'or' 'or_ln365' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %or_ln365, i32 32, i32 511" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 64 'partselect' 'tmp_24' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln365_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i480.i32, i480 %tmp_24, i32 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 65 'bitconcatenate' 'or_ln365_s' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln365_1 = or i512 %or_ln365_s, i512 2147483648" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 66 'or' 'or_ln365_1' <Predicate = (icmp_ln343)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.05ns)   --->   "%write_ln365 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln365_1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:365]   --->   Operation 67 'write' 'write_ln365' <Predicate = (icmp_ln343)> <Delay = 3.05> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4097> <FIFO>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln367 = br void %for.inc465" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:367]   --->   Operation 68 'br' 'br_ln367' <Predicate = (icmp_ln343)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.86>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %len, i32 2" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294]   --->   Operation 69 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.28ns)   --->   "%rev = xor i1 %tmp, i1 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:294]   --->   Operation 70 'xor' 'rev' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln375_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %len, i32 3, i32 5" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:375]   --->   Operation 71 'partselect' 'trunc_ln375_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.39ns)   --->   "%select_ln375 = select i1 %cmp116, i4 7, i4 8" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:375]   --->   Operation 72 'select' 'select_ln375' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_93 = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (1.46ns)   --->   "%call_ln375 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE, i4 %select_ln375, i64 %msg_strm, i3 %trunc_ln375_1, i2 %trunc_ln299, i1 %rev, i32 %b_18_loc, i32 %b_17_loc, i32 %b_16_loc, i32 %b_15_loc, i32 %b_14_loc, i32 %b_13_loc, i32 %b_12_loc, i32 %b_11_loc, i32 %b_10_loc, i32 %b_9_loc, i32 %b_8_loc, i32 %b_7_loc, i32 %b_6_loc, i32 %b_5_loc, i32 %b_4_loc, i32 %b_loc" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:375]   --->   Operation 74 'call' 'call_ln375' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.22>
ST_7 : Operation 75 [1/2] (1.22ns)   --->   "%call_ln375 = call void @preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE, i4 %select_ln375, i64 %msg_strm, i3 %trunc_ln375_1, i2 %trunc_ln299, i1 %rev, i32 %b_18_loc, i32 %b_17_loc, i32 %b_16_loc, i32 %b_15_loc, i32 %b_14_loc, i32 %b_13_loc, i32 %b_12_loc, i32 %b_11_loc, i32 %b_10_loc, i32 %b_9_loc, i32 %b_8_loc, i32 %b_7_loc, i32 %b_6_loc, i32 %b_5_loc, i32 %b_4_loc, i32 %b_loc" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:375]   --->   Operation 75 'call' 'call_ln375' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.05>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%b_18_loc_load = load i32 %b_18_loc"   --->   Operation 76 'load' 'b_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%b_17_loc_load = load i32 %b_17_loc"   --->   Operation 77 'load' 'b_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%b_16_loc_load = load i32 %b_16_loc"   --->   Operation 78 'load' 'b_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%b_15_loc_load = load i32 %b_15_loc"   --->   Operation 79 'load' 'b_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%b_14_loc_load = load i32 %b_14_loc"   --->   Operation 80 'load' 'b_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%b_13_loc_load = load i32 %b_13_loc"   --->   Operation 81 'load' 'b_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%b_12_loc_load = load i32 %b_12_loc"   --->   Operation 82 'load' 'b_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%b_11_loc_load = load i32 %b_11_loc"   --->   Operation 83 'load' 'b_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%b_10_loc_load = load i32 %b_10_loc"   --->   Operation 84 'load' 'b_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%b_9_loc_load = load i32 %b_9_loc"   --->   Operation 85 'load' 'b_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%b_8_loc_load = load i32 %b_8_loc"   --->   Operation 86 'load' 'b_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%b_7_loc_load = load i32 %b_7_loc"   --->   Operation 87 'load' 'b_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%b_6_loc_load = load i32 %b_6_loc"   --->   Operation 88 'load' 'b_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%b_5_loc_load = load i32 %b_5_loc"   --->   Operation 89 'load' 'b_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%b_4_loc_load = load i32 %b_4_loc"   --->   Operation 90 'load' 'b_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%b_loc_load = load i32 %b_loc"   --->   Operation 91 'load' 'b_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%empty_94 = wait i32 @_ssdm_op_Wait"   --->   Operation 92 'wait' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln460 = br i1 %cmp116, void %for.inc442, void %do.end425" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:460]   --->   Operation 93 'br' 'br_ln460' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln471_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %b_18_loc_load, i32 %b_17_loc_load, i32 %b_16_loc_load, i32 %b_15_loc_load, i32 %b_14_loc_load, i32 %b_13_loc_load, i32 %b_12_loc_load, i32 %b_11_loc_load, i32 %b_10_loc_load, i32 %b_9_loc_load, i32 %b_8_loc_load, i32 %b_7_loc_load, i32 %b_6_loc_load, i32 %b_5_loc_load, i32 %b_4_loc_load, i32 %b_loc_load" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:471]   --->   Operation 94 'bitconcatenate' 'or_ln471_s' <Predicate = (!cmp116)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (3.05ns)   --->   "%write_ln471 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln471_s" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:471]   --->   Operation 95 'write' 'write_ln471' <Predicate = (!cmp116)> <Delay = 3.05> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4097> <FIFO>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:489]   --->   Operation 96 'partselect' 'tmp_1' <Predicate = (!cmp116)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %len, i32 29, i32 60" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:467]   --->   Operation 97 'partselect' 'tmp_s' <Predicate = (cmp116)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln467_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i29 %trunc_ln485, i3 0, i32 %tmp_s, i32 %b_16_loc_load, i32 %b_15_loc_load, i32 %b_14_loc_load, i32 %b_13_loc_load, i32 %b_12_loc_load, i32 %b_11_loc_load, i32 %b_10_loc_load, i32 %b_9_loc_load, i32 %b_8_loc_load, i32 %b_7_loc_load, i32 %b_6_loc_load, i32 %b_5_loc_load, i32 %b_4_loc_load, i32 %b_loc_load" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:467]   --->   Operation 98 'bitconcatenate' 'or_ln467_s' <Predicate = (cmp116)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.05ns)   --->   "%write_ln467 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln467_s" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:467]   --->   Operation 99 'write' 'write_ln467' <Predicate = (cmp116)> <Delay = 3.05> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4097> <FIFO>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln469 = br void %if.end463" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:469]   --->   Operation 100 'br' 'br_ln469' <Predicate = (cmp116)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.05>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln489_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i29.i3.i32.i448, i29 %trunc_ln485, i3 0, i32 %tmp_1, i448 0" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:489]   --->   Operation 101 'bitconcatenate' 'or_ln489_s' <Predicate = (!icmp_ln343 & !cmp116)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (3.05ns)   --->   "%write_ln489 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %or_ln489_s" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:489]   --->   Operation 102 'write' 'write_ln489' <Predicate = (!icmp_ln343 & !cmp116)> <Delay = 3.05> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4097> <FIFO>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end463"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln343 & !cmp116)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc465"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.83ns)   --->   "%end_flag_4 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_len_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 105 'read' 'end_flag_4' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln292 = br void %for.cond" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:292]   --->   Operation 106 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ msg_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ end_len_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ blk_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ nblk_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ end_nblk_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_loc              (alloca        ) [ 0011111111]
b_4_loc            (alloca        ) [ 0011111111]
b_5_loc            (alloca        ) [ 0011111111]
b_6_loc            (alloca        ) [ 0011111111]
b_7_loc            (alloca        ) [ 0011111111]
b_8_loc            (alloca        ) [ 0011111111]
b_9_loc            (alloca        ) [ 0011111111]
b_10_loc           (alloca        ) [ 0011111111]
b_11_loc           (alloca        ) [ 0011111111]
b_12_loc           (alloca        ) [ 0011111111]
b_13_loc           (alloca        ) [ 0011111111]
b_14_loc           (alloca        ) [ 0011111111]
b_15_loc           (alloca        ) [ 0011111111]
b_16_loc           (alloca        ) [ 0011111111]
b_17_loc           (alloca        ) [ 0011111111]
b_18_loc           (alloca        ) [ 0011111111]
specmemcore_ln0    (specmemcore   ) [ 0000000000]
specmemcore_ln0    (specmemcore   ) [ 0000000000]
specmemcore_ln0    (specmemcore   ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
end_flag           (read          ) [ 0111111111]
br_ln292           (br            ) [ 0111111111]
end_flag_3         (phi           ) [ 0011111111]
br_ln292           (br            ) [ 0000000000]
len                (read          ) [ 0001111110]
left               (trunc         ) [ 0001110000]
trunc_ln485        (trunc         ) [ 0001111111]
trunc_ln           (partselect    ) [ 0001100000]
zext_ln299         (zext          ) [ 0000000000]
trunc_ln299        (trunc         ) [ 0001111100]
icmp_ln299         (icmp          ) [ 0000000000]
select_ln299       (select        ) [ 0000000000]
blk_num            (add           ) [ 0000000000]
zext_ln299_1       (zext          ) [ 0000000000]
write_ln301        (write         ) [ 0000000000]
write_ln302        (write         ) [ 0000000000]
write_ln494        (write         ) [ 0000000000]
ret_ln496          (ret           ) [ 0000000000]
empty              (wait          ) [ 0000000000]
call_ln299         (call          ) [ 0000000000]
specloopname_ln292 (specloopname  ) [ 0000000000]
empty_92           (wait          ) [ 0000000000]
icmp_ln343         (icmp          ) [ 0011111111]
br_ln343           (br            ) [ 0000000000]
cmp116             (icmp          ) [ 0000001111]
tmp_23             (partselect    ) [ 0000000000]
or_ln              (bitconcatenate) [ 0000000000]
or_ln365           (or            ) [ 0000000000]
tmp_24             (partselect    ) [ 0000000000]
or_ln365_s         (bitconcatenate) [ 0000000000]
or_ln365_1         (or            ) [ 0000000000]
write_ln365        (write         ) [ 0000000000]
br_ln367           (br            ) [ 0000000000]
tmp                (bitselect     ) [ 0000000000]
rev                (xor           ) [ 0000000100]
trunc_ln375_1      (partselect    ) [ 0000000100]
select_ln375       (select        ) [ 0000000100]
empty_93           (wait          ) [ 0000000000]
call_ln375         (call          ) [ 0000000000]
b_18_loc_load      (load          ) [ 0000000000]
b_17_loc_load      (load          ) [ 0000000000]
b_16_loc_load      (load          ) [ 0000000000]
b_15_loc_load      (load          ) [ 0000000000]
b_14_loc_load      (load          ) [ 0000000000]
b_13_loc_load      (load          ) [ 0000000000]
b_12_loc_load      (load          ) [ 0000000000]
b_11_loc_load      (load          ) [ 0000000000]
b_10_loc_load      (load          ) [ 0000000000]
b_9_loc_load       (load          ) [ 0000000000]
b_8_loc_load       (load          ) [ 0000000000]
b_7_loc_load       (load          ) [ 0000000000]
b_6_loc_load       (load          ) [ 0000000000]
b_5_loc_load       (load          ) [ 0000000000]
b_4_loc_load       (load          ) [ 0000000000]
b_loc_load         (load          ) [ 0000000000]
empty_94           (wait          ) [ 0000000000]
br_ln460           (br            ) [ 0000000000]
or_ln471_s         (bitconcatenate) [ 0000000000]
write_ln471        (write         ) [ 0000000000]
tmp_1              (partselect    ) [ 0011110001]
tmp_s              (partselect    ) [ 0000000000]
or_ln467_s         (bitconcatenate) [ 0000000000]
write_ln467        (write         ) [ 0000000000]
br_ln469           (br            ) [ 0000000000]
or_ln489_s         (bitconcatenate) [ 0000000000]
write_ln489        (write         ) [ 0000000000]
br_ln0             (br            ) [ 0000000000]
br_ln0             (br            ) [ 0000000000]
end_flag_4         (read          ) [ 0111111111]
br_ln292           (br            ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="msg_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="len_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="end_len_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_len_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="blk_strm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blk_strm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nblk_strm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nblk_strm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="end_nblk_strm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i29.i3.i32.i448"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i480.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i29.i3.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="b_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="b_4_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_4_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b_5_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_5_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="b_6_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_6_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="b_7_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_7_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="b_8_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_8_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="b_9_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_9_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="b_10_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_10_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="b_11_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_11_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="b_12_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_12_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="b_13_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_13_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="b_14_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_14_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="b_15_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_15_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="b_16_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_16_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="b_17_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_17_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="b_18_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_18_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="end_flag/1 end_flag_4/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="len_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln301_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="59" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln302/2 write_ln494/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="512" slack="0"/>
<pin id="207" dir="0" index="2" bw="512" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln365/5 write_ln471/8 write_ln467/8 write_ln489/9 "/>
</bind>
</comp>

<comp id="211" class="1005" name="end_flag_3_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="end_flag_3 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="end_flag_3_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_flag_3/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="58" slack="1"/>
<pin id="223" dir="0" index="2" bw="64" slack="0"/>
<pin id="224" dir="0" index="3" bw="512" slack="0"/>
<pin id="225" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln299/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="0" index="2" bw="64" slack="0"/>
<pin id="233" dir="0" index="3" bw="3" slack="0"/>
<pin id="234" dir="0" index="4" bw="2" slack="4"/>
<pin id="235" dir="0" index="5" bw="1" slack="0"/>
<pin id="236" dir="0" index="6" bw="32" slack="5"/>
<pin id="237" dir="0" index="7" bw="32" slack="5"/>
<pin id="238" dir="0" index="8" bw="32" slack="5"/>
<pin id="239" dir="0" index="9" bw="32" slack="5"/>
<pin id="240" dir="0" index="10" bw="32" slack="5"/>
<pin id="241" dir="0" index="11" bw="32" slack="5"/>
<pin id="242" dir="0" index="12" bw="32" slack="5"/>
<pin id="243" dir="0" index="13" bw="32" slack="5"/>
<pin id="244" dir="0" index="14" bw="32" slack="5"/>
<pin id="245" dir="0" index="15" bw="32" slack="5"/>
<pin id="246" dir="0" index="16" bw="32" slack="5"/>
<pin id="247" dir="0" index="17" bw="32" slack="5"/>
<pin id="248" dir="0" index="18" bw="32" slack="5"/>
<pin id="249" dir="0" index="19" bw="32" slack="5"/>
<pin id="250" dir="0" index="20" bw="32" slack="5"/>
<pin id="251" dir="0" index="21" bw="32" slack="5"/>
<pin id="252" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln375/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="3"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/5 tmp_1/8 tmp_s/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="left_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="left/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln485_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln485/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="58" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="0" index="3" bw="7" slack="0"/>
<pin id="277" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln299_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="58" slack="0"/>
<pin id="284" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln299/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln299_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln299/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln299_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln299_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="59" slack="0"/>
<pin id="299" dir="0" index="2" bw="59" slack="0"/>
<pin id="300" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln299/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="blk_num_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="58" slack="0"/>
<pin id="307" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="blk_num/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln299_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="59" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln299_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln343_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="3"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="cmp116_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="3"/>
<pin id="322" dir="0" index="1" bw="6" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp116/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_ln_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="512" slack="0"/>
<pin id="327" dir="0" index="1" bw="29" slack="3"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="0" index="3" bw="32" slack="0"/>
<pin id="330" dir="0" index="4" bw="1" slack="0"/>
<pin id="331" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_ln365_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="512" slack="0"/>
<pin id="338" dir="0" index="1" bw="512" slack="0"/>
<pin id="339" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln365/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_24_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="480" slack="0"/>
<pin id="344" dir="0" index="1" bw="512" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="0"/>
<pin id="346" dir="0" index="3" bw="10" slack="0"/>
<pin id="347" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="or_ln365_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="512" slack="0"/>
<pin id="354" dir="0" index="1" bw="480" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln365_s/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="or_ln365_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="512" slack="0"/>
<pin id="362" dir="0" index="1" bw="512" slack="0"/>
<pin id="363" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln365_1/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="4"/>
<pin id="370" dir="0" index="2" bw="3" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="rev_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln375_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="64" slack="4"/>
<pin id="384" dir="0" index="2" bw="3" slack="0"/>
<pin id="385" dir="0" index="3" bw="4" slack="0"/>
<pin id="386" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln375_1/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln375_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="0" index="2" bw="4" slack="0"/>
<pin id="395" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln375/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="b_18_loc_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="7"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_18_loc_load/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="b_17_loc_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="7"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_17_loc_load/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="b_16_loc_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="7"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_16_loc_load/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="b_15_loc_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="7"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_15_loc_load/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="b_14_loc_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="7"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_14_loc_load/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="b_13_loc_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="7"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_13_loc_load/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="b_12_loc_load_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="7"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_12_loc_load/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="b_11_loc_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="7"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_11_loc_load/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="b_10_loc_load_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="7"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_10_loc_load/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="b_9_loc_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="7"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_9_loc_load/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="b_8_loc_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="7"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_8_loc_load/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="b_7_loc_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="7"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_7_loc_load/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="b_6_loc_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="7"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_6_loc_load/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="b_5_loc_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="7"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_5_loc_load/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="b_4_loc_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="7"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_4_loc_load/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="b_loc_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="7"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_loc_load/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="or_ln471_s_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="512" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="0"/>
<pin id="451" dir="0" index="3" bw="32" slack="0"/>
<pin id="452" dir="0" index="4" bw="32" slack="0"/>
<pin id="453" dir="0" index="5" bw="32" slack="0"/>
<pin id="454" dir="0" index="6" bw="32" slack="0"/>
<pin id="455" dir="0" index="7" bw="32" slack="0"/>
<pin id="456" dir="0" index="8" bw="32" slack="0"/>
<pin id="457" dir="0" index="9" bw="32" slack="0"/>
<pin id="458" dir="0" index="10" bw="32" slack="0"/>
<pin id="459" dir="0" index="11" bw="32" slack="0"/>
<pin id="460" dir="0" index="12" bw="32" slack="0"/>
<pin id="461" dir="0" index="13" bw="32" slack="0"/>
<pin id="462" dir="0" index="14" bw="32" slack="0"/>
<pin id="463" dir="0" index="15" bw="32" slack="0"/>
<pin id="464" dir="0" index="16" bw="32" slack="0"/>
<pin id="465" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln471_s/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="or_ln467_s_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="512" slack="0"/>
<pin id="486" dir="0" index="1" bw="29" slack="6"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="0" index="3" bw="32" slack="0"/>
<pin id="489" dir="0" index="4" bw="32" slack="0"/>
<pin id="490" dir="0" index="5" bw="32" slack="0"/>
<pin id="491" dir="0" index="6" bw="32" slack="0"/>
<pin id="492" dir="0" index="7" bw="32" slack="0"/>
<pin id="493" dir="0" index="8" bw="32" slack="0"/>
<pin id="494" dir="0" index="9" bw="32" slack="0"/>
<pin id="495" dir="0" index="10" bw="32" slack="0"/>
<pin id="496" dir="0" index="11" bw="32" slack="0"/>
<pin id="497" dir="0" index="12" bw="32" slack="0"/>
<pin id="498" dir="0" index="13" bw="32" slack="0"/>
<pin id="499" dir="0" index="14" bw="32" slack="0"/>
<pin id="500" dir="0" index="15" bw="32" slack="0"/>
<pin id="501" dir="0" index="16" bw="32" slack="0"/>
<pin id="502" dir="0" index="17" bw="32" slack="0"/>
<pin id="503" dir="1" index="18" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln467_s/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="or_ln489_s_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="512" slack="0"/>
<pin id="524" dir="0" index="1" bw="29" slack="7"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="0" index="3" bw="32" slack="1"/>
<pin id="527" dir="0" index="4" bw="1" slack="0"/>
<pin id="528" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln489_s/9 "/>
</bind>
</comp>

<comp id="533" class="1005" name="b_loc_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="5"/>
<pin id="535" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_loc "/>
</bind>
</comp>

<comp id="539" class="1005" name="b_4_loc_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="5"/>
<pin id="541" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_4_loc "/>
</bind>
</comp>

<comp id="545" class="1005" name="b_5_loc_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="5"/>
<pin id="547" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_5_loc "/>
</bind>
</comp>

<comp id="551" class="1005" name="b_6_loc_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="5"/>
<pin id="553" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_6_loc "/>
</bind>
</comp>

<comp id="557" class="1005" name="b_7_loc_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="5"/>
<pin id="559" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_7_loc "/>
</bind>
</comp>

<comp id="563" class="1005" name="b_8_loc_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="5"/>
<pin id="565" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_8_loc "/>
</bind>
</comp>

<comp id="569" class="1005" name="b_9_loc_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="5"/>
<pin id="571" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_9_loc "/>
</bind>
</comp>

<comp id="575" class="1005" name="b_10_loc_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="5"/>
<pin id="577" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_10_loc "/>
</bind>
</comp>

<comp id="581" class="1005" name="b_11_loc_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="5"/>
<pin id="583" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_11_loc "/>
</bind>
</comp>

<comp id="587" class="1005" name="b_12_loc_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="5"/>
<pin id="589" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_12_loc "/>
</bind>
</comp>

<comp id="593" class="1005" name="b_13_loc_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="5"/>
<pin id="595" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_13_loc "/>
</bind>
</comp>

<comp id="599" class="1005" name="b_14_loc_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="5"/>
<pin id="601" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_14_loc "/>
</bind>
</comp>

<comp id="605" class="1005" name="b_15_loc_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="5"/>
<pin id="607" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_15_loc "/>
</bind>
</comp>

<comp id="611" class="1005" name="b_16_loc_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="5"/>
<pin id="613" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_16_loc "/>
</bind>
</comp>

<comp id="617" class="1005" name="b_17_loc_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="5"/>
<pin id="619" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_17_loc "/>
</bind>
</comp>

<comp id="623" class="1005" name="b_18_loc_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="5"/>
<pin id="625" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_18_loc "/>
</bind>
</comp>

<comp id="629" class="1005" name="end_flag_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="end_flag "/>
</bind>
</comp>

<comp id="634" class="1005" name="len_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="3"/>
<pin id="636" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="len "/>
</bind>
</comp>

<comp id="641" class="1005" name="left_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="3"/>
<pin id="643" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="647" class="1005" name="trunc_ln485_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="29" slack="3"/>
<pin id="649" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln485 "/>
</bind>
</comp>

<comp id="654" class="1005" name="trunc_ln_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="58" slack="1"/>
<pin id="656" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="659" class="1005" name="trunc_ln299_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="2" slack="4"/>
<pin id="661" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln299 "/>
</bind>
</comp>

<comp id="664" class="1005" name="icmp_ln343_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="4"/>
<pin id="666" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln343 "/>
</bind>
</comp>

<comp id="668" class="1005" name="cmp116_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp116 "/>
</bind>
</comp>

<comp id="673" class="1005" name="rev_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="678" class="1005" name="trunc_ln375_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="1"/>
<pin id="680" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln375_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="select_ln375_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="4" slack="1"/>
<pin id="685" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln375 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="end_flag_4_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="end_flag_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="209"><net_src comp="90" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="253"><net_src comp="106" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="261"><net_src comp="68" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="72" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="267"><net_src comp="182" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="182" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="182" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="285"><net_src comp="272" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="182" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="264" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="282" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="76" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="255" pin="4"/><net_sink comp="325" pin=3"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="325" pin=4"/></net>

<net id="340"><net_src comp="325" pin="5"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="82" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="336" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="84" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="86" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="357"><net_src comp="88" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="342" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="80" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="360" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="372"><net_src comp="92" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="94" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="374" pin="2"/><net_sink comp="229" pin=5"/></net>

<net id="387"><net_src comp="96" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="98" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="100" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="390"><net_src comp="381" pin="4"/><net_sink comp="229" pin=3"/></net>

<net id="396"><net_src comp="102" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="104" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="398"><net_src comp="391" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="466"><net_src comp="108" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="467"><net_src comp="399" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="468"><net_src comp="402" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="469"><net_src comp="405" pin="1"/><net_sink comp="447" pin=3"/></net>

<net id="470"><net_src comp="408" pin="1"/><net_sink comp="447" pin=4"/></net>

<net id="471"><net_src comp="411" pin="1"/><net_sink comp="447" pin=5"/></net>

<net id="472"><net_src comp="414" pin="1"/><net_sink comp="447" pin=6"/></net>

<net id="473"><net_src comp="417" pin="1"/><net_sink comp="447" pin=7"/></net>

<net id="474"><net_src comp="420" pin="1"/><net_sink comp="447" pin=8"/></net>

<net id="475"><net_src comp="423" pin="1"/><net_sink comp="447" pin=9"/></net>

<net id="476"><net_src comp="426" pin="1"/><net_sink comp="447" pin=10"/></net>

<net id="477"><net_src comp="429" pin="1"/><net_sink comp="447" pin=11"/></net>

<net id="478"><net_src comp="432" pin="1"/><net_sink comp="447" pin=12"/></net>

<net id="479"><net_src comp="435" pin="1"/><net_sink comp="447" pin=13"/></net>

<net id="480"><net_src comp="438" pin="1"/><net_sink comp="447" pin=14"/></net>

<net id="481"><net_src comp="441" pin="1"/><net_sink comp="447" pin=15"/></net>

<net id="482"><net_src comp="444" pin="1"/><net_sink comp="447" pin=16"/></net>

<net id="483"><net_src comp="447" pin="17"/><net_sink comp="204" pin=2"/></net>

<net id="504"><net_src comp="110" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="505"><net_src comp="76" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="506"><net_src comp="255" pin="4"/><net_sink comp="484" pin=3"/></net>

<net id="507"><net_src comp="405" pin="1"/><net_sink comp="484" pin=4"/></net>

<net id="508"><net_src comp="408" pin="1"/><net_sink comp="484" pin=5"/></net>

<net id="509"><net_src comp="411" pin="1"/><net_sink comp="484" pin=6"/></net>

<net id="510"><net_src comp="414" pin="1"/><net_sink comp="484" pin=7"/></net>

<net id="511"><net_src comp="417" pin="1"/><net_sink comp="484" pin=8"/></net>

<net id="512"><net_src comp="420" pin="1"/><net_sink comp="484" pin=9"/></net>

<net id="513"><net_src comp="423" pin="1"/><net_sink comp="484" pin=10"/></net>

<net id="514"><net_src comp="426" pin="1"/><net_sink comp="484" pin=11"/></net>

<net id="515"><net_src comp="429" pin="1"/><net_sink comp="484" pin=12"/></net>

<net id="516"><net_src comp="432" pin="1"/><net_sink comp="484" pin=13"/></net>

<net id="517"><net_src comp="435" pin="1"/><net_sink comp="484" pin=14"/></net>

<net id="518"><net_src comp="438" pin="1"/><net_sink comp="484" pin=15"/></net>

<net id="519"><net_src comp="441" pin="1"/><net_sink comp="484" pin=16"/></net>

<net id="520"><net_src comp="444" pin="1"/><net_sink comp="484" pin=17"/></net>

<net id="521"><net_src comp="484" pin="18"/><net_sink comp="204" pin=2"/></net>

<net id="529"><net_src comp="74" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="76" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="78" pin="0"/><net_sink comp="522" pin=4"/></net>

<net id="532"><net_src comp="522" pin="5"/><net_sink comp="204" pin=2"/></net>

<net id="536"><net_src comp="112" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="229" pin=21"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="542"><net_src comp="116" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="229" pin=20"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="548"><net_src comp="120" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="229" pin=19"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="554"><net_src comp="124" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="229" pin=18"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="560"><net_src comp="128" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="229" pin=17"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="566"><net_src comp="132" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="229" pin=16"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="572"><net_src comp="136" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="229" pin=15"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="578"><net_src comp="140" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="229" pin=14"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="584"><net_src comp="144" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="229" pin=13"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="590"><net_src comp="148" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="229" pin=12"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="596"><net_src comp="152" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="229" pin=11"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="602"><net_src comp="156" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="229" pin=10"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="608"><net_src comp="160" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="229" pin=9"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="614"><net_src comp="164" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="229" pin=8"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="620"><net_src comp="168" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="229" pin=7"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="626"><net_src comp="172" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="229" pin=6"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="632"><net_src comp="176" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="637"><net_src comp="182" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="644"><net_src comp="264" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="650"><net_src comp="268" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="657"><net_src comp="272" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="662"><net_src comp="286" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="667"><net_src comp="315" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="320" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="676"><net_src comp="374" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="229" pin=5"/></net>

<net id="681"><net_src comp="381" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="229" pin=3"/></net>

<net id="686"><net_src comp="391" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="691"><net_src comp="255" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="696"><net_src comp="176" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="214" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: msg_strm | {}
	Port: len_strm | {}
	Port: end_len_strm | {}
	Port: blk_strm | {3 4 5 8 9 }
	Port: nblk_strm | {2 }
	Port: end_nblk_strm | {2 }
 - Input state : 
	Port: preProcessing : msg_strm | {3 4 6 7 }
	Port: preProcessing : len_strm | {2 }
	Port: preProcessing : end_len_strm | {1 9 }
  - Chain level:
	State 1
	State 2
		br_ln292 : 1
		zext_ln299 : 1
		icmp_ln299 : 1
		select_ln299 : 2
		blk_num : 3
		zext_ln299_1 : 4
		write_ln301 : 5
	State 3
	State 4
	State 5
		br_ln343 : 1
		or_ln : 1
		or_ln365 : 2
		tmp_24 : 2
		or_ln365_s : 3
		or_ln365_1 : 4
		write_ln365 : 4
	State 6
		rev : 1
		call_ln375 : 1
	State 7
	State 8
		or_ln471_s : 1
		write_ln471 : 2
		or_ln467_s : 1
		write_ln467 : 2
	State 9
		write_ln489 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|
| Operation|                           Functional Unit                           |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|
|   call   |     grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220     |   564   |   130   |
|          | grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229 |   524   |   386   |
|----------|---------------------------------------------------------------------|---------|---------|
|    add   |                            blk_num_fu_304                           |    0    |    65   |
|----------|---------------------------------------------------------------------|---------|---------|
|  select  |                         select_ln299_fu_296                         |    0    |    58   |
|          |                         select_ln375_fu_391                         |    0    |    4    |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                          icmp_ln299_fu_290                          |    0    |    13   |
|   icmp   |                          icmp_ln343_fu_315                          |    0    |    13   |
|          |                            cmp116_fu_320                            |    0    |    13   |
|----------|---------------------------------------------------------------------|---------|---------|
|    xor   |                              rev_fu_374                             |    0    |    2    |
|----------|---------------------------------------------------------------------|---------|---------|
|   read   |                           grp_read_fu_176                           |    0    |    0    |
|          |                           len_read_fu_182                           |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                       write_ln301_write_fu_188                      |    0    |    0    |
|   write  |                           grp_write_fu_195                          |    0    |    0    |
|          |                           grp_write_fu_204                          |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                              grp_fu_255                             |    0    |    0    |
|partselect|                           trunc_ln_fu_272                           |    0    |    0    |
|          |                            tmp_24_fu_342                            |    0    |    0    |
|          |                         trunc_ln375_1_fu_381                        |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                             left_fu_264                             |    0    |    0    |
|   trunc  |                          trunc_ln485_fu_268                         |    0    |    0    |
|          |                          trunc_ln299_fu_286                         |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|   zext   |                          zext_ln299_fu_282                          |    0    |    0    |
|          |                         zext_ln299_1_fu_310                         |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                             or_ln_fu_325                            |    0    |    0    |
|          |                          or_ln365_s_fu_352                          |    0    |    0    |
|bitconcatenate|                          or_ln471_s_fu_447                          |    0    |    0    |
|          |                          or_ln467_s_fu_484                          |    0    |    0    |
|          |                          or_ln489_s_fu_522                          |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|    or    |                           or_ln365_fu_336                           |    0    |    0    |
|          |                          or_ln365_1_fu_360                          |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
| bitselect|                              tmp_fu_367                             |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|   Total  |                                                                     |   1088  |   684   |
|----------|---------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   b_10_loc_reg_575  |   32   |
|   b_11_loc_reg_581  |   32   |
|   b_12_loc_reg_587  |   32   |
|   b_13_loc_reg_593  |   32   |
|   b_14_loc_reg_599  |   32   |
|   b_15_loc_reg_605  |   32   |
|   b_16_loc_reg_611  |   32   |
|   b_17_loc_reg_617  |   32   |
|   b_18_loc_reg_623  |   32   |
|   b_4_loc_reg_539   |   32   |
|   b_5_loc_reg_545   |   32   |
|   b_6_loc_reg_551   |   32   |
|   b_7_loc_reg_557   |   32   |
|   b_8_loc_reg_563   |   32   |
|   b_9_loc_reg_569   |   32   |
|    b_loc_reg_533    |   32   |
|    cmp116_reg_668   |    1   |
|  end_flag_3_reg_211 |    1   |
|  end_flag_4_reg_693 |    1   |
|   end_flag_reg_629  |    1   |
|  icmp_ln343_reg_664 |    1   |
|     left_reg_641    |    6   |
|     len_reg_634     |   64   |
|     rev_reg_673     |    1   |
| select_ln375_reg_683|    4   |
|    tmp_1_reg_688    |   32   |
| trunc_ln299_reg_659 |    2   |
|trunc_ln375_1_reg_678|    3   |
| trunc_ln485_reg_647 |   29   |
|   trunc_ln_reg_654  |   58   |
+---------------------+--------+
|        Total        |   716  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 Comp                                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                           grp_write_fu_195                          |  p2  |   2  |   1  |    2   |
|                           grp_write_fu_204                          |  p2  |   4  |  512 |  2048  ||    20   |
| grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229 |  p1  |   2  |   4  |    8   ||    9    |
| grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229 |  p3  |   2  |   3  |    6   ||    9    |
| grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229 |  p5  |   2  |   1  |    2   ||    9    |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Total                                |      |      |      |  2066  ||  2.233  ||    47   |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1088  |   684  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   47   |
|  Register |    -   |   716  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  1804  |   731  |
+-----------+--------+--------+--------+
