{"Source Block": ["verilog-ethernet/rtl/axis_mux_4.v@184:210@HdlStmProcess", "    output_axis_tvalid_int = current_input_tvalid & current_input_tready & frame_reg;\n    output_axis_tlast_int = current_input_tlast;\n    output_axis_tuser_int = current_input_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_0_axis_tready_reg <= 0;\n        input_1_axis_tready_reg <= 0;\n        input_2_axis_tready_reg <= 0;\n        input_3_axis_tready_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_0_axis_tready_reg <= input_0_axis_tready_next;\n        input_1_axis_tready_reg <= input_1_axis_tready_next;\n        input_2_axis_tready_reg <= input_2_axis_tready_next;\n        input_3_axis_tready_reg <= input_3_axis_tready_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_frame_join_4.v@289:326", "            end \n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n        port_sel_reg <= 0;\n        input_0_axis_tready_reg <= 0;\n        input_1_axis_tready_reg <= 0;\n        input_2_axis_tready_reg <= 0;\n        input_3_axis_tready_reg <= 0;\n        output_tuser_reg <= 0;\n        busy_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        port_sel_reg <= port_sel_next;\n\n        input_0_axis_tready_reg <= input_0_axis_tready_next;\n        input_1_axis_tready_reg <= input_1_axis_tready_next;\n        input_2_axis_tready_reg <= input_2_axis_tready_next;\n        input_3_axis_tready_reg <= input_3_axis_tready_next;\n\n        output_tuser_reg <= output_tuser_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n    end\nend\n\n// output datapath logic\nreg [7:0] output_axis_tdata_reg = 0;\nreg       output_axis_tvalid_reg = 0;\nreg       output_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@197:223", "    output_axis_tvalid_int = current_input_tvalid & current_input_tready & frame_reg;\n    output_axis_tlast_int = current_input_tlast;\n    output_axis_tuser_int = current_input_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_0_axis_tready_reg <= 0;\n        input_1_axis_tready_reg <= 0;\n        input_2_axis_tready_reg <= 0;\n        input_3_axis_tready_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_0_axis_tready_reg <= input_0_axis_tready_next;\n        input_1_axis_tready_reg <= input_1_axis_tready_next;\n        input_2_axis_tready_reg <= input_2_axis_tready_next;\n        input_3_axis_tready_reg <= input_3_axis_tready_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\n"]], "Diff Content": {"Delete": [[191, "        select_reg <= 0;\n"], [192, "        frame_reg <= 0;\n"], [193, "        input_0_axis_tready_reg <= 0;\n"], [194, "        input_1_axis_tready_reg <= 0;\n"], [195, "        input_2_axis_tready_reg <= 0;\n"], [196, "        input_3_axis_tready_reg <= 0;\n"]], "Add": [[196, "        select_reg <= 2'd0;\n"], [196, "        frame_reg <= 1'b0;\n"], [196, "        input_0_axis_tready_reg <= 1'b0;\n"], [196, "        input_1_axis_tready_reg <= 1'b0;\n"], [196, "        input_2_axis_tready_reg <= 1'b0;\n"], [196, "        input_3_axis_tready_reg <= 1'b0;\n"]]}}