Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul  8 01:50:55 2022
| Host         : Thuong-Nguyen-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  197         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (197)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (522)
5. checking no_input_delay (5)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (197)
--------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (522)
--------------------------------------------------
 There are 522 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  551          inf        0.000                      0                  551           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           551 Endpoints
Min Delay           551 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.645ns  (logic 4.833ns (35.418%)  route 8.812ns (64.582%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  vcnt_reg[7]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.808     1.264    data1[27]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.150     1.414 f  VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.808     2.222    vga/VGA_R[0]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.326     2.548 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.204     3.753    vga/VGA_R_OBUF[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.152     3.905 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.992     9.896    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.749    13.645 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.645    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.367ns  (logic 4.838ns (36.191%)  route 8.529ns (63.809%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  vcnt_reg[7]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.808     1.264    data1[27]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.150     1.414 f  VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.808     2.222    vga/VGA_R[0]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.326     2.548 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.204     3.753    vga/VGA_R_OBUF[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.152     3.905 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.709     9.613    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.754    13.367 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.367    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.333ns  (logic 4.594ns (34.457%)  route 8.739ns (65.543%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  vcnt_reg[7]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.808     1.264    data1[27]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.150     1.414 f  VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.808     2.222    vga/VGA_R[0]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.326     2.548 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.204     3.753    vga/VGA_R_OBUF[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I2_O)        0.124     3.877 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.918     9.795    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    13.333 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.333    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.215ns  (logic 4.837ns (36.603%)  route 8.378ns (63.397%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  vcnt_reg[7]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.808     1.264    data1[27]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.150     1.414 f  VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.808     2.222    vga/VGA_R[0]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.326     2.548 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.204     3.753    vga/VGA_R_OBUF[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.152     3.905 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.558     9.462    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.753    13.215 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.215    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.058ns  (logic 4.602ns (35.245%)  route 8.456ns (64.755%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  vcnt_reg[7]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.808     1.264    data1[27]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.150     1.414 f  VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.808     2.222    vga/VGA_R[0]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.326     2.548 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.204     3.753    vga/VGA_R_OBUF[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I2_O)        0.124     3.877 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.635     9.512    VGA_G_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    13.058 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.058    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.905ns  (logic 4.601ns (35.650%)  route 8.304ns (64.350%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  vcnt_reg[7]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.808     1.264    data1[27]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.150     1.414 f  VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.808     2.222    vga/VGA_R[0]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.326     2.548 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.204     3.753    vga/VGA_R_OBUF[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I2_O)        0.124     3.877 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.484     9.360    VGA_G_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    12.905 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.905    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.894ns  (logic 4.809ns (37.299%)  route 8.085ns (62.701%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  vcnt_reg[7]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.808     1.264    data1[27]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.150     1.414 f  VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.808     2.222    vga/VGA_R[0]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.326     2.548 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.204     3.753    vga/VGA_R_OBUF[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.152     3.905 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.264     9.169    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.725    12.894 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.894    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.755ns  (logic 4.602ns (36.082%)  route 8.153ns (63.918%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  vcnt_reg[7]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.808     1.264    data1[27]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.150     1.414 f  VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.808     2.222    vga/VGA_R[0]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.326     2.548 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.204     3.753    vga/VGA_R_OBUF[0]
    SLICE_X7Y96          LUT3 (Prop_lut3_I2_O)        0.124     3.877 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.332     9.209    VGA_G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    12.755 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.755    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.905ns  (logic 4.467ns (37.523%)  route 7.438ns (62.477%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  vcnt_reg[7]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.808     1.264    data1[27]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.150     1.414 r  VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.808     2.222    vga/VGA_R[0]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.326     2.548 r  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           5.822     8.370    VGA_R_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    11.905 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.905    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.727ns  (logic 5.355ns (45.666%)  route 6.372ns (54.334%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=212, routed)         2.549     4.026    seg7Controller/SW_IBUF[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.152     4.178 r  seg7Controller/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.823     8.001    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    11.727 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.727    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnUpDebounce/pb0db_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnUp_db_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  btnUpDebounce/pb0db_reg/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnUpDebounce/pb0db_reg/Q
                         net (fo=8, routed)           0.165     0.306    btnUp_bd
    SLICE_X1Y96          FDCE                                         r  btnUp_db_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnLeft_db_prev_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hcnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  btnLeft_db_prev_reg/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  btnLeft_db_prev_reg/Q
                         net (fo=6, routed)           0.131     0.272    btnLeftDebounce/btnLeft_db_prev
    SLICE_X4Y91          LUT6 (Prop_lut6_I3_O)        0.045     0.317 r  btnLeftDebounce/hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.317    btnLeftDebounce_n_2
    SLICE_X4Y91          FDCE                                         r  hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnLeft_db_prev_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            hcnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  btnLeft_db_prev_reg/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  btnLeft_db_prev_reg/Q
                         net (fo=6, routed)           0.132     0.273    btnLeftDebounce/btnLeft_db_prev
    SLICE_X4Y91          LUT6 (Prop_lut6_I2_O)        0.045     0.318 r  btnLeftDebounce/hcnt[7]_i_2/O
                         net (fo=1, routed)           0.000     0.318    btnLeftDebounce_n_1
    SLICE_X4Y91          FDCE                                         r  hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7Controller/cntr3bit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7Controller/cntr3bit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.227ns (69.967%)  route 0.097ns (30.033%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE                         0.000     0.000 r  seg7Controller/cntr3bit_reg[1]/C
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  seg7Controller/cntr3bit_reg[1]/Q
                         net (fo=14, routed)          0.097     0.225    seg7Controller/sel0[1]
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.099     0.324 r  seg7Controller/cntr3bit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.324    seg7Controller/cntr3bit[2]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  seg7Controller/cntr3bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vcnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  vcnt_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  vcnt_reg[0]/Q
                         net (fo=10, routed)          0.145     0.286    btnUpDebounce/Q[0]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.045     0.331 r  btnUpDebounce/vcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.331    btnUpDebounce_n_8
    SLICE_X1Y95          FDCE                                         r  vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vcnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  vcnt_reg[6]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vcnt_reg[6]/Q
                         net (fo=7, routed)           0.145     0.286    btnUpDebounce/Q[6]
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.045     0.331 r  btnUpDebounce/vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.331    btnUpDebounce_n_2
    SLICE_X3Y94          FDCE                                         r  vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vcnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.944%)  route 0.146ns (44.056%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  vcnt_reg[0]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vcnt_reg[0]/Q
                         net (fo=10, routed)          0.146     0.287    btnUpDebounce/Q[0]
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.045     0.332 r  btnUpDebounce/vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.332    btnUpDebounce_n_5
    SLICE_X1Y95          FDCE                                         r  vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vertical_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vertical_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.355%)  route 0.156ns (45.645%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE                         0.000     0.000 r  vga/vertical_counter_reg[0]/C
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/vertical_counter_reg[0]/Q
                         net (fo=8, routed)           0.156     0.297    vga/vertical_counter_reg_n_0_[0]
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.045     0.342 r  vga/vertical_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.342    vga/vertical_counter[5]
    SLICE_X4Y94          FDCE                                         r  vga/vertical_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/horizontal_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/horizontal_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.097%)  route 0.158ns (45.903%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE                         0.000     0.000 r  vga/horizontal_counter_reg[7]/C
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/horizontal_counter_reg[7]/Q
                         net (fo=7, routed)           0.158     0.299    vga/p_0_in0_in[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  vga/horizontal_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.344    vga/horizontal_counter[8]
    SLICE_X5Y92          FDCE                                         r  vga/horizontal_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnDownDebounce/pb0db_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnDown_db_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.189%)  route 0.210ns (59.811%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  btnDownDebounce/pb0db_reg/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDownDebounce/pb0db_reg/Q
                         net (fo=3, routed)           0.210     0.351    btnDown_bd
    SLICE_X5Y95          FDCE                                         r  btnDown_db_prev_reg/D
  -------------------------------------------------------------------    -------------------





