#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 18 08:12:33 2023
# Process ID: 6204
# Current directory: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7496 C:\cygwin\home\alexandre\plasma\vhdl\plasma_hw\plasma_hw.xpr
# Log file: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/vivado.log
# Journal file: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1089.051 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 18 08:21:33 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 18 08:21:33 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 1089.051 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2514.555 ; gain = 1425.504
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 18 08:29:49 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 18 08:29:49 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2832.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 3524.324 ; gain = 0.000
open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3524.324 ; gain = 974.711
INFO: [Common 17-344] 'open_run' was cancelled
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183B31B1BA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183B31B1BA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 18 08:45:12 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 18 08:45:12 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 18 08:55:25 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 18 08:55:25 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 18 09:12:28 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 18 09:12:28 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 18 09:19:49 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 18 09:19:49 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183B31B1BA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 18 09:25:14 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 18 09:25:14 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices -disable_eos_check [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 18 09:34:50 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 18 09:34:50 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 18 09:43:00 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 18 09:43:00 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM_PROGRAM
set_property -dict [list CONFIG.Component_Name {RAM_PROGRAM} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips RAM_PROGRAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'RAM_PROGRAM' to 'RAM_PROGRAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/RAM_PROGRAM/RAM_PROGRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_PROGRAM'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/RAM_PROGRAM/RAM_PROGRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_PROGRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM_PROGRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM_PROGRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM_PROGRAM'...
catch { config_ip_cache -export [get_ips -all RAM_PROGRAM] }
export_ip_user_files -of_objects [get_files c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/RAM_PROGRAM/RAM_PROGRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/RAM_PROGRAM/RAM_PROGRAM.xci]
launch_runs RAM_PROGRAM_synth_1 -jobs 8
[Tue Apr 18 09:54:44 2023] Launched RAM_PROGRAM_synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/RAM_PROGRAM_synth_1/runme.log
export_simulation -of_objects [get_files c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/RAM_PROGRAM/RAM_PROGRAM.xci] -directory C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.ip_user_files/sim_scripts -ip_user_files_dir C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.ip_user_files -ipstatic_source_dir C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.cache/compile_simlib/modelsim} {questa=C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.cache/compile_simlib/questa} {riviera=C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.cache/compile_simlib/riviera} {activehdl=C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  c:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 18 10:08:06 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 18 10:08:06 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/plasma_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B31B1BA
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 11:07:25 2023...
