Item(by='ekiwi', descendants=None, kids=None, score=None, time=1607475320, title=None, item_type='comment', url=None, parent=25351754, text='I think in general Chisel has more people working on it. However, most people using Chisel are targeting ASICs, thus Spinal HDL wins when it comes to supporting features that are important to FPGAs. Chisel also hasn&#x27;t anything close to the awesome VexRiscV core which was developed for FPGAs.\nThe most developed cores written in Chisel are much bigger and more complex as they target ASICs.\nSee the chipyard repository which tries to lower the learning curve a little bit : <a href="https:&#x2F;&#x2F;github.com&#x2F;ucb-bar&#x2F;chipyard&#x2F;" rel="nofollow">https:&#x2F;&#x2F;github.com&#x2F;ucb-bar&#x2F;chipyard&#x2F;</a>')