#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jun  5 11:22:48 2025
# Process ID         : 16508
# Current directory  : C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent16812 C:\Users\satyam\Desktop\Enhanced_single_cycle_risc-v_processor\Enhanced_single_cycle_risc-v_processor.xpr
# Log file           : C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor/vivado.log
# Journal file       : C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor\vivado.jou
# Running On         : LAPTOP-G48CMOUF
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i5-9300H CPU @ 2.40GHz
# CPU Frequency      : 2400 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8419 MB
# Swap memory        : 5368 MB
# Total Virtual      : 13787 MB
# Available Virtual  : 4540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor/Enhanced_single_cycle_risc-v_processor.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor/Enhanced_single_cycle_risc-v_processor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/satyam/Desktop/Sanchay/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1161.676 ; gain = 44.195
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor/Enhanced_single_cycle_risc-v_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/satyam/Desktop/Sanchay/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor/Enhanced_single_cycle_risc-v_processor.sim/sim_1/behav/xsim/program.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor/Enhanced_single_cycle_risc-v_processor.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor/Enhanced_single_cycle_risc-v_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor/Enhanced_single_cycle_risc-v_processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/satyam/Desktop/Sanchay/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'PC' is not declared under prefix 'a1' [C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor/Enhanced_single_cycle_risc-v_processor.srcs/sim_1/new/CPU_tb.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor/Enhanced_single_cycle_risc-v_processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/satyam/Desktop/Enhanced_single_cycle_risc-v_processor/Enhanced_single_cycle_risc-v_processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.398 ; gain = 6.410
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  5 11:23:25 2025...
