# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv failed with 4 errors.
# Compile of avalon_mm_master_tb.sv failed with 4 errors.
# Compile of memory.v was successful.
# Compile of rom.v was successful.
# 5 compiles, 2 failed with 8 errors.
# Compile of avalon_mm_master.sv failed with 4 errors.
# Compile of avalon_mm_master_tb.sv failed with 4 errors.
# 2 compiles, 2 failed with 8 errors.
# Compile of avalon_mm_master.sv failed with 3 errors.
# Compile of avalon_mm_master_tb.sv failed with 4 errors.
# 2 compiles, 2 failed with 7 errors.
# Compile of avalon_mm_master.sv failed with 3 errors.
# Compile of avalon_mm_master_tb.sv failed with 4 errors.
# 2 compiles, 2 failed with 7 errors.
# Compile of avalon_mm_master.sv failed with 1 errors.
# Compile of avalon_mm_master_tb.sv failed with 4 errors.
# 2 compiles, 2 failed with 5 errors.
# Compile of avalon_mm_master.sv failed with 16 errors.
# Compile of avalon_mm_master_tb.sv failed with 4 errors.
# 2 compiles, 2 failed with 20 errors.
# Compile of avalon_mm_master.sv failed with 6 errors.
# Compile of avalon_mm_master_tb.sv failed with 4 errors.
# 2 compiles, 2 failed with 10 errors.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of avalon_mm_master_tb.sv failed with 3 errors.
# Compile of avalon_mm_master_tb.sv failed with 3 errors.
# Compile of avalon_mm_master_tb.sv failed with 3 errors.
# Compile of matmul.sv was successful with warnings.
# 2 compiles, 1 failed with 3 errors.
# Compile of avalon_mm_master_tb.sv failed with 3 errors.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of rom.v was successful.
# Compile of matmul.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 16:20:04 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
run -all
# PRINTING A MATRIX
# 3a  f1  0c  9d  b7  22  e8  5f84  16  cd  73  2b  a9  01  de6c  90  4e  11  fa  38  d2  07b0  2d  a4  8c  59  e1  33  7a1f  c6  75  0a  d9  44  be  28e7  53  19  62  0f  ac  91  d427  8b  f8  3c  60  15  da  4b9a  05  c1  ee  34  7d  82  6fPRINTING B VECTOR
# 3a
# f1
# 0c
# 9d
# b7
# 22
# e8
# 5f
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(62)
#    Time: 20 ps  Iteration: 1  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 62
quit -sim
# End time: 16:21:05 on Feb 03,2026, Elapsed time: 0:01:01
# Errors: 0, Warnings: 18
# Compile of avalon_mm_master_tb.sv was successful.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 16:21:23 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
run -all
# PRINTING A MATRIX
# 3a  f1  0c  9d  b7  22  e8  5f
# 84  16  cd  73  2b  a9  01  de
# 6c  90  4e  11  fa  38  d2  07
# b0  2d  a4  8c  59  e1  33  7a
# 1f  c6  75  0a  d9  44  be  28
# e7  53  19  62  0f  ac  91  d4
# 27  8b  f8  3c  60  15  da  4b
# 9a  05  c1  ee  34  7d  82  6f
# PRINTING B VECTOR
# 3a
# f1
# 0c
# 9d
# b7
# 22
# e8
# 5f
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(62)
#    Time: 20 ps  Iteration: 1  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 62
quit -sim
# End time: 16:22:12 on Feb 03,2026, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv failed with 1 errors.
# Compile of memory.v was successful.
# Compile of rom.v was successful.
# Compile of matmul.sv was successful with warnings.
# 8 compiles, 1 failed with 1 error.
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of rom.v was successful.
# Compile of matmul.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of rom.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv failed with 1 errors.
# 9 compiles, 1 failed with 1 error.
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of rom.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv failed with 1 errors.
# 9 compiles, 1 failed with 1 error.
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of rom.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# 9 compiles, 0 failed with no errors.
# Load canceled
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of rom.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 10 compiles, 0 failed with no errors.
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 16:49:04 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# ** Error: (vsim-3033) Instantiation of 'memory' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /avalon_mm_master_tb/iTB File: C:/Users/avery/ece554/minilabs/minilab1b/avalon_master_slave_top.sv Line: 35
#         Searched libraries:
#             C:/Users/avery/ece554/minilabs/minilab1b/work
# Error loading design
# End time: 16:49:04 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 12
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 16:49:49 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# ** Error: (vsim-3033) Instantiation of 'memory_wrapper' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /avalon_mm_master_tb/iTB File: C:/Users/avery/ece554/minilabs/minilab1b/avalon_master_slave_top.sv Line: 35
#         Searched libraries:
#             C:/Users/avery/ece554/minilabs/minilab1b/work
# Error loading design
# End time: 16:49:49 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 16:50:17 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/avery/ece554/minilabs/minilab1b/hardcoded_rom.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /avalon_mm_master_tb/iTB/top_slave/memory File: C:/Users/avery/ece554/minilabs/minilab1b/memory.v Line: 25
run -all
quit -sim
# End time: 16:57:27 on Feb 03,2026, Elapsed time: 0:07:10
# Errors: 0, Warnings: 3
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 16:57:45 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
run -all
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/state
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/read
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/address
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/cap
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/cnt
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_slave/state
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 17:01:55 on Feb 03,2026, Elapsed time: 0:04:10
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 17:02:08 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
run -all
# PRINTING A MATRIX
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/state
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/rst_n \
sim:/avalon_mm_master_tb/iTB/top_master/waitrequest
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/address
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/clk
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/read
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/readdatavalid
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/cnt
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/cap
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PRINTING A MATRIX
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/readdata
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PRINTING A MATRIX
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/a_matrix
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PRINTING A MATRIX
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# 00  00  00  00  00  00  00  00
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/avery/ece554/minilabs/minilab1b/wave_memory.do
quit -sim
# End time: 17:11:20 on Feb 03,2026, Elapsed time: 0:09:12
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 17:11:41 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
run -all
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
do C:/Users/avery/ece554/minilabs/minilab1b/wave_memory.do
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
quit -sim
# End time: 17:13:45 on Feb 03,2026, Elapsed time: 0:02:04
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 17:13:55 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
do C:/Users/avery/ece554/minilabs/minilab1b/wave_memory.do
run -all
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# PRINTING B VECTOR
# 88
# 87
# 86
# 85
# 84
# 83
# 82
# 81
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1335 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
quit -sim
# End time: 17:24:34 on Feb 03,2026, Elapsed time: 0:10:39
# Errors: 0, Warnings: 2
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv failed with 2 errors.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 17:25:05 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 17:25:58 on Feb 03,2026, Elapsed time: 0:00:53
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 17:26:12 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
run -all
# Break key hit
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 45
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 17:27:09 on Feb 03,2026, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 17:28:19 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
run -all
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/b_vector
do C:/Users/avery/ece554/minilabs/minilab1b/wave_memory.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/a_matrix
do C:/Users/avery/ece554/minilabs/minilab1b/wave_memory.do
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_slave/state
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/avery/ece554/minilabs/minilab1b/wave_memory.do
quit -sim
# End time: 17:31:55 on Feb 03,2026, Elapsed time: 0:03:36
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 17:32:04 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
run -all
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/j
do C:/Users/avery/ece554/minilabs/minilab1b/wave_memory.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
quit -sim
# End time: 17:34:20 on Feb 03,2026, Elapsed time: 0:02:16
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 17:34:32 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
run -all
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/clk
do C:/Users/avery/ece554/minilabs/minilab1b/wave_memory.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1075 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
quit -sim
# End time: 17:36:43 on Feb 03,2026, Elapsed time: 0:02:11
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 17:36:55 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
run -all
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# 78  77  76  75  74  73  72  71
# PRINTING B VECTOR
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# 00
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1215 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
quit -sim
# End time: 17:37:55 on Feb 03,2026, Elapsed time: 0:01:00
# Errors: 0, Warnings: 2
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.avalon_mm_master_tb
# vsim -gui work.avalon_mm_master_tb 
# Start time: 17:38:10 on Feb 03,2026
# Loading sv_std.std
# Loading work.avalon_mm_master_tb
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
run -all
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# 78  77  76  75  74  73  72  71
# PRINTING B VECTOR
# 88
# 87
# 86
# 85
# 84
# 83
# 82
# 81
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1365 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/a_matrix
do C:/Users/avery/ece554/minilabs/minilab1b/wave_memory.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# 78  77  76  75  74  73  72  71
# PRINTING B VECTOR
# 88
# 87
# 86
# 85
# 84
# 83
# 82
# 81
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1365 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
add wave -position insertpoint  \
sim:/avalon_mm_master_tb/iTB/top_master/b_vector
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PRINTING A MATRIX
# 08  07  06  05  04  03  02  01
# 18  17  16  15  14  13  12  11
# 28  27  26  25  24  23  22  21
# 38  37  36  35  34  33  32  31
# 48  47  46  45  44  43  42  41
# 58  57  56  55  54  53  52  51
# 68  67  66  65  64  63  62  61
# 78  77  76  75  74  73  72  71
# PRINTING B VECTOR
# 88
# 87
# 86
# 85
# 84
# 83
# 82
# 81
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv(40)
#    Time: 1365 ps  Iteration: 3  Instance: /avalon_mm_master_tb
# Break in Module avalon_mm_master_tb at C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master_tb.sv line 40
quit -sim
# End time: 18:09:37 on Feb 03,2026, Elapsed time: 0:31:27
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
# Load canceled
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.mult_mem_top_tb
# vsim -gui work.mult_mem_top_tb 
# Start time: 18:13:49 on Feb 03,2026
# Loading sv_std.std
# Loading work.mult_mem_top_tb
# Loading work.mult_mem_top
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
# ** Error: (vsim-3043) Unresolved reference to 'matmul'.
#    Time: 0 ps  Iteration: 0  Instance: /mult_mem_top_tb File: C:/Users/avery/ece554/minilabs/minilab1b/mult_mem_top_tb.sv Line: 25
# Error loading design
# End time: 18:13:49 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.mult_mem_top_tb
# vsim -gui work.mult_mem_top_tb 
# Start time: 18:14:50 on Feb 03,2026
# Loading sv_std.std
# Loading work.mult_mem_top_tb
# Loading work.mult_mem_top
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
quit -sim
vsim -gui work.mult_mem_top_tb
# End time: 18:16:06 on Feb 03,2026, Elapsed time: 0:01:16
# Errors: 0, Warnings: 2
# vsim -gui work.mult_mem_top_tb 
# Start time: 18:16:06 on Feb 03,2026
# Loading sv_std.std
# Loading work.mult_mem_top_tb
# Loading work.mult_mem_top
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
quit -sim
# End time: 18:17:29 on Feb 03,2026, Elapsed time: 0:01:23
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv failed with 1 errors.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.matmul_tb
# vsim -gui work.matmul_tb 
# Start time: 18:22:54 on Feb 03,2026
# Loading sv_std.std
# Loading work.matmul_tb
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'matmul'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /matmul_tb/matmul File: C:/Users/avery/ece554/minilabs/minilab1b/matmul_tb.sv Line: 8
# ** Warning: (vsim-3722) C:/Users/avery/ece554/minilabs/minilab1b/matmul_tb.sv(8): [TFMPC] - Missing connection for port 'mult_valid'.
quit -sim
# End time: 18:29:53 on Feb 03,2026, Elapsed time: 0:06:59
# Errors: 0, Warnings: 5
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv failed with 1 errors.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.matmul_tb
# vsim -gui work.matmul_tb 
# Start time: 18:31:21 on Feb 03,2026
# Loading sv_std.std
# Loading work.matmul_tb
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
add wave -position insertpoint  \
sim:/matmul_tb/a_matrix
add wave -position insertpoint  \
sim:/matmul_tb/matmul/a_matrix
add wave -position insertpoint  \
sim:/matmul_tb/matmul/b_vector
add wave -position insertpoint  \
sim:/matmul_tb/matmul/c_vector
add wave -position insertpoint  \
sim:/matmul_tb/matmul/state
add wave -position insertpoint  \
sim:/matmul_tb/matmul/next_state
run
add wave -position insertpoint  \
sim:/matmul_tb/matmul/run
add wave -position insertpoint  \
sim:/matmul_tb/matmul/ia_empty
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/matmul_tb/clk
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/avery/ece554/minilabs/minilab1b/wave_matmul.do
quit -sim
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
# End time: 18:40:36 on Feb 03,2026, Elapsed time: 0:09:15
# Errors: 0, Warnings: 2
vsim -gui work.matmul_tb
# vsim -gui work.matmul_tb 
# Start time: 18:40:44 on Feb 03,2026
# Loading sv_std.std
# Loading work.matmul_tb
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
# Load canceled
quit -sim
vsim -gui work.matmul_tb
# End time: 18:41:14 on Feb 03,2026, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
# vsim -gui work.matmul_tb 
# Start time: 18:41:14 on Feb 03,2026
# Loading sv_std.std
# Loading work.matmul_tb
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
add wave -position insertpoint  \
sim:/matmul_tb/a_matrix
do C:/Users/avery/ece554/minilabs/minilab1b/wave_matmul.do
restart
run -all
quit -sim
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
# End time: 18:42:40 on Feb 03,2026, Elapsed time: 0:01:26
# Errors: 0, Warnings: 2
vsim -gui work.matmul_tb
# vsim -gui work.matmul_tb 
# Start time: 18:42:47 on Feb 03,2026
# Loading sv_std.std
# Loading work.matmul_tb
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
add wave -position insertpoint  \
sim:/matmul_tb/a_matrix
do C:/Users/avery/ece554/minilabs/minilab1b/wave_matmul.do
restart
run -all
add wave -position insertpoint  \
{sim:/matmul_tb/matmul/genblk1[7]/imac/Ain}
add wave -position insertpoint  \
{sim:/matmul_tb/matmul/genblk1[7]/imac/Bin}
add wave -position insertpoint  \
{sim:/matmul_tb/matmul/genblk1[7]/imac/En}
add wave -position insertpoint  \
{sim:/matmul_tb/matmul/genblk1[7]/imac/Cout}
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
quit -sim
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
# End time: 18:48:17 on Feb 03,2026, Elapsed time: 0:05:30
# Errors: 0, Warnings: 3
vsim -gui work.matmul_tb
# vsim -gui work.matmul_tb 
# Start time: 18:48:25 on Feb 03,2026
# Loading sv_std.std
# Loading work.matmul_tb
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
quit -sim
# End time: 21:20:03 on Feb 03,2026, Elapsed time: 2:31:38
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.matmul_tb
# vsim -gui work.matmul_tb 
# Start time: 21:20:28 on Feb 03,2026
# Loading sv_std.std
# Loading work.matmul_tb
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
add wave -position insertpoint  \
sim:/matmul_tb/a_matrix
do C:/Users/avery/ece554/minilabs/minilab1b/wave_matmul.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
# End time: 21:24:18 on Feb 03,2026, Elapsed time: 0:03:50
# Errors: 0, Warnings: 2
vsim -gui work.matmul_tb
# vsim -gui work.matmul_tb 
# Start time: 21:24:32 on Feb 03,2026
# Loading sv_std.std
# Loading work.matmul_tb
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
#   123532
#   106572
#    89612
#    72652
#    55692
#    38732
#    21772
#     4812
#   389844
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/matmul_tb.sv(42)
#    Time: 235 ps  Iteration: 1  Instance: /matmul_tb
# Break in Module matmul_tb at C:/Users/avery/ece554/minilabs/minilab1b/matmul_tb.sv line 42
quit -sim
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.matmul_tb
# End time: 21:25:23 on Feb 03,2026, Elapsed time: 0:00:51
# Errors: 0, Warnings: 2
# vsim -gui work.matmul_tb 
# Start time: 21:25:23 on Feb 03,2026
# Loading sv_std.std
# Loading work.matmul_tb
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
# 01e28c
# 01a04c
# 015e0c
# 011bcc
# 00d98c
# 00974c
# 00550c
# 0012cc
# 05f2d4
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/matmul_tb.sv(42)
#    Time: 235 ps  Iteration: 1  Instance: /matmul_tb
# Break in Module matmul_tb at C:/Users/avery/ece554/minilabs/minilab1b/matmul_tb.sv line 42
quit -sim
# End time: 21:26:24 on Feb 03,2026, Elapsed time: 0:01:01
# Errors: 0, Warnings: 1
vsim -gui work.mult_mem_top_tb
# vsim -gui work.mult_mem_top_tb 
# Start time: 21:26:34 on Feb 03,2026
# Loading sv_std.std
# Loading work.mult_mem_top_tb
# Loading work.mult_mem_top
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
quit -sim
# Compile of fifo.sv was successful.
# Compile of mac.sv was successful.
# Compile of matmul_tb.sv was successful.
# Compile of avalon_mm_master.sv was successful.
# Compile of avalon_mm_master_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of matmul.sv was successful with warnings.
# Compile of avalon_master_slave_top.sv was successful.
# Compile of hardcoded_rom.sv was successful.
# Compile of mult_mem_top.sv was successful.
# Compile of mult_mem_top_tb.sv was successful.
# 11 compiles, 0 failed with no errors.
# End time: 21:27:19 on Feb 03,2026, Elapsed time: 0:00:45
# Errors: 0, Warnings: 2
vsim -gui work.mult_mem_top_tb
# vsim -gui work.mult_mem_top_tb 
# Start time: 21:27:44 on Feb 03,2026
# Loading sv_std.std
# Loading work.mult_mem_top_tb
# Loading work.mult_mem_top
# Loading work.avalon_master_slave
# Loading work.avalon_mm_master
# Loading work.mem_wrapper
# Loading work.rom
# Loading work.matmul
# Loading work.FIFO
# Loading work.MAC
run -all
# PRINTING C VECTOR:
# 01e28c
# 01a04c
# 015e0c
# 011bcc
# 00d98c
# 00974c
# 00550c
# 0012cc
# PRINTING SUM REDUCTION:
# 05f2d4
# ** Note: $stop    : C:/Users/avery/ece554/minilabs/minilab1b/mult_mem_top_tb.sv(35)
#    Time: 1575 ps  Iteration: 1  Instance: /mult_mem_top_tb
# Break in Module mult_mem_top_tb at C:/Users/avery/ece554/minilabs/minilab1b/mult_mem_top_tb.sv line 35
