#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov  9 14:24:48 2022
# Process ID: 8928
# Current directory: C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26328 C:\Users\willi\Documents\13.Vivado\Projects\Mini_Project\DS2_Project\DS2_Project.xpr
# Log file: C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/vivado.log
# Journal file: C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/DS2_Project.xpr
INFO: [Project 1-313] Project file moved from 'G:/My Drive/1. Thomas More/2022-2023/1. Semester 1/2. Digital Systems 2/Mini_Project/DS2_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/willi/Documents/13.Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov  9 14:25:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/DS2_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov  9 14:29:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/DS2_Project.runs/synth_1/runme.log
[Wed Nov  9 14:29:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/DS2_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB307A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov  9 14:30:16 2022] Launched impl_1...
Run output will be captured here: C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/DS2_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov  9 14:31:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/DS2_Project.runs/synth_1/runme.log
[Wed Nov  9 14:31:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/DS2_Project.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 14:32:38 2022...
