{"vcs1":{"timestamp_begin":1684346954.614305358, "rt":1.33, "ut":0.38, "st":0.22}}
{"vcselab":{"timestamp_begin":1684346956.031670336, "rt":1.25, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684346957.353778705, "rt":0.51, "ut":0.25, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684346953.972530312}
{"VCS_COMP_START_TIME": 1684346953.972530312}
{"VCS_COMP_END_TIME": 1684346959.405846666}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330628}}
{"stitch_vcselab": {"peak_mem": 211968}}
