#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Nov  6 00:55:36 2017
# Process ID: 12980
# Current directory: C:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.runs/system_axi_smc_0_synth_1
# Command line: vivado.exe -log system_axi_smc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_smc_0.tcl
# Log file: C:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.runs/system_axi_smc_0_synth_1/system_axi_smc_0.vds
# Journal file: C:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.runs/system_axi_smc_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_axi_smc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 410.117 ; gain = 85.691
INFO: [Synth 8-638] synthesizing module 'system_axi_smc_0' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/synth/system_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_44e3' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hdl/bd_44e3.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_1LX95IS' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hdl/bd_44e3.v:791]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_one_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/synth/bd_44e3_one_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_one_2' (2#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/synth/bd_44e3_one_2.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_psr_aclk_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/synth/bd_44e3_psr_aclk_2.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/XilinxVivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/XilinxVivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_psr_aclk_2' (9#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/synth/bd_44e3_psr_aclk_2.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_1LX95IS' (10#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hdl/bd_44e3.v:791]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_B7U41B' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hdl/bd_44e3.v:835]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m00e_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_38/synth/bd_44e3_m00e_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m00e_2' (20#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_38/synth/bd_44e3_m00e_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_B7U41B' (21#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hdl/bd_44e3.v:835]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m00s2a_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_37/synth/bd_44e3_m00s2a_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m00s2a_2' (23#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_37/synth/bd_44e3_m00s2a_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_s00a2s_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_31/synth/bd_44e3_s00a2s_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_s00a2s_2' (25#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_31/synth/bd_44e3_s00a2s_2.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_1BIQ3N0' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hdl/bd_44e3.v:1206]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_s00mmu_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/synth/bd_44e3_s00mmu_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_s00mmu_2' (29#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/synth/bd_44e3_s00mmu_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_s00sic_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_30/synth/bd_44e3_s00sic_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_s00sic_2' (34#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_30/synth/bd_44e3_s00sic_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_s00tr_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/synth/bd_44e3_s00tr_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_s00tr_2' (37#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/synth/bd_44e3_s00tr_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_1BIQ3N0' (38#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hdl/bd_44e3.v:1206]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_1GZQO6U' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hdl/bd_44e3.v:1854]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_sarn_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_32/synth/bd_44e3_sarn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (43#1) [C:/XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_sarn_2' (52#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_32/synth/bd_44e3_sarn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_sawn_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_34/synth/bd_44e3_sawn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_sawn_2' (53#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_34/synth/bd_44e3_sawn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_sbn_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_36/synth/bd_44e3_sbn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (53#1) [C:/XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_sbn_2' (54#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_36/synth/bd_44e3_sbn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_srn_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_33/synth/bd_44e3_srn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (55#1) [C:/XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_srn_2' (56#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_33/synth/bd_44e3_srn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_swn_2' [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_35/synth/bd_44e3_swn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (58#1) [C:/XilinxVivado/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_swn_2' (59#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_35/synth/bd_44e3_swn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_1GZQO6U' (60#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hdl/bd_44e3.v:1854]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3' (61#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hdl/bd_44e3.v:13]
INFO: [Synth 8-256] done synthesizing module 'system_axi_smc_0' (62#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab4aes/lab4aes.srcs/sources_1/bd/system/ip/system_axi_smc_0/synth/system_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 547.387 ; gain = 222.961
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 547.387 ; gain = 222.961
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1158.176 ; gain = 41.078
Finished Constraint Validation : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:02:54 . Memory (MB): peak = 1158.176 ; gain = 833.750
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                               | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|inst/i_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|inst/i_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 101             | RAM32M x 17   | 
|inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:07 ; elapsed = 00:03:14 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished Timing Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:03:21 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished Technology Mapping : Time (s): cpu = 00:03:20 ; elapsed = 00:03:28 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished IO Insertion : Time (s): cpu = 00:03:21 ; elapsed = 00:03:29 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished Renaming Generated Instances : Time (s): cpu = 00:03:21 ; elapsed = 00:03:29 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:22 ; elapsed = 00:03:30 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished Renaming Generated Ports : Time (s): cpu = 00:03:22 ; elapsed = 00:03:30 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished Handling Custom Attributes : Time (s): cpu = 00:03:23 ; elapsed = 00:03:30 . Memory (MB): peak = 1158.176 ; gain = 833.750
Finished Renaming Generated Nets : Time (s): cpu = 00:03:23 ; elapsed = 00:03:31 . Memory (MB): peak = 1158.176 ; gain = 833.750

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     4|
|2     |LUT1    |    52|
|3     |LUT2    |   146|
|4     |LUT3    |   157|
|5     |LUT4    |   845|
|6     |LUT5    |   230|
|7     |LUT6    |   494|
|8     |MUXF7   |     1|
|9     |RAM32M  |    91|
|10    |SRL16   |     1|
|11    |SRLC32E |   154|
|12    |FDR     |     4|
|13    |FDRE    |  2053|
|14    |FDSE    |    77|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:23 ; elapsed = 00:03:31 . Memory (MB): peak = 1158.176 ; gain = 833.750
synth_design: Time (s): cpu = 00:03:29 ; elapsed = 00:03:37 . Memory (MB): peak = 1158.176 ; gain = 840.465
