// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "rinvToInvPt.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic rinvToInvPt::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic rinvToInvPt::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<1> rinvToInvPt::ap_ST_fsm_pp0_stage0 = "1";
const sc_lv<32> rinvToInvPt::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> rinvToInvPt::ap_const_lv1_1 = "1";
const sc_lv<32> rinvToInvPt::ap_const_lv32_8 = "1000";
const sc_lv<32> rinvToInvPt::ap_const_lv32_1F = "11111";
const sc_lv<14> rinvToInvPt::ap_const_lv14_0 = "00000000000000";
const sc_lv<22> rinvToInvPt::ap_const_lv22_0 = "0000000000000000000000";
const sc_lv<25> rinvToInvPt::ap_const_lv25_1 = "1";
const sc_lv<32> rinvToInvPt::ap_const_lv32_E = "1110";
const sc_lv<18> rinvToInvPt::ap_const_lv18_0 = "000000000000000000";
const sc_lv<21> rinvToInvPt::ap_const_lv21_0 = "000000000000000000000";
const sc_lv<21> rinvToInvPt::ap_const_lv21_1FFF80 = "111111111111110000000";
const sc_lv<32> rinvToInvPt::ap_const_lv32_FFFFFF51 = "11111111111111111111111101010001";
const sc_lv<32> rinvToInvPt::ap_const_lv32_400000 = "10000000000000000000000";

rinvToInvPt::rinvToInvPt(sc_module_name name) : sc_module(name), mVcdFile(0) {
    rinvToInvPt_table9_U = new rinvToInvPt_rinvTdEe("rinvToInvPt_table9_U");
    rinvToInvPt_table9_U->clk(ap_clk);
    rinvToInvPt_table9_U->reset(ap_rst);
    rinvToInvPt_table9_U->address0(rinvToInvPt_table9_address0);
    rinvToInvPt_table9_U->ce0(rinvToInvPt_table9_ce0);
    rinvToInvPt_table9_U->q0(rinvToInvPt_table9_q0);
    prop_hw_mac_muladeOg_U4 = new prop_hw_mac_muladeOg<1,3,9,24,24,32>("prop_hw_mac_muladeOg_U4");
    prop_hw_mac_muladeOg_U4->clk(ap_clk);
    prop_hw_mac_muladeOg_U4->reset(ap_rst);
    prop_hw_mac_muladeOg_U4->din0(grp_fu_195_p0);
    prop_hw_mac_muladeOg_U4->din1(data_V_read);
    prop_hw_mac_muladeOg_U4->din2(grp_fu_195_p2);
    prop_hw_mac_muladeOg_U4->ce(ap_var_for_const0);
    prop_hw_mac_muladeOg_U4->dout(grp_fu_195_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter5 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( ap_start );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );

    SC_METHOD(thread_ap_pipeline_idle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_return);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( rinvToInvPt_table9_q0 );
    sensitive << ( tmp_1_fu_182_p2 );
    sensitive << ( sel_tmp_cast_fu_174_p3 );

    SC_METHOD(thread_grp_fu_195_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_grp_fu_195_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_fu_154_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_19_fu_144_p4 );

    SC_METHOD(thread_index_fu_128_p3);
    sensitive << ( tmp_s_fu_113_p1 );
    sensitive << ( tmp_16_fu_87_p3 );
    sensitive << ( tmp_3_fu_120_p3 );

    SC_METHOD(thread_p_Result_4_fu_94_p3);
    sensitive << ( tmp_17_reg_221 );

    SC_METHOD(thread_ret_V_cast_cast_fu_84_p1);
    sensitive << ( tmp_9_reg_215 );

    SC_METHOD(thread_ret_V_fu_107_p2);
    sensitive << ( ret_V_cast_cast_fu_84_p1 );

    SC_METHOD(thread_rinvToInvPt_table9_address0);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_8_fu_160_p1 );

    SC_METHOD(thread_rinvToInvPt_table9_ce0);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );

    SC_METHOD(thread_sel_tmp1_fu_164_p2);
    sensitive << ( ap_pipeline_reg_pp0_iter4_tmp_18_reg_231 );

    SC_METHOD(thread_sel_tmp2_fu_169_p2);
    sensitive << ( ap_pipeline_reg_pp0_iter4_icmp_reg_237 );
    sensitive << ( sel_tmp1_fu_164_p2 );

    SC_METHOD(thread_sel_tmp_cast_fu_174_p3);
    sensitive << ( sel_tmp2_fu_169_p2 );

    SC_METHOD(thread_tmp_16_fu_87_p3);
    sensitive << ( r_V_reg_210 );

    SC_METHOD(thread_tmp_17_fu_81_p1);
    sensitive << ( grp_fu_195_p3 );

    SC_METHOD(thread_tmp_19_fu_144_p4);
    sensitive << ( index_fu_128_p3 );

    SC_METHOD(thread_tmp_1_fu_182_p2);
    sensitive << ( ap_pipeline_reg_pp0_iter4_tmp_18_reg_231 );
    sensitive << ( sel_tmp2_fu_169_p2 );

    SC_METHOD(thread_tmp_2_fu_116_p1);
    sensitive << ( ret_V_fu_107_p2 );

    SC_METHOD(thread_tmp_3_fu_120_p3);
    sensitive << ( tmp_5_fu_101_p2 );
    sensitive << ( tmp_s_fu_113_p1 );
    sensitive << ( tmp_2_fu_116_p1 );

    SC_METHOD(thread_tmp_5_fu_101_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( p_Result_4_fu_94_p3 );

    SC_METHOD(thread_tmp_8_fu_160_p1);
    sensitive << ( index_reg_226 );

    SC_METHOD(thread_tmp_s_fu_113_p1);
    sensitive << ( tmp_9_reg_215 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_pipeline_idle_pp0 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "1";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "rinvToInvPt_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, data_V_read, "(port)data_V_read");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, rinvToInvPt_table9_address0, "rinvToInvPt_table9_address0");
    sc_trace(mVcdFile, rinvToInvPt_table9_ce0, "rinvToInvPt_table9_ce0");
    sc_trace(mVcdFile, rinvToInvPt_table9_q0, "rinvToInvPt_table9_q0");
    sc_trace(mVcdFile, grp_fu_195_p3, "grp_fu_195_p3");
    sc_trace(mVcdFile, r_V_reg_210, "r_V_reg_210");
    sc_trace(mVcdFile, tmp_9_reg_215, "tmp_9_reg_215");
    sc_trace(mVcdFile, tmp_17_fu_81_p1, "tmp_17_fu_81_p1");
    sc_trace(mVcdFile, tmp_17_reg_221, "tmp_17_reg_221");
    sc_trace(mVcdFile, index_fu_128_p3, "index_fu_128_p3");
    sc_trace(mVcdFile, index_reg_226, "index_reg_226");
    sc_trace(mVcdFile, tmp_18_reg_231, "tmp_18_reg_231");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_18_reg_231, "ap_pipeline_reg_pp0_iter4_tmp_18_reg_231");
    sc_trace(mVcdFile, icmp_fu_154_p2, "icmp_fu_154_p2");
    sc_trace(mVcdFile, icmp_reg_237, "icmp_reg_237");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_icmp_reg_237, "ap_pipeline_reg_pp0_iter4_icmp_reg_237");
    sc_trace(mVcdFile, tmp_8_fu_160_p1, "tmp_8_fu_160_p1");
    sc_trace(mVcdFile, p_Result_4_fu_94_p3, "p_Result_4_fu_94_p3");
    sc_trace(mVcdFile, ret_V_cast_cast_fu_84_p1, "ret_V_cast_cast_fu_84_p1");
    sc_trace(mVcdFile, ret_V_fu_107_p2, "ret_V_fu_107_p2");
    sc_trace(mVcdFile, tmp_5_fu_101_p2, "tmp_5_fu_101_p2");
    sc_trace(mVcdFile, tmp_s_fu_113_p1, "tmp_s_fu_113_p1");
    sc_trace(mVcdFile, tmp_2_fu_116_p1, "tmp_2_fu_116_p1");
    sc_trace(mVcdFile, tmp_16_fu_87_p3, "tmp_16_fu_87_p3");
    sc_trace(mVcdFile, tmp_3_fu_120_p3, "tmp_3_fu_120_p3");
    sc_trace(mVcdFile, tmp_19_fu_144_p4, "tmp_19_fu_144_p4");
    sc_trace(mVcdFile, sel_tmp1_fu_164_p2, "sel_tmp1_fu_164_p2");
    sc_trace(mVcdFile, sel_tmp2_fu_169_p2, "sel_tmp2_fu_169_p2");
    sc_trace(mVcdFile, tmp_1_fu_182_p2, "tmp_1_fu_182_p2");
    sc_trace(mVcdFile, sel_tmp_cast_fu_174_p3, "sel_tmp_cast_fu_174_p3");
    sc_trace(mVcdFile, grp_fu_195_p0, "grp_fu_195_p0");
    sc_trace(mVcdFile, grp_fu_195_p2, "grp_fu_195_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_pipeline_idle_pp0, "ap_pipeline_idle_pp0");
#endif

    }
}

rinvToInvPt::~rinvToInvPt() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete rinvToInvPt_table9_U;
    delete prop_hw_mac_muladeOg_U4;
}

void rinvToInvPt::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void rinvToInvPt::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_pp0_stage0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && 
             !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)))) {
            ap_enable_reg_pp0_iter1 = ap_start.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        ap_pipeline_reg_pp0_iter4_icmp_reg_237 = icmp_reg_237.read();
        ap_pipeline_reg_pp0_iter4_tmp_18_reg_231 = tmp_18_reg_231.read();
        icmp_reg_237 = icmp_fu_154_p2.read();
        index_reg_226 = index_fu_128_p3.read();
        tmp_17_reg_221 = tmp_17_fu_81_p1.read();
        tmp_18_reg_231 = index_fu_128_p3.read().range(31, 31);
        tmp_9_reg_215 = grp_fu_195_p3.read().range(31, 8);
    }
    if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        r_V_reg_210 = grp_fu_195_p3.read();
    }
}

void rinvToInvPt::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read().range(0, 0);
}

void rinvToInvPt::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void rinvToInvPt::thread_ap_enable_reg_pp0_iter0() {
    ap_enable_reg_pp0_iter0 = ap_start.read();
}

void rinvToInvPt::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void rinvToInvPt::thread_ap_pipeline_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_pipeline_idle_pp0 = ap_const_logic_1;
    } else {
        ap_pipeline_idle_pp0 = ap_const_logic_0;
    }
}

void rinvToInvPt::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void rinvToInvPt::thread_ap_return() {
    ap_return = (!tmp_1_fu_182_p2.read()[0].is_01())? sc_lv<21>(): ((tmp_1_fu_182_p2.read()[0].to_bool())? sel_tmp_cast_fu_174_p3.read(): rinvToInvPt_table9_q0.read());
}

void rinvToInvPt::thread_grp_fu_195_p0() {
    grp_fu_195_p0 =  (sc_lv<9>) (ap_const_lv32_FFFFFF51);
}

void rinvToInvPt::thread_grp_fu_195_p2() {
    grp_fu_195_p2 =  (sc_lv<24>) (ap_const_lv32_400000);
}

void rinvToInvPt::thread_icmp_fu_154_p2() {
    icmp_fu_154_p2 = (!tmp_19_fu_144_p4.read().is_01() || !ap_const_lv18_0.is_01())? sc_lv<1>(): (sc_bigint<18>(tmp_19_fu_144_p4.read()) > sc_bigint<18>(ap_const_lv18_0));
}

void rinvToInvPt::thread_index_fu_128_p3() {
    index_fu_128_p3 = (!tmp_16_fu_87_p3.read()[0].is_01())? sc_lv<32>(): ((tmp_16_fu_87_p3.read()[0].to_bool())? tmp_3_fu_120_p3.read(): tmp_s_fu_113_p1.read());
}

void rinvToInvPt::thread_p_Result_4_fu_94_p3() {
    p_Result_4_fu_94_p3 = esl_concat<8,14>(tmp_17_reg_221.read(), ap_const_lv14_0);
}

void rinvToInvPt::thread_ret_V_cast_cast_fu_84_p1() {
    ret_V_cast_cast_fu_84_p1 = esl_sext<25,24>(tmp_9_reg_215.read());
}

void rinvToInvPt::thread_ret_V_fu_107_p2() {
    ret_V_fu_107_p2 = (!ap_const_lv25_1.is_01() || !ret_V_cast_cast_fu_84_p1.read().is_01())? sc_lv<25>(): (sc_biguint<25>(ap_const_lv25_1) + sc_bigint<25>(ret_V_cast_cast_fu_84_p1.read()));
}

void rinvToInvPt::thread_rinvToInvPt_table9_address0() {
    rinvToInvPt_table9_address0 =  (sc_lv<14>) (tmp_8_fu_160_p1.read());
}

void rinvToInvPt::thread_rinvToInvPt_table9_ce0() {
    if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()))) {
        rinvToInvPt_table9_ce0 = ap_const_logic_1;
    } else {
        rinvToInvPt_table9_ce0 = ap_const_logic_0;
    }
}

void rinvToInvPt::thread_sel_tmp1_fu_164_p2() {
    sel_tmp1_fu_164_p2 = (ap_pipeline_reg_pp0_iter4_tmp_18_reg_231.read() ^ ap_const_lv1_1);
}

void rinvToInvPt::thread_sel_tmp2_fu_169_p2() {
    sel_tmp2_fu_169_p2 = (ap_pipeline_reg_pp0_iter4_icmp_reg_237.read() & sel_tmp1_fu_164_p2.read());
}

void rinvToInvPt::thread_sel_tmp_cast_fu_174_p3() {
    sel_tmp_cast_fu_174_p3 = (!sel_tmp2_fu_169_p2.read()[0].is_01())? sc_lv<21>(): ((sel_tmp2_fu_169_p2.read()[0].to_bool())? ap_const_lv21_0: ap_const_lv21_1FFF80);
}

void rinvToInvPt::thread_tmp_16_fu_87_p3() {
    tmp_16_fu_87_p3 = r_V_reg_210.read().range(31, 31);
}

void rinvToInvPt::thread_tmp_17_fu_81_p1() {
    tmp_17_fu_81_p1 = grp_fu_195_p3.read().range(8-1, 0);
}

void rinvToInvPt::thread_tmp_19_fu_144_p4() {
    tmp_19_fu_144_p4 = index_fu_128_p3.read().range(31, 14);
}

void rinvToInvPt::thread_tmp_1_fu_182_p2() {
    tmp_1_fu_182_p2 = (sel_tmp2_fu_169_p2.read() | ap_pipeline_reg_pp0_iter4_tmp_18_reg_231.read());
}

void rinvToInvPt::thread_tmp_2_fu_116_p1() {
    tmp_2_fu_116_p1 = esl_sext<32,25>(ret_V_fu_107_p2.read());
}

void rinvToInvPt::thread_tmp_3_fu_120_p3() {
    tmp_3_fu_120_p3 = (!tmp_5_fu_101_p2.read()[0].is_01())? sc_lv<32>(): ((tmp_5_fu_101_p2.read()[0].to_bool())? tmp_s_fu_113_p1.read(): tmp_2_fu_116_p1.read());
}

void rinvToInvPt::thread_tmp_5_fu_101_p2() {
    tmp_5_fu_101_p2 = (!p_Result_4_fu_94_p3.read().is_01() || !ap_const_lv22_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_4_fu_94_p3.read() == ap_const_lv22_0);
}

void rinvToInvPt::thread_tmp_8_fu_160_p1() {
    tmp_8_fu_160_p1 = esl_zext<64,32>(index_reg_226.read());
}

void rinvToInvPt::thread_tmp_s_fu_113_p1() {
    tmp_s_fu_113_p1 = esl_sext<32,24>(tmp_9_reg_215.read());
}

void rinvToInvPt::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
break;
        default : 
            ap_NS_fsm = "X";
            break;
    }
}

}

