Start time: 11:00:41 on Jan 21,2025
qverilog delay_tb.v 
-- Compiling module delay
-- Compiling module tb

Top level modules:
	tb
# vsim tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# run -all
# a=0, b = 0, c = 0, out = x
# a=0, b = 0, c = 0, out = 0
# a=1, b = 1, c = 1, out = 0
# a=1, b = 1, c = 1, out = 1
# a=0, b = 1, c = 0, out = 1
# a=0, b = 1, c = 0, out = 0
# ** Note: $finish    : delay_tb.v(19)
#    Time: 40 ns  Iteration: 0  Instance: /tb
# End time: 11:00:51 on Jan 21,2025, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
