<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Hierarchy Module Resource</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 14px; }
div#main_wrapper{ width: 100%; }
h1 {text-align: center; }
h1 {margin-top: 36px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { align = "center"; padding: 5px 2px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table td.label { width: 20%; white-space: nowrap; min-width: 20px; background-color: #dee8f4; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="content">
<h1>Hierarchy Module Resource</h1>
<table>
<tr>
<th class="label">MODULE NAME</th>
<th class="label">REG NUMBER</th>
<th class="label">ALU NUMBER</th>
<th class="label">LUT NUMBER</th>
<th class="label">DSP NUMBER</th>
<th class="label">BSRAM NUMBER</th>
<th class="label">SSRAM NUMBER</th>
<th class="label">ROM16 NUMBER</th>
</tr>
<tr>
<td class="label">top (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/top.v)</td>
<td align = "center">114</td>
<td align = "center">-</td>
<td align = "center">48</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--dut_rx
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/top.v)</td>
<td align = "center">25</td>
<td align = "center">-</td>
<td align = "center">45</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--dut_ripple
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/top.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA0
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[1].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[2].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[3].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[4].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[5].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">4</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[6].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">4</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[7].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[8].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[9].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">7</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[10].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[11].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[12].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">6</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[13].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[14].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">7</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[15].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[16].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[17].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">8</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[18].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[19].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[20].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">5</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[21].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">7</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[22].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[23].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[24].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">6</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[25].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[26].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">5</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[27].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">6</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[28].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[29].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">5</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[30].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">4</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FA_i[31].FA
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/rippleCarryAdder32bit.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">5</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--dut_tx
 (D:/IC_DESIGN/VERILOG/VERILOG_PROJECT/rippleCarryAdder32bit/tang20k/fpga_project/src/top.v)</td>
<td align = "center">25</td>
<td align = "center">-</td>
<td align = "center">37</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
