vendor_name = ModelSim
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/alu.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux8.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux4.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux3.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/mux2.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/subtractor_16bit.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_9bit.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/sign_extender_6bit.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/registerBank.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register16.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register8.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/register_1bit.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/nand_logic.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/LH.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/decoder.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/datapathComponents.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/components_RB.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/completeDataPath.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/and_gate_3input.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_16bit.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_4bit.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/adder_1bit.vhd
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/memory.qip
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.qip
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/counter.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/altsyncram_rfr3.tdf
source_file = 1, input.hex
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath-Final/db/cntr_2si.tdf
design_name = completeDataPath
instance = comp, \ir_toFSM[0]~output , ir_toFSM[0]~output, completeDataPath, 1
instance = comp, \ir_toFSM[1]~output , ir_toFSM[1]~output, completeDataPath, 1
instance = comp, \ir_toFSM[2]~output , ir_toFSM[2]~output, completeDataPath, 1
instance = comp, \ir_toFSM[3]~output , ir_toFSM[3]~output, completeDataPath, 1
instance = comp, \carry~output , carry~output, completeDataPath, 1
instance = comp, \zero~output , zero~output, completeDataPath, 1
instance = comp, \clock~input , clock~input, completeDataPath, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, completeDataPath, 1
instance = comp, \reset~input , reset~input, completeDataPath, 1
instance = comp, \wren~input , wren~input, completeDataPath, 1
instance = comp, \count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , count|LPM_COUNTER_component|auto_generated|counter_comb_bita0, completeDataPath, 1
instance = comp, \counter_clr~input , counter_clr~input, completeDataPath, 1
instance = comp, \counter_clr~inputclkctrl , counter_clr~inputclkctrl, completeDataPath, 1
instance = comp, \counter_enable~input , counter_enable~input, completeDataPath, 1
instance = comp, \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], completeDataPath, 1
instance = comp, \count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , count|LPM_COUNTER_component|auto_generated|counter_comb_bita1, completeDataPath, 1
instance = comp, \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], completeDataPath, 1
instance = comp, \load_crtl~input , load_crtl~input, completeDataPath, 1
instance = comp, \rden~input , rden~input, completeDataPath, 1
instance = comp, \comb~1 , comb~1, completeDataPath, 1
instance = comp, \alu_b_sel[0]~input , alu_b_sel[0]~input, completeDataPath, 1
instance = comp, \alu_b_sel[1]~input , alu_b_sel[1]~input, completeDataPath, 1
instance = comp, \ALU_register|data~0 , ALU_register|data~0, completeDataPath, 1
instance = comp, \alu_reg_crtl~input , alu_reg_crtl~input, completeDataPath, 1
instance = comp, \ALU_register|dataOut[0]~0 , ALU_register|dataOut[0]~0, completeDataPath, 1
instance = comp, \ALU_register|dataOut[0] , ALU_register|dataOut[0], completeDataPath, 1
instance = comp, \pc_source_crtl~input , pc_source_crtl~input, completeDataPath, 1
instance = comp, \PC|dataOut[0]~14 , PC|dataOut[0]~14, completeDataPath, 1
instance = comp, \reg_data_crtl[1]~input , reg_data_crtl[1]~input, completeDataPath, 1
instance = comp, \mem_data_crtl~input , mem_data_crtl~input, completeDataPath, 1
instance = comp, \Memory_data|dataOut[0]~0 , Memory_data|dataOut[0]~0, completeDataPath, 1
instance = comp, \Memory_data|dataOut[0] , Memory_data|dataOut[0], completeDataPath, 1
instance = comp, \reg_data_crtl[0]~input , reg_data_crtl[0]~input, completeDataPath, 1
instance = comp, \rf_data_mux|output[0]~21 , rf_data_mux|output[0]~21, completeDataPath, 1
instance = comp, \rf_data_mux|output[0]~22 , rf_data_mux|output[0]~22, completeDataPath, 1
instance = comp, \count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , count|LPM_COUNTER_component|auto_generated|counter_comb_bita2, completeDataPath, 1
instance = comp, \count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], completeDataPath, 1
instance = comp, \reg_sel_crtl[0]~input , reg_sel_crtl[0]~input, completeDataPath, 1
instance = comp, \reg_sel_crtl[1]~input , reg_sel_crtl[1]~input, completeDataPath, 1
instance = comp, \address_crtl~input , address_crtl~input, completeDataPath, 1
instance = comp, \alu_a_sel[1]~input , alu_a_sel[1]~input, completeDataPath, 1
instance = comp, \Register_A|dataOut[3]~feeder , Register_A|dataOut[3]~feeder, completeDataPath, 1
instance = comp, \Register_A|dataOut[4]~feeder , Register_A|dataOut[4]~feeder, completeDataPath, 1
instance = comp, \Register_A|dataOut[1]~feeder , Register_A|dataOut[1]~feeder, completeDataPath, 1
instance = comp, \Register_A|dataOut[2]~feeder , Register_A|dataOut[2]~feeder, completeDataPath, 1
instance = comp, \Memory_data|dataOut[2] , Memory_data|dataOut[2], completeDataPath, 1
instance = comp, \rf_data_mux|output[2]~19 , rf_data_mux|output[2]~19, completeDataPath, 1
instance = comp, \rf_data_mux|output[2]~20 , rf_data_mux|output[2]~20, completeDataPath, 1
instance = comp, \RF|register0|data~13 , RF|register0|data~13, completeDataPath, 1
instance = comp, \PC|dataOut[3]~12 , PC|dataOut[3]~12, completeDataPath, 1
instance = comp, \mem_data_in_mux_ctrl~input , mem_data_in_mux_ctrl~input, completeDataPath, 1
instance = comp, \Memory_data|dataOut[4] , Memory_data|dataOut[4], completeDataPath, 1
instance = comp, \rf_data_mux|output[4]~15 , rf_data_mux|output[4]~15, completeDataPath, 1
instance = comp, \rf_data_mux|output[4]~16 , rf_data_mux|output[4]~16, completeDataPath, 1
instance = comp, \RF|register0|data~11 , RF|register0|data~11, completeDataPath, 1
instance = comp, \rf_in_sel|output[0]~5 , rf_in_sel|output[0]~5, completeDataPath, 1
instance = comp, \regWrite~input , regWrite~input, completeDataPath, 1
instance = comp, \comb~4 , comb~4, completeDataPath, 1
instance = comp, \B_sel_Rb~input , B_sel_Rb~input, completeDataPath, 1
instance = comp, \RB_B_mux|output[2]~1 , RB_B_mux|output[2]~1, completeDataPath, 1
instance = comp, \RB_B_mux|output[0]~2 , RB_B_mux|output[0]~2, completeDataPath, 1
instance = comp, \Memory_data|dataOut[6] , Memory_data|dataOut[6], completeDataPath, 1
instance = comp, \rf_data_mux|output[6]~11 , rf_data_mux|output[6]~11, completeDataPath, 1
instance = comp, \alu_a_sel[0]~input , alu_a_sel[0]~input, completeDataPath, 1
instance = comp, \rf_in_sel|output[2]~3 , rf_in_sel|output[2]~3, completeDataPath, 1
instance = comp, \rf_in_sel|output[1]~0 , rf_in_sel|output[1]~0, completeDataPath, 1
instance = comp, \RF|register2|dataOut[7]~0 , RF|register2|dataOut[7]~0, completeDataPath, 1
instance = comp, \RF|register1|dataOut[15]~0 , RF|register1|dataOut[15]~0, completeDataPath, 1
instance = comp, \RF|register3|dataOut[0]~0 , RF|register3|dataOut[0]~0, completeDataPath, 1
instance = comp, \RF|register3|dataOut[6] , RF|register3|dataOut[6], completeDataPath, 1
instance = comp, \RF|register2|dataOut[7]~1 , RF|register2|dataOut[7]~1, completeDataPath, 1
instance = comp, \RF|register2|dataOut[6] , RF|register2|dataOut[6], completeDataPath, 1
instance = comp, \RF|muxA|output[6]~45 , RF|muxA|output[6]~45, completeDataPath, 1
instance = comp, \RF|register1|dataOut[6] , RF|register1|dataOut[6], completeDataPath, 1
instance = comp, \RF|muxA|output~1 , RF|muxA|output~1, completeDataPath, 1
instance = comp, \RF|muxA|output[6]~44 , RF|muxA|output[6]~44, completeDataPath, 1
instance = comp, \PC|dataOut[6]~9 , PC|dataOut[6]~9, completeDataPath, 1
instance = comp, \pc_reg_crtl~input , pc_reg_crtl~input, completeDataPath, 1
instance = comp, \PC|dataOut[2]~18 , PC|dataOut[2]~18, completeDataPath, 1
instance = comp, \PC|dataOut[6] , PC|dataOut[6], completeDataPath, 1
instance = comp, \r7_select~input , r7_select~input, completeDataPath, 1
instance = comp, \RF|register7|data~9 , RF|register7|data~9, completeDataPath, 1
instance = comp, \RF|register7|dataOut[8]~0 , RF|register7|dataOut[8]~0, completeDataPath, 1
instance = comp, \RF|register7|dataOut[6] , RF|register7|dataOut[6], completeDataPath, 1
instance = comp, \RF|register6|dataOut[6]~feeder , RF|register6|dataOut[6]~feeder, completeDataPath, 1
instance = comp, \RF|register6|dataOut[7]~0 , RF|register6|dataOut[7]~0, completeDataPath, 1
instance = comp, \RF|register6|dataOut[6] , RF|register6|dataOut[6], completeDataPath, 1
instance = comp, \RF|muxA|output~9 , RF|muxA|output~9, completeDataPath, 1
instance = comp, \RF|muxA|output~10 , RF|muxA|output~10, completeDataPath, 1
instance = comp, \RF|muxA|output[6]~47 , RF|muxA|output[6]~47, completeDataPath, 1
instance = comp, \RF|muxA|output~6 , RF|muxA|output~6, completeDataPath, 1
instance = comp, \RF|muxA|output~7 , RF|muxA|output~7, completeDataPath, 1
instance = comp, \RF|register5|dataOut[1]~0 , RF|register5|dataOut[1]~0, completeDataPath, 1
instance = comp, \RF|register4|dataOut[11]~0 , RF|register4|dataOut[11]~0, completeDataPath, 1
instance = comp, \RF|register4|dataOut[6] , RF|register4|dataOut[6], completeDataPath, 1
instance = comp, \RF|register5|dataOut[1]~1 , RF|register5|dataOut[1]~1, completeDataPath, 1
instance = comp, \RF|register5|dataOut[6] , RF|register5|dataOut[6], completeDataPath, 1
instance = comp, \RF|muxA|output[6]~46 , RF|muxA|output[6]~46, completeDataPath, 1
instance = comp, \RF|muxA|output[6] , RF|muxA|output[6], completeDataPath, 1
instance = comp, \reg_A_sel~input , reg_A_sel~input, completeDataPath, 1
instance = comp, \reg_A_crtl~input , reg_A_crtl~input, completeDataPath, 1
instance = comp, \Register_A|dataOut[1]~17 , Register_A|dataOut[1]~17, completeDataPath, 1
instance = comp, \Register_A|dataOut[6] , Register_A|dataOut[6], completeDataPath, 1
instance = comp, \alu_A_mux|output~18 , alu_A_mux|output~18, completeDataPath, 1
instance = comp, \alu_A_mux|output~19 , alu_A_mux|output~19, completeDataPath, 1
instance = comp, \alu_B_mux|output~10 , alu_B_mux|output~10, completeDataPath, 1
instance = comp, \alu_B_mux|output~11 , alu_B_mux|output~11, completeDataPath, 1
instance = comp, \alu_B_mux|output~12 , alu_B_mux|output~12, completeDataPath, 1
instance = comp, \Register_A|dataOut[5]~feeder , Register_A|dataOut[5]~feeder, completeDataPath, 1
instance = comp, \Memory_data|dataOut[5] , Memory_data|dataOut[5], completeDataPath, 1
instance = comp, \rf_data_mux|output[5]~13 , rf_data_mux|output[5]~13, completeDataPath, 1
instance = comp, \rf_data_mux|output[5]~14 , rf_data_mux|output[5]~14, completeDataPath, 1
instance = comp, \RF|register0|data~10 , RF|register0|data~10, completeDataPath, 1
instance = comp, \RF|register4|dataOut[5] , RF|register4|dataOut[5], completeDataPath, 1
instance = comp, \RF|register5|dataOut[5] , RF|register5|dataOut[5], completeDataPath, 1
instance = comp, \RF|muxA|output[5]~50 , RF|muxA|output[5]~50, completeDataPath, 1
instance = comp, \RF|register1|dataOut[5] , RF|register1|dataOut[5], completeDataPath, 1
instance = comp, \RF|register0|dataOut[5] , RF|register0|dataOut[5], completeDataPath, 1
instance = comp, \RF|muxA|output[5]~48 , RF|muxA|output[5]~48, completeDataPath, 1
instance = comp, \RF|register2|dataOut[5] , RF|register2|dataOut[5], completeDataPath, 1
instance = comp, \RF|register3|dataOut[5] , RF|register3|dataOut[5], completeDataPath, 1
instance = comp, \RF|muxA|output[5]~49 , RF|muxA|output[5]~49, completeDataPath, 1
instance = comp, \RF|register7|data~10 , RF|register7|data~10, completeDataPath, 1
instance = comp, \RF|register7|dataOut[5] , RF|register7|dataOut[5], completeDataPath, 1
instance = comp, \RF|register6|dataOut[5] , RF|register6|dataOut[5], completeDataPath, 1
instance = comp, \RF|muxA|output[5]~51 , RF|muxA|output[5]~51, completeDataPath, 1
instance = comp, \RF|muxA|output[5] , RF|muxA|output[5], completeDataPath, 1
instance = comp, \Register_A|dataOut[5] , Register_A|dataOut[5], completeDataPath, 1
instance = comp, \alu_A_mux|output~20 , alu_A_mux|output~20, completeDataPath, 1
instance = comp, \alu_A_mux|output~21 , alu_A_mux|output~21, completeDataPath, 1
instance = comp, \alu_B_mux|output~14 , alu_B_mux|output~14, completeDataPath, 1
instance = comp, \alu_B_mux|output~15 , alu_B_mux|output~15, completeDataPath, 1
instance = comp, \alu_B_mux|output~17 , alu_B_mux|output~17, completeDataPath, 1
instance = comp, \alu_B_mux|output~16 , alu_B_mux|output~16, completeDataPath, 1
instance = comp, \RF|register2|dataOut[2] , RF|register2|dataOut[2], completeDataPath, 1
instance = comp, \RF|muxb|output~3 , RF|muxb|output~3, completeDataPath, 1
instance = comp, \RF|register3|dataOut[2] , RF|register3|dataOut[2], completeDataPath, 1
instance = comp, \RF|muxb|output[2]~57 , RF|muxb|output[2]~57, completeDataPath, 1
instance = comp, \PC|dataOut[2]~13 , PC|dataOut[2]~13, completeDataPath, 1
instance = comp, \PC|dataOut[2] , PC|dataOut[2], completeDataPath, 1
instance = comp, \RF|register7|data~13 , RF|register7|data~13, completeDataPath, 1
instance = comp, \RF|register7|dataOut[2] , RF|register7|dataOut[2], completeDataPath, 1
instance = comp, \RF|register6|dataOut[2]~feeder , RF|register6|dataOut[2]~feeder, completeDataPath, 1
instance = comp, \RF|register6|dataOut[2] , RF|register6|dataOut[2], completeDataPath, 1
instance = comp, \RF|muxb|output~10 , RF|muxb|output~10, completeDataPath, 1
instance = comp, \RF|muxb|output~9 , RF|muxb|output~9, completeDataPath, 1
instance = comp, \RF|muxb|output[2]~59 , RF|muxb|output[2]~59, completeDataPath, 1
instance = comp, \RF|muxb|output~1 , RF|muxb|output~1, completeDataPath, 1
instance = comp, \RF|muxb|output~0 , RF|muxb|output~0, completeDataPath, 1
instance = comp, \RF|register0|dataOut[2] , RF|register0|dataOut[2], completeDataPath, 1
instance = comp, \RF|muxb|output[2]~56 , RF|muxb|output[2]~56, completeDataPath, 1
instance = comp, \RF|register4|dataOut[2] , RF|register4|dataOut[2], completeDataPath, 1
instance = comp, \RF|muxb|output~6 , RF|muxb|output~6, completeDataPath, 1
instance = comp, \RF|register5|dataOut[2] , RF|register5|dataOut[2], completeDataPath, 1
instance = comp, \RF|muxb|output~7 , RF|muxb|output~7, completeDataPath, 1
instance = comp, \RF|muxb|output[2]~58 , RF|muxb|output[2]~58, completeDataPath, 1
instance = comp, \RF|muxb|output[2] , RF|muxb|output[2], completeDataPath, 1
instance = comp, \reg_B_crtl~input , reg_B_crtl~input, completeDataPath, 1
instance = comp, \Register_B|dataOut[7]~0 , Register_B|dataOut[7]~0, completeDataPath, 1
instance = comp, \Register_B|dataOut[2] , Register_B|dataOut[2], completeDataPath, 1
instance = comp, \alu_B_mux|output~19 , alu_B_mux|output~19, completeDataPath, 1
instance = comp, \alu_A_mux|output~26 , alu_A_mux|output~26, completeDataPath, 1
instance = comp, \alu_A_mux|output~27 , alu_A_mux|output~27, completeDataPath, 1
instance = comp, \Memory_data|dataOut[1] , Memory_data|dataOut[1], completeDataPath, 1
instance = comp, \rf_data_mux|output[1]~23 , rf_data_mux|output[1]~23, completeDataPath, 1
instance = comp, \rf_data_mux|output[1]~24 , rf_data_mux|output[1]~24, completeDataPath, 1
instance = comp, \RF|register0|data~15 , RF|register0|data~15, completeDataPath, 1
instance = comp, \RF|register3|dataOut[1] , RF|register3|dataOut[1], completeDataPath, 1
instance = comp, \RF|register2|dataOut[1] , RF|register2|dataOut[1], completeDataPath, 1
instance = comp, \RF|muxb|output[1]~65 , RF|muxb|output[1]~65, completeDataPath, 1
instance = comp, \RF|register7|data~15 , RF|register7|data~15, completeDataPath, 1
instance = comp, \RF|register7|dataOut[1] , RF|register7|dataOut[1], completeDataPath, 1
instance = comp, \RF|register6|dataOut[1]~feeder , RF|register6|dataOut[1]~feeder, completeDataPath, 1
instance = comp, \RF|register6|dataOut[1] , RF|register6|dataOut[1], completeDataPath, 1
instance = comp, \RF|muxb|output[1]~67 , RF|muxb|output[1]~67, completeDataPath, 1
instance = comp, \RF|register5|dataOut[1] , RF|register5|dataOut[1], completeDataPath, 1
instance = comp, \RF|register4|dataOut[1] , RF|register4|dataOut[1], completeDataPath, 1
instance = comp, \RF|muxb|output[1]~66 , RF|muxb|output[1]~66, completeDataPath, 1
instance = comp, \RF|register0|dataOut[1] , RF|register0|dataOut[1], completeDataPath, 1
instance = comp, \RF|register1|dataOut[1] , RF|register1|dataOut[1], completeDataPath, 1
instance = comp, \RF|muxb|output[1]~64 , RF|muxb|output[1]~64, completeDataPath, 1
instance = comp, \RF|muxb|output[1] , RF|muxb|output[1], completeDataPath, 1
instance = comp, \Register_B|dataOut[1] , Register_B|dataOut[1], completeDataPath, 1
instance = comp, \alu_B_mux|output~21 , alu_B_mux|output~21, completeDataPath, 1
instance = comp, \alu_A_mux|output~28 , alu_A_mux|output~28, completeDataPath, 1
instance = comp, \alu_A_mux|output~29 , alu_A_mux|output~29, completeDataPath, 1
instance = comp, \alu_A_mux|output~30 , alu_A_mux|output~30, completeDataPath, 1
instance = comp, \alu_A_mux|output~31 , alu_A_mux|output~31, completeDataPath, 1
instance = comp, \ALU_1|add1|adder5|adder2|cout~0 , ALU_1|add1|adder5|adder2|cout~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder5|adder3|cout~0 , ALU_1|add1|adder5|adder3|cout~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder5|adder4|cout~0 , ALU_1|add1|adder5|adder4|cout~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder6|adder1|cout~0 , ALU_1|add1|adder6|adder1|cout~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder6|adder2|cout~0 , ALU_1|add1|adder6|adder2|cout~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder6|adder3|s , ALU_1|add1|adder6|adder3|s, completeDataPath, 1
instance = comp, \ALU_1|rc[6]~8 , ALU_1|rc[6]~8, completeDataPath, 1
instance = comp, \add_signal~input , add_signal~input, completeDataPath, 1
instance = comp, \alu_B_mux|output~8 , alu_B_mux|output~8, completeDataPath, 1
instance = comp, \ALU_register|data~14 , ALU_register|data~14, completeDataPath, 1
instance = comp, \ALU_register|dataOut[7] , ALU_register|dataOut[7], completeDataPath, 1
instance = comp, \PC|dataOut[7]~8 , PC|dataOut[7]~8, completeDataPath, 1
instance = comp, \Memory_data|dataOut[7] , Memory_data|dataOut[7], completeDataPath, 1
instance = comp, \rf_data_mux|output[7]~9 , rf_data_mux|output[7]~9, completeDataPath, 1
instance = comp, \rf_data_mux|output[7]~10 , rf_data_mux|output[7]~10, completeDataPath, 1
instance = comp, \PC|dataOut[7] , PC|dataOut[7], completeDataPath, 1
instance = comp, \alu_A_mux|output~16 , alu_A_mux|output~16, completeDataPath, 1
instance = comp, \alu_A_mux|output~17 , alu_A_mux|output~17, completeDataPath, 1
instance = comp, \RF|register0|data~8 , RF|register0|data~8, completeDataPath, 1
instance = comp, \RF|register3|dataOut[7] , RF|register3|dataOut[7], completeDataPath, 1
instance = comp, \RF|register2|dataOut[7] , RF|register2|dataOut[7], completeDataPath, 1
instance = comp, \RF|muxb|output[7]~37 , RF|muxb|output[7]~37, completeDataPath, 1
instance = comp, \RF|register4|dataOut[7] , RF|register4|dataOut[7], completeDataPath, 1
instance = comp, \RF|register5|dataOut[7] , RF|register5|dataOut[7], completeDataPath, 1
instance = comp, \RF|muxb|output[7]~38 , RF|muxb|output[7]~38, completeDataPath, 1
instance = comp, \RF|register1|dataOut[7] , RF|register1|dataOut[7], completeDataPath, 1
instance = comp, \RF|register0|dataOut[7] , RF|register0|dataOut[7], completeDataPath, 1
instance = comp, \RF|muxb|output[7]~36 , RF|muxb|output[7]~36, completeDataPath, 1
instance = comp, \RF|register6|dataOut[7] , RF|register6|dataOut[7], completeDataPath, 1
instance = comp, \RF|register7|data~8 , RF|register7|data~8, completeDataPath, 1
instance = comp, \RF|register7|dataOut[7] , RF|register7|dataOut[7], completeDataPath, 1
instance = comp, \RF|muxb|output[7]~39 , RF|muxb|output[7]~39, completeDataPath, 1
instance = comp, \RF|muxb|output[7] , RF|muxb|output[7], completeDataPath, 1
instance = comp, \Register_B|dataOut[7] , Register_B|dataOut[7], completeDataPath, 1
instance = comp, \alu_B_mux|output~9 , alu_B_mux|output~9, completeDataPath, 1
instance = comp, \ALU_1|rc[7]~7 , ALU_1|rc[7]~7, completeDataPath, 1
instance = comp, \ALU_1|add1|adder6|adder3|cout~0 , ALU_1|add1|adder6|adder3|cout~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder6|adder4|s , ALU_1|add1|adder6|adder4|s, completeDataPath, 1
instance = comp, \Register_A|dataOut[7]~8 , Register_A|dataOut[7]~8, completeDataPath, 1
instance = comp, \RF|muxA|output[7]~42 , RF|muxA|output[7]~42, completeDataPath, 1
instance = comp, \RF|muxA|output[7]~43 , RF|muxA|output[7]~43, completeDataPath, 1
instance = comp, \RF|muxA|output[7]~40 , RF|muxA|output[7]~40, completeDataPath, 1
instance = comp, \RF|muxA|output[7]~41 , RF|muxA|output[7]~41, completeDataPath, 1
instance = comp, \RF|muxA|output[7] , RF|muxA|output[7], completeDataPath, 1
instance = comp, \Register_A|dataOut[7] , Register_A|dataOut[7], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[7]~8 , regA_regB_mem_data_in|output[7]~8, completeDataPath, 1
instance = comp, \alu_B_mux|output~0 , alu_B_mux|output~0, completeDataPath, 1
instance = comp, \PC|dataOut[8]~7 , PC|dataOut[8]~7, completeDataPath, 1
instance = comp, \PC|dataOut[8] , PC|dataOut[8], completeDataPath, 1
instance = comp, \RF|register5|dataOut[8] , RF|register5|dataOut[8], completeDataPath, 1
instance = comp, \RF|register4|dataOut[8] , RF|register4|dataOut[8], completeDataPath, 1
instance = comp, \RF|muxA|output[8]~38 , RF|muxA|output[8]~38, completeDataPath, 1
instance = comp, \RF|register3|dataOut[8] , RF|register3|dataOut[8], completeDataPath, 1
instance = comp, \RF|muxA|output[8]~37 , RF|muxA|output[8]~37, completeDataPath, 1
instance = comp, \RF|register1|dataOut[8] , RF|register1|dataOut[8], completeDataPath, 1
instance = comp, \RF|register0|dataOut[8] , RF|register0|dataOut[8], completeDataPath, 1
instance = comp, \RF|muxA|output[8]~36 , RF|muxA|output[8]~36, completeDataPath, 1
instance = comp, \RF|register6|dataOut[8] , RF|register6|dataOut[8], completeDataPath, 1
instance = comp, \RF|register7|data~7 , RF|register7|data~7, completeDataPath, 1
instance = comp, \RF|register7|dataOut[8] , RF|register7|dataOut[8], completeDataPath, 1
instance = comp, \RF|muxA|output[8]~39 , RF|muxA|output[8]~39, completeDataPath, 1
instance = comp, \RF|muxA|output[8] , RF|muxA|output[8], completeDataPath, 1
instance = comp, \Register_A|dataOut[8] , Register_A|dataOut[8], completeDataPath, 1
instance = comp, \alu_A_mux|output~14 , alu_A_mux|output~14, completeDataPath, 1
instance = comp, \alu_A_mux|output~15 , alu_A_mux|output~15, completeDataPath, 1
instance = comp, \alu_B_mux|output~7 , alu_B_mux|output~7, completeDataPath, 1
instance = comp, \ALU_1|rc[8]~6 , ALU_1|rc[8]~6, completeDataPath, 1
instance = comp, \ALU_1|add1|adder6|adder4|cout~0 , ALU_1|add1|adder6|adder4|cout~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder7|adder1|s , ALU_1|add1|adder7|adder1|s, completeDataPath, 1
instance = comp, \Register_A|dataOut[8]~7 , Register_A|dataOut[8]~7, completeDataPath, 1
instance = comp, \ALU_register|data~13 , ALU_register|data~13, completeDataPath, 1
instance = comp, \ALU_register|dataOut[8] , ALU_register|dataOut[8], completeDataPath, 1
instance = comp, \Memory_data|dataOut[8] , Memory_data|dataOut[8], completeDataPath, 1
instance = comp, \rf_data_mux|output[8]~7 , rf_data_mux|output[8]~7, completeDataPath, 1
instance = comp, \rf_data_mux|output[8]~8 , rf_data_mux|output[8]~8, completeDataPath, 1
instance = comp, \RF|register0|data~7 , RF|register0|data~7, completeDataPath, 1
instance = comp, \RF|register2|dataOut[8] , RF|register2|dataOut[8], completeDataPath, 1
instance = comp, \RF|muxb|output[8]~33 , RF|muxb|output[8]~33, completeDataPath, 1
instance = comp, \RF|muxb|output[8]~35 , RF|muxb|output[8]~35, completeDataPath, 1
instance = comp, \RF|muxb|output[8]~32 , RF|muxb|output[8]~32, completeDataPath, 1
instance = comp, \RF|muxb|output[8]~34 , RF|muxb|output[8]~34, completeDataPath, 1
instance = comp, \RF|muxb|output[8] , RF|muxb|output[8], completeDataPath, 1
instance = comp, \Register_B|dataOut[8] , Register_B|dataOut[8], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[8]~6 , regA_regB_mem_data_in|output[8]~6, completeDataPath, 1
instance = comp, \RF|register1|dataOut[9] , RF|register1|dataOut[9], completeDataPath, 1
instance = comp, \RF|register0|dataOut[9] , RF|register0|dataOut[9], completeDataPath, 1
instance = comp, \RF|muxA|output[9]~32 , RF|muxA|output[9]~32, completeDataPath, 1
instance = comp, \RF|register3|dataOut[9] , RF|register3|dataOut[9], completeDataPath, 1
instance = comp, \RF|muxA|output[9]~33 , RF|muxA|output[9]~33, completeDataPath, 1
instance = comp, \RF|register5|dataOut[9] , RF|register5|dataOut[9], completeDataPath, 1
instance = comp, \RF|register4|dataOut[9] , RF|register4|dataOut[9], completeDataPath, 1
instance = comp, \RF|muxA|output[9]~34 , RF|muxA|output[9]~34, completeDataPath, 1
instance = comp, \PC|dataOut[9]~6 , PC|dataOut[9]~6, completeDataPath, 1
instance = comp, \PC|dataOut[9] , PC|dataOut[9], completeDataPath, 1
instance = comp, \RF|register7|data~6 , RF|register7|data~6, completeDataPath, 1
instance = comp, \RF|register7|dataOut[9] , RF|register7|dataOut[9], completeDataPath, 1
instance = comp, \RF|register6|dataOut[9] , RF|register6|dataOut[9], completeDataPath, 1
instance = comp, \RF|muxA|output[9]~35 , RF|muxA|output[9]~35, completeDataPath, 1
instance = comp, \RF|muxA|output[9] , RF|muxA|output[9], completeDataPath, 1
instance = comp, \Register_A|dataOut[9] , Register_A|dataOut[9], completeDataPath, 1
instance = comp, \alu_A_mux|output~12 , alu_A_mux|output~12, completeDataPath, 1
instance = comp, \alu_A_mux|output~13 , alu_A_mux|output~13, completeDataPath, 1
instance = comp, \alu_B_mux|output~6 , alu_B_mux|output~6, completeDataPath, 1
instance = comp, \ALU_1|rc[9]~5 , ALU_1|rc[9]~5, completeDataPath, 1
instance = comp, \ALU_1|add1|adder7|adder1|cout~0 , ALU_1|add1|adder7|adder1|cout~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder7|adder2|s , ALU_1|add1|adder7|adder2|s, completeDataPath, 1
instance = comp, \Register_A|dataOut[9]~6 , Register_A|dataOut[9]~6, completeDataPath, 1
instance = comp, \ALU_register|data~12 , ALU_register|data~12, completeDataPath, 1
instance = comp, \ALU_register|dataOut[9] , ALU_register|dataOut[9], completeDataPath, 1
instance = comp, \Memory_data|dataOut[9] , Memory_data|dataOut[9], completeDataPath, 1
instance = comp, \rf_data_mux|output~6 , rf_data_mux|output~6, completeDataPath, 1
instance = comp, \RF|register0|data~6 , RF|register0|data~6, completeDataPath, 1
instance = comp, \RF|register2|dataOut[9] , RF|register2|dataOut[9], completeDataPath, 1
instance = comp, \RF|muxb|output[9]~29 , RF|muxb|output[9]~29, completeDataPath, 1
instance = comp, \RF|muxb|output[9]~30 , RF|muxb|output[9]~30, completeDataPath, 1
instance = comp, \RF|muxb|output[9]~28 , RF|muxb|output[9]~28, completeDataPath, 1
instance = comp, \RF|muxb|output[9]~31 , RF|muxb|output[9]~31, completeDataPath, 1
instance = comp, \RF|muxb|output[9] , RF|muxb|output[9], completeDataPath, 1
instance = comp, \Register_B|dataOut[9] , Register_B|dataOut[9], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[9]~14 , regA_regB_mem_data_in|output[9]~14, completeDataPath, 1
instance = comp, \Memory_data|dataOut[10] , Memory_data|dataOut[10], completeDataPath, 1
instance = comp, \RF|register1|dataOut[10] , RF|register1|dataOut[10], completeDataPath, 1
instance = comp, \RF|register0|dataOut[10] , RF|register0|dataOut[10], completeDataPath, 1
instance = comp, \RF|muxA|output[10]~28 , RF|muxA|output[10]~28, completeDataPath, 1
instance = comp, \PC|dataOut[10]~5 , PC|dataOut[10]~5, completeDataPath, 1
instance = comp, \PC|dataOut[10] , PC|dataOut[10], completeDataPath, 1
instance = comp, \RF|register7|data~5 , RF|register7|data~5, completeDataPath, 1
instance = comp, \RF|register7|dataOut[10] , RF|register7|dataOut[10], completeDataPath, 1
instance = comp, \RF|muxA|output[10]~31 , RF|muxA|output[10]~31, completeDataPath, 1
instance = comp, \RF|register4|dataOut[10] , RF|register4|dataOut[10], completeDataPath, 1
instance = comp, \RF|register5|dataOut[10] , RF|register5|dataOut[10], completeDataPath, 1
instance = comp, \RF|muxA|output[10]~30 , RF|muxA|output[10]~30, completeDataPath, 1
instance = comp, \RF|register3|dataOut[10] , RF|register3|dataOut[10], completeDataPath, 1
instance = comp, \RF|register2|dataOut[10] , RF|register2|dataOut[10], completeDataPath, 1
instance = comp, \RF|muxA|output[10]~29 , RF|muxA|output[10]~29, completeDataPath, 1
instance = comp, \RF|muxA|output[10] , RF|muxA|output[10], completeDataPath, 1
instance = comp, \Register_A|dataOut[10] , Register_A|dataOut[10], completeDataPath, 1
instance = comp, \alu_A_mux|output~10 , alu_A_mux|output~10, completeDataPath, 1
instance = comp, \alu_A_mux|output~11 , alu_A_mux|output~11, completeDataPath, 1
instance = comp, \alu_B_mux|output~5 , alu_B_mux|output~5, completeDataPath, 1
instance = comp, \ALU_1|rc[10]~4 , ALU_1|rc[10]~4, completeDataPath, 1
instance = comp, \ALU_1|add1|adder7|adder2|cout~0 , ALU_1|add1|adder7|adder2|cout~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder7|adder3|s , ALU_1|add1|adder7|adder3|s, completeDataPath, 1
instance = comp, \Register_A|dataOut[10]~5 , Register_A|dataOut[10]~5, completeDataPath, 1
instance = comp, \ALU_register|data~11 , ALU_register|data~11, completeDataPath, 1
instance = comp, \ALU_register|dataOut[10] , ALU_register|dataOut[10], completeDataPath, 1
instance = comp, \rf_data_mux|output~5 , rf_data_mux|output~5, completeDataPath, 1
instance = comp, \RF|register0|data~5 , RF|register0|data~5, completeDataPath, 1
instance = comp, \RF|register6|dataOut[10]~feeder , RF|register6|dataOut[10]~feeder, completeDataPath, 1
instance = comp, \RF|register6|dataOut[10] , RF|register6|dataOut[10], completeDataPath, 1
instance = comp, \RF|muxb|output[10]~27 , RF|muxb|output[10]~27, completeDataPath, 1
instance = comp, \RF|muxb|output[10]~25 , RF|muxb|output[10]~25, completeDataPath, 1
instance = comp, \RF|muxb|output[10]~24 , RF|muxb|output[10]~24, completeDataPath, 1
instance = comp, \RF|muxb|output[10]~26 , RF|muxb|output[10]~26, completeDataPath, 1
instance = comp, \RF|muxb|output[10] , RF|muxb|output[10], completeDataPath, 1
instance = comp, \Register_B|dataOut[10] , Register_B|dataOut[10], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[10]~13 , regA_regB_mem_data_in|output[10]~13, completeDataPath, 1
instance = comp, \Memory_data|dataOut[11] , Memory_data|dataOut[11], completeDataPath, 1
instance = comp, \ALU_register|data~10 , ALU_register|data~10, completeDataPath, 1
instance = comp, \ALU_register|dataOut[11] , ALU_register|dataOut[11], completeDataPath, 1
instance = comp, \rf_data_mux|output~4 , rf_data_mux|output~4, completeDataPath, 1
instance = comp, \RF|register0|data~4 , RF|register0|data~4, completeDataPath, 1
instance = comp, \RF|register1|dataOut[11] , RF|register1|dataOut[11], completeDataPath, 1
instance = comp, \RF|register0|dataOut[11] , RF|register0|dataOut[11], completeDataPath, 1
instance = comp, \RF|muxb|output[11]~20 , RF|muxb|output[11]~20, completeDataPath, 1
instance = comp, \RF|register6|dataOut[11]~feeder , RF|register6|dataOut[11]~feeder, completeDataPath, 1
instance = comp, \RF|register6|dataOut[11] , RF|register6|dataOut[11], completeDataPath, 1
instance = comp, \PC|dataOut[11]~4 , PC|dataOut[11]~4, completeDataPath, 1
instance = comp, \PC|dataOut[11] , PC|dataOut[11], completeDataPath, 1
instance = comp, \RF|register7|data~4 , RF|register7|data~4, completeDataPath, 1
instance = comp, \RF|register7|dataOut[11] , RF|register7|dataOut[11], completeDataPath, 1
instance = comp, \RF|muxb|output[11]~23 , RF|muxb|output[11]~23, completeDataPath, 1
instance = comp, \RF|register4|dataOut[11] , RF|register4|dataOut[11], completeDataPath, 1
instance = comp, \RF|register5|dataOut[11] , RF|register5|dataOut[11], completeDataPath, 1
instance = comp, \RF|muxb|output[11]~22 , RF|muxb|output[11]~22, completeDataPath, 1
instance = comp, \RF|register2|dataOut[11] , RF|register2|dataOut[11], completeDataPath, 1
instance = comp, \RF|register3|dataOut[11] , RF|register3|dataOut[11], completeDataPath, 1
instance = comp, \RF|muxb|output[11]~21 , RF|muxb|output[11]~21, completeDataPath, 1
instance = comp, \RF|muxb|output[11] , RF|muxb|output[11], completeDataPath, 1
instance = comp, \Register_B|dataOut[11] , Register_B|dataOut[11], completeDataPath, 1
instance = comp, \alu_B_mux|output~4 , alu_B_mux|output~4, completeDataPath, 1
instance = comp, \alu_A_mux|output~8 , alu_A_mux|output~8, completeDataPath, 1
instance = comp, \alu_A_mux|output~9 , alu_A_mux|output~9, completeDataPath, 1
instance = comp, \Register_A|dataOut[11]~20 , Register_A|dataOut[11]~20, completeDataPath, 1
instance = comp, \ALU_1|add1|adder7|adder3|cout~0 , ALU_1|add1|adder7|adder3|cout~0, completeDataPath, 1
instance = comp, \Register_A|dataOut[11]~4 , Register_A|dataOut[11]~4, completeDataPath, 1
instance = comp, \Register_A|dataOut[11]~feeder , Register_A|dataOut[11]~feeder, completeDataPath, 1
instance = comp, \RF|muxA|output[11]~27 , RF|muxA|output[11]~27, completeDataPath, 1
instance = comp, \RF|muxA|output[11]~26 , RF|muxA|output[11]~26, completeDataPath, 1
instance = comp, \RF|muxA|output[11]~25 , RF|muxA|output[11]~25, completeDataPath, 1
instance = comp, \RF|muxA|output[11]~24 , RF|muxA|output[11]~24, completeDataPath, 1
instance = comp, \RF|muxA|output[11] , RF|muxA|output[11], completeDataPath, 1
instance = comp, \Register_A|dataOut[11] , Register_A|dataOut[11], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[11]~15 , regA_regB_mem_data_in|output[11]~15, completeDataPath, 1
instance = comp, \alu_B_mux|output~3 , alu_B_mux|output~3, completeDataPath, 1
instance = comp, \PC|dataOut[12]~3 , PC|dataOut[12]~3, completeDataPath, 1
instance = comp, \PC|dataOut[12] , PC|dataOut[12], completeDataPath, 1
instance = comp, \Register_A|dataOut[12]~feeder , Register_A|dataOut[12]~feeder, completeDataPath, 1
instance = comp, \RF|register4|dataOut[12] , RF|register4|dataOut[12], completeDataPath, 1
instance = comp, \RF|register5|dataOut[12] , RF|register5|dataOut[12], completeDataPath, 1
instance = comp, \RF|muxA|output[12]~22 , RF|muxA|output[12]~22, completeDataPath, 1
instance = comp, \RF|register2|dataOut[12] , RF|register2|dataOut[12], completeDataPath, 1
instance = comp, \RF|muxA|output[12]~21 , RF|muxA|output[12]~21, completeDataPath, 1
instance = comp, \RF|register7|data~3 , RF|register7|data~3, completeDataPath, 1
instance = comp, \RF|register7|dataOut[12] , RF|register7|dataOut[12], completeDataPath, 1
instance = comp, \RF|register6|dataOut[12] , RF|register6|dataOut[12], completeDataPath, 1
instance = comp, \RF|muxA|output[12]~23 , RF|muxA|output[12]~23, completeDataPath, 1
instance = comp, \RF|register0|dataOut[12] , RF|register0|dataOut[12], completeDataPath, 1
instance = comp, \RF|register1|dataOut[12] , RF|register1|dataOut[12], completeDataPath, 1
instance = comp, \RF|muxA|output[12]~20 , RF|muxA|output[12]~20, completeDataPath, 1
instance = comp, \RF|muxA|output[12] , RF|muxA|output[12], completeDataPath, 1
instance = comp, \Register_A|dataOut[12] , Register_A|dataOut[12], completeDataPath, 1
instance = comp, \alu_A_mux|output~6 , alu_A_mux|output~6, completeDataPath, 1
instance = comp, \alu_A_mux|output~7 , alu_A_mux|output~7, completeDataPath, 1
instance = comp, \Register_A|dataOut[12]~19 , Register_A|dataOut[12]~19, completeDataPath, 1
instance = comp, \ALU_1|add1|adder7|adder4|cout~0 , ALU_1|add1|adder7|adder4|cout~0, completeDataPath, 1
instance = comp, \Register_A|dataOut[12]~3 , Register_A|dataOut[12]~3, completeDataPath, 1
instance = comp, \ALU_register|data~9 , ALU_register|data~9, completeDataPath, 1
instance = comp, \ALU_register|dataOut[12] , ALU_register|dataOut[12], completeDataPath, 1
instance = comp, \Memory_data|dataOut[12] , Memory_data|dataOut[12], completeDataPath, 1
instance = comp, \rf_data_mux|output~3 , rf_data_mux|output~3, completeDataPath, 1
instance = comp, \RF|register0|data~3 , RF|register0|data~3, completeDataPath, 1
instance = comp, \RF|register3|dataOut[12] , RF|register3|dataOut[12], completeDataPath, 1
instance = comp, \RF|muxb|output[12]~17 , RF|muxb|output[12]~17, completeDataPath, 1
instance = comp, \RF|muxb|output[12]~18 , RF|muxb|output[12]~18, completeDataPath, 1
instance = comp, \RF|muxb|output[12]~16 , RF|muxb|output[12]~16, completeDataPath, 1
instance = comp, \RF|muxb|output[12]~19 , RF|muxb|output[12]~19, completeDataPath, 1
instance = comp, \RF|muxb|output[12] , RF|muxb|output[12], completeDataPath, 1
instance = comp, \Register_B|dataOut[12] , Register_B|dataOut[12], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[12]~0 , regA_regB_mem_data_in|output[12]~0, completeDataPath, 1
instance = comp, \Memory_data|dataOut[13] , Memory_data|dataOut[13], completeDataPath, 1
instance = comp, \alu_B_mux|output~2 , alu_B_mux|output~2, completeDataPath, 1
instance = comp, \Register_A|dataOut[13]~feeder , Register_A|dataOut[13]~feeder, completeDataPath, 1
instance = comp, \RF|register2|dataOut[13] , RF|register2|dataOut[13], completeDataPath, 1
instance = comp, \RF|muxA|output[13]~17 , RF|muxA|output[13]~17, completeDataPath, 1
instance = comp, \RF|register1|dataOut[13] , RF|register1|dataOut[13], completeDataPath, 1
instance = comp, \RF|register0|dataOut[13] , RF|register0|dataOut[13], completeDataPath, 1
instance = comp, \RF|muxA|output[13]~16 , RF|muxA|output[13]~16, completeDataPath, 1
instance = comp, \RF|register5|dataOut[13] , RF|register5|dataOut[13], completeDataPath, 1
instance = comp, \RF|register4|dataOut[13] , RF|register4|dataOut[13], completeDataPath, 1
instance = comp, \RF|muxA|output[13]~18 , RF|muxA|output[13]~18, completeDataPath, 1
instance = comp, \PC|dataOut[13]~2 , PC|dataOut[13]~2, completeDataPath, 1
instance = comp, \PC|dataOut[13] , PC|dataOut[13], completeDataPath, 1
instance = comp, \RF|register7|data~2 , RF|register7|data~2, completeDataPath, 1
instance = comp, \RF|register7|dataOut[13] , RF|register7|dataOut[13], completeDataPath, 1
instance = comp, \RF|register6|dataOut[13]~feeder , RF|register6|dataOut[13]~feeder, completeDataPath, 1
instance = comp, \RF|register6|dataOut[13] , RF|register6|dataOut[13], completeDataPath, 1
instance = comp, \RF|muxA|output[13]~19 , RF|muxA|output[13]~19, completeDataPath, 1
instance = comp, \RF|muxA|output[13] , RF|muxA|output[13], completeDataPath, 1
instance = comp, \Register_A|dataOut[13] , Register_A|dataOut[13], completeDataPath, 1
instance = comp, \alu_A_mux|output~4 , alu_A_mux|output~4, completeDataPath, 1
instance = comp, \alu_A_mux|output~5 , alu_A_mux|output~5, completeDataPath, 1
instance = comp, \Register_A|dataOut[13]~18 , Register_A|dataOut[13]~18, completeDataPath, 1
instance = comp, \ALU_1|add1|adder8|adder1|cout~0 , ALU_1|add1|adder8|adder1|cout~0, completeDataPath, 1
instance = comp, \Register_A|dataOut[13]~2 , Register_A|dataOut[13]~2, completeDataPath, 1
instance = comp, \ALU_register|data~8 , ALU_register|data~8, completeDataPath, 1
instance = comp, \ALU_register|dataOut[13] , ALU_register|dataOut[13], completeDataPath, 1
instance = comp, \rf_data_mux|output~2 , rf_data_mux|output~2, completeDataPath, 1
instance = comp, \RF|register0|data~2 , RF|register0|data~2, completeDataPath, 1
instance = comp, \RF|register3|dataOut[13] , RF|register3|dataOut[13], completeDataPath, 1
instance = comp, \RF|muxb|output[13]~13 , RF|muxb|output[13]~13, completeDataPath, 1
instance = comp, \RF|muxb|output[13]~12 , RF|muxb|output[13]~12, completeDataPath, 1
instance = comp, \RF|muxb|output[13]~14 , RF|muxb|output[13]~14, completeDataPath, 1
instance = comp, \RF|muxb|output[13]~15 , RF|muxb|output[13]~15, completeDataPath, 1
instance = comp, \RF|muxb|output[13] , RF|muxb|output[13], completeDataPath, 1
instance = comp, \Register_B|dataOut[13] , Register_B|dataOut[13], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[13]~1 , regA_regB_mem_data_in|output[13]~1, completeDataPath, 1
instance = comp, \PC|dataOut[14]~19 , PC|dataOut[14]~19, completeDataPath, 1
instance = comp, \PC|dataOut[14]~1 , PC|dataOut[14]~1, completeDataPath, 1
instance = comp, \PC|dataOut[14]~feeder , PC|dataOut[14]~feeder, completeDataPath, 1
instance = comp, \PC|dataOut[14] , PC|dataOut[14], completeDataPath, 1
instance = comp, \alu_A_mux|output~2 , alu_A_mux|output~2, completeDataPath, 1
instance = comp, \alu_A_mux|output~3 , alu_A_mux|output~3, completeDataPath, 1
instance = comp, \ALU_1|add1|adder8|adder2|cout~0 , ALU_1|add1|adder8|adder2|cout~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder8|adder3|s , ALU_1|add1|adder8|adder3|s, completeDataPath, 1
instance = comp, \ALU_register|data~7 , ALU_register|data~7, completeDataPath, 1
instance = comp, \ALU_register|dataOut[14] , ALU_register|dataOut[14], completeDataPath, 1
instance = comp, \Memory_data|dataOut[15] , Memory_data|dataOut[15], completeDataPath, 1
instance = comp, \alu_B_mux|output~22 , alu_B_mux|output~22, completeDataPath, 1
instance = comp, \PC|dataOut[15]~20 , PC|dataOut[15]~20, completeDataPath, 1
instance = comp, \alu_A_mux|output~32 , alu_A_mux|output~32, completeDataPath, 1
instance = comp, \ALU_1|sub1|rc[15]~4 , ALU_1|sub1|rc[15]~4, completeDataPath, 1
instance = comp, \ALU_1|add1|adder8|adder3|cout~0 , ALU_1|add1|adder8|adder3|cout~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder8|adder4|s , ALU_1|add1|adder8|adder4|s, completeDataPath, 1
instance = comp, \PC|dataOut[15]~0 , PC|dataOut[15]~0, completeDataPath, 1
instance = comp, \PC|dataOut[15]~feeder , PC|dataOut[15]~feeder, completeDataPath, 1
instance = comp, \PC|dataOut[15] , PC|dataOut[15], completeDataPath, 1
instance = comp, \Register_A|dataOut[15]~feeder , Register_A|dataOut[15]~feeder, completeDataPath, 1
instance = comp, \RF|register7|data~0 , RF|register7|data~0, completeDataPath, 1
instance = comp, \RF|register7|dataOut[15] , RF|register7|dataOut[15], completeDataPath, 1
instance = comp, \RF|register6|dataOut[15] , RF|register6|dataOut[15], completeDataPath, 1
instance = comp, \RF|muxA|output[15]~11 , RF|muxA|output[15]~11, completeDataPath, 1
instance = comp, \RF|register1|dataOut[15] , RF|register1|dataOut[15], completeDataPath, 1
instance = comp, \RF|register0|dataOut[15] , RF|register0|dataOut[15], completeDataPath, 1
instance = comp, \RF|muxA|output[15]~2 , RF|muxA|output[15]~2, completeDataPath, 1
instance = comp, \RF|register3|dataOut[15] , RF|register3|dataOut[15], completeDataPath, 1
instance = comp, \RF|muxA|output[15]~5 , RF|muxA|output[15]~5, completeDataPath, 1
instance = comp, \RF|register5|dataOut[15] , RF|register5|dataOut[15], completeDataPath, 1
instance = comp, \RF|register4|dataOut[15] , RF|register4|dataOut[15], completeDataPath, 1
instance = comp, \RF|muxA|output[15]~8 , RF|muxA|output[15]~8, completeDataPath, 1
instance = comp, \RF|muxA|output[15] , RF|muxA|output[15], completeDataPath, 1
instance = comp, \Register_A|dataOut[15] , Register_A|dataOut[15], completeDataPath, 1
instance = comp, \alu_A_mux|output~0 , alu_A_mux|output~0, completeDataPath, 1
instance = comp, \alu_A_mux|output~1 , alu_A_mux|output~1, completeDataPath, 1
instance = comp, \Register_A|dataOut[15]~16 , Register_A|dataOut[15]~16, completeDataPath, 1
instance = comp, \Register_A|dataOut[15]~0 , Register_A|dataOut[15]~0, completeDataPath, 1
instance = comp, \ALU_register|data~6 , ALU_register|data~6, completeDataPath, 1
instance = comp, \ALU_register|dataOut[15] , ALU_register|dataOut[15], completeDataPath, 1
instance = comp, \rf_data_mux|output~0 , rf_data_mux|output~0, completeDataPath, 1
instance = comp, \RF|register0|data~0 , RF|register0|data~0, completeDataPath, 1
instance = comp, \RF|register2|dataOut[15] , RF|register2|dataOut[15], completeDataPath, 1
instance = comp, \RF|muxb|output[15]~69 , RF|muxb|output[15]~69, completeDataPath, 1
instance = comp, \RF|muxb|output[15]~68 , RF|muxb|output[15]~68, completeDataPath, 1
instance = comp, \RF|muxb|output[15]~71 , RF|muxb|output[15]~71, completeDataPath, 1
instance = comp, \RF|muxb|output[15]~70 , RF|muxb|output[15]~70, completeDataPath, 1
instance = comp, \RF|muxb|output[15] , RF|muxb|output[15], completeDataPath, 1
instance = comp, \Register_B|dataOut[15] , Register_B|dataOut[15], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[15]~3 , regA_regB_mem_data_in|output[15]~3, completeDataPath, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a0 , RAM|altsyncram_component|auto_generated|ram_block1a0, completeDataPath, 1
instance = comp, \IR|data~2 , IR|data~2, completeDataPath, 1
instance = comp, \Memory_data|dataOut[14] , Memory_data|dataOut[14], completeDataPath, 1
instance = comp, \rf_data_mux|output~1 , rf_data_mux|output~1, completeDataPath, 1
instance = comp, \RF|register0|data~1 , RF|register0|data~1, completeDataPath, 1
instance = comp, \RF|register4|dataOut[14] , RF|register4|dataOut[14], completeDataPath, 1
instance = comp, \RF|register5|dataOut[14] , RF|register5|dataOut[14], completeDataPath, 1
instance = comp, \RF|muxb|output[14]~8 , RF|muxb|output[14]~8, completeDataPath, 1
instance = comp, \RF|register0|dataOut[14] , RF|register0|dataOut[14], completeDataPath, 1
instance = comp, \RF|register1|dataOut[14] , RF|register1|dataOut[14], completeDataPath, 1
instance = comp, \RF|muxb|output[14]~2 , RF|muxb|output[14]~2, completeDataPath, 1
instance = comp, \RF|register3|dataOut[14] , RF|register3|dataOut[14], completeDataPath, 1
instance = comp, \RF|register2|dataOut[14] , RF|register2|dataOut[14], completeDataPath, 1
instance = comp, \RF|muxb|output[14]~5 , RF|muxb|output[14]~5, completeDataPath, 1
instance = comp, \RF|register6|dataOut[14] , RF|register6|dataOut[14], completeDataPath, 1
instance = comp, \RF|register7|data~1 , RF|register7|data~1, completeDataPath, 1
instance = comp, \RF|register7|dataOut[14] , RF|register7|dataOut[14], completeDataPath, 1
instance = comp, \RF|muxb|output[14]~11 , RF|muxb|output[14]~11, completeDataPath, 1
instance = comp, \RF|muxb|output[14] , RF|muxb|output[14], completeDataPath, 1
instance = comp, \Register_B|dataOut[14] , Register_B|dataOut[14], completeDataPath, 1
instance = comp, \alu_B_mux|output~1 , alu_B_mux|output~1, completeDataPath, 1
instance = comp, \ALU_1|rc[14]~3 , ALU_1|rc[14]~3, completeDataPath, 1
instance = comp, \Register_A|dataOut[14]~1 , Register_A|dataOut[14]~1, completeDataPath, 1
instance = comp, \RF|muxA|output[14]~13 , RF|muxA|output[14]~13, completeDataPath, 1
instance = comp, \RF|muxA|output[14]~12 , RF|muxA|output[14]~12, completeDataPath, 1
instance = comp, \RF|muxA|output[14]~14 , RF|muxA|output[14]~14, completeDataPath, 1
instance = comp, \RF|muxA|output[14]~15 , RF|muxA|output[14]~15, completeDataPath, 1
instance = comp, \RF|muxA|output[14] , RF|muxA|output[14], completeDataPath, 1
instance = comp, \Register_A|dataOut[14] , Register_A|dataOut[14], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[14]~2 , regA_regB_mem_data_in|output[14]~2, completeDataPath, 1
instance = comp, \IR|data~3 , IR|data~3, completeDataPath, 1
instance = comp, \ir_crtl~input , ir_crtl~input, completeDataPath, 1
instance = comp, \IR|dataOut[2]~0 , IR|dataOut[2]~0, completeDataPath, 1
instance = comp, \IR|dataOut[15] , IR|dataOut[15], completeDataPath, 1
instance = comp, \IR|dataOut[14] , IR|dataOut[14], completeDataPath, 1
instance = comp, \ALU_1|reg1|data~0 , ALU_1|reg1|data~0, completeDataPath, 1
instance = comp, \ALU_1|carry_var~0 , ALU_1|carry_var~0, completeDataPath, 1
instance = comp, \ALU_1|rc[15]~1 , ALU_1|rc[15]~1, completeDataPath, 1
instance = comp, \Register_A|dataOut[6]~9 , Register_A|dataOut[6]~9, completeDataPath, 1
instance = comp, \ALU_register|data~15 , ALU_register|data~15, completeDataPath, 1
instance = comp, \ALU_register|dataOut[6] , ALU_register|dataOut[6], completeDataPath, 1
instance = comp, \rf_data_mux|output[6]~12 , rf_data_mux|output[6]~12, completeDataPath, 1
instance = comp, \RF|register0|data~9 , RF|register0|data~9, completeDataPath, 1
instance = comp, \RF|register0|dataOut[6] , RF|register0|dataOut[6], completeDataPath, 1
instance = comp, \RF|muxb|output[6]~40 , RF|muxb|output[6]~40, completeDataPath, 1
instance = comp, \RF|muxb|output[6]~42 , RF|muxb|output[6]~42, completeDataPath, 1
instance = comp, \RF|muxb|output[6]~41 , RF|muxb|output[6]~41, completeDataPath, 1
instance = comp, \RF|muxb|output[6]~43 , RF|muxb|output[6]~43, completeDataPath, 1
instance = comp, \RF|muxb|output[6] , RF|muxb|output[6], completeDataPath, 1
instance = comp, \Register_B|dataOut[6] , Register_B|dataOut[6], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[6]~9 , regA_regB_mem_data_in|output[6]~9, completeDataPath, 1
instance = comp, \IR|data~8 , IR|data~8, completeDataPath, 1
instance = comp, \IR|dataOut[7] , IR|dataOut[7], completeDataPath, 1
instance = comp, \RB_B_mux|output[1]~0 , RB_B_mux|output[1]~0, completeDataPath, 1
instance = comp, \RF|muxb|output~4 , RF|muxb|output~4, completeDataPath, 1
instance = comp, \RF|muxb|output[5]~45 , RF|muxb|output[5]~45, completeDataPath, 1
instance = comp, \RF|muxb|output[5]~46 , RF|muxb|output[5]~46, completeDataPath, 1
instance = comp, \RF|muxb|output[5]~47 , RF|muxb|output[5]~47, completeDataPath, 1
instance = comp, \RF|muxb|output[5]~44 , RF|muxb|output[5]~44, completeDataPath, 1
instance = comp, \RF|muxb|output[5] , RF|muxb|output[5], completeDataPath, 1
instance = comp, \Register_B|dataOut[5] , Register_B|dataOut[5], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[5]~7 , regA_regB_mem_data_in|output[5]~7, completeDataPath, 1
instance = comp, \IR|data~9 , IR|data~9, completeDataPath, 1
instance = comp, \IR|dataOut[6] , IR|dataOut[6], completeDataPath, 1
instance = comp, \rf_in_sel|output[0]~4 , rf_in_sel|output[0]~4, completeDataPath, 1
instance = comp, \RF|register0|dataOut[5]~1 , RF|register0|dataOut[5]~1, completeDataPath, 1
instance = comp, \RF|register0|dataOut[5]~2 , RF|register0|dataOut[5]~2, completeDataPath, 1
instance = comp, \RF|register0|dataOut[4] , RF|register0|dataOut[4], completeDataPath, 1
instance = comp, \RF|register1|dataOut[4] , RF|register1|dataOut[4], completeDataPath, 1
instance = comp, \RF|muxb|output[4]~48 , RF|muxb|output[4]~48, completeDataPath, 1
instance = comp, \RF|register2|dataOut[4] , RF|register2|dataOut[4], completeDataPath, 1
instance = comp, \RF|register3|dataOut[4] , RF|register3|dataOut[4], completeDataPath, 1
instance = comp, \RF|muxb|output[4]~49 , RF|muxb|output[4]~49, completeDataPath, 1
instance = comp, \RF|register4|dataOut[4] , RF|register4|dataOut[4], completeDataPath, 1
instance = comp, \RF|register5|dataOut[4] , RF|register5|dataOut[4], completeDataPath, 1
instance = comp, \RF|muxb|output[4]~50 , RF|muxb|output[4]~50, completeDataPath, 1
instance = comp, \RF|register6|dataOut[4] , RF|register6|dataOut[4], completeDataPath, 1
instance = comp, \PC|dataOut[4]~11 , PC|dataOut[4]~11, completeDataPath, 1
instance = comp, \PC|dataOut[4] , PC|dataOut[4], completeDataPath, 1
instance = comp, \RF|register7|data~11 , RF|register7|data~11, completeDataPath, 1
instance = comp, \RF|register7|dataOut[4] , RF|register7|dataOut[4], completeDataPath, 1
instance = comp, \RF|muxb|output[4]~51 , RF|muxb|output[4]~51, completeDataPath, 1
instance = comp, \RF|muxb|output[4] , RF|muxb|output[4], completeDataPath, 1
instance = comp, \Register_B|dataOut[4] , Register_B|dataOut[4], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[4]~10 , regA_regB_mem_data_in|output[4]~10, completeDataPath, 1
instance = comp, \IR|data~11 , IR|data~11, completeDataPath, 1
instance = comp, \IR|dataOut[3] , IR|dataOut[3], completeDataPath, 1
instance = comp, \Memory_data|dataOut[3] , Memory_data|dataOut[3], completeDataPath, 1
instance = comp, \rf_data_mux|output[3]~17 , rf_data_mux|output[3]~17, completeDataPath, 1
instance = comp, \rf_data_mux|output[3]~18 , rf_data_mux|output[3]~18, completeDataPath, 1
instance = comp, \PC|dataOut[3] , PC|dataOut[3], completeDataPath, 1
instance = comp, \RF|register7|data~12 , RF|register7|data~12, completeDataPath, 1
instance = comp, \RF|register7|dataOut[3] , RF|register7|dataOut[3], completeDataPath, 1
instance = comp, \RF|register0|data~12 , RF|register0|data~12, completeDataPath, 1
instance = comp, \RF|register6|dataOut[3]~feeder , RF|register6|dataOut[3]~feeder, completeDataPath, 1
instance = comp, \RF|register6|dataOut[3] , RF|register6|dataOut[3], completeDataPath, 1
instance = comp, \RF|muxb|output[3]~55 , RF|muxb|output[3]~55, completeDataPath, 1
instance = comp, \RF|register0|dataOut[3] , RF|register0|dataOut[3], completeDataPath, 1
instance = comp, \RF|register1|dataOut[3] , RF|register1|dataOut[3], completeDataPath, 1
instance = comp, \RF|muxb|output[3]~52 , RF|muxb|output[3]~52, completeDataPath, 1
instance = comp, \RF|register2|dataOut[3] , RF|register2|dataOut[3], completeDataPath, 1
instance = comp, \RF|register3|dataOut[3] , RF|register3|dataOut[3], completeDataPath, 1
instance = comp, \RF|muxb|output[3]~53 , RF|muxb|output[3]~53, completeDataPath, 1
instance = comp, \RF|register4|dataOut[3] , RF|register4|dataOut[3], completeDataPath, 1
instance = comp, \RF|register5|dataOut[3] , RF|register5|dataOut[3], completeDataPath, 1
instance = comp, \RF|muxb|output[3]~54 , RF|muxb|output[3]~54, completeDataPath, 1
instance = comp, \RF|muxb|output[3] , RF|muxb|output[3], completeDataPath, 1
instance = comp, \Register_B|dataOut[3] , Register_B|dataOut[3], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[3]~11 , regA_regB_mem_data_in|output[3]~11, completeDataPath, 1
instance = comp, \IR|data~10 , IR|data~10, completeDataPath, 1
instance = comp, \IR|dataOut[4] , IR|dataOut[4], completeDataPath, 1
instance = comp, \rf_in_sel|output[1]~1 , rf_in_sel|output[1]~1, completeDataPath, 1
instance = comp, \RF|register0|dataOut[5]~0 , RF|register0|dataOut[5]~0, completeDataPath, 1
instance = comp, \RF|register1|dataOut[15]~1 , RF|register1|dataOut[15]~1, completeDataPath, 1
instance = comp, \RF|register1|dataOut[2] , RF|register1|dataOut[2], completeDataPath, 1
instance = comp, \RF|muxA|output[2]~60 , RF|muxA|output[2]~60, completeDataPath, 1
instance = comp, \RF|muxA|output[2]~61 , RF|muxA|output[2]~61, completeDataPath, 1
instance = comp, \RF|muxA|output[2]~62 , RF|muxA|output[2]~62, completeDataPath, 1
instance = comp, \RF|muxA|output[2]~63 , RF|muxA|output[2]~63, completeDataPath, 1
instance = comp, \RF|muxA|output[2] , RF|muxA|output[2], completeDataPath, 1
instance = comp, \Register_A|dataOut[2] , Register_A|dataOut[2], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[2]~12 , regA_regB_mem_data_in|output[2]~12, completeDataPath, 1
instance = comp, \IR|data~13 , IR|data~13, completeDataPath, 1
instance = comp, \IR|dataOut[10] , IR|dataOut[10], completeDataPath, 1
instance = comp, \RF|muxA|output~4 , RF|muxA|output~4, completeDataPath, 1
instance = comp, \RF|muxA|output[1]~69 , RF|muxA|output[1]~69, completeDataPath, 1
instance = comp, \RF|muxA|output[1]~68 , RF|muxA|output[1]~68, completeDataPath, 1
instance = comp, \RF|muxA|output[1]~70 , RF|muxA|output[1]~70, completeDataPath, 1
instance = comp, \RF|muxA|output[1]~71 , RF|muxA|output[1]~71, completeDataPath, 1
instance = comp, \RF|muxA|output[1] , RF|muxA|output[1], completeDataPath, 1
instance = comp, \Register_A|dataOut[1] , Register_A|dataOut[1], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[1]~5 , regA_regB_mem_data_in|output[1]~5, completeDataPath, 1
instance = comp, \IR|data~7 , IR|data~7, completeDataPath, 1
instance = comp, \IR|dataOut[5] , IR|dataOut[5], completeDataPath, 1
instance = comp, \alu_B_mux|output~13 , alu_B_mux|output~13, completeDataPath, 1
instance = comp, \ALU_1|rc[5]~9 , ALU_1|rc[5]~9, completeDataPath, 1
instance = comp, \ALU_1|add1|adder6|adder2|s , ALU_1|add1|adder6|adder2|s, completeDataPath, 1
instance = comp, \Register_A|dataOut[5]~10 , Register_A|dataOut[5]~10, completeDataPath, 1
instance = comp, \ALU_register|data~5 , ALU_register|data~5, completeDataPath, 1
instance = comp, \ALU_register|dataOut[5] , ALU_register|dataOut[5], completeDataPath, 1
instance = comp, \PC|dataOut[5]~10 , PC|dataOut[5]~10, completeDataPath, 1
instance = comp, \PC|dataOut[5] , PC|dataOut[5], completeDataPath, 1
instance = comp, \adress_mux|output[5]~5 , adress_mux|output[5]~5, completeDataPath, 1
instance = comp, \IR|data~15 , IR|data~15, completeDataPath, 1
instance = comp, \IR|dataOut[11] , IR|dataOut[11], completeDataPath, 1
instance = comp, \RF|muxA|output~3 , RF|muxA|output~3, completeDataPath, 1
instance = comp, \RF|muxA|output[4]~53 , RF|muxA|output[4]~53, completeDataPath, 1
instance = comp, \RF|muxA|output[4]~54 , RF|muxA|output[4]~54, completeDataPath, 1
instance = comp, \RF|muxA|output[4]~52 , RF|muxA|output[4]~52, completeDataPath, 1
instance = comp, \RF|muxA|output[4]~55 , RF|muxA|output[4]~55, completeDataPath, 1
instance = comp, \RF|muxA|output[4] , RF|muxA|output[4], completeDataPath, 1
instance = comp, \Register_A|dataOut[4] , Register_A|dataOut[4], completeDataPath, 1
instance = comp, \alu_A_mux|output~22 , alu_A_mux|output~22, completeDataPath, 1
instance = comp, \alu_A_mux|output~23 , alu_A_mux|output~23, completeDataPath, 1
instance = comp, \ALU_1|rc[4]~10 , ALU_1|rc[4]~10, completeDataPath, 1
instance = comp, \ALU_1|add1|adder6|adder1|s , ALU_1|add1|adder6|adder1|s, completeDataPath, 1
instance = comp, \Register_A|dataOut[4]~11 , Register_A|dataOut[4]~11, completeDataPath, 1
instance = comp, \ALU_register|data~4 , ALU_register|data~4, completeDataPath, 1
instance = comp, \ALU_register|dataOut[4] , ALU_register|dataOut[4], completeDataPath, 1
instance = comp, \adress_mux|output[4]~4 , adress_mux|output[4]~4, completeDataPath, 1
instance = comp, \IR|data~14 , IR|data~14, completeDataPath, 1
instance = comp, \IR|dataOut[9] , IR|dataOut[9], completeDataPath, 1
instance = comp, \RF|muxA|output~0 , RF|muxA|output~0, completeDataPath, 1
instance = comp, \RF|muxA|output[3]~56 , RF|muxA|output[3]~56, completeDataPath, 1
instance = comp, \RF|muxA|output[3]~57 , RF|muxA|output[3]~57, completeDataPath, 1
instance = comp, \RF|muxA|output[3]~58 , RF|muxA|output[3]~58, completeDataPath, 1
instance = comp, \RF|muxA|output[3]~59 , RF|muxA|output[3]~59, completeDataPath, 1
instance = comp, \RF|muxA|output[3] , RF|muxA|output[3], completeDataPath, 1
instance = comp, \Register_A|dataOut[3] , Register_A|dataOut[3], completeDataPath, 1
instance = comp, \alu_A_mux|output~24 , alu_A_mux|output~24, completeDataPath, 1
instance = comp, \alu_A_mux|output~25 , alu_A_mux|output~25, completeDataPath, 1
instance = comp, \ALU_1|add1|adder5|adder4|s , ALU_1|add1|adder5|adder4|s, completeDataPath, 1
instance = comp, \ALU_1|rc[3]~11 , ALU_1|rc[3]~11, completeDataPath, 1
instance = comp, \Register_A|dataOut[3]~12 , Register_A|dataOut[3]~12, completeDataPath, 1
instance = comp, \ALU_register|data~3 , ALU_register|data~3, completeDataPath, 1
instance = comp, \ALU_register|dataOut[3] , ALU_register|dataOut[3], completeDataPath, 1
instance = comp, \adress_mux|output[3]~3 , adress_mux|output[3]~3, completeDataPath, 1
instance = comp, \IR|data~12 , IR|data~12, completeDataPath, 1
instance = comp, \IR|dataOut[2] , IR|dataOut[2], completeDataPath, 1
instance = comp, \alu_B_mux|output~18 , alu_B_mux|output~18, completeDataPath, 1
instance = comp, \ALU_1|add1|adder5|adder3|s , ALU_1|add1|adder5|adder3|s, completeDataPath, 1
instance = comp, \ALU_1|rc[2]~12 , ALU_1|rc[2]~12, completeDataPath, 1
instance = comp, \Register_A|dataOut[2]~13 , Register_A|dataOut[2]~13, completeDataPath, 1
instance = comp, \ALU_register|data~2 , ALU_register|data~2, completeDataPath, 1
instance = comp, \ALU_register|dataOut[2] , ALU_register|dataOut[2], completeDataPath, 1
instance = comp, \adress_mux|output[2]~2 , adress_mux|output[2]~2, completeDataPath, 1
instance = comp, \IR|data~1 , IR|data~1, completeDataPath, 1
instance = comp, \IR|dataOut[13] , IR|dataOut[13], completeDataPath, 1
instance = comp, \ALU_1|rc[15]~0 , ALU_1|rc[15]~0, completeDataPath, 1
instance = comp, \ALU_1|rc[15]~2 , ALU_1|rc[15]~2, completeDataPath, 1
instance = comp, \ALU_1|rc[1]~14 , ALU_1|rc[1]~14, completeDataPath, 1
instance = comp, \ALU_1|add1|adder5|adder2|s , ALU_1|add1|adder5|adder2|s, completeDataPath, 1
instance = comp, \Register_A|dataOut[1]~15 , Register_A|dataOut[1]~15, completeDataPath, 1
instance = comp, \ALU_register|data~1 , ALU_register|data~1, completeDataPath, 1
instance = comp, \ALU_register|dataOut[1] , ALU_register|dataOut[1], completeDataPath, 1
instance = comp, \PC|dataOut[1]~15 , PC|dataOut[1]~15, completeDataPath, 1
instance = comp, \PC|dataOut[1] , PC|dataOut[1], completeDataPath, 1
instance = comp, \adress_mux|output[1]~1 , adress_mux|output[1]~1, completeDataPath, 1
instance = comp, \IR|data~6 , IR|data~6, completeDataPath, 1
instance = comp, \IR|dataOut[8] , IR|dataOut[8], completeDataPath, 1
instance = comp, \rf_in_sel|output[2]~2 , rf_in_sel|output[2]~2, completeDataPath, 1
instance = comp, \comb~2 , comb~2, completeDataPath, 1
instance = comp, \comb~3 , comb~3, completeDataPath, 1
instance = comp, \PC|dataOut[0] , PC|dataOut[0], completeDataPath, 1
instance = comp, \adress_mux|output[0]~0 , adress_mux|output[0]~0, completeDataPath, 1
instance = comp, \IR|data~4 , IR|data~4, completeDataPath, 1
instance = comp, \IR|dataOut[0] , IR|dataOut[0], completeDataPath, 1
instance = comp, \RF|register0|data~14 , RF|register0|data~14, completeDataPath, 1
instance = comp, \RF|register2|dataOut[0] , RF|register2|dataOut[0], completeDataPath, 1
instance = comp, \RF|register3|dataOut[0] , RF|register3|dataOut[0], completeDataPath, 1
instance = comp, \RF|muxb|output[0]~61 , RF|muxb|output[0]~61, completeDataPath, 1
instance = comp, \RF|register4|dataOut[0] , RF|register4|dataOut[0], completeDataPath, 1
instance = comp, \RF|register5|dataOut[0] , RF|register5|dataOut[0], completeDataPath, 1
instance = comp, \RF|muxb|output[0]~62 , RF|muxb|output[0]~62, completeDataPath, 1
instance = comp, \RF|register0|dataOut[0] , RF|register0|dataOut[0], completeDataPath, 1
instance = comp, \RF|register1|dataOut[0] , RF|register1|dataOut[0], completeDataPath, 1
instance = comp, \RF|muxb|output[0]~60 , RF|muxb|output[0]~60, completeDataPath, 1
instance = comp, \RF|register6|dataOut[0]~feeder , RF|register6|dataOut[0]~feeder, completeDataPath, 1
instance = comp, \RF|register6|dataOut[0] , RF|register6|dataOut[0], completeDataPath, 1
instance = comp, \RF|register7|data~14 , RF|register7|data~14, completeDataPath, 1
instance = comp, \RF|register7|dataOut[0] , RF|register7|dataOut[0], completeDataPath, 1
instance = comp, \RF|muxb|output[0]~63 , RF|muxb|output[0]~63, completeDataPath, 1
instance = comp, \RF|muxb|output[0] , RF|muxb|output[0], completeDataPath, 1
instance = comp, \Register_B|dataOut[0] , Register_B|dataOut[0], completeDataPath, 1
instance = comp, \alu_B_mux|output[0]~20 , alu_B_mux|output[0]~20, completeDataPath, 1
instance = comp, \ALU_1|add1|adder5|adder1|s~0 , ALU_1|add1|adder5|adder1|s~0, completeDataPath, 1
instance = comp, \ALU_1|rc[0]~13 , ALU_1|rc[0]~13, completeDataPath, 1
instance = comp, \Register_A|dataOut[0]~14 , Register_A|dataOut[0]~14, completeDataPath, 1
instance = comp, \Register_A|dataOut[0]~feeder , Register_A|dataOut[0]~feeder, completeDataPath, 1
instance = comp, \RF|muxA|output[0]~64 , RF|muxA|output[0]~64, completeDataPath, 1
instance = comp, \RF|muxA|output[0]~66 , RF|muxA|output[0]~66, completeDataPath, 1
instance = comp, \RF|muxA|output[0]~65 , RF|muxA|output[0]~65, completeDataPath, 1
instance = comp, \RF|muxA|output[0]~67 , RF|muxA|output[0]~67, completeDataPath, 1
instance = comp, \RF|muxA|output[0] , RF|muxA|output[0], completeDataPath, 1
instance = comp, \Register_A|dataOut[0] , Register_A|dataOut[0], completeDataPath, 1
instance = comp, \regA_regB_mem_data_in|output[0]~4 , regA_regB_mem_data_in|output[0]~4, completeDataPath, 1
instance = comp, \IR|data~5 , IR|data~5, completeDataPath, 1
instance = comp, \IR|dataOut[1] , IR|dataOut[1], completeDataPath, 1
instance = comp, \cntr_mux|output[0]~1 , cntr_mux|output[0]~1, completeDataPath, 1
instance = comp, \cntr_mux|output[0]~0 , cntr_mux|output[0]~0, completeDataPath, 1
instance = comp, \cntr_mux|output[0]~2 , cntr_mux|output[0]~2, completeDataPath, 1
instance = comp, \cntr_mux|output[0]~3 , cntr_mux|output[0]~3, completeDataPath, 1
instance = comp, \cntr_mux|output[0]~4 , cntr_mux|output[0]~4, completeDataPath, 1
instance = comp, \cntr_mux|output[0]~5 , cntr_mux|output[0]~5, completeDataPath, 1
instance = comp, \store_crtl~input , store_crtl~input, completeDataPath, 1
instance = comp, \comb~0 , comb~0, completeDataPath, 1
instance = comp, \IR|data~0 , IR|data~0, completeDataPath, 1
instance = comp, \IR|dataOut[12] , IR|dataOut[12], completeDataPath, 1
instance = comp, \ALU_1|reg2|data~10 , ALU_1|reg2|data~10, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~11 , ALU_1|reg2|data~11, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~12 , ALU_1|reg2|data~12, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~13 , ALU_1|reg2|data~13, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~5 , ALU_1|reg2|data~5, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~6 , ALU_1|reg2|data~6, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~3 , ALU_1|reg2|data~3, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~4 , ALU_1|reg2|data~4, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~1 , ALU_1|reg2|data~1, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~2 , ALU_1|reg2|data~2, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~7 , ALU_1|reg2|data~7, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~8 , ALU_1|reg2|data~8, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~9 , ALU_1|reg2|data~9, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~16 , ALU_1|reg2|data~16, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~14 , ALU_1|reg2|data~14, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~15 , ALU_1|reg2|data~15, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~17 , ALU_1|reg2|data~17, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~18 , ALU_1|reg2|data~18, completeDataPath, 1
instance = comp, \ALU_1|sub1|rc[12]~3 , ALU_1|sub1|rc[12]~3, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~22 , ALU_1|reg2|data~22, completeDataPath, 1
instance = comp, \ALU_1|sub1|rc[10]~2 , ALU_1|sub1|rc[10]~2, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~21 , ALU_1|reg2|data~21, completeDataPath, 1
instance = comp, \ALU_1|sub1|rc[8]~1 , ALU_1|sub1|rc[8]~1, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~20 , ALU_1|reg2|data~20, completeDataPath, 1
instance = comp, \ALU_1|sub1|rc[6]~0 , ALU_1|sub1|rc[6]~0, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~19 , ALU_1|reg2|data~19, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~23 , ALU_1|reg2|data~23, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~24 , ALU_1|reg2|data~24, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~25 , ALU_1|reg2|data~25, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~26 , ALU_1|reg2|data~26, completeDataPath, 1
instance = comp, \ALU_1|sub1|rc[4]~6 , ALU_1|sub1|rc[4]~6, completeDataPath, 1
instance = comp, \ALU_1|sub1|rc[5]~7 , ALU_1|sub1|rc[5]~7, completeDataPath, 1
instance = comp, \ALU_1|sub1|rc[2]~5 , ALU_1|sub1|rc[2]~5, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~27 , ALU_1|reg2|data~27, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~28 , ALU_1|reg2|data~28, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~29 , ALU_1|reg2|data~29, completeDataPath, 1
instance = comp, \enable_zero~input , enable_zero~input, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~0 , ALU_1|reg2|data~0, completeDataPath, 1
instance = comp, \ALU_1|add1|adder8|adder2|s , ALU_1|add1|adder8|adder2|s, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~30 , ALU_1|reg2|data~30, completeDataPath, 1
instance = comp, \ALU_1|add1|adder7|adder4|s , ALU_1|add1|adder7|adder4|s, completeDataPath, 1
instance = comp, \alu_B_mux|output~23 , alu_B_mux|output~23, completeDataPath, 1
instance = comp, \ALU_1|sub1|rc[9]~8 , ALU_1|sub1|rc[9]~8, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~31 , ALU_1|reg2|data~31, completeDataPath, 1
instance = comp, \ALU_1|add1|adder8|adder1|s , ALU_1|add1|adder8|adder1|s, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~32 , ALU_1|reg2|data~32, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~33 , ALU_1|reg2|data~33, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~34 , ALU_1|reg2|data~34, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~35 , ALU_1|reg2|data~35, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~36 , ALU_1|reg2|data~36, completeDataPath, 1
instance = comp, \ALU_1|reg2|data~37 , ALU_1|reg2|data~37, completeDataPath, 1
instance = comp, \ALU_1|reg2|data , ALU_1|reg2|data, completeDataPath, 1
instance = comp, \ALU_1|temp_carry_en~0 , ALU_1|temp_carry_en~0, completeDataPath, 1
instance = comp, \enable_carry~input , enable_carry~input, completeDataPath, 1
instance = comp, \ALU_1|reg1|data~1 , ALU_1|reg1|data~1, completeDataPath, 1
instance = comp, \ALU_1|reg1|data~2 , ALU_1|reg1|data~2, completeDataPath, 1
instance = comp, \ALU_1|reg1|data~3 , ALU_1|reg1|data~3, completeDataPath, 1
instance = comp, \ALU_1|reg1|data , ALU_1|reg1|data, completeDataPath, 1
instance = comp, \ALU_1|carry_flag~0 , ALU_1|carry_flag~0, completeDataPath, 1
instance = comp, \ALU_1|zero_flag~0 , ALU_1|zero_flag~0, completeDataPath, 1
instance = comp, \ALU_1|zero_flag~1 , ALU_1|zero_flag~1, completeDataPath, 1
instance = comp, \ALU_1|zero_flag~2 , ALU_1|zero_flag~2, completeDataPath, 1
instance = comp, \ALU_1|zero_flag~3 , ALU_1|zero_flag~3, completeDataPath, 1
