# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do simpleb_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {simpleb_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:55 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." simpleb_7_1200mv_100c_slow.vo 
# -- Compiling module simpleb
# 
# Top level modules:
# 	simpleb
# End time: 14:50:55 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim {C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim/simpleb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:55 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim" C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim/simpleb.vt 
# -- Compiling module simpleb_vlg_tst
# 
# Top level modules:
# 	simpleb_vlg_tst
# End time: 14:50:55 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test 
# Start time: 14:50:55 on May 26,2022
# ** Error: (vsim-3170) Could not find 'test'.
#         Searched libraries:
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim/gate_work
#             C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simpleb_run_msim_gate_verilog.do PAUSED at line 12
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.simpleb_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.simpleb_vlg_tst 
# Start time: 14:50:55 on May 26,2022
# Loading work.simpleb_vlg_tst
# Loading work.simpleb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from simpleb_7_1200mv_100c_v_slow.sdo
# ** Warning: (vsim-3017) C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim/simpleb.vt(56): [TFMPC] - Too few port connections. Expected 24, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /simpleb_vlg_tst/i1 File: simpleb_7_1200mv_100c_slow.vo
# ** Warning: (vsim-3722) C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim/simpleb.vt(56): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim/simpleb.vt(56): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim/simpleb.vt(56): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim/simpleb.vt(56): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from simpleb_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /simpleb_vlg_tst File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simulation/modelsim/simpleb.vt
add wave -position end  sim:/simpleb_vlg_tst/systemStopped0
add wave -position end  sim:/simpleb_vlg_tst/selector
add wave -position end  sim:/simpleb_vlg_tst/in
add wave -position end  sim:/simpleb_vlg_tst/eachvec
add wave -position end  sim:/simpleb_vlg_tst/cycle_selectorB
add wave -position end  sim:/simpleb_vlg_tst/cycle_selectorA
add wave -position end  sim:/simpleb_vlg_tst/count_LEDB
add wave -position end  sim:/simpleb_vlg_tst/count_LEDA
add wave -position end  sim:/simpleb_vlg_tst/clock
add wave -position end  sim:/simpleb_vlg_tst/Reset
add wave -position end  sim:/simpleb_vlg_tst/REGwren5
add wave -position end  sim:/simpleb_vlg_tst/PCw
add wave -position end  sim:/simpleb_vlg_tst/MEMread3
add wave -position end  sim:/simpleb_vlg_tst/LED3
add wave -position end  sim:/simpleb_vlg_tst/LED2
add wave -position end  sim:/simpleb_vlg_tst/LED1
add wave -position end  sim:/simpleb_vlg_tst/LED0
add wave -position end  sim:/simpleb_vlg_tst/Exec
add wave -position end  sim:/simpleb_vlg_tst/DR_MDR5
add wave -position end  sim:/simpleb_vlg_tst/Clk
add wave -position end  sim:/simpleb_vlg_tst/BF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: moeka  Hostname: LAPTOP-IUBK1SJC  ProcessID: 14972
#           Attempting to use alternate WLF file "./wlftt45k7y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt45k7y
run
# Running testbench
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2389 ps, d:2451 ps, 223 ps );
#    Time: 2451 ps  Iteration: 1  Instance: /simpleb_vlg_tst/i1/\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2389 ps, d:2455 ps, 223 ps );
#    Time: 2455 ps  Iteration: 0  Instance: /simpleb_vlg_tst/i1/\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2383 ps, d[0]:2498 ps, 223 ps );
#    Time: 2498 ps  Iteration: 1  Instance: /simpleb_vlg_tst/i1/\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 /we_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2385 ps, d:2510 ps, 223 ps );
#    Time: 2510 ps  Iteration: 0  Instance: /simpleb_vlg_tst/i1/\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2383 ps, d:2517 ps, 223 ps );
#    Time: 2517 ps  Iteration: 0  Instance: /simpleb_vlg_tst/i1/\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2389 ps, d:2534 ps, 223 ps );
#    Time: 2534 ps  Iteration: 1  Instance: /simpleb_vlg_tst/i1/\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2388 ps, d:2543 ps, 223 ps );
#    Time: 2543 ps  Iteration: 1  Instance: /simpleb_vlg_tst/i1/\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2387 ps, d:2563 ps, 223 ps );
#    Time: 2563 ps  Iteration: 1  Instance: /simpleb_vlg_tst/i1/\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2389 ps, d:2586 ps, 223 ps );
#    Time: 2586 ps  Iteration: 0  Instance: /simpleb_vlg_tst/i1/\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2389 ps, d:2610 ps, 223 ps );
#    Time: 2610 ps  Iteration: 0  Instance: /simpleb_vlg_tst/i1/\ram0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 /addr_a_register
run
# End time: 16:39:29 on May 26,2022, Elapsed time: 1:48:34
# Errors: 11, Warnings: 7
