

================================================================
== Vitis HLS Report for 'FFT_stage_spatial_unroll_7_s'
================================================================
* Date:           Wed Jul 16 18:22:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  5.046 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       72|       72|  0.363 us|  0.363 us|   33|   33|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- R_Group_loop_bflySize_equal_FFT_NUM  |       70|       70|        40|          1|          1|    32|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 1, D = 40, States = { 1 2 3 4 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 5 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 
5 --> 26 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 5 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%k93 = alloca i32 1"   --->   Operation 43 'alloca' 'k93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %k93"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln398 = br void %fpga_resource_hint.for.body38.76" [FFT.cpp:398]   --->   Operation 45 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%k93_load = load i7 %k93" [FFT.cpp:398]   --->   Operation 46 'load' 'k93_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln398 = trunc i7 %k93_load" [FFT.cpp:398]   --->   Operation 47 'trunc' 'trunc_ln398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specfucore_ln404 = specfucore void @_ssdm_op_SpecFUCore, i7 %k93_load, i64 12, i64 4, i64 18446744073709551615" [FFT.cpp:404]   --->   Operation 48 'specfucore' 'specfucore_ln404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %k93_load, i32 1, i32 5" [FFT.cpp:408]   --->   Operation 49 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln408 = zext i5 %lshr_ln" [FFT.cpp:408]   --->   Operation 50 'zext' 'zext_ln408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln8_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %lshr_ln" [FFT.cpp:8->FFT.cpp:408]   --->   Operation 51 'bitconcatenate' 'zext_ln8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i6 %zext_ln8_cast" [FFT.cpp:8->FFT.cpp:408]   --->   Operation 52 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0, i64 0, i64 %zext_ln408" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 53 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0, i64 0, i64 %zext_ln408" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 54 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [3/3] (1.68ns)   --->   "%d0 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 55 'load' 'd0' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 56 [3/3] (1.68ns)   --->   "%d0_2 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 56 'load' 'd0_2' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0, i64 0, i64 %zext_ln8" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 57 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0, i64 0, i64 %zext_ln8" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 58 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [3/3] (1.68ns)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 59 'load' 'd1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 60 [3/3] (1.68ns)   --->   "%d1_3 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 60 'load' 'd1_3' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1, i64 0, i64 %zext_ln408" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 61 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1, i64 0, i64 %zext_ln408" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 62 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1, i64 0, i64 %zext_ln8" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 63 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1, i64 0, i64 %zext_ln8" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 64 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 65 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 66 [3/3] (1.68ns)   --->   "%d1_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 66 'load' 'd1_4' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 67 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 67 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 68 [3/3] (1.68ns)   --->   "%d1_5 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 68 'load' 'd1_5' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 69 [1/1] (1.87ns)   --->   "%k = add i7 %k93_load, i7 2" [FFT.cpp:398]   --->   Operation 69 'add' 'k' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k, i32 6" [FFT.cpp:398]   --->   Operation 70 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln398 = store i7 %k, i7 %k93" [FFT.cpp:398]   --->   Operation 71 'store' 'store_ln398' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %tmp, void %fpga_resource_hint.for.body38.76, void %FFT_stage_spatial_unroll<7>.exit" [FFT.cpp:398]   --->   Operation 72 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 73 [1/1] (3.20ns)   --->   "%tw = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i6, i6 0, i32 1, i6 2, i32 0.995185, i6 4, i32 0.980785, i6 6, i32 0.95694, i6 8, i32 0.92388, i6 10, i32 0.881921, i6 12, i32 0.83147, i6 14, i32 0.77301, i6 16, i32 0.707107, i6 18, i32 0.634393, i6 20, i32 0.55557, i6 22, i32 0.471397, i6 24, i32 0.382683, i6 26, i32 0.290285, i6 28, i32 0.19509, i6 30, i32 0.0980171, i6 32, i32 6.12323e-17, i6 34, i32 -0.0980171, i6 36, i32 -0.19509, i6 38, i32 -0.290285, i6 40, i32 -0.382683, i6 42, i32 -0.471397, i6 44, i32 -0.55557, i6 46, i32 -0.634393, i6 48, i32 -0.707107, i6 50, i32 -0.77301, i6 52, i32 -0.83147, i6 54, i32 -0.881921, i6 56, i32 -0.92388, i6 58, i32 -0.95694, i6 60, i32 -0.980785, i6 62, i32 -0.995185, i32 <undef>, i6 %trunc_ln398" [FFT.cpp:398]   --->   Operation 73 'sparsemux' 'tw' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (3.20ns)   --->   "%tw_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i6, i6 0, i32 -0, i6 2, i32 -0.0980171, i6 4, i32 -0.19509, i6 6, i32 -0.290285, i6 8, i32 -0.382683, i6 10, i32 -0.471397, i6 12, i32 -0.55557, i6 14, i32 -0.634393, i6 16, i32 -0.707107, i6 18, i32 -0.77301, i6 20, i32 -0.83147, i6 22, i32 -0.881921, i6 24, i32 -0.92388, i6 26, i32 -0.95694, i6 28, i32 -0.980785, i6 30, i32 -0.995185, i6 32, i32 -1, i6 34, i32 -0.995185, i6 36, i32 -0.980785, i6 38, i32 -0.95694, i6 40, i32 -0.92388, i6 42, i32 -0.881921, i6 44, i32 -0.83147, i6 46, i32 -0.77301, i6 48, i32 -0.707107, i6 50, i32 -0.634393, i6 52, i32 -0.55557, i6 54, i32 -0.471397, i6 56, i32 -0.382683, i6 58, i32 -0.290285, i6 60, i32 -0.19509, i6 62, i32 -0.0980171, i32 <undef>, i6 %trunc_ln398" [FFT.cpp:398]   --->   Operation 74 'sparsemux' 'tw_3' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [2/3] (1.68ns)   --->   "%d0 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 75 'load' 'd0' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 76 [2/3] (1.68ns)   --->   "%d0_2 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 76 'load' 'd0_2' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 77 [2/3] (1.68ns)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 77 'load' 'd1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 78 [2/3] (1.68ns)   --->   "%d1_3 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 78 'load' 'd1_3' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 79 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 79 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 80 [2/3] (1.68ns)   --->   "%d1_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 80 'load' 'd1_4' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 81 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 81 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 82 [2/3] (1.68ns)   --->   "%d1_5 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 82 'load' 'd1_5' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 83 [1/3] ( I:1.68ns O:1.68ns )   --->   "%d0 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 83 'load' 'd0' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 84 [1/3] ( I:1.68ns O:1.68ns )   --->   "%d0_2 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 84 'load' 'd0_2' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 85 [1/3] ( I:1.68ns O:1.68ns )   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 85 'load' 'd1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 86 [1/3] ( I:1.68ns O:1.68ns )   --->   "%d1_3 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 86 'load' 'd1_3' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 87 [8/8] (2.56ns)   --->   "%ac = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 87 'fmul' 'ac' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [8/8] (2.56ns)   --->   "%bd = fmul i32 %d1_3, i32 %tw_3" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 88 'fmul' 'bd' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [8/8] (2.56ns)   --->   "%ad = fmul i32 %d1, i32 %tw_3" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 89 'fmul' 'ad' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [8/8] (2.56ns)   --->   "%bc = fmul i32 %d1_3, i32 %tw" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 90 'fmul' 'bc' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (3.20ns)   --->   "%tw_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i6, i6 0, i32 0.998795, i6 2, i32 0.989177, i6 4, i32 0.970031, i6 6, i32 0.941544, i6 8, i32 0.903989, i6 10, i32 0.857729, i6 12, i32 0.803208, i6 14, i32 0.740951, i6 16, i32 0.671559, i6 18, i32 0.595699, i6 20, i32 0.514103, i6 22, i32 0.427555, i6 24, i32 0.33689, i6 26, i32 0.24298, i6 28, i32 0.14673, i6 30, i32 0.0490677, i6 32, i32 -0.0490677, i6 34, i32 -0.14673, i6 36, i32 -0.24298, i6 38, i32 -0.33689, i6 40, i32 -0.427555, i6 42, i32 -0.514103, i6 44, i32 -0.595699, i6 46, i32 -0.671559, i6 48, i32 -0.740951, i6 50, i32 -0.803208, i6 52, i32 -0.857729, i6 54, i32 -0.903989, i6 56, i32 -0.941544, i6 58, i32 -0.970031, i6 60, i32 -0.989177, i6 62, i32 -0.998795, i32 <undef>, i6 %trunc_ln398" [FFT.cpp:398]   --->   Operation 91 'sparsemux' 'tw_4' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (3.20ns)   --->   "%tw_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i6, i6 0, i32 -0.0490677, i6 2, i32 -0.14673, i6 4, i32 -0.24298, i6 6, i32 -0.33689, i6 8, i32 -0.427555, i6 10, i32 -0.514103, i6 12, i32 -0.595699, i6 14, i32 -0.671559, i6 16, i32 -0.740951, i6 18, i32 -0.803208, i6 20, i32 -0.857729, i6 22, i32 -0.903989, i6 24, i32 -0.941544, i6 26, i32 -0.970031, i6 28, i32 -0.989177, i6 30, i32 -0.998795, i6 32, i32 -0.998795, i6 34, i32 -0.989177, i6 36, i32 -0.970031, i6 38, i32 -0.941544, i6 40, i32 -0.903989, i6 42, i32 -0.857729, i6 44, i32 -0.803208, i6 46, i32 -0.740951, i6 48, i32 -0.671559, i6 50, i32 -0.595699, i6 52, i32 -0.514103, i6 54, i32 -0.427555, i6 56, i32 -0.33689, i6 58, i32 -0.24298, i6 60, i32 -0.14673, i6 62, i32 -0.0490677, i32 <undef>, i6 %trunc_ln398" [FFT.cpp:398]   --->   Operation 92 'sparsemux' 'tw_5' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 93 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 94 [1/3] ( I:1.68ns O:1.68ns )   --->   "%d1_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 94 'load' 'd1_4' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 95 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr" [FFT.cpp:11->FFT.cpp:408]   --->   Operation 95 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 96 [1/3] ( I:1.68ns O:1.68ns )   --->   "%d1_5 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_1" [FFT.cpp:12->FFT.cpp:408]   --->   Operation 96 'load' 'd1_5' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:0]   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln398 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:398]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln398 = specloopname void @_ssdm_op_SpecLoopName, void @empty_64" [FFT.cpp:398]   --->   Operation 99 'specloopname' 'specloopname_ln398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%specperformance_ln401 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:401]   --->   Operation 100 'specperformance' 'specperformance_ln401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [FFT.cpp:403]   --->   Operation 101 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin_i" [FFT.cpp:403]   --->   Operation 102 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.82ns)   --->   "%switch_ln14 = switch i6 %trunc_ln398, void %fpga_resource_hint.if.then4.i.75, i6 32, void %if.then.i.i, i6 0, void %fpga_resource_hint.for.inc67.73" [FFT.cpp:14->FFT.cpp:408]   --->   Operation 103 'switch' 'switch_ln14' <Predicate = true> <Delay = 1.82>
ST_4 : Operation 104 [7/8] (2.56ns)   --->   "%ac = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 104 'fmul' 'ac' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [7/8] (2.56ns)   --->   "%bd = fmul i32 %d1_3, i32 %tw_3" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 105 'fmul' 'bd' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [7/8] (2.56ns)   --->   "%ad = fmul i32 %d1, i32 %tw_3" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 106 'fmul' 'ad' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [7/8] (2.56ns)   --->   "%bc = fmul i32 %d1_3, i32 %tw" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 107 'fmul' 'bc' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [8/8] (2.56ns)   --->   "%ac_1 = fmul i32 %d1_4, i32 %tw_4" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 108 'fmul' 'ac_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [8/8] (2.56ns)   --->   "%bd_1 = fmul i32 %d1_5, i32 %tw_5" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 109 'fmul' 'bd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [8/8] (2.56ns)   --->   "%ad_1 = fmul i32 %d1_4, i32 %tw_5" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 110 'fmul' 'ad_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [8/8] (2.56ns)   --->   "%bc_1 = fmul i32 %d1_5, i32 %tw_4" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 111 'fmul' 'bc_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 24> <Delay = 3.38>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %d1" [FFT.cpp:17->FFT.cpp:408]   --->   Operation 112 'bitcast' 'bitcast_ln17' <Predicate = (trunc_ln398 == 32)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln17, i32 31" [FFT.cpp:17->FFT.cpp:408]   --->   Operation 113 'bitselect' 'bit_sel' <Predicate = (trunc_ln398 == 32)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.97ns)   --->   "%xor_ln17 = xor i1 %bit_sel, i1 1" [FFT.cpp:17->FFT.cpp:408]   --->   Operation 114 'xor' 'xor_ln17' <Predicate = (trunc_ln398 == 32)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %bitcast_ln17" [FFT.cpp:17->FFT.cpp:408]   --->   Operation 115 'trunc' 'trunc_ln17' <Predicate = (trunc_ln398 == 32)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln17, i31 %trunc_ln17" [FFT.cpp:17->FFT.cpp:408]   --->   Operation 116 'bitconcatenate' 'xor_ln' <Predicate = (trunc_ln398 == 32)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%d1_imag_1 = bitcast i32 %xor_ln" [FFT.cpp:17->FFT.cpp:408]   --->   Operation 117 'bitcast' 'd1_imag_1' <Predicate = (trunc_ln398 == 32)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.70ns)   --->   "%br_ln18 = br void %fpga_resource_hint.for.inc67.73" [FFT.cpp:18->FFT.cpp:408]   --->   Operation 118 'br' 'br_ln18' <Predicate = (trunc_ln398 == 32)> <Delay = 1.70>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 119 'specregionbegin' 'rbegin2_i' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin2_i" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 120 'specregionend' 'rend24_i' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 121 'specregionbegin' 'rbegin4_i' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin4_i" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 122 'specregionend' 'rend22_i' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.70ns)   --->   "%br_ln31 = br void %fpga_resource_hint.for.inc67.73" [FFT.cpp:31->FFT.cpp:408]   --->   Operation 123 'br' 'br_ln31' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 1.70>
ST_5 : Operation 124 [1/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 124 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_3, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:408]   --->   Operation 125 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 126 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specfucore_ln21 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_3, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:21->FFT.cpp:408]   --->   Operation 127 'specfucore' 'specfucore_ln21' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.56>
ST_6 : Operation 128 [6/8] (2.56ns)   --->   "%ac = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 128 'fmul' 'ac' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [6/8] (2.56ns)   --->   "%bd = fmul i32 %d1_3, i32 %tw_3" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 129 'fmul' 'bd' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [6/8] (2.56ns)   --->   "%ad = fmul i32 %d1, i32 %tw_3" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 130 'fmul' 'ad' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [6/8] (2.56ns)   --->   "%bc = fmul i32 %d1_3, i32 %tw" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 131 'fmul' 'bc' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [7/8] (2.56ns)   --->   "%ac_1 = fmul i32 %d1_4, i32 %tw_4" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 132 'fmul' 'ac_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [7/8] (2.56ns)   --->   "%bd_1 = fmul i32 %d1_5, i32 %tw_5" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 133 'fmul' 'bd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [7/8] (2.56ns)   --->   "%ad_1 = fmul i32 %d1_4, i32 %tw_5" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 134 'fmul' 'ad_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [7/8] (2.56ns)   --->   "%bc_1 = fmul i32 %d1_5, i32 %tw_4" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 135 'fmul' 'bc_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 2.56>
ST_7 : Operation 136 [5/8] (2.56ns)   --->   "%ac = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 136 'fmul' 'ac' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [5/8] (2.56ns)   --->   "%bd = fmul i32 %d1_3, i32 %tw_3" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 137 'fmul' 'bd' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [5/8] (2.56ns)   --->   "%ad = fmul i32 %d1, i32 %tw_3" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 138 'fmul' 'ad' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [5/8] (2.56ns)   --->   "%bc = fmul i32 %d1_3, i32 %tw" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 139 'fmul' 'bc' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [6/8] (2.56ns)   --->   "%ac_1 = fmul i32 %d1_4, i32 %tw_4" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 140 'fmul' 'ac_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [6/8] (2.56ns)   --->   "%bd_1 = fmul i32 %d1_5, i32 %tw_5" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 141 'fmul' 'bd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [6/8] (2.56ns)   --->   "%ad_1 = fmul i32 %d1_4, i32 %tw_5" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 142 'fmul' 'ad_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [6/8] (2.56ns)   --->   "%bc_1 = fmul i32 %d1_5, i32 %tw_4" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 143 'fmul' 'bc_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 2.56>
ST_8 : Operation 144 [4/8] (2.56ns)   --->   "%ac = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 144 'fmul' 'ac' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [4/8] (2.56ns)   --->   "%bd = fmul i32 %d1_3, i32 %tw_3" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 145 'fmul' 'bd' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [4/8] (2.56ns)   --->   "%ad = fmul i32 %d1, i32 %tw_3" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 146 'fmul' 'ad' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [4/8] (2.56ns)   --->   "%bc = fmul i32 %d1_3, i32 %tw" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 147 'fmul' 'bc' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [5/8] (2.56ns)   --->   "%ac_1 = fmul i32 %d1_4, i32 %tw_4" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 148 'fmul' 'ac_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [5/8] (2.56ns)   --->   "%bd_1 = fmul i32 %d1_5, i32 %tw_5" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 149 'fmul' 'bd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [5/8] (2.56ns)   --->   "%ad_1 = fmul i32 %d1_4, i32 %tw_5" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 150 'fmul' 'ad_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [5/8] (2.56ns)   --->   "%bc_1 = fmul i32 %d1_5, i32 %tw_4" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 151 'fmul' 'bc_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 2.56>
ST_9 : Operation 152 [3/8] (2.56ns)   --->   "%ac = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 152 'fmul' 'ac' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [3/8] (2.56ns)   --->   "%bd = fmul i32 %d1_3, i32 %tw_3" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 153 'fmul' 'bd' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [3/8] (2.56ns)   --->   "%ad = fmul i32 %d1, i32 %tw_3" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 154 'fmul' 'ad' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [3/8] (2.56ns)   --->   "%bc = fmul i32 %d1_3, i32 %tw" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 155 'fmul' 'bc' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [4/8] (2.56ns)   --->   "%ac_1 = fmul i32 %d1_4, i32 %tw_4" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 156 'fmul' 'ac_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [4/8] (2.56ns)   --->   "%bd_1 = fmul i32 %d1_5, i32 %tw_5" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 157 'fmul' 'bd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [4/8] (2.56ns)   --->   "%ad_1 = fmul i32 %d1_4, i32 %tw_5" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 158 'fmul' 'ad_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [4/8] (2.56ns)   --->   "%bc_1 = fmul i32 %d1_5, i32 %tw_4" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 159 'fmul' 'bc_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 2.56>
ST_10 : Operation 160 [2/8] (2.56ns)   --->   "%ac = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 160 'fmul' 'ac' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [2/8] (2.56ns)   --->   "%bd = fmul i32 %d1_3, i32 %tw_3" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 161 'fmul' 'bd' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [2/8] (2.56ns)   --->   "%ad = fmul i32 %d1, i32 %tw_3" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 162 'fmul' 'ad' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [2/8] (2.56ns)   --->   "%bc = fmul i32 %d1_3, i32 %tw" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 163 'fmul' 'bc' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [3/8] (2.56ns)   --->   "%ac_1 = fmul i32 %d1_4, i32 %tw_4" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 164 'fmul' 'ac_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [3/8] (2.56ns)   --->   "%bd_1 = fmul i32 %d1_5, i32 %tw_5" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 165 'fmul' 'bd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [3/8] (2.56ns)   --->   "%ad_1 = fmul i32 %d1_4, i32 %tw_5" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 166 'fmul' 'ad_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [3/8] (2.56ns)   --->   "%bc_1 = fmul i32 %d1_5, i32 %tw_4" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 167 'fmul' 'bc_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.56>
ST_11 : Operation 168 [1/8] (2.56ns)   --->   "%ac = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 168 'fmul' 'ac' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/8] (2.56ns)   --->   "%bd = fmul i32 %d1_3, i32 %tw_3" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 169 'fmul' 'bd' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/8] (2.56ns)   --->   "%ad = fmul i32 %d1, i32 %tw_3" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 170 'fmul' 'ad' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/8] (2.56ns)   --->   "%bc = fmul i32 %d1_3, i32 %tw" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 171 'fmul' 'bc' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [2/8] (2.56ns)   --->   "%ac_1 = fmul i32 %d1_4, i32 %tw_4" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 172 'fmul' 'ac_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [2/8] (2.56ns)   --->   "%bd_1 = fmul i32 %d1_5, i32 %tw_5" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 173 'fmul' 'bd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [2/8] (2.56ns)   --->   "%ad_1 = fmul i32 %d1_4, i32 %tw_5" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 174 'fmul' 'ad_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [2/8] (2.56ns)   --->   "%bc_1 = fmul i32 %d1_5, i32 %tw_4" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 175 'fmul' 'bc_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 3.38>
ST_12 : Operation 176 [14/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 176 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [14/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 177 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/8] (2.56ns)   --->   "%ac_1 = fmul i32 %d1_4, i32 %tw_4" [FFT.cpp:25->FFT.cpp:408]   --->   Operation 178 'fmul' 'ac_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/8] (2.56ns)   --->   "%bd_1 = fmul i32 %d1_5, i32 %tw_5" [FFT.cpp:26->FFT.cpp:408]   --->   Operation 179 'fmul' 'bd_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/8] (2.56ns)   --->   "%ad_1 = fmul i32 %d1_4, i32 %tw_5" [FFT.cpp:27->FFT.cpp:408]   --->   Operation 180 'fmul' 'ad_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/8] (2.56ns)   --->   "%bc_1 = fmul i32 %d1_5, i32 %tw_4" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 181 'fmul' 'bc_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 3.38>
ST_13 : Operation 182 [13/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 182 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [13/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 183 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [14/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 184 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [14/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 185 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 3.38>
ST_14 : Operation 186 [12/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 186 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [12/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 187 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [13/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 188 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [13/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 189 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 3.38>
ST_15 : Operation 190 [11/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 190 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [11/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 191 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [12/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 192 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [12/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 193 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 3.38>
ST_16 : Operation 194 [10/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 194 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [10/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 195 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [11/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 196 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [11/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 197 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 3.38>
ST_17 : Operation 198 [9/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 198 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [9/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 199 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [10/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 200 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [10/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 201 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 3.38>
ST_18 : Operation 202 [8/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 202 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [8/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 203 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [9/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 204 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [9/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 205 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 3.38>
ST_19 : Operation 206 [7/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 206 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [7/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 207 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [8/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 208 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [8/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 209 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 3.38>
ST_20 : Operation 210 [6/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 210 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 211 [6/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 211 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 212 [7/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 212 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 213 [7/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 213 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 3.38>
ST_21 : Operation 214 [5/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 214 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 215 [5/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 215 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 216 [6/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 216 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 217 [6/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 217 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 3.38>
ST_22 : Operation 218 [4/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 218 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 219 [4/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 219 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 220 [5/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 220 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 221 [5/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 221 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 3.38>
ST_23 : Operation 222 [3/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 222 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 223 [3/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 223 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 224 [4/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 224 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 225 [4/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 225 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 3.38>
ST_24 : Operation 226 [2/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 226 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 227 [2/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 227 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 228 [3/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 228 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [3/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 229 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 3.38>
ST_25 : Operation 230 [1/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 230 'fsub' 'd1_real' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:408]   --->   Operation 231 'specfucore' 'specfucore_ln20' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 0.00>
ST_25 : Operation 232 [1/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 232 'fadd' 'd1_imag' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%specfucore_ln21 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:21->FFT.cpp:408]   --->   Operation 233 'specfucore' 'specfucore_ln21' <Predicate = (trunc_ln398 != 32 & trunc_ln398 != 0)> <Delay = 0.00>
ST_25 : Operation 234 [2/14] (3.38ns)   --->   "%d1_real_3 = fsub i32 %ac_1, i32 %bd_1" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 234 'fsub' 'd1_real_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 235 [2/14] (3.38ns)   --->   "%d1_imag_3 = fadd i32 %ad_1, i32 %bc_1" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 235 'fadd' 'd1_imag_3' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.38>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%d1_real_2 = phi i32 %d1_3, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.75, i32 %d1, void %fpga_resource_hint.for.body38.76"   --->   Operation 236 'phi' 'd1_real_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%d1_imag_2 = phi i32 %d1_imag_1, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.75, i32 %d1_3, void %fpga_resource_hint.for.body38.76"   --->   Operation 237 'phi' 'd1_imag_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 238 [14/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 238 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 239 [14/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 239 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [14/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 240 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 241 [14/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 241 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 242 [14/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 242 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 243 [14/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 243 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 244 [14/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 244 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 245 [14/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 245 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.38>
ST_27 : Operation 246 [13/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 246 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 247 [13/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 247 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 248 [13/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 248 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 249 [13/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 249 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 250 [13/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 250 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 251 [13/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 251 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 252 [13/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 252 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 253 [13/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 253 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.38>
ST_28 : Operation 254 [12/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 254 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 255 [12/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 255 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 256 [12/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 256 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 257 [12/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 257 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 258 [12/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 258 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 259 [12/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 259 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 260 [12/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 260 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 261 [12/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 261 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.38>
ST_29 : Operation 262 [11/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 262 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 263 [11/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 263 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 264 [11/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 264 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 265 [11/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 265 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 266 [11/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 266 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 267 [11/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 267 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [11/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 268 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 269 [11/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 269 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.38>
ST_30 : Operation 270 [10/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 270 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 271 [10/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 271 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 272 [10/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 272 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 273 [10/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 273 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 274 [10/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 274 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 275 [10/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 275 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 276 [10/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 276 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 277 [10/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 277 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.38>
ST_31 : Operation 278 [9/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 278 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 279 [9/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 279 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 280 [9/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 280 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 281 [9/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 281 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 282 [9/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 282 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 283 [9/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 283 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 284 [9/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 284 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 285 [9/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 285 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.38>
ST_32 : Operation 286 [8/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 286 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 287 [8/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 287 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 288 [8/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 288 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 289 [8/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 289 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 290 [8/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 290 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 291 [8/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 291 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 292 [8/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 292 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 293 [8/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 293 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.38>
ST_33 : Operation 294 [7/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 294 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 295 [7/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 295 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 296 [7/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 296 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 297 [7/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 297 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 298 [7/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 298 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 299 [7/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 299 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 300 [7/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 300 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 301 [7/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 301 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.38>
ST_34 : Operation 302 [6/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 302 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 303 [6/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 303 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 304 [6/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 304 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 305 [6/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 305 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 306 [6/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 306 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 307 [6/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 307 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 308 [6/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 308 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 309 [6/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 309 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.38>
ST_35 : Operation 310 [5/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 310 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 311 [5/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 311 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 312 [5/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 312 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 313 [5/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 313 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 314 [5/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 314 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 315 [5/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 315 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 316 [5/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 316 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 317 [5/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 317 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.38>
ST_36 : Operation 318 [4/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 318 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 319 [4/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 319 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 320 [4/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 320 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 321 [4/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 321 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 322 [4/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 322 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 323 [4/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 323 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 324 [4/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 324 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 325 [4/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 325 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.38>
ST_37 : Operation 326 [3/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 326 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 327 [3/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 327 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 328 [3/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 328 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 329 [3/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 329 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 330 [3/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 330 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 331 [3/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 331 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 332 [3/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 332 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 333 [3/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 333 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.38>
ST_38 : Operation 334 [2/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 334 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 335 [2/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 335 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 336 [2/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 336 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 337 [2/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 337 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 338 [2/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 338 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 339 [2/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 339 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 340 [2/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 340 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 341 [2/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 341 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.38>
ST_39 : Operation 342 [1/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 342 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 343 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:408]   --->   Operation 343 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 344 [1/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 344 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 345 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:408]   --->   Operation 345 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 346 [1/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 346 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:408]   --->   Operation 347 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 348 [1/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 348 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 349 [1/1] (0.00ns)   --->   "%specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:39->FFT.cpp:408]   --->   Operation 349 'specfucore' 'specfucore_ln39' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 350 [1/14] (3.38ns)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 350 'fadd' 'd2_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 351 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_1, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:408]   --->   Operation 351 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 352 [1/14] (3.38ns)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 352 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 353 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_1, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:408]   --->   Operation 353 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 354 [1/14] (3.38ns)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_3" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 354 'fsub' 'd3_real_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 355 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_1, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:408]   --->   Operation 355 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 356 [1/14] (3.38ns)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_3" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 356 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 357 [1/1] (0.00ns)   --->   "%specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_1, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:39->FFT.cpp:408]   --->   Operation 357 'specfucore' 'specfucore_ln39' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 1.68>
ST_40 : Operation 358 [1/1] (0.00ns)   --->   "%rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [FFT.cpp:42->FFT.cpp:408]   --->   Operation 358 'specregionbegin' 'rbegin6_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 359 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin6_i" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 359 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 360 [1/1] (0.00ns)   --->   "%rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 360 'specregionbegin' 'rbegin8_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 361 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin8_i" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 361 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 362 [1/1] (0.00ns)   --->   "%rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 362 'specregionbegin' 'rbegin10_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 363 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin10_i" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 363 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 364 [1/1] (0.00ns)   --->   "%rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 364 'specregionbegin' 'rbegin12_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 365 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin12_i" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 365 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 366 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0, i64 0, i64 %zext_ln408" [FFT.cpp:47->FFT.cpp:408]   --->   Operation 366 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 367 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0, i64 0, i64 %zext_ln408" [FFT.cpp:47->FFT.cpp:408]   --->   Operation 367 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 368 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:408]   --->   Operation 368 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 369 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:408]   --->   Operation 369 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 370 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [FFT.cpp:28->FFT.cpp:408]   --->   Operation 370 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 371 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin11_i" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 371 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 372 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [FFT.cpp:29->FFT.cpp:408]   --->   Operation 372 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 373 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin9_i" [FFT.cpp:30->FFT.cpp:408]   --->   Operation 373 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 374 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [FFT.cpp:42->FFT.cpp:408]   --->   Operation 374 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 375 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin7_i" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 375 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 376 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [FFT.cpp:43->FFT.cpp:408]   --->   Operation 376 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 377 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5_i" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 377 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 378 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [FFT.cpp:44->FFT.cpp:408]   --->   Operation 378 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 379 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin3_i" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 379 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 380 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [FFT.cpp:45->FFT.cpp:408]   --->   Operation 380 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 381 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin1_i" [FFT.cpp:46->FFT.cpp:408]   --->   Operation 381 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 382 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1, i64 0, i64 %zext_ln408" [FFT.cpp:47->FFT.cpp:408]   --->   Operation 382 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 383 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1, i64 0, i64 %zext_ln408" [FFT.cpp:47->FFT.cpp:408]   --->   Operation 383 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 384 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:408]   --->   Operation 384 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 385 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:408]   --->   Operation 385 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 386 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr" [FFT.cpp:47->FFT.cpp:408]   --->   Operation 386 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 387 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_2" [FFT.cpp:48->FFT.cpp:408]   --->   Operation 387 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 388 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_real_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr" [FFT.cpp:47->FFT.cpp:408]   --->   Operation 388 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 389 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_real_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_2" [FFT.cpp:48->FFT.cpp:408]   --->   Operation 389 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 390 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr" [FFT.cpp:47->FFT.cpp:408]   --->   Operation 390 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 391 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_2" [FFT.cpp:48->FFT.cpp:408]   --->   Operation 391 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 392 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_imag_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr" [FFT.cpp:47->FFT.cpp:408]   --->   Operation 392 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 393 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_imag_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_2" [FFT.cpp:48->FFT.cpp:408]   --->   Operation 393 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 394 [1/1] (1.58ns)   --->   "%ret_ln398 = ret" [FFT.cpp:398]   --->   Operation 394 'ret' 'ret_ln398' <Predicate = (tmp)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'k93' [10]  (1.588 ns)
	'load' operation 7 bit ('k93_load', FFT.cpp:398) on local variable 'k93' [13]  (0.000 ns)
	'add' operation 7 bit ('k', FFT.cpp:398) [132]  (1.870 ns)
	'store' operation 0 bit ('store_ln398', FFT.cpp:398) of variable 'k', FFT.cpp:398 on local variable 'k93' [134]  (1.588 ns)

 <State 2>: 3.205ns
The critical path consists of the following:
	'sparsemux' operation 32 bit ('tw', FFT.cpp:398) [22]  (3.205 ns)

 <State 3>: 4.248ns
The critical path consists of the following:
	'load' operation 32 bit ('d1', FFT.cpp:12->FFT.cpp:408) on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0' [34]  (1.682 ns)
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:408) [46]  (2.566 ns)

 <State 4>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:408) [46]  (2.566 ns)

 <State 5>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [97]  (3.384 ns)

 <State 6>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:408) [46]  (2.566 ns)

 <State 7>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:408) [46]  (2.566 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:408) [46]  (2.566 ns)

 <State 9>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:408) [46]  (2.566 ns)

 <State 10>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:408) [46]  (2.566 ns)

 <State 11>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:408) [46]  (2.566 ns)

 <State 12>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 13>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 14>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 15>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 16>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 17>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 18>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 19>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 20>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 21>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 22>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 23>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 24>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 25>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:408) [51]  (3.384 ns)

 <State 26>: 3.384ns
The critical path consists of the following:
	'phi' operation 32 bit ('d1') with incoming values : ('d1', FFT.cpp:12->FFT.cpp:408) ('d1_real', FFT.cpp:29->FFT.cpp:408) [60]  (0.000 ns)
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 27>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 28>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 29>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 30>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 31>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 32>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 33>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 34>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 35>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 36>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 37>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 38>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 39>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:408) [63]  (3.384 ns)

 <State 40>: 1.682ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr', FFT.cpp:47->FFT.cpp:408) [78]  (0.000 ns)
	'store' operation 0 bit ('store_ln47', FFT.cpp:47->FFT.cpp:408) of variable 'd2_real', FFT.cpp:43->FFT.cpp:408 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0' [124]  (1.682 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
