/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [18:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  reg [20:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [7:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_45z;
  wire [12:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [30:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_26z ? celloutsig_0_7z[4] : celloutsig_0_33z[6];
  assign celloutsig_0_37z = celloutsig_0_10z ? celloutsig_0_6z : celloutsig_0_22z[1];
  assign celloutsig_1_12z = celloutsig_1_3z[13] ? in_data[97] : celloutsig_1_0z;
  assign celloutsig_0_31z = celloutsig_0_2z ? celloutsig_0_23z[8] : celloutsig_0_15z;
  assign celloutsig_0_3z = ~celloutsig_0_1z;
  assign celloutsig_0_36z = ~celloutsig_0_17z;
  assign celloutsig_0_30z = ~celloutsig_0_20z;
  assign celloutsig_0_41z = ~((celloutsig_0_36z | _00_) & celloutsig_0_2z);
  assign celloutsig_1_0z = ~((in_data[177] | in_data[162]) & in_data[150]);
  assign celloutsig_0_8z = ~((celloutsig_0_6z | in_data[15]) & celloutsig_0_2z);
  assign celloutsig_1_15z = ~((celloutsig_1_2z[4] | celloutsig_1_2z[0]) & celloutsig_1_12z);
  assign celloutsig_0_2z = ~((in_data[34] | in_data[39]) & in_data[81]);
  assign celloutsig_0_50z = celloutsig_0_45z[2] | ~(celloutsig_0_15z);
  assign celloutsig_0_12z = celloutsig_0_4z[1] | ~(celloutsig_0_1z);
  assign celloutsig_0_54z = celloutsig_0_19z | celloutsig_0_50z;
  assign celloutsig_0_14z = celloutsig_0_9z[1] | celloutsig_0_0z;
  assign celloutsig_0_21z = celloutsig_0_11z[1] | celloutsig_0_3z;
  assign celloutsig_0_26z = ~(celloutsig_0_4z[0] ^ celloutsig_0_22z[2]);
  reg [3:0] _21_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 4'h0;
    else _21_ <= { celloutsig_0_16z[3:1], celloutsig_0_21z };
  assign { _01_[3:2], _00_, _01_[0] } = _21_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 19'h00000;
    else _02_ <= { celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_19z };
  assign celloutsig_0_46z = { celloutsig_0_29z[6:3], celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_42z } / { 1'h1, celloutsig_0_13z[5:0], celloutsig_0_0z, celloutsig_0_41z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_26z };
  assign celloutsig_1_2z = { in_data[128:126], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[161:157] };
  assign celloutsig_0_57z = { celloutsig_0_33z[2:0], celloutsig_0_54z, celloutsig_0_19z } == celloutsig_0_46z[5:1];
  assign celloutsig_0_1z = { in_data[19:9], celloutsig_0_0z } == in_data[46:35];
  assign celloutsig_0_17z = ! { celloutsig_0_9z[5:2], celloutsig_0_3z };
  assign celloutsig_0_28z = ! in_data[38:30];
  assign celloutsig_0_0z = in_data[10] & ~(in_data[84]);
  assign celloutsig_1_19z = celloutsig_1_2z[0] & ~(celloutsig_1_15z);
  assign celloutsig_0_19z = celloutsig_0_1z & ~(celloutsig_0_3z);
  assign celloutsig_0_20z = celloutsig_0_10z & ~(celloutsig_0_7z[0]);
  assign celloutsig_1_3z = celloutsig_1_2z[0] ? { in_data[190:166], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } : { in_data[169:146], celloutsig_1_0z, celloutsig_1_2z[5:1], 1'h0 };
  assign celloutsig_0_13z = celloutsig_0_11z[3] ? in_data[16:10] : { celloutsig_0_9z[5:1], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_4z[4:2] != celloutsig_1_5z[5:3];
  assign celloutsig_0_16z = ~ { celloutsig_0_11z[3:0], celloutsig_0_1z };
  assign celloutsig_0_22z = ~ celloutsig_0_11z[3:0];
  assign celloutsig_0_24z = ~ { celloutsig_0_4z[2:1], celloutsig_0_12z };
  assign celloutsig_0_15z = ^ { celloutsig_0_9z[2:0], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_27z = ^ { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_0_45z = { celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_34z } >> { _01_[3], celloutsig_0_42z, celloutsig_0_39z };
  assign celloutsig_0_29z = { celloutsig_0_13z[5:3], celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_0z } >> { celloutsig_0_16z[4:1], celloutsig_0_24z };
  assign celloutsig_1_4z = celloutsig_1_2z << celloutsig_1_2z;
  assign celloutsig_0_73z = { celloutsig_0_23z[17], celloutsig_0_22z } >>> { _02_[7:5], celloutsig_0_0z, celloutsig_0_37z };
  assign celloutsig_0_7z = { in_data[46:35], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } >>> { in_data[71:62], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_4z } >>> { celloutsig_1_3z[13:9], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } >>> { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } ^ { in_data[40], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_62z = ~((celloutsig_0_28z & _01_[2]) | celloutsig_0_14z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_4z[1]) | celloutsig_0_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_1z & celloutsig_0_2z) | celloutsig_0_1z);
  always_latch
    if (clkin_data[32]) celloutsig_0_33z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_33z = { celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_11z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_11z = { celloutsig_0_4z[1], celloutsig_0_10z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_23z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_23z = { celloutsig_0_13z[6:1], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_39z = ~((celloutsig_0_21z & celloutsig_0_21z) | (celloutsig_0_28z & celloutsig_0_13z[1]));
  assign celloutsig_0_42z = ~((celloutsig_0_28z & celloutsig_0_19z) | (celloutsig_0_3z & celloutsig_0_36z));
  assign celloutsig_0_74z = ~((celloutsig_0_45z[2] & celloutsig_0_62z) | (celloutsig_0_57z & celloutsig_0_21z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[176]) | (in_data[162] & celloutsig_1_0z));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
