Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fp_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 11:37:56 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          0.60
  Critical Path Slack:          -0.60
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -10.31
  No. of Violating Paths:       19.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                275
  Buf/Inv Cell Count:              52
  Buf Cell Count:                   9
  Inv Cell Count:                  43
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       275
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      278.502000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             30.324000
  Total Buffer Area:             7.45
  Total Inverter Area:          22.88
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               278.502000
  Design Area:             278.502000


  Design Rules
  -----------------------------------
  Total Number of Nets:           307
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.07
  Logic Optimization:                  4.33
  Mapping Optimization:                6.19
  -----------------------------------------
  Overall Compile Time:               12.50
  Overall Compile Wall Clock Time:    12.80

  --------------------------------------------------------------------

  Design  WNS: 0.60  TNS: 10.31  Number of Violating Paths: 19


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
