

================================================================
== Vitis HLS Report for 'SHA1Digest_32u_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS'
================================================================
* Date:           Thu Oct 26 14:39:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.904 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS  |      801|      801|         2|          1|          1|   800|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1179|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      70|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     144|    -|
|Register         |        -|     -|     404|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     404|    1393|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_7ns_9ns_15_1_1_U592  |mul_7ns_9ns_15_1_1  |        0|   0|  0|  50|    0|
    |mux_42_32_1_1_U593       |mux_42_32_1_1       |        0|   0|  0|  20|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   0|  0|  70|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |T_fu_618_p2                       |         +|   0|  0|  32|          32|          32|
    |add_ln1027_fu_277_p2              |         +|   0|  0|  78|          71|           1|
    |add_ln186_1_fu_319_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln186_2_fu_326_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln186_3_fu_333_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln186_4_fu_340_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln186_5_fu_600_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln186_6_fu_606_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln186_7_fu_612_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln186_fu_312_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln504_fu_530_p2               |         +|   0|  0|  14|           7|           7|
    |add_ln840_fu_646_p2               |         +|   0|  0|  14|           7|           1|
    |and_ln504_fu_586_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ret_V_22_fu_506_p2                |       and|   0|  0|  32|          32|          32|
    |ret_V_23_fu_518_p2                |       and|   0|  0|  32|          32|          32|
    |ret_V_24_fu_548_p2                |       and|   0|  0|  32|          32|          32|
    |ret_V_25_fu_554_p2                |       and|   0|  0|  32|          32|          32|
    |icmp_ln1027_12_fu_350_p2          |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln1027_7_fu_444_p2           |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln1027_fu_272_p2             |      icmp|   0|  0|  31|          71|          71|
    |icmp_ln504_fu_536_p2              |      icmp|   0|  0|  10|           7|           5|
    |ret_V_19_fu_572_p3                |    select|   0|  0|  32|           1|          32|
    |ret_V_20_fu_592_p3                |    select|   0|  0|  32|           1|          32|
    |select_ln1027_1_fu_412_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln1027_2_fu_420_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln1027_3_fu_428_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln1027_4_fu_436_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln1027_fu_404_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln484_1_fu_364_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln484_2_fu_372_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln484_3_fu_380_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln484_4_fu_388_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln484_5_fu_396_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln484_fu_356_p3            |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |r_V_fu_512_p2                     |       xor|   0|  0|  32|          32|           2|
    |ret_V_13_fu_524_p2                |       xor|   0|  0|  32|          32|          32|
    |ret_V_16_fu_560_p2                |       xor|   0|  0|  32|          32|          32|
    |ret_V_18_fu_566_p2                |       xor|   0|  0|  32|          32|          32|
    |ret_V_26_fu_542_p2                |       xor|   0|  0|  32|          32|          32|
    |xor_ln1027_fu_580_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1179|         771|        1035|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |a_V_4_reg_208                     |   9|          2|   32|         64|
    |a_V_fu_142                        |   9|          2|   32|         64|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |b_V_4_reg_197                     |   9|          2|   32|         64|
    |b_V_fu_138                        |   9|          2|   32|         64|
    |c_V_fu_134                        |   9|          2|   32|         64|
    |d_V_1_fu_110                      |   9|          2|   32|         64|
    |d_V_fu_130                        |   9|          2|   32|         64|
    |e_V_1_fu_118                      |   9|          2|   32|         64|
    |e_V_2_fu_114                      |   9|          2|   32|         64|
    |e_V_fu_126                        |   9|          2|   32|         64|
    |indvar_flatten_fu_146             |   9|          2|   71|        142|
    |t_V_fu_122                        |   9|          2|    7|         14|
    |w_strm10_blk_n                    |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 144|         32|  402|        804|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_V_4_reg_208                     |  32|   0|   32|          0|
    |a_V_fu_142                        |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |b_V_4_reg_197                     |  32|   0|   32|          0|
    |b_V_fu_138                        |  32|   0|   32|          0|
    |c_V_fu_134                        |  32|   0|   32|          0|
    |d_V_1_fu_110                      |  32|   0|   32|          0|
    |d_V_fu_130                        |  32|   0|   32|          0|
    |e_V_1_fu_118                      |  32|   0|   32|          0|
    |e_V_2_fu_114                      |  32|   0|   32|          0|
    |e_V_fu_126                        |  32|   0|   32|          0|
    |icmp_ln1027_reg_772               |   1|   0|    1|          0|
    |indvar_flatten_fu_146             |  71|   0|   71|          0|
    |t_V_fu_122                        |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 404|   0|  404|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  SHA1Digest<32u>_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  SHA1Digest<32u>_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  SHA1Digest<32u>_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  SHA1Digest<32u>_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  SHA1Digest<32u>_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  SHA1Digest<32u>_Pipeline_LOOP_SHA1_DIGEST_NBLK_LOOP_SHA1_UPDATE_80_ROUNDS|  return value|
|w_strm10_dout            |   in|   32|     ap_fifo|                                                                   w_strm10|       pointer|
|w_strm10_num_data_valid  |   in|   10|     ap_fifo|                                                                   w_strm10|       pointer|
|w_strm10_fifo_cap        |   in|   10|     ap_fifo|                                                                   w_strm10|       pointer|
|w_strm10_empty_n         |   in|    1|     ap_fifo|                                                                   w_strm10|       pointer|
|w_strm10_read            |  out|    1|     ap_fifo|                                                                   w_strm10|       pointer|
|mul_ln475                |   in|   71|     ap_none|                                                                  mul_ln475|        scalar|
|add_ln186_out            |  out|   32|      ap_vld|                                                              add_ln186_out|       pointer|
|add_ln186_out_ap_vld     |  out|    1|      ap_vld|                                                              add_ln186_out|       pointer|
|add_ln186_1_out          |  out|   32|      ap_vld|                                                            add_ln186_1_out|       pointer|
|add_ln186_1_out_ap_vld   |  out|    1|      ap_vld|                                                            add_ln186_1_out|       pointer|
|add_ln186_2_out          |  out|   32|      ap_vld|                                                            add_ln186_2_out|       pointer|
|add_ln186_2_out_ap_vld   |  out|    1|      ap_vld|                                                            add_ln186_2_out|       pointer|
|add_ln186_3_out          |  out|   32|      ap_vld|                                                            add_ln186_3_out|       pointer|
|add_ln186_3_out_ap_vld   |  out|    1|      ap_vld|                                                            add_ln186_3_out|       pointer|
|add_ln186_4_out          |  out|   32|      ap_vld|                                                            add_ln186_4_out|       pointer|
|add_ln186_4_out_ap_vld   |  out|    1|      ap_vld|                                                            add_ln186_4_out|       pointer|
+-------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

