;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit configure : 
  module configure : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip zimm : UInt<32>, flip rs1 : UInt<5>, flip rd : UInt<5>, flip rs1_readdata : SInt<32>, flip current_vl : SInt<32>, vl : SInt<32>, rd_out : UInt<5>, avl_o : SInt<32>, valmax_o : SInt<32>}
    
    node vlmul = bits(io.zimm, 2, 0) @[configure.scala 21:24]
    node vsew = bits(io.zimm, 5, 3) @[configure.scala 22:22]
    node _T = eq(vlmul, UInt<3>("h05")) @[configure.scala 28:17]
    when _T : @[configure.scala 28:30]
      node _T_1 = eq(vsew, UInt<1>("h00")) @[configure.scala 30:20]
      when _T_1 : @[configure.scala 30:33]
        skip @[configure.scala 30:33]
      else : @[configure.scala 32:38]
        node _T_2 = eq(vsew, UInt<1>("h01")) @[configure.scala 32:25]
        when _T_2 : @[configure.scala 32:38]
          skip @[configure.scala 32:38]
        else : @[configure.scala 34:38]
          node _T_3 = eq(vsew, UInt<2>("h02")) @[configure.scala 34:25]
          when _T_3 : @[configure.scala 34:38]
            node _T_4 = shr(asSInt(UInt<2>("h01")), 2) @[configure.scala 35:26]
            skip @[configure.scala 34:38]
      skip @[configure.scala 28:30]
    else : @[configure.scala 41:35]
      node _T_5 = eq(vlmul, UInt<3>("h06")) @[configure.scala 41:22]
      when _T_5 : @[configure.scala 41:35]
        node _T_6 = eq(vsew, UInt<1>("h00")) @[configure.scala 43:20]
        when _T_6 : @[configure.scala 43:33]
          skip @[configure.scala 43:33]
        else : @[configure.scala 45:38]
          node _T_7 = eq(vsew, UInt<1>("h01")) @[configure.scala 45:25]
          when _T_7 : @[configure.scala 45:38]
            skip @[configure.scala 45:38]
          else : @[configure.scala 47:38]
            node _T_8 = eq(vsew, UInt<2>("h02")) @[configure.scala 47:25]
            when _T_8 : @[configure.scala 47:38]
              skip @[configure.scala 47:38]
        skip @[configure.scala 41:35]
      else : @[configure.scala 53:35]
        node _T_9 = eq(vlmul, UInt<3>("h07")) @[configure.scala 53:22]
        when _T_9 : @[configure.scala 53:35]
          node _T_10 = eq(vsew, UInt<1>("h00")) @[configure.scala 55:20]
          when _T_10 : @[configure.scala 55:33]
            skip @[configure.scala 55:33]
          else : @[configure.scala 57:38]
            node _T_11 = eq(vsew, UInt<1>("h01")) @[configure.scala 57:25]
            when _T_11 : @[configure.scala 57:38]
              skip @[configure.scala 57:38]
            else : @[configure.scala 59:38]
              node _T_12 = eq(vsew, UInt<2>("h02")) @[configure.scala 59:25]
              when _T_12 : @[configure.scala 59:38]
                skip @[configure.scala 59:38]
              else : @[configure.scala 61:37]
                node _T_13 = eq(vsew, UInt<2>("h03")) @[configure.scala 61:25]
                when _T_13 : @[configure.scala 61:37]
                  skip @[configure.scala 61:37]
          skip @[configure.scala 53:35]
        else : @[configure.scala 65:35]
          node _T_14 = eq(vlmul, UInt<1>("h00")) @[configure.scala 65:22]
          when _T_14 : @[configure.scala 65:35]
            node _T_15 = eq(vsew, UInt<1>("h00")) @[configure.scala 66:20]
            when _T_15 : @[configure.scala 66:33]
              skip @[configure.scala 66:33]
            else : @[configure.scala 68:38]
              node _T_16 = eq(vsew, UInt<1>("h01")) @[configure.scala 68:25]
              when _T_16 : @[configure.scala 68:38]
                skip @[configure.scala 68:38]
              else : @[configure.scala 70:38]
                node _T_17 = eq(vsew, UInt<2>("h02")) @[configure.scala 70:25]
                when _T_17 : @[configure.scala 70:38]
                  skip @[configure.scala 70:38]
                else : @[configure.scala 72:37]
                  node _T_18 = eq(vsew, UInt<2>("h03")) @[configure.scala 72:25]
                  when _T_18 : @[configure.scala 72:37]
                    skip @[configure.scala 72:37]
            skip @[configure.scala 65:35]
          else : @[configure.scala 75:35]
            node _T_19 = eq(vlmul, UInt<1>("h01")) @[configure.scala 75:22]
            when _T_19 : @[configure.scala 75:35]
              node _T_20 = eq(vsew, UInt<1>("h00")) @[configure.scala 76:20]
              when _T_20 : @[configure.scala 76:33]
                skip @[configure.scala 76:33]
              else : @[configure.scala 78:38]
                node _T_21 = eq(vsew, UInt<1>("h01")) @[configure.scala 78:25]
                when _T_21 : @[configure.scala 78:38]
                  skip @[configure.scala 78:38]
                else : @[configure.scala 80:38]
                  node _T_22 = eq(vsew, UInt<2>("h02")) @[configure.scala 80:25]
                  when _T_22 : @[configure.scala 80:38]
                    skip @[configure.scala 80:38]
                  else : @[configure.scala 82:37]
                    node _T_23 = eq(vsew, UInt<2>("h03")) @[configure.scala 82:25]
                    when _T_23 : @[configure.scala 82:37]
                      skip @[configure.scala 82:37]
              skip @[configure.scala 75:35]
            else : @[configure.scala 85:35]
              node _T_24 = eq(vlmul, UInt<2>("h02")) @[configure.scala 85:22]
              when _T_24 : @[configure.scala 85:35]
                node _T_25 = eq(vsew, UInt<1>("h00")) @[configure.scala 86:20]
                when _T_25 : @[configure.scala 86:33]
                  skip @[configure.scala 86:33]
                else : @[configure.scala 88:38]
                  node _T_26 = eq(vsew, UInt<1>("h01")) @[configure.scala 88:25]
                  when _T_26 : @[configure.scala 88:38]
                    skip @[configure.scala 88:38]
                  else : @[configure.scala 90:38]
                    node _T_27 = eq(vsew, UInt<2>("h02")) @[configure.scala 90:25]
                    when _T_27 : @[configure.scala 90:38]
                      skip @[configure.scala 90:38]
                    else : @[configure.scala 92:37]
                      node _T_28 = eq(vsew, UInt<2>("h03")) @[configure.scala 92:25]
                      when _T_28 : @[configure.scala 92:37]
                        skip @[configure.scala 92:37]
                skip @[configure.scala 85:35]
              else : @[configure.scala 95:35]
                node _T_29 = eq(vlmul, UInt<2>("h03")) @[configure.scala 95:22]
                when _T_29 : @[configure.scala 95:35]
                  node _T_30 = eq(vsew, UInt<1>("h00")) @[configure.scala 96:20]
                  when _T_30 : @[configure.scala 96:33]
                    skip @[configure.scala 96:33]
                  else : @[configure.scala 98:38]
                    node _T_31 = eq(vsew, UInt<1>("h01")) @[configure.scala 98:25]
                    when _T_31 : @[configure.scala 98:38]
                      skip @[configure.scala 98:38]
                    else : @[configure.scala 100:38]
                      node _T_32 = eq(vsew, UInt<2>("h02")) @[configure.scala 100:25]
                      when _T_32 : @[configure.scala 100:38]
                        skip @[configure.scala 100:38]
                      else : @[configure.scala 102:37]
                        node _T_33 = eq(vsew, UInt<2>("h03")) @[configure.scala 102:25]
                        when _T_33 : @[configure.scala 102:37]
                          skip @[configure.scala 102:37]
                  skip @[configure.scala 95:35]
    node _T_34 = neq(io.rs1, UInt<1>("h00")) @[configure.scala 108:18]
    node _T_35 = neq(io.rd, UInt<1>("h00")) @[configure.scala 109:15]
    node _T_36 = eq(io.rs1, UInt<1>("h00")) @[configure.scala 109:40]
    node _T_37 = and(_T_35, _T_36) @[configure.scala 109:30]
    node _T_38 = eq(io.rs1, UInt<1>("h00")) @[configure.scala 110:16]
    node _T_39 = eq(io.rd, UInt<1>("h00")) @[configure.scala 110:33]
    node _T_40 = and(_T_38, _T_39) @[configure.scala 110:24]
    node _T_41 = mux(_T_40, io.current_vl, asSInt(UInt<1>("h00"))) @[configure.scala 110:8]
    node _T_42 = mux(_T_37, asSInt(UInt<6>("h010")), _T_41) @[configure.scala 109:8]
    node avl = mux(_T_34, io.rs1_readdata, _T_42) @[configure.scala 108:10]
    node _T_43 = leq(avl, asSInt(UInt<6>("h010"))) @[configure.scala 113:15]
    when _T_43 : @[configure.scala 113:25]
      io.vl <= avl @[configure.scala 114:14]
      skip @[configure.scala 113:25]
    else : @[configure.scala 115:16]
      io.vl <= asSInt(UInt<6>("h010")) @[configure.scala 116:14]
      skip @[configure.scala 115:16]
    io.rd_out <= io.rd @[configure.scala 119:10]
    io.valmax_o <= asSInt(UInt<6>("h010")) @[configure.scala 120:13]
    io.avl_o <= avl @[configure.scala 121:10]
    
