./sim_define.v

// LIBRARY
-v /home/user/PDK/FE/Verilog_Model/m18gm180s_verilog_081128/m18gm180s_neg.v
-v /home/user/PDK/FE/Verilog_Model/hgi1113tp1_040907/models/hgi1113tp1.v

//////// GATE ///////////////////
../../../layout/outputs/pad_TOP.chip_finish.sim.v

../../../testbench/testbench.v
