{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 22:27:57 2022 " "Info: Processing started: Wed Mar 30 22:27:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problem2_18301033 -c problem2_18301033 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off problem2_18301033 -c problem2_18301033 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem2_18301033.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file problem2_18301033.v" { { "Info" "ISGN_ENTITY_NAME" "1 problem2_18301033 " "Info: Found entity 1: problem2_18301033" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "problem2_18301033 " "Info: Elaborating entity \"problem2_18301033\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 problem2_18301033.v(16) " "Warning (10230): Verilog HDL assignment warning at problem2_18301033.v(16): truncated value with size 32 to match size of target (1)" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 problem2_18301033.v(23) " "Warning (10230): Verilog HDL assignment warning at problem2_18301033.v(23): truncated value with size 32 to match size of target (1)" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 problem2_18301033.v(30) " "Warning (10230): Verilog HDL assignment warning at problem2_18301033.v(30): truncated value with size 32 to match size of target (1)" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 problem2_18301033.v(37) " "Warning (10230): Verilog HDL assignment warning at problem2_18301033.v(37): truncated value with size 32 to match size of target (1)" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 problem2_18301033.v(44) " "Warning (10230): Verilog HDL assignment warning at problem2_18301033.v(44): truncated value with size 32 to match size of target (1)" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 problem2_18301033.v(51) " "Warning (10230): Verilog HDL assignment warning at problem2_18301033.v(51): truncated value with size 32 to match size of target (1)" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next problem2_18301033.v(11) " "Warning (10240): Verilog HDL Always Construct warning at problem2_18301033.v(11): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buy problem2_18301033.v(11) " "Warning (10240): Verilog HDL Always Construct warning at problem2_18301033.v(11): inferring latch(es) for variable \"buy\", which holds its previous value in one or more paths through the always construct" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "chg problem2_18301033.v(11) " "Warning (10240): Verilog HDL Always Construct warning at problem2_18301033.v(11): inferring latch(es) for variable \"chg\", which holds its previous value in one or more paths through the always construct" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 problem2_18301033.v(59) " "Warning (10230): Verilog HDL assignment warning at problem2_18301033.v(59): truncated value with size 32 to match size of target (1)" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chg\[0\] problem2_18301033.v(11) " "Info (10041): Inferred latch for \"chg\[0\]\" at problem2_18301033.v(11)" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chg\[1\] problem2_18301033.v(11) " "Info (10041): Inferred latch for \"chg\[1\]\" at problem2_18301033.v(11)" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buy problem2_18301033.v(11) " "Info (10041): Inferred latch for \"buy\" at problem2_18301033.v(11)" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next problem2_18301033.v(11) " "Info (10041): Inferred latch for \"next\" at problem2_18301033.v(11)" {  } { { "problem2_18301033.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assignments/Assignment 2/Problem 2/problem2_18301033.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 22:27:57 2022 " "Info: Processing ended: Wed Mar 30 22:27:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
