/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 232 192)
	(text "i2cSlave" (rect 5 0 38 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 10 12)(font "Arial" ))
		(text "rst" (rect 21 43 31 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "scl" (rect 0 0 10 12)(font "Arial" ))
		(text "scl" (rect 21 59 31 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "myReg4[7..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "myReg4[7..0]" (rect 21 75 78 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "myReg5[7..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "myReg5[7..0]" (rect 21 91 77 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "myReg6[7..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "myReg6[7..0]" (rect 21 107 77 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "myReg7[7..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "myReg7[7..0]" (rect 21 123 77 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 216 48)
		(output)
		(text "myReg0[7..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "myReg0[7..0]" (rect 139 43 195 55)(font "Arial" ))
		(line (pt 216 48)(pt 200 48)(line_width 3))
	)
	(port
		(pt 216 64)
		(output)
		(text "myReg1[7..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "myReg1[7..0]" (rect 140 59 195 71)(font "Arial" ))
		(line (pt 216 64)(pt 200 64)(line_width 3))
	)
	(port
		(pt 216 80)
		(output)
		(text "myReg2[7..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "myReg2[7..0]" (rect 139 75 195 87)(font "Arial" ))
		(line (pt 216 80)(pt 200 80)(line_width 3))
	)
	(port
		(pt 216 96)
		(output)
		(text "myReg3[7..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "myReg3[7..0]" (rect 139 91 195 103)(font "Arial" ))
		(line (pt 216 96)(pt 200 96)(line_width 3))
	)
	(port
		(pt 216 32)
		(bidir)
		(text "sda" (rect 0 0 14 12)(font "Arial" ))
		(text "sda" (rect 181 27 195 39)(font "Arial" ))
		(line (pt 216 32)(pt 200 32)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 200 160)(line_width 1))
	)
)
