// Seed: 1655131484
module module_0 ();
  wire id_1, id_2, id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    output wire id_3,
    input wire id_4,
    output wire id_5,
    output wire id_6,
    input tri0 id_7
);
  logic [7:0] id_9, id_10, id_11, id_12;
  module_0();
  assign id_11[1] = id_4;
endmodule
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output wor id_4,
    output tri id_5,
    input uwire id_6,
    output tri0 module_2
);
  assign id_2 = 1'b0;
  module_0();
endmodule
