; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]
; commandline ArmCC [--list --debug -c --asm --interleave -o.\rvmdk\stm32f10x_flash.o --asm_dir=.\rvmdk\ --list_dir=.\rvmdk\ --depend=.\rvmdk\stm32f10x_flash.d --cpu=Cortex-M3 --apcs=interwork -O1 -Otime --diag_suppress=9931 -I. -I..\BSP -I..\..\..\..\..\uCOS-II\Ports\arm-cortex-m3\Generic\RealView -I..\..\..\..\..\uCOS-II\Source -I..\..\..\..\..\CPU\ST\STM32\inc -I..\..\..\..\..\uC-CPU -I..\..\..\..\..\uC-CPU\Arm-Cortex-M3\RealView -I..\..\..\..\..\uC-LIB -I..\..\..\..\..\uC-Probe\Target\Plugins\uCOS-II -I..\..\..\..\..\uC-Probe\Target\Communication\Generic\Source -I..\..\..\..\..\uC-Probe\Target\Communication\Generic\RS-232\Ports\ST\STM32 -I..\..\..\..\..\uC-Probe\Target\Communication\Generic\RS-232\Source -I.\RTE\_Flash -I"C:\Program Files\0Software\Keil_v5\Arm\Packs\Keil\STM32F1xx_DFP\2.3.0\Device\Include" -I"C:\Program Files\0Software\Keil_v5\ARM\CMSIS\Include" -I"C:\Program Files\0Software\Keil_v5\Arm\Packs\Keil\STM32F1xx_DFP\2.3.0" -D__MICROLIB -D__UVISION_VERSION=528 -DSTM32F10X_MD --omf_browse=.\rvmdk\stm32f10x_flash.crf ..\..\..\..\..\CPU\ST\STM32\src\stm32f10x_flash.c]
                          THUMB

                          AREA ||.text||, CODE, READONLY, ALIGN=2

                  FLASH_SetLatency PROC
;;;87     *******************************************************************************/
;;;88     void FLASH_SetLatency(u32 FLASH_Latency)
000000  490d              LDR      r1,|L1.56|
;;;89     {
;;;90       /* Check the parameters */
;;;91       assert_param(IS_FLASH_LATENCY(FLASH_Latency));
;;;92       
;;;93       /* Sets the Latency value */
;;;94       FLASH->ACR &= ACR_LATENCY_Mask;
000002  680a              LDR      r2,[r1,#0]
000004  f0020238          AND      r2,r2,#0x38
000008  600a              STR      r2,[r1,#0]
;;;95       FLASH->ACR |= FLASH_Latency;
00000a  680a              LDR      r2,[r1,#0]
00000c  4310              ORRS     r0,r0,r2
00000e  6008              STR      r0,[r1,#0]
;;;96     }
000010  4770              BX       lr
;;;97     
                          ENDP

                  FLASH_HalfCycleAccessCmd PROC
;;;107    *******************************************************************************/
;;;108    void FLASH_HalfCycleAccessCmd(u32 FLASH_HalfCycleAccess)
000012  4909              LDR      r1,|L1.56|
;;;109    {
;;;110      /* Check the parameters */
;;;111      assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
;;;112      
;;;113      /* Enable or disable the Half cycle access */
;;;114      FLASH->ACR &= ACR_HLFCYA_Mask;
000014  680a              LDR      r2,[r1,#0]
000016  f0220208          BIC      r2,r2,#8
00001a  600a              STR      r2,[r1,#0]
;;;115      FLASH->ACR |= FLASH_HalfCycleAccess;
00001c  680a              LDR      r2,[r1,#0]
00001e  4310              ORRS     r0,r0,r2
000020  6008              STR      r0,[r1,#0]
;;;116    }
000022  4770              BX       lr
;;;117    
                          ENDP

                  FLASH_PrefetchBufferCmd PROC
;;;127    *******************************************************************************/
;;;128    void FLASH_PrefetchBufferCmd(u32 FLASH_PrefetchBuffer)
000024  4904              LDR      r1,|L1.56|
;;;129    {
;;;130      /* Check the parameters */
;;;131      assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
;;;132      
;;;133      /* Enable or disable the Prefetch Buffer */
;;;134      FLASH->ACR &= ACR_PRFTBE_Mask;
000026  680a              LDR      r2,[r1,#0]
000028  f0220210          BIC      r2,r2,#0x10
00002c  600a              STR      r2,[r1,#0]
;;;135      FLASH->ACR |= FLASH_PrefetchBuffer;
00002e  680a              LDR      r2,[r1,#0]
000030  4310              ORRS     r0,r0,r2
000032  6008              STR      r0,[r1,#0]
;;;136    }
000034  4770              BX       lr
;;;137    
                          ENDP

000036  0000              DCW      0x0000
                  |L1.56|
                          DCD      0x40022000
