Timing Analyzer report for FiniteStateMachine
Sun Nov 11 11:43:14 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; FiniteStateMachine                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 258.26 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -2.872 ; -67.729         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.384 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -37.695                       ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -2.872 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.788      ;
; -2.872 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.788      ;
; -2.872 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.788      ;
; -2.872 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.788      ;
; -2.872 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.788      ;
; -2.864 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.780      ;
; -2.864 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.780      ;
; -2.864 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.780      ;
; -2.864 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.780      ;
; -2.864 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.780      ;
; -2.841 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.757      ;
; -2.841 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.757      ;
; -2.841 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.757      ;
; -2.841 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.757      ;
; -2.841 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.757      ;
; -2.823 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.307      ;
; -2.823 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.307      ;
; -2.823 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.307      ;
; -2.823 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.307      ;
; -2.823 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.307      ;
; -2.752 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.669      ;
; -2.752 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.669      ;
; -2.752 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.669      ;
; -2.752 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.669      ;
; -2.752 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.669      ;
; -2.745 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.662      ;
; -2.745 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.662      ;
; -2.745 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.662      ;
; -2.745 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.662      ;
; -2.745 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.662      ;
; -2.725 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.642      ;
; -2.725 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.642      ;
; -2.725 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.642      ;
; -2.725 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.642      ;
; -2.725 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.642      ;
; -2.717 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.707 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.624      ;
; -2.707 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.624      ;
; -2.707 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.624      ;
; -2.707 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.624      ;
; -2.707 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.624      ;
; -2.703 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.619      ;
; -2.703 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.619      ;
; -2.703 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.619      ;
; -2.703 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.619      ;
; -2.703 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.619      ;
; -2.699 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.183      ;
; -2.676 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.160      ;
; -2.676 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.160      ;
; -2.676 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.160      ;
; -2.676 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.160      ;
; -2.676 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.160      ;
; -2.613 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.097      ;
; -2.590 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.590 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.575 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.059      ;
; -2.567 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.051      ;
; -2.566 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.482      ;
; -2.566 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.482      ;
; -2.566 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.482      ;
; -2.566 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.482      ;
; -2.566 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.482      ;
; -2.564 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.048      ;
; -2.551 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.468      ;
; -2.551 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.468      ;
; -2.551 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.468      ;
; -2.551 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.468      ;
; -2.551 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.468      ;
; -2.548 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 3.032      ;
; -2.482 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.966      ;
; -2.481 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.965      ;
; -2.457 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.788      ;
; -2.457 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.788      ;
; -2.457 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.788      ;
; -2.457 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.788      ;
; -2.457 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.788      ;
; -2.457 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.788      ;
; -2.457 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.788      ;
; -2.457 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.788      ;
; -2.449 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.780      ;
; -2.449 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.780      ;
; -2.449 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.780      ;
; -2.449 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.780      ;
; -2.449 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.780      ;
; -2.449 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.780      ;
; -2.449 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.780      ;
; -2.449 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.780      ;
; -2.443 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.927      ;
; -2.443 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.927      ;
; -2.436 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.920      ;
; -2.435 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.919      ;
; -2.432 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.916      ;
; -2.426 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.757      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; clock_1hz:clock|out_1hz       ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.669      ;
; 0.423 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.708      ;
; 0.537 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.238      ;
; 0.540 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.240      ;
; 0.541 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.241      ;
; 0.541 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.241      ;
; 0.552 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.253      ;
; 0.615 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.900      ;
; 0.617 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.902      ;
; 0.617 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.902      ;
; 0.618 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.903      ;
; 0.621 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.906      ;
; 0.623 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.908      ;
; 0.623 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.908      ;
; 0.635 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.920      ;
; 0.639 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.924      ;
; 0.641 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.909      ;
; 0.642 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.644 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.913      ;
; 0.645 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.653 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.353      ;
; 0.655 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.659 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.361      ;
; 0.666 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.367      ;
; 0.667 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.934      ;
; 0.667 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.367      ;
; 0.667 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.367      ;
; 0.671 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.371      ;
; 0.671 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.372      ;
; 0.775 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.476      ;
; 0.779 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.479      ;
; 0.786 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.487      ;
; 0.793 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.494      ;
; 0.797 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.497      ;
; 0.800 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.067      ;
; 0.913 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.614      ;
; 0.913 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.614      ;
; 0.913 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.614      ;
; 0.928 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.629      ;
; 0.933 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.218      ;
; 0.934 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.219      ;
; 0.943 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.228      ;
; 0.944 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.229      ;
; 0.948 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.233      ;
; 0.948 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.233      ;
; 0.949 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.234      ;
; 0.955 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.240      ;
; 0.959 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.227      ;
; 0.962 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.229      ;
; 0.968 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.236      ;
; 0.972 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.973 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.977 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.245      ;
; 0.979 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.247      ;
; 0.984 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.989 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.991 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.258      ;
; 1.025 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.726      ;
; 1.043 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.744      ;
; 1.054 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.755      ;
; 1.054 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.339      ;
; 1.055 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.340      ;
; 1.060 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.345      ;
; 1.069 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.354      ;
; 1.070 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.355      ;
; 1.074 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.359      ;
; 1.075 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 1.361      ;
; 1.080 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.348      ;
; 1.083 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.350      ;
; 1.088 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.355      ;
; 1.094 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.094 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.095 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.098 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.366      ;
; 1.099 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.106 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.373      ;
; 1.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.377      ;
; 1.110 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.377      ;
; 1.112 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.379      ;
; 1.115 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.382      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 282.01 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.546 ; -59.408        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.337 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -37.695                      ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -2.546 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.472      ;
; -2.546 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.472      ;
; -2.546 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.472      ;
; -2.546 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.472      ;
; -2.546 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.472      ;
; -2.538 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.464      ;
; -2.538 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.464      ;
; -2.538 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.464      ;
; -2.538 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.464      ;
; -2.538 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.464      ;
; -2.518 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 3.046      ;
; -2.518 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.444      ;
; -2.518 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 3.046      ;
; -2.518 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.444      ;
; -2.518 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 3.046      ;
; -2.518 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.444      ;
; -2.518 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 3.046      ;
; -2.518 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.444      ;
; -2.518 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 3.046      ;
; -2.518 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.444      ;
; -2.438 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.364      ;
; -2.438 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.364      ;
; -2.438 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.364      ;
; -2.438 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.364      ;
; -2.438 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.364      ;
; -2.416 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.342      ;
; -2.416 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.342      ;
; -2.416 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.342      ;
; -2.416 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.342      ;
; -2.416 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.342      ;
; -2.401 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.327      ;
; -2.401 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.327      ;
; -2.401 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.327      ;
; -2.401 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.327      ;
; -2.401 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.327      ;
; -2.395 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.321      ;
; -2.395 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.321      ;
; -2.395 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.321      ;
; -2.395 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.321      ;
; -2.395 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.321      ;
; -2.390 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.316      ;
; -2.390 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.316      ;
; -2.390 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.316      ;
; -2.390 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.316      ;
; -2.390 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.316      ;
; -2.386 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.312      ;
; -2.386 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.312      ;
; -2.386 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.312      ;
; -2.386 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.312      ;
; -2.386 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.312      ;
; -2.367 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.895      ;
; -2.367 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.895      ;
; -2.367 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.895      ;
; -2.367 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.895      ;
; -2.367 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.895      ;
; -2.301 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.829      ;
; -2.288 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.214      ;
; -2.288 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.214      ;
; -2.288 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.214      ;
; -2.288 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.214      ;
; -2.288 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.214      ;
; -2.274 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.200      ;
; -2.274 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.200      ;
; -2.274 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.200      ;
; -2.274 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.200      ;
; -2.274 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.200      ;
; -2.237 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.163      ;
; -2.237 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.163      ;
; -2.237 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.163      ;
; -2.237 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.163      ;
; -2.237 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.163      ;
; -2.227 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.755      ;
; -2.200 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.728      ;
; -2.185 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.713      ;
; -2.181 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.709      ;
; -2.164 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.472      ;
; -2.164 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.472      ;
; -2.164 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.472      ;
; -2.164 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.472      ;
; -2.164 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.472      ;
; -2.164 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.472      ;
; -2.164 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.472      ;
; -2.164 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.472      ;
; -2.156 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.471     ; 2.684      ;
; -2.156 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.464      ;
; -2.156 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.464      ;
; -2.156 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.464      ;
; -2.156 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.464      ;
; -2.156 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.464      ;
; -2.156 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.464      ;
; -2.156 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.464      ;
; -2.156 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 3.464      ;
; -2.139 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.065      ;
; -2.139 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.065      ;
; -2.139 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.065      ;
; -2.139 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.065      ;
; -2.139 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.065      ;
; -2.139 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.065      ;
; -2.139 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.065      ;
; -2.139 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.065      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                       ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; clock_1hz:clock|out_1hz       ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.382 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.643      ;
; 0.475 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.120      ;
; 0.487 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.129      ;
; 0.489 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.131      ;
; 0.490 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.135      ;
; 0.490 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.132      ;
; 0.562 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.822      ;
; 0.563 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.823      ;
; 0.565 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.825      ;
; 0.566 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.826      ;
; 0.568 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.828      ;
; 0.568 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.828      ;
; 0.569 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.829      ;
; 0.581 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.841      ;
; 0.584 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.845      ;
; 0.585 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.230      ;
; 0.586 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.229      ;
; 0.588 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.233      ;
; 0.589 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.835      ;
; 0.595 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.240      ;
; 0.597 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.239      ;
; 0.599 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.242      ;
; 0.601 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.243      ;
; 0.603 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.610 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.854      ;
; 0.684 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.329      ;
; 0.695 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.340      ;
; 0.697 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.339      ;
; 0.698 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.343      ;
; 0.711 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 1.353      ;
; 0.740 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.984      ;
; 0.803 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.448      ;
; 0.803 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.448      ;
; 0.806 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.451      ;
; 0.817 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.462      ;
; 0.848 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.108      ;
; 0.850 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.110      ;
; 0.851 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.111      ;
; 0.852 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.112      ;
; 0.856 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.116      ;
; 0.861 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.121      ;
; 0.862 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.122      ;
; 0.868 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.128      ;
; 0.874 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.120      ;
; 0.878 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.123      ;
; 0.879 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.123      ;
; 0.885 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.129      ;
; 0.887 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.897 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.141      ;
; 0.898 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.143      ;
; 0.902 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.903 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.548      ;
; 0.917 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.562      ;
; 0.926 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.571      ;
; 0.947 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.207      ;
; 0.951 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.211      ;
; 0.960 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.220      ;
; 0.961 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.221      ;
; 0.962 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.222      ;
; 0.963 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.226      ;
; 0.971 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.231      ;
; 0.974 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.218      ;
; 0.975 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.219      ;
; 0.984 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.228      ;
; 0.986 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.230      ;
; 0.986 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.233      ;
; 0.995 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.239      ;
; 0.997 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.241      ;
; 0.997 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.241      ;
; 0.997 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.241      ;
; 0.998 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.242      ;
; 1.000 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.244      ;
; 1.001 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.245      ;
; 1.008 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.252      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.847 ; -18.512        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.172 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -38.352                      ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.847 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.792      ;
; -0.847 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.792      ;
; -0.847 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.792      ;
; -0.847 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.792      ;
; -0.847 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.792      ;
; -0.841 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.786      ;
; -0.841 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.786      ;
; -0.841 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.786      ;
; -0.841 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.786      ;
; -0.841 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.786      ;
; -0.829 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.571      ;
; -0.827 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.772      ;
; -0.827 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.772      ;
; -0.827 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.772      ;
; -0.827 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.772      ;
; -0.827 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.772      ;
; -0.816 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.761      ;
; -0.816 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.761      ;
; -0.816 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.761      ;
; -0.816 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.761      ;
; -0.816 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.761      ;
; -0.809 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.551      ;
; -0.809 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.551      ;
; -0.809 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.551      ;
; -0.809 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.551      ;
; -0.809 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.551      ;
; -0.781 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.523      ;
; -0.781 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.778 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.723      ;
; -0.778 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.723      ;
; -0.778 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.723      ;
; -0.778 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.723      ;
; -0.778 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.723      ;
; -0.774 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.719      ;
; -0.774 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.719      ;
; -0.774 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.719      ;
; -0.774 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.719      ;
; -0.774 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.719      ;
; -0.771 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.716      ;
; -0.771 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.716      ;
; -0.771 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.716      ;
; -0.771 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.716      ;
; -0.771 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.716      ;
; -0.768 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.510      ;
; -0.768 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.510      ;
; -0.768 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.510      ;
; -0.768 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.510      ;
; -0.768 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.510      ;
; -0.765 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.507      ;
; -0.761 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.503      ;
; -0.757 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.499      ;
; -0.751 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.493      ;
; -0.713 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.455      ;
; -0.712 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.454      ;
; -0.697 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.439      ;
; -0.693 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.435      ;
; -0.693 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.435      ;
; -0.693 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.435      ;
; -0.692 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.637      ;
; -0.692 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.637      ;
; -0.692 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.637      ;
; -0.692 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.637      ;
; -0.692 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.637      ;
; -0.690 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.635      ;
; -0.690 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.635      ;
; -0.690 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.635      ;
; -0.690 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.635      ;
; -0.690 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.635      ;
; -0.689 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.431      ;
; -0.683 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.425      ;
; -0.683 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.245     ; 1.425      ;
; -0.652 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.792      ;
; -0.652 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.792      ;
; -0.652 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.792      ;
; -0.652 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.792      ;
; -0.652 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.792      ;
; -0.652 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.792      ;
; -0.652 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.792      ;
; -0.652 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.792      ;
; -0.646 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.786      ;
; -0.646 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.786      ;
; -0.646 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.786      ;
; -0.646 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.786      ;
; -0.646 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.786      ;
; -0.646 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.786      ;
; -0.646 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.786      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                       ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; clock_1hz:clock|out_1hz       ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.307      ;
; 0.190 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.325      ;
; 0.245 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.574      ;
; 0.246 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.575      ;
; 0.247 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.578      ;
; 0.251 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.580      ;
; 0.253 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.584      ;
; 0.279 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.413      ;
; 0.280 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.414      ;
; 0.281 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.415      ;
; 0.283 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.417      ;
; 0.284 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.418      ;
; 0.289 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.291 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.426      ;
; 0.293 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.299 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.305 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.634      ;
; 0.306 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.432      ;
; 0.306 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.637      ;
; 0.312 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.641      ;
; 0.313 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.644      ;
; 0.313 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.644      ;
; 0.317 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.646      ;
; 0.317 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.646      ;
; 0.358 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.484      ;
; 0.366 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.697      ;
; 0.371 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.700      ;
; 0.372 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.703      ;
; 0.379 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.710      ;
; 0.383 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.712      ;
; 0.428 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.562      ;
; 0.429 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.563      ;
; 0.438 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.572      ;
; 0.438 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.572      ;
; 0.438 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.769      ;
; 0.439 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.573      ;
; 0.439 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.770      ;
; 0.441 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.575      ;
; 0.441 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.575      ;
; 0.442 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.444 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.775      ;
; 0.445 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.579      ;
; 0.448 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.451 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.782      ;
; 0.452 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.454 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.458 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.461 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.491 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.625      ;
; 0.492 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.626      ;
; 0.495 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.629      ;
; 0.498 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.829      ;
; 0.504 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.638      ;
; 0.504 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.638      ;
; 0.505 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.641      ;
; 0.505 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.507 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.633      ;
; 0.507 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.508 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.510 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.841      ;
; 0.511 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.514 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.517 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.848      ;
; 0.517 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.521 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.647      ;
; 0.524 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.872  ; 0.172 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -2.872  ; 0.172 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -67.729 ; 0.0   ; 0.0      ; 0.0     ; -38.352             ;
;  CLOCK_50        ; -67.729 ; 0.000 ; N/A      ; N/A     ; -38.352             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 946      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 946      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 11 11:43:11 2018
Info: Command: quartus_sta FiniteStateMachine -c FiniteStateMachine
Info: qsta_default_script.tcl version: #1
Warning (136023): Incompatible bus dimensions on node name "KEY[0]", expecting <= 0 dimension(s)  File: C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v Line: 6
Warning (136023): Incompatible bus dimensions on node name "KEY[1]", expecting <= 0 dimension(s)  File: C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v Line: 6
Warning (136023): Incompatible bus dimensions on node name "KEY[2]", expecting <= 0 dimension(s)  File: C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v Line: 6
Warning (136023): Incompatible bus dimensions on node name "KEY[3]", expecting <= 0 dimension(s)  File: C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v Line: 6
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FiniteStateMachine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.872
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.872             -67.729 CLOCK_50 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.695 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.546
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.546             -59.408 CLOCK_50 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.695 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.847
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.847             -18.512 CLOCK_50 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.352 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4835 megabytes
    Info: Processing ended: Sun Nov 11 11:43:14 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


