#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 25 22:21:34 2023
# Process ID: 3780219
# Current directory: /home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.ipdefs/Vivado Ip core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3780360
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3462 ; free virtual = 16745
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/imports/design_1_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io0_iobuf' of component 'IOBUF' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/imports/design_1_wrapper.vhd:81]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io1_iobuf' of component 'IOBUF' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/imports/design_1_wrapper.vhd:88]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_sck_iobuf' of component 'IOBUF' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/imports/design_1_wrapper.vhd:95]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_ss_iobuf' of component 'IOBUF' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/imports/design_1_wrapper.vhd:102]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/imports/design_1_wrapper.vhd:109]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:45]
INFO: [Synth 8-3491] module 'design_1_axi4stream_spi_master_0_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_axi4stream_spi_master_0_0_stub.vhdl:5' bound to instance 'axi4stream_spi_master_0' of component 'design_1_axi4stream_spi_master_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:359]
INFO: [Synth 8-638] synthesizing module 'design_1_axi4stream_spi_master_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_axi4stream_spi_master_0_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_axis_dual_i2s_0_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_axis_dual_i2s_0_0_stub.vhdl:5' bound to instance 'axis_dual_i2s_0' of component 'design_1_axis_dual_i2s_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:381]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dual_i2s_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_axis_dual_i2s_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_balance_controller_0_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_balance_controller_0_0_stub.vhdl:5' bound to instance 'balance_controller_0' of component 'design_1_balance_controller_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:404]
INFO: [Synth 8-638] synthesizing module 'design_1_balance_controller_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_balance_controller_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:418]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_debouncer_2_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_debouncer_2_0_stub.vhdl:5' bound to instance 'debouncer_2' of component 'design_1_debouncer_2_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:426]
INFO: [Synth 8-638] synthesizing module 'design_1_debouncer_2_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_debouncer_2_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_debouncer_3_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_debouncer_3_0_stub.vhdl:5' bound to instance 'debouncer_3' of component 'design_1_debouncer_3_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:433]
INFO: [Synth 8-638] synthesizing module 'design_1_debouncer_3_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_debouncer_3_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_digilent_jstk2_0_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_digilent_jstk2_0_0_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'design_1_digilent_jstk2_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:440]
INFO: [Synth 8-638] synthesizing module 'design_1_digilent_jstk2_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_digilent_jstk2_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_dual_moving_average_0_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_dual_moving_average_0_0_stub.vhdl:5' bound to instance 'dual_moving_average_0' of component 'design_1_dual_moving_average_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:457]
INFO: [Synth 8-638] synthesizing module 'design_1_dual_moving_average_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_dual_moving_average_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_edge_detector_2_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_edge_detector_2_0_stub.vhdl:5' bound to instance 'edge_detector_2' of component 'design_1_edge_detector_2_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:471]
INFO: [Synth 8-638] synthesizing module 'design_1_edge_detector_2_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_edge_detector_2_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_edge_detector_2_1' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_edge_detector_2_1_stub.vhdl:5' bound to instance 'edge_detector_3' of component 'design_1_edge_detector_2_1' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:478]
INFO: [Synth 8-638] synthesizing module 'design_1_edge_detector_2_1' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_edge_detector_2_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_led_controller_1_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_led_controller_1_0_stub.vhdl:5' bound to instance 'led_controller_1' of component 'design_1_led_controller_1_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:485]
INFO: [Synth 8-638] synthesizing module 'design_1_led_controller_1_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_led_controller_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_mute_1_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_mute_1_0_stub.vhdl:5' bound to instance 'mute_1' of component 'design_1_mute_1_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:493]
INFO: [Synth 8-638] synthesizing module 'design_1_mute_1_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_mute_1_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:505]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_1' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'design_1_proc_sys_reset_0_1' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:518]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_1' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_volume_0_0' declared at '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_volume_0_0_stub.vhdl:5' bound to instance 'volume_0' of component 'design_1_volume_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:531]
INFO: [Synth 8-638] synthesizing module 'design_1_volume_0_0' [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-3780219-pop-os/realtime/design_1_volume_0_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'design_1' (2#1) [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/synth/design_1.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (3#1) [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/sources_1/imports/design_1_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 2684 ; free virtual = 15967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 2685 ; free virtual = 15969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 2685 ; free virtual = 15969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 2685 ; free virtual = 15969
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_axis_dual_i2s_0_0/design_1_axis_dual_i2s_0_0/design_1_axis_dual_i2s_0_0_in_context.xdc] for cell 'design_1_i/axis_dual_i2s_0'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_axis_dual_i2s_0_0/design_1_axis_dual_i2s_0_0/design_1_axis_dual_i2s_0_0_in_context.xdc] for cell 'design_1_i/axis_dual_i2s_0'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_axi4stream_spi_master_0_0/design_1_axi4stream_spi_master_0_0/design_1_axi4stream_spi_master_0_0_in_context.xdc] for cell 'design_1_i/axi4stream_spi_master_0'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_axi4stream_spi_master_0_0/design_1_axi4stream_spi_master_0_0/design_1_axi4stream_spi_master_0_0_in_context.xdc] for cell 'design_1_i/axi4stream_spi_master_0'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_digilent_jstk2_0_0/design_1_digilent_jstk2_0_0/design_1_digilent_jstk2_0_0_in_context.xdc] for cell 'design_1_i/digilent_jstk2_0'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_digilent_jstk2_0_0/design_1_digilent_jstk2_0_0/design_1_digilent_jstk2_0_0_in_context.xdc] for cell 'design_1_i/digilent_jstk2_0'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_led_controller_1_0/design_1_led_controller_1_0/design_1_led_controller_1_0_in_context.xdc] for cell 'design_1_i/led_controller_1'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_led_controller_1_0/design_1_led_controller_1_0/design_1_led_controller_1_0_in_context.xdc] for cell 'design_1_i/led_controller_1'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_debouncer_3_0/design_1_debouncer_3_0/design_1_debouncer_3_0_in_context.xdc] for cell 'design_1_i/debouncer_3'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_debouncer_3_0/design_1_debouncer_3_0/design_1_debouncer_3_0_in_context.xdc] for cell 'design_1_i/debouncer_3'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_debouncer_2_0/design_1_debouncer_2_0/design_1_debouncer_2_0_in_context.xdc] for cell 'design_1_i/debouncer_2'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_debouncer_2_0/design_1_debouncer_2_0/design_1_debouncer_2_0_in_context.xdc] for cell 'design_1_i/debouncer_2'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_dual_moving_average_0_0/design_1_dual_moving_average_0_0/design_1_dual_moving_average_0_0_in_context.xdc] for cell 'design_1_i/dual_moving_average_0'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_dual_moving_average_0_0/design_1_dual_moving_average_0_0/design_1_dual_moving_average_0_0_in_context.xdc] for cell 'design_1_i/dual_moving_average_0'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_mute_1_0/design_1_mute_1_0/design_1_mute_1_0_in_context.xdc] for cell 'design_1_i/mute_1'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_mute_1_0/design_1_mute_1_0/design_1_mute_1_0_in_context.xdc] for cell 'design_1_i/mute_1'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_volume_0_0/design_1_volume_0_0/design_1_volume_0_0_in_context.xdc] for cell 'design_1_i/volume_0'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_volume_0_0/design_1_volume_0_0/design_1_volume_0_0_in_context.xdc] for cell 'design_1_i/volume_0'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_edge_detector_2_0/design_1_edge_detector_2_0/design_1_edge_detector_2_0_in_context.xdc] for cell 'design_1_i/edge_detector_2'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_edge_detector_2_0/design_1_edge_detector_2_0/design_1_edge_detector_2_0_in_context.xdc] for cell 'design_1_i/edge_detector_2'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_edge_detector_2_1/design_1_edge_detector_2_1/design_1_edge_detector_2_1_in_context.xdc] for cell 'design_1_i/edge_detector_3'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_edge_detector_2_1/design_1_edge_detector_2_1/design_1_edge_detector_2_1_in_context.xdc] for cell 'design_1_i/edge_detector_3'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_balance_controller_0_0/design_1_balance_controller_0_0/design_1_balance_controller_0_0_in_context.xdc] for cell 'design_1_i/balance_controller_0'
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_balance_controller_0_0/design_1_balance_controller_0_0/design_1_balance_controller_0_0_in_context.xdc] for cell 'design_1_i/balance_controller_0'
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3354 ; free virtual = 16641
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3354 ; free virtual = 16641
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3385 ; free virtual = 16674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3385 ; free virtual = 16674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_dual_i2s_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi4stream_spi_master_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/digilent_jstk2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/led_controller_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/debouncer_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/debouncer_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/dual_moving_average_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mute_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/volume_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/edge_detector_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/edge_detector_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/balance_controller_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3385 ; free virtual = 16674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3386 ; free virtual = 16675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3395 ; free virtual = 16691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3279 ; free virtual = 16577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3279 ; free virtual = 16577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3262 ; free virtual = 16560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3259 ; free virtual = 16554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3259 ; free virtual = 16554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3259 ; free virtual = 16554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3259 ; free virtual = 16554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3259 ; free virtual = 16554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3259 ; free virtual = 16554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_axi4stream_spi_master_0_0 |         1|
|2     |design_1_axis_dual_i2s_0_0         |         1|
|3     |design_1_balance_controller_0_0    |         1|
|4     |design_1_clk_wiz_0_0               |         1|
|5     |design_1_debouncer_2_0             |         1|
|6     |design_1_debouncer_3_0             |         1|
|7     |design_1_digilent_jstk2_0_0        |         1|
|8     |design_1_dual_moving_average_0_0   |         1|
|9     |design_1_edge_detector_2_0         |         1|
|10    |design_1_edge_detector_2_1         |         1|
|11    |design_1_led_controller_1_0        |         1|
|12    |design_1_mute_1_0                  |         1|
|13    |design_1_proc_sys_reset_0_0        |         1|
|14    |design_1_proc_sys_reset_0_1        |         1|
|15    |design_1_volume_0_0                |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |design_1_axi4stream_spi_master_0_0_bbox |     1|
|2     |design_1_axis_dual_i2s_0_0_bbox         |     1|
|3     |design_1_balance_controller_0_0_bbox    |     1|
|4     |design_1_clk_wiz_0_0_bbox               |     1|
|5     |design_1_debouncer_2_0_bbox             |     1|
|6     |design_1_debouncer_3_0_bbox             |     1|
|7     |design_1_digilent_jstk2_0_0_bbox        |     1|
|8     |design_1_dual_moving_average_0_0_bbox   |     1|
|9     |design_1_edge_detector_2_0_bbox         |     1|
|10    |design_1_edge_detector_2_1_bbox         |     1|
|11    |design_1_led_controller_1_0_bbox        |     1|
|12    |design_1_mute_1_0_bbox                  |     1|
|13    |design_1_proc_sys_reset_0_0_bbox        |     1|
|14    |design_1_proc_sys_reset_0_1_bbox        |     1|
|15    |design_1_volume_0_0_bbox                |     1|
|16    |IBUF                                    |     2|
|17    |IOBUF                                   |     4|
|18    |OBUF                                    |     7|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3259 ; free virtual = 16554
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3304 ; free virtual = 16599
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3304 ; free virtual = 16599
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3304 ; free virtual = 16599
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3340 ; free virtual = 16635
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2493.418 ; gain = 0.000 ; free physical = 3458 ; free virtual = 16753
INFO: [Common 17-1381] The checkpoint '/home/fede/Desktop/Polimi/DesdProject/Lab3/lab3/lab3.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 25 22:22:05 2023...
