{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693780679016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693780679021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 19:37:58 2023 " "Processing started: Sun Sep 03 19:37:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693780679021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780679021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais -c MI-CircuitosDigitais " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais -c MI-CircuitosDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780679021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693780679242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693780679242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_autenticacao.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_autenticacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_autenticacao " "Found entity 1: circuito_autenticacao" {  } { { "circuito_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_autenticacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685294 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(34) " "Verilog HDL Module Instantiation warning at pbl.v(34): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(43) " "Verilog HDL Module Instantiation warning at pbl.v(43): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(52) " "Verilog HDL Module Instantiation warning at pbl.v(52): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(61) " "Verilog HDL Module Instantiation warning at pbl.v(61): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(71) " "Verilog HDL Module Instantiation warning at pbl.v(71): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(81) " "Verilog HDL Module Instantiation warning at pbl.v(81): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 81 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(94) " "Verilog HDL Module Instantiation warning at pbl.v(94): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(107) " "Verilog HDL Module Instantiation warning at pbl.v(107): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 107 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(115) " "Verilog HDL Module Instantiation warning at pbl.v(115): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 115 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(128) " "Verilog HDL Module Instantiation warning at pbl.v(128): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 128 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(137) " "Verilog HDL Module Instantiation warning at pbl.v(137): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 137 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(146) " "Verilog HDL Module Instantiation warning at pbl.v(146): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 146 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(155) " "Verilog HDL Module Instantiation warning at pbl.v(155): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 155 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(163) " "Verilog HDL Module Instantiation warning at pbl.v(163): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 163 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(176) " "Verilog HDL Module Instantiation warning at pbl.v(176): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 176 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(185) " "Verilog HDL Module Instantiation warning at pbl.v(185): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 185 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(194) " "Verilog HDL Module Instantiation warning at pbl.v(194): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 194 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(204) " "Verilog HDL Module Instantiation warning at pbl.v(204): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 204 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(217) " "Verilog HDL Module Instantiation warning at pbl.v(217): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 217 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(226) " "Verilog HDL Module Instantiation warning at pbl.v(226): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 226 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(238) " "Verilog HDL Module Instantiation warning at pbl.v(238): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 238 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(249) " "Verilog HDL Module Instantiation warning at pbl.v(249): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 249 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(260) " "Verilog HDL Module Instantiation warning at pbl.v(260): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 260 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(271) " "Verilog HDL Module Instantiation warning at pbl.v(271): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 271 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(281) " "Verilog HDL Module Instantiation warning at pbl.v(281): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 281 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(290) " "Verilog HDL Module Instantiation warning at pbl.v(290): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 290 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(299) " "Verilog HDL Module Instantiation warning at pbl.v(299): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 299 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(306) " "Verilog HDL Module Instantiation warning at pbl.v(306): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 306 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(313) " "Verilog HDL Module Instantiation warning at pbl.v(313): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 313 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(325) " "Verilog HDL Module Instantiation warning at pbl.v(325): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 325 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(334) " "Verilog HDL Module Instantiation warning at pbl.v(334): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 334 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685299 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(343) " "Verilog HDL Module Instantiation warning at pbl.v(343): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 343 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685299 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(352) " "Verilog HDL Module Instantiation warning at pbl.v(352): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 352 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685299 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(361) " "Verilog HDL Module Instantiation warning at pbl.v(361): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 361 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl.v 3 3 " "Found 3 design units, including 3 entities, in source file pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl " "Found entity 1: pbl" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685300 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparar_permissao_e_funcionalidade " "Found entity 2: comparar_permissao_e_funcionalidade" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685300 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate " "Found entity 3: and_gate" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_funcionalidade.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_funcionalidade " "Found entity 1: circuito_funcionalidade" {  } { { "circuito_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_seletor_saidas.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_seletor_saidas.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_seletor_saidas " "Found entity 1: circuito_seletor_saidas" {  } { { "circuito_seletor_saidas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_saidas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685306 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(23) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(23): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685309 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(24) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(24): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(25) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(25): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(26) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(26): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(28) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(28): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(29) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(29): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(30) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(30): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(31) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(31): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(32) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(32): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(42) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(42): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(50) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(50): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(58) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(58): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(66) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(66): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(76) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(76): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(86) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(86): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(94) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(94): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(104) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(104): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 104 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(115) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(115): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 115 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_codificador_funcionalidade.v(125) " "Verilog HDL Module Instantiation warning at circuito_codificador_funcionalidade.v(125): ignored dangling comma in List of Port Connections" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 125 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_codificador_funcionalidade.v 5 5 " "Found 5 design units, including 5 entities, in source file circuito_codificador_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_codificador_funcionalidade " "Found entity 1: circuito_codificador_funcionalidade" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685313 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_3_inputs " "Found entity 2: and_gate_3_inputs" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685313 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate_4_inputs " "Found entity 3: and_gate_4_inputs" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685313 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate_4_inputs " "Found entity 4: or_gate_4_inputs" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685313 ""} { "Info" "ISGN_ENTITY_NAME" "5 and_gate_2_inputs " "Found entity 5: and_gate_2_inputs" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685313 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(24) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(24): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685315 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(25) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(25): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685315 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(26) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(26): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685315 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(27) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(27): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685315 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(29) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(29): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685315 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(30) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(30): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685315 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(31) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(31): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(32) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(32): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(34) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(34): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(35) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(35): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(36) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(36): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(37) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(37): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(39) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(39): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(40) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(40): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(41) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(41): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(42) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(42): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(50) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(50): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(58) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(58): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(66) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(66): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(74) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(74): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(82) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(82): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(90) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(90): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(98) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(98): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 98 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(106) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(106): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(116) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(116): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 116 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_funcionalidade.v(126) " "Verilog HDL Module Instantiation warning at circuito_comparador_funcionalidade.v(126): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 126 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_comparador_funcionalidade.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_comparador_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_comparador_funcionalidade " "Found entity 1: circuito_comparador_funcionalidade" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685317 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(28) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(28): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685319 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(29) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(29): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(30) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(30): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(31) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(31): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(33) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(33): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(34) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(34): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(35) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(35): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(36) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(36): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(37) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(37): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(45) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(45): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(61) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(61): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(69) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(69): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(79) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(79): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 79 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(80) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(80): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 80 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(81) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(81): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 81 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(83) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(83): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(84) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(84): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 84 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(85) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(85): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 85 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(86) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(86): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(94) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(94): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(102) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(102): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 102 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(110) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(110): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 110 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(118) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(118): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 118 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(127) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(127): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 127 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(128) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(128): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 128 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(129) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(129): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 129 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(130) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(130): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 130 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(131) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(131): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 131 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(132) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(132): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 132 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(134) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(134): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 134 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(135) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(135): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 135 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(136) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(136): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(146) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(146): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 146 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(162) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(162): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 162 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693780685321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_comparador_autenticacao.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_comparador_autenticacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_comparador_autenticacao " "Found entity 1: circuito_comparador_autenticacao" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_terminais.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor_terminais.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_terminais " "Found entity 1: seletor_terminais" {  } { { "seletor_terminais.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/seletor_terminais.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_leds " "Found entity 1: decodificador_leds" {  } { { "decodificador_leds.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_matriz " "Found entity 1: decodificador_matriz" {  } { { "decodificador_matriz.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_seletor_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_seletor_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_seletor_7seg " "Found entity 1: circuito_seletor_7seg" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_7seg " "Found entity 1: decodificador_7seg" {  } { { "decodificador_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_7seg_f2.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_7seg_f2.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_7seg_f2 " "Found entity 1: circuito_7seg_f2" {  } { { "circuito_7seg_f2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_7seg_f2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1_2 " "Found entity 1: demux1_2" {  } { { "demux1_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/demux1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693780685351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NF circuito_seletor_7seg.v(18) " "Verilog HDL Implicit Net warning at circuito_seletor_7seg.v(18): created implicit net for \"NF\"" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F circuito_seletor_7seg.v(18) " "Verilog HDL Implicit Net warning at circuito_seletor_7seg.v(18): created implicit net for \"F\"" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NG circuito_seletor_7seg.v(19) " "Verilog HDL Implicit Net warning at circuito_seletor_7seg.v(19): created implicit net for \"NG\"" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G circuito_seletor_7seg.v(19) " "Verilog HDL Implicit Net warning at circuito_seletor_7seg.v(19): created implicit net for \"G\"" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NB_and_NC_D circuito_seletor_7seg.v(24) " "Verilog HDL Implicit Net warning at circuito_seletor_7seg.v(24): created implicit net for \"NB_and_NC_D\"" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl " "Elaborating entity \"pbl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693780685374 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "2 1 pbl.v(25) " "Verilog HDL warning at pbl.v(25): actual bit length 2 differs from formal bit length 1" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1693780685375 "|pbl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "2 1 pbl.v(26) " "Verilog HDL warning at pbl.v(26): actual bit length 2 differs from formal bit length 1" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1693780685375 "|pbl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_autenticacao circuito_autenticacao:circuito_autenticacao0 " "Elaborating entity \"circuito_autenticacao\" for hierarchy \"circuito_autenticacao:circuito_autenticacao0\"" {  } { { "pbl.v" "circuito_autenticacao0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_funcionalidade circuito_funcionalidade:circuito_funcionalidade0 " "Elaborating entity \"circuito_funcionalidade\" for hierarchy \"circuito_funcionalidade:circuito_funcionalidade0\"" {  } { { "pbl.v" "circuito_funcionalidade0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_seletor_saidas circuito_seletor_saidas:circuito_seletor_saidas0 " "Elaborating entity \"circuito_seletor_saidas\" for hierarchy \"circuito_seletor_saidas:circuito_seletor_saidas0\"" {  } { { "pbl.v" "circuito_seletor_saidas0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_comparador_autenticacao circuito_comparador_autenticacao:circuito_comparador_autenticacao0 " "Elaborating entity \"circuito_comparador_autenticacao\" for hierarchy \"circuito_comparador_autenticacao:circuito_comparador_autenticacao0\"" {  } { { "pbl.v" "circuito_comparador_autenticacao0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_3_inputs circuito_comparador_autenticacao:circuito_comparador_autenticacao0\|and_gate_3_inputs:NA_and_B_and_C " "Elaborating entity \"and_gate_3_inputs\" for hierarchy \"circuito_comparador_autenticacao:circuito_comparador_autenticacao0\|and_gate_3_inputs:NA_and_B_and_C\"" {  } { { "circuito_comparador_autenticacao.v" "NA_and_B_and_C" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_4_inputs circuito_comparador_autenticacao:circuito_comparador_autenticacao0\|and_gate_4_inputs:A_and_NB_and_C_and_ND " "Elaborating entity \"and_gate_4_inputs\" for hierarchy \"circuito_comparador_autenticacao:circuito_comparador_autenticacao0\|and_gate_4_inputs:A_and_NB_and_C_and_ND\"" {  } { { "circuito_comparador_autenticacao.v" "A_and_NB_and_C_and_ND" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_2_inputs circuito_comparador_autenticacao:circuito_comparador_autenticacao0\|and_gate_2_inputs:NA_and_C " "Elaborating entity \"and_gate_2_inputs\" for hierarchy \"circuito_comparador_autenticacao:circuito_comparador_autenticacao0\|and_gate_2_inputs:NA_and_C\"" {  } { { "circuito_comparador_autenticacao.v" "NA_and_C" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_comparador_funcionalidade circuito_comparador_funcionalidade:circuito_comparador_funcionalidade0 " "Elaborating entity \"circuito_comparador_funcionalidade\" for hierarchy \"circuito_comparador_funcionalidade:circuito_comparador_funcionalidade0\"" {  } { { "pbl.v" "circuito_comparador_funcionalidade0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_4_inputs circuito_comparador_funcionalidade:circuito_comparador_funcionalidade0\|or_gate_4_inputs:or_0_output " "Elaborating entity \"or_gate_4_inputs\" for hierarchy \"circuito_comparador_funcionalidade:circuito_comparador_funcionalidade0\|or_gate_4_inputs:or_0_output\"" {  } { { "circuito_comparador_funcionalidade.v" "or_0_output" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparar_permissao_e_funcionalidade comparar_permissao_e_funcionalidade:comparacao0 " "Elaborating entity \"comparar_permissao_e_funcionalidade\" for hierarchy \"comparar_permissao_e_funcionalidade:comparacao0\"" {  } { { "pbl.v" "comparacao0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate comparar_permissao_e_funcionalidade:comparacao0\|and_gate:and1 " "Elaborating entity \"and_gate\" for hierarchy \"comparar_permissao_e_funcionalidade:comparacao0\|and_gate:and1\"" {  } { { "pbl.v" "and1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_codificador_funcionalidade circuito_codificador_funcionalidade:circuito_codificador_funcionalidade0 " "Elaborating entity \"circuito_codificador_funcionalidade\" for hierarchy \"circuito_codificador_funcionalidade:circuito_codificador_funcionalidade0\"" {  } { { "pbl.v" "circuito_codificador_funcionalidade0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_2 demux1_2:demux_00_IS01 " "Elaborating entity \"demux1_2\" for hierarchy \"demux1_2:demux_00_IS01\"" {  } { { "pbl.v" "demux_00_IS01" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_terminais seletor_terminais:seletor_terminal_saida " "Elaborating entity \"seletor_terminais\" for hierarchy \"seletor_terminais:seletor_terminal_saida\"" {  } { { "pbl.v" "seletor_terminal_saida" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:mux_00_matriz " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:mux_00_matriz\"" {  } { { "pbl.v" "mux_00_matriz" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_matriz decodificador_matriz:decodificador_matriz0 " "Elaborating entity \"decodificador_matriz\" for hierarchy \"decodificador_matriz:decodificador_matriz0\"" {  } { { "pbl.v" "decodificador_matriz0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_leds decodificador_leds:decodificador_leds0 " "Elaborating entity \"decodificador_leds\" for hierarchy \"decodificador_leds:decodificador_leds0\"" {  } { { "pbl.v" "decodificador_leds0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_7seg_f2 circuito_7seg_f2:circuito_7seg_f2_0 " "Elaborating entity \"circuito_7seg_f2\" for hierarchy \"circuito_7seg_f2:circuito_7seg_f2_0\"" {  } { { "pbl.v" "circuito_7seg_f2_0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_seletor_7seg circuito_seletor_7seg:circuito_7seg0 " "Elaborating entity \"circuito_seletor_7seg\" for hierarchy \"circuito_seletor_7seg:circuito_7seg0\"" {  } { { "pbl.v" "circuito_7seg0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 circuito_seletor_7seg.v(8) " "Verilog HDL assignment warning at circuito_seletor_7seg.v(8): truncated value with size 32 to match size of target (1)" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693780685453 "|pbl|circuito_seletor_7seg:circuito_7seg0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "NB_and_NC_D 0 circuito_seletor_7seg.v(24) " "Net \"NB_and_NC_D\" at circuito_seletor_7seg.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693780685453 "|pbl|circuito_seletor_7seg:circuito_7seg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_7seg decodificador_7seg:decodificador_7seg0 " "Elaborating entity \"decodificador_7seg\" for hierarchy \"decodificador_7seg:decodificador_7seg0\"" {  } { { "pbl.v" "decodificador_7seg0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693780685456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decodificador_7seg.v(7) " "Verilog HDL assignment warning at decodificador_7seg.v(7): truncated value with size 32 to match size of target (1)" {  } { { "decodificador_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_7seg.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693780685456 "|pbl|decodificador_7seg:decodificador_7seg0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BITS decodificador_7seg.v(5) " "Output port \"BITS\" at decodificador_7seg.v(5) has no driver" {  } { { "decodificador_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_7seg.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693780685456 "|pbl|decodificador_7seg:decodificador_7seg0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NB1\[1\] " "Net \"NB1\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "NB1\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1693780685475 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1693780685475 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NB1\[1\] " "Net \"NB1\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "NB1\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1693780685476 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1693780685476 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NB1\[1\] " "Net \"NB1\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "NB1\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1693780685476 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1693780685476 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NB0\[1\] " "Net \"NB0\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "NB0\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1693780685476 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NB1\[1\] " "Net \"NB1\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "NB1\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1693780685476 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1693780685476 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NB0\[1\] " "Net \"NB0\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "NB0\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1693780685476 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NB1\[1\] " "Net \"NB1\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "NB1\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1693780685476 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1693780685476 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1693780685513 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1693780685513 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693780685607 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LEDS\[0\] GND " "Pin \"OUT_LEDS\[0\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|OUT_LEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LEDS\[1\] GND " "Pin \"OUT_LEDS\[1\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|OUT_LEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LEDS\[4\] GND " "Pin \"OUT_LEDS\[4\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|OUT_LEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LEDS\[5\] GND " "Pin \"OUT_LEDS\[5\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|OUT_LEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[0\] VCC " "Pin \"OUT_MLEDS\[0\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|OUT_MLEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[1\] VCC " "Pin \"OUT_MLEDS\[1\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|OUT_MLEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[4\] VCC " "Pin \"OUT_MLEDS\[4\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|OUT_MLEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[5\] VCC " "Pin \"OUT_MLEDS\[5\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|OUT_MLEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_SEGS\[0\] VCC " "Pin \"OUT_SEGS\[0\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|OUT_SEGS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_7SEG\[0\] VCC " "Pin \"AC_7SEG\[0\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|AC_7SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_7SEG\[1\] VCC " "Pin \"AC_7SEG\[1\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|AC_7SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_7SEG\[2\] VCC " "Pin \"AC_7SEG\[2\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|AC_7SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_7SEG\[3\] VCC " "Pin \"AC_7SEG\[3\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693780685633 "|pbl|AC_7SEG[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693780685633 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B0\[1\] " "No output dependent on input pin \"B0\[1\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693780685703 "|pbl|B0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B1\[1\] " "No output dependent on input pin \"B1\[1\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693780685703 "|pbl|B1[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693780685703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693780685703 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693780685703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693780685703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693780685703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693780685740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 19:38:05 2023 " "Processing ended: Sun Sep 03 19:38:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693780685740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693780685740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693780685740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693780685740 ""}
