{
  "name": "arch::cpu::context::XSaveArea::new",
  "safe": true,
  "callees": {
    "spin::once::Once::<T, R>::get": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns a reference to the inner value if the [`Once`] has been initialized.\n",
      "adt": {}
    },
    "x86_64::registers::xcontrol::x86_64::<impl x86_64::registers::xcontrol::XCr0>::read": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Read the current set of XCR0 flags.\n",
      "adt": {}
    },
    "x86_64::registers::xcontrol::_::<impl x86_64::registers::xcontrol::XCr0Flags>::bits": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Get the underlying bits value.\n\n The returned value is exactly the bits set in this flags value.\n",
      "adt": {}
    },
    "ostd_pod::Pod::new_zeroed": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Creates a new instance of Pod type that is filled with zeroes.\n",
      "adt": {}
    }
  },
  "adts": {
    "spin::once::Once": [
      "Ref"
    ],
    "core::option::Option": [
      "Plain",
      "Unknown([Downcast(VariantIdx(1, ThreadLocalIndex)), Field(0, Ty { id: 711, kind: RigidTy(Ref(Region { kind: ReErased }, Ty { id: 59, kind: RigidTy(Uint(U64)) }, Not)) })])"
    ],
    "x86_64::registers::xcontrol::XCr0Flags": [
      "Plain",
      "Ref"
    ],
    "arch::cpu::context::XSaveArea": [
      "Plain",
      "Unknown([Field(0, Ty { id: 655, kind: RigidTy(Adt(AdtDef(DefId { id: 3290, name: \"arch::cpu::context::FxSaveArea\" }), GenericArgs([]))) }), Field(0, Ty { id: 74, kind: RigidTy(Uint(U16)) })])",
      "Unknown([Field(0, Ty { id: 655, kind: RigidTy(Adt(AdtDef(DefId { id: 3290, name: \"arch::cpu::context::FxSaveArea\" }), GenericArgs([]))) }), Field(2, Ty { id: 74, kind: RigidTy(Uint(U16)) })])",
      "Unknown([Field(0, Ty { id: 655, kind: RigidTy(Adt(AdtDef(DefId { id: 3290, name: \"arch::cpu::context::FxSaveArea\" }), GenericArgs([]))) }), Field(8, Ty { id: 9, kind: RigidTy(Uint(U32)) })])",
      "Unknown([Field(1, Ty { id: 59, kind: RigidTy(Uint(U64)) })])"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::arch::cpu::context::XSaveArea::new"
  },
  "span": "ostd/src/arch/x86/cpu/context/mod.rs:596:5: 612:6",
  "src": "fn new() -> Self {\n        let features = if let Some(xstate_max_features) = XSTATE_MAX_FEATURES.get() {\n            XCr0::read().bits() & *xstate_max_features\n        } else {\n            0\n        };\n\n        let mut xsave_area = Self::new_zeroed();\n        // Set the initial values for the FPU context. Refer to Intel SDM, Table 11-1:\n        // \"IA-32 and IntelÂ® 64 Processor States Following Power-up, Reset, or INIT (Contd.)\".\n        xsave_area.fxsave_area.control = 0x037F;\n        xsave_area.fxsave_area.tag = 0xFFFF;\n        xsave_area.fxsave_area.mxcsr = 0x1F80;\n        xsave_area.features = features;\n\n        xsave_area\n    }",
  "mir": "fn arch::cpu::context::XSaveArea::new() -> arch::cpu::context::XSaveArea {\n    let mut _0: arch::cpu::context::XSaveArea;\n    let  _1: u64;\n    let mut _2: core::option::Option<&u64>;\n    let mut _3: &spin::once::Once<u64>;\n    let mut _4: isize;\n    let  _5: &u64;\n    let mut _6: u64;\n    let mut _7: &x86_64::registers::xcontrol::XCr0Flags;\n    let  _8: x86_64::registers::xcontrol::XCr0Flags;\n    let mut _9: u64;\n    let mut _10: arch::cpu::context::XSaveArea;\n    let mut _11: u64;\n    debug features => _1;\n    debug xstate_max_features => _5;\n    debug xsave_area => _10;\n    bb0: {\n        StorageLive(_1);\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = {alloc24: &spin::once::Once<u64>};\n        _2 = spin::once::Once::<u64>::get(move _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_3);\n        _4 = discriminant(_2);\n        switchInt(move _4) -> [1: bb2, 0: bb5, otherwise: bb8];\n    }\n    bb2: {\n        StorageLive(_5);\n        _5 = ((_2 as variant#1).0: &u64);\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = x86_64::registers::xcontrol::x86_64::<impl x86_64::registers::xcontrol::XCr0>::read() -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _7 = &_8;\n        _6 = x86_64::registers::xcontrol::_::<impl x86_64::registers::xcontrol::XCr0Flags>::bits(move _7) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_7);\n        StorageLive(_9);\n        _9 = (*_5);\n        _1 = BitAnd(move _6, move _9);\n        StorageDead(_9);\n        StorageDead(_8);\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageDead(_2);\n        goto -> bb6;\n    }\n    bb5: {\n        StorageDead(_2);\n        _1 = 0_u64;\n        goto -> bb6;\n    }\n    bb6: {\n        StorageLive(_10);\n        _10 = <arch::cpu::context::XSaveArea as ostd_pod::Pod>::new_zeroed() -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        ((_10.0: arch::cpu::context::FxSaveArea).0: u16) = 895_u16;\n        ((_10.0: arch::cpu::context::FxSaveArea).2: u16) = u16::MAX;\n        ((_10.0: arch::cpu::context::FxSaveArea).8: u32) = 8064_u32;\n        StorageLive(_11);\n        _11 = _1;\n        (_10.1: u64) = move _11;\n        StorageDead(_11);\n        _0 = _10;\n        StorageDead(_10);\n        StorageDead(_1);\n        return;\n    }\n    bb8: {\n        unreachable;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}