/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  wire [34:0] celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [16:0] celloutsig_0_27z;
  wire [19:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  reg [6:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [4:0] celloutsig_0_65z;
  reg [10:0] celloutsig_0_68z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  reg [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 16'h0000;
    else _00_ <= celloutsig_0_0z[25:10];
  assign celloutsig_0_34z = celloutsig_0_24z[6:3] < { celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_35z = { celloutsig_0_32z[1:0], celloutsig_0_31z, celloutsig_0_12z } < celloutsig_0_10z[9:6];
  assign celloutsig_0_41z = { celloutsig_0_21z[10:4], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_5z } < { celloutsig_0_24z[4:3], celloutsig_0_26z, celloutsig_0_24z };
  assign celloutsig_0_45z = { celloutsig_0_7z[2:1], celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_26z } < { celloutsig_0_38z[6:2], celloutsig_0_37z };
  assign celloutsig_0_5z = _00_[9:6] < in_data[33:30];
  assign celloutsig_0_55z = { celloutsig_0_13z[2:1], celloutsig_0_46z } < celloutsig_0_8z[9:3];
  assign celloutsig_0_82z = celloutsig_0_68z[6:3] < { celloutsig_0_45z, celloutsig_0_3z, celloutsig_0_62z, celloutsig_0_75z };
  assign celloutsig_1_0z = in_data[106:99] < in_data[158:151];
  assign celloutsig_1_1z = { in_data[142:136], celloutsig_1_0z } < { in_data[103:102], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z[5:2], celloutsig_1_1z } < in_data[171:167];
  assign celloutsig_1_5z = { celloutsig_1_2z[8:3], celloutsig_1_3z, celloutsig_1_3z } < { in_data[152:146], celloutsig_1_3z };
  assign celloutsig_1_6z = in_data[138:134] < { celloutsig_1_2z[6:4], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_11z } < { celloutsig_1_7z[2], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_10z, celloutsig_1_12z } < celloutsig_1_15z[3:0];
  assign celloutsig_1_17z = { celloutsig_1_10z[1:0], celloutsig_1_13z, celloutsig_1_0z } < { celloutsig_1_15z[10:6], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_2z[8], celloutsig_1_9z, celloutsig_1_16z } < { celloutsig_1_15z[8], celloutsig_1_17z, celloutsig_1_9z };
  assign celloutsig_0_11z = { _00_[2:0], celloutsig_0_3z } < { celloutsig_0_8z[5], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_15z = { _00_[6:3], celloutsig_0_13z } < { celloutsig_0_7z[2:0], celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_0z[34:28], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z } < in_data[25:10];
  assign celloutsig_0_18z = { in_data[42:38], celloutsig_0_14z, celloutsig_0_15z } < celloutsig_0_0z[17:11];
  assign celloutsig_0_19z = { celloutsig_0_0z[27:24], celloutsig_0_18z, celloutsig_0_9z } < { celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_20z = { in_data[84:79], celloutsig_0_3z } < { celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_23z = { in_data[94:87], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_22z } < { celloutsig_0_21z[10:5], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_25z = { celloutsig_0_22z[1], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_19z } < celloutsig_0_0z[33:30];
  assign celloutsig_0_26z = { _00_[13:10], celloutsig_0_3z } < celloutsig_0_6z;
  assign celloutsig_0_29z = _00_[15:4] < celloutsig_0_10z[18:7];
  assign celloutsig_0_31z = { celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_9z } < in_data[50:46];
  assign celloutsig_0_46z = { _00_[6:5], celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_14z } % { 1'h1, celloutsig_0_27z[13:10] };
  assign celloutsig_0_65z = { celloutsig_0_30z[4:3], celloutsig_0_45z, celloutsig_0_2z, celloutsig_0_55z } % { 1'h1, celloutsig_0_6z[3:0] };
  assign celloutsig_0_6z = celloutsig_0_0z[10:6] % { 1'h1, _00_[9:6] };
  assign celloutsig_0_7z = { celloutsig_0_4z[2:1], celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_6z[2:0] };
  assign celloutsig_1_2z = { in_data[130:122], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[169:160] };
  assign celloutsig_1_7z = { celloutsig_1_2z[10:6], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z } % { 1'h1, celloutsig_1_2z[3:0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_7z, _00_ } % { 1'h1, in_data[20:2] };
  assign celloutsig_0_13z = celloutsig_0_8z[5:2] % { 1'h1, celloutsig_0_10z[7:5] };
  assign celloutsig_0_24z = { celloutsig_0_10z[5:2], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_19z } % { 1'h1, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_22z[7:5], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_21z } % { 1'h1, celloutsig_0_10z[13:6], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_0_30z = { celloutsig_0_24z[6:3], celloutsig_0_12z, celloutsig_0_5z } % { 1'h1, celloutsig_0_28z[6:2] };
  assign celloutsig_0_32z = { celloutsig_0_13z[3:2], celloutsig_0_12z } % { 1'h1, celloutsig_0_17z, in_data[0] };
  assign celloutsig_0_3z = ~^ celloutsig_0_0z[19:9];
  assign celloutsig_0_37z = ~^ { celloutsig_0_27z[11:5], celloutsig_0_30z };
  assign celloutsig_0_62z = ~^ { celloutsig_0_27z[12:1], celloutsig_0_34z, celloutsig_0_41z, celloutsig_0_13z, celloutsig_0_50z };
  assign celloutsig_0_75z = ~^ { celloutsig_0_68z[3], celloutsig_0_4z };
  assign celloutsig_0_81z = ~^ celloutsig_0_0z[20:14];
  assign celloutsig_1_4z = ~^ { celloutsig_1_2z[6:5], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_11z = ~^ celloutsig_1_2z[9:1];
  assign celloutsig_0_9z = ~^ { in_data[24:11], celloutsig_0_4z };
  assign celloutsig_0_12z = ~^ celloutsig_0_10z[13:3];
  assign celloutsig_0_14z = ~^ in_data[19:7];
  assign celloutsig_0_17z = ~^ { _00_[6:2], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_2z = ~^ celloutsig_0_0z[32:27];
  assign celloutsig_0_0z = in_data[56:22] <<< in_data[80:46];
  assign celloutsig_0_4z = { in_data[67], celloutsig_0_3z, celloutsig_0_2z } <<< _00_[4:2];
  assign celloutsig_0_50z = { celloutsig_0_4z[1:0], celloutsig_0_15z } <<< { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z } <<< { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z } <<< in_data[147:145];
  assign celloutsig_1_13z = in_data[173:171] <<< celloutsig_1_2z[4:2];
  assign celloutsig_1_15z = { celloutsig_1_9z[4:1], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_12z } <<< { in_data[169:162], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_21z = { celloutsig_0_10z[16:13], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z } <<< { celloutsig_0_0z[18:10], celloutsig_0_13z };
  assign celloutsig_0_22z = celloutsig_0_8z[8:0] <<< { celloutsig_0_21z[8:5], celloutsig_0_6z };
  assign celloutsig_0_27z = { _00_[15:4], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_16z } <<< { in_data[23:22], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_21z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_38z = 7'h00;
    else if (!clkin_data[128]) celloutsig_0_38z = celloutsig_0_0z[15:9];
  always_latch
    if (clkin_data[32]) celloutsig_0_68z = 11'h000;
    else if (celloutsig_1_18z) celloutsig_0_68z = { celloutsig_0_8z[8], celloutsig_0_65z, celloutsig_0_23z, celloutsig_0_7z };
  always_latch
    if (clkin_data[64]) celloutsig_0_8z = 11'h000;
    else if (celloutsig_1_18z) celloutsig_0_8z = _00_[12:2];
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 13'h0000;
    else if (clkin_data[160]) celloutsig_1_19z = { in_data[132:128], celloutsig_1_7z };
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
