Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: NTT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NTT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NTT"
Output Format                      : NGC
Target Device                      : xc6vlx75t-1-ff484

---- Source Options
Top Module Name                    : NTT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\USER\Desktop\ML_DSA_syn\NTT\NTT\NTT.v" into library work
Parsing module <NTT>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <NTT>.
WARNING:HDLCompiler:413 - "C:\Users\USER\Desktop\ML_DSA_syn\NTT\NTT\NTT.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\USER\Desktop\ML_DSA_syn\NTT\NTT\NTT.v" Line 20: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\USER\Desktop\ML_DSA_syn\NTT\NTT\NTT.v" Line 28: Result of 32-bit expression is truncated to fit in 12-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NTT>.
    Related source file is "C:\Users\USER\Desktop\ML_DSA_syn\NTT\NTT\NTT.v".
        BIT_LEN = 12
        q = 7681
    Found 12-bit register for signal <out1>.
    Found 12-bit register for signal <out0>.
    Found 13-bit subtractor for signal <GND_1_o_GND_1_o_sub_8_OUT> created at line 28.
    Found 15-bit subtractor for signal <GND_1_o_GND_1_o_sub_10_OUT> created at line 28.
    Found 13-bit adder for signal <n0023> created at line 20.
    Found 14-bit adder for signal <n0037[13:0]> created at line 28.
    Found 12x12-bit multiplier for signal <in1[11]_phi[11]_MuLt_0_OUT> created at line 36.
    Found 12-bit comparator lessequal for signal <n0002> created at line 28
    Summary:
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <NTT> synthesized.

Synthesizing Unit <mod_24u_13u>.
    Related source file is "".
    Found 37-bit adder for signal <GND_3_o_b[12]_add_1_OUT> created at line 0.
    Found 36-bit adder for signal <GND_3_o_b[12]_add_3_OUT> created at line 0.
    Found 35-bit adder for signal <GND_3_o_b[12]_add_5_OUT> created at line 0.
    Found 34-bit adder for signal <GND_3_o_b[12]_add_7_OUT> created at line 0.
    Found 33-bit adder for signal <GND_3_o_b[12]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <GND_3_o_b[12]_add_11_OUT> created at line 0.
    Found 31-bit adder for signal <GND_3_o_b[12]_add_13_OUT> created at line 0.
    Found 30-bit adder for signal <GND_3_o_b[12]_add_15_OUT> created at line 0.
    Found 29-bit adder for signal <GND_3_o_b[12]_add_17_OUT> created at line 0.
    Found 28-bit adder for signal <GND_3_o_b[12]_add_19_OUT> created at line 0.
    Found 27-bit adder for signal <GND_3_o_b[12]_add_21_OUT> created at line 0.
    Found 26-bit adder for signal <GND_3_o_b[12]_add_23_OUT> created at line 0.
    Found 25-bit adder for signal <GND_3_o_b[12]_add_25_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_b[12]_add_27_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_3_o_add_29_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_3_o_add_31_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_3_o_add_33_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_3_o_add_35_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_3_o_add_37_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_3_o_add_39_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_3_o_add_41_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_3_o_add_43_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_3_o_add_45_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_3_o_add_47_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_3_o_add_49_OUT> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0025> created at line 0
    Summary:
	inferred  25 Adder/Subtractor(s).
	inferred  25 Comparator(s).
	inferred 577 Multiplexer(s).
Unit <mod_24u_13u> synthesized.

Synthesizing Unit <mod_13u_13u>.
    Related source file is "".
    Found 26-bit adder for signal <GND_4_o_b[12]_add_1_OUT> created at line 0.
    Found 25-bit adder for signal <GND_4_o_b[12]_add_3_OUT> created at line 0.
    Found 24-bit adder for signal <GND_4_o_b[12]_add_5_OUT> created at line 0.
    Found 23-bit adder for signal <GND_4_o_b[12]_add_7_OUT> created at line 0.
    Found 22-bit adder for signal <GND_4_o_b[12]_add_9_OUT> created at line 0.
    Found 21-bit adder for signal <GND_4_o_b[12]_add_11_OUT> created at line 0.
    Found 20-bit adder for signal <GND_4_o_b[12]_add_13_OUT> created at line 0.
    Found 19-bit adder for signal <GND_4_o_b[12]_add_15_OUT> created at line 0.
    Found 18-bit adder for signal <GND_4_o_b[12]_add_17_OUT> created at line 0.
    Found 17-bit adder for signal <GND_4_o_b[12]_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <GND_4_o_b[12]_add_21_OUT> created at line 0.
    Found 15-bit adder for signal <GND_4_o_b[12]_add_23_OUT> created at line 0.
    Found 14-bit adder for signal <GND_4_o_b[12]_add_25_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_b[12]_add_27_OUT[12:0]> created at line 0.
    Found 26-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0014> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  14 Comparator(s).
	inferred 158 Multiplexer(s).
Unit <mod_13u_13u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 12x12-bit multiplier                                  : 1
# Adders/Subtractors                                   : 43
 13-bit adder                                          : 2
 13-bit subtractor                                     : 1
 14-bit adder                                          : 2
 15-bit adder                                          : 1
 15-bit subtractor                                     : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 13
 25-bit adder                                          : 2
 26-bit adder                                          : 2
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 30-bit adder                                          : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 1
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 36-bit adder                                          : 1
 37-bit adder                                          : 1
# Registers                                            : 2
 12-bit register                                       : 2
# Comparators                                          : 40
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 13
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
# Multiplexers                                         : 736
 1-bit 2-to-1 multiplexer                              : 732
 13-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 12x12-bit multiplier                                  : 1
# Adders/Subtractors                                   : 43
 13-bit adder                                          : 16
 13-bit subtractor                                     : 1
 14-bit adder                                          : 1
 15-bit subtractor                                     : 1
 24-bit adder                                          : 24
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 40
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 13
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
# Multiplexers                                         : 736
 1-bit 2-to-1 multiplexer                              : 732
 13-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <NTT> ...

Optimizing unit <mod_24u_13u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NTT, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NTT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1102
#      GND                         : 1
#      INV                         : 29
#      LUT1                        : 7
#      LUT2                        : 17
#      LUT3                        : 147
#      LUT4                        : 67
#      LUT5                        : 232
#      LUT6                        : 71
#      MUXCY                       : 265
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 258
# FlipFlops/Latches                : 24
#      FDC                         : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 61
#      IBUF                        : 37
#      OBUF                        : 24
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-1 


Slice Logic Utilization: 
 Number of Slice LUTs:                  570  out of  46560     1%  
    Number used as Logic:               570  out of  46560     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    570
   Number with an unused Flip Flop:     570  out of    570   100%  
   Number with an unused LUT:             0  out of    570     0%  
   Number of fully used LUT-FF pairs:     0  out of    570     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  62  out of    240    25%  
    IOB Flip Flops/Latches:              24

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      1  out of    288     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: 44.308ns
   Maximum output required time after clock: 0.777ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 128874060216454340000000 / 48
-------------------------------------------------------------------------
Offset:              44.308ns (Levels of Logic = 70)
  Source:            phi<11> (PAD)
  Destination:       out0_0 (FF)
  Destination Clock: clk rising

  Data Path: phi<11> to out0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  phi_11_IBUF (phi_11_IBUF)
     DSP48E1:A11->P22      6   3.826   0.614  Mmult_in1[11]_phi[11]_MuLt_0_OUT (in1[11]_phi[11]_MuLt_0_OUT<22>)
     LUT3:I0->O            1   0.068   0.778  in1[11]_PWR_1_o_mod_1/BUS_0014_INV_417_o11 (in1[11]_PWR_1_o_mod_1/BUS_0014_INV_417_o1)
     LUT6:I0->O           51   0.068   0.648  in1[11]_PWR_1_o_mod_1/BUS_0014_INV_417_o13 (in1[11]_PWR_1_o_mod_1/BUS_0014_INV_417_o2)
     LUT4:I2->O            3   0.068   0.792  in1[11]_PWR_1_o_mod_1/Mmux_a[17]_a[23]_MUX_837_o11 (in1[11]_PWR_1_o_mod_1/a[17]_a[23]_MUX_837_o)
     LUT6:I0->O            1   0.068   0.638  in1[11]_PWR_1_o_mod_1/BUS_0015_INV_442_o22 (in1[11]_PWR_1_o_mod_1/BUS_0015_INV_442_o21)
     LUT6:I2->O            1   0.068   0.775  in1[11]_PWR_1_o_mod_1/BUS_0015_INV_442_o24_SW0 (N32)
     LUT6:I1->O           53   0.068   0.935  in1[11]_PWR_1_o_mod_1/BUS_0015_INV_442_o24 (in1[11]_PWR_1_o_mod_1/BUS_0015_INV_442_o)
     LUT6:I0->O            1   0.068   0.775  in1[11]_PWR_1_o_mod_1/Mmux_a[13]_a[23]_MUX_865_o11 (in1[11]_PWR_1_o_mod_1/a[13]_a[23]_MUX_865_o)
     LUT5:I0->O            1   0.068   0.775  in1[11]_PWR_1_o_mod_1/BUS_0016_INV_467_o24 (in1[11]_PWR_1_o_mod_1/BUS_0016_INV_467_o23)
     LUT5:I0->O            1   0.068   0.581  in1[11]_PWR_1_o_mod_1/BUS_0016_INV_467_o25_SW0 (N30)
     LUT6:I3->O           38   0.068   0.929  in1[11]_PWR_1_o_mod_1/BUS_0016_INV_467_o25 (in1[11]_PWR_1_o_mod_1/BUS_0016_INV_467_o)
     LUT5:I0->O            5   0.068   0.805  in1[11]_PWR_1_o_mod_1/Mmux_a[19]_a[23]_MUX_883_o11 (in1[11]_PWR_1_o_mod_1/a[19]_a[23]_MUX_883_o)
     LUT6:I0->O            1   0.068   0.778  in1[11]_PWR_1_o_mod_1/BUS_0017_INV_492_o21 (in1[11]_PWR_1_o_mod_1/BUS_0017_INV_492_o2)
     LUT6:I0->O            1   0.068   0.417  in1[11]_PWR_1_o_mod_1/BUS_0017_INV_492_o26_SW1 (N34)
     LUT6:I5->O           54   0.068   0.738  in1[11]_PWR_1_o_mod_1/BUS_0017_INV_492_o26 (in1[11]_PWR_1_o_mod_1/BUS_0017_INV_492_o)
     LUT3:I0->O            1   0.068   0.775  in1[11]_PWR_1_o_mod_1/Mmux_a[13]_a[23]_MUX_913_o11 (in1[11]_PWR_1_o_mod_1/a[13]_a[23]_MUX_913_o)
     LUT5:I0->O            2   0.068   0.781  in1[11]_PWR_1_o_mod_1/BUS_0018_INV_517_o24 (in1[11]_PWR_1_o_mod_1/BUS_0018_INV_517_o23)
     LUT5:I0->O            1   0.068   0.000  in1[11]_PWR_1_o_mod_1/BUS_0018_INV_517_o25_SW0_G (N43)
     MUXF7:I1->O           2   0.248   0.497  in1[11]_PWR_1_o_mod_1/BUS_0018_INV_517_o25_SW0 (N26)
     LUT6:I4->O            1   0.068   0.000  in1[11]_PWR_1_o_mod_1/BUS_0018_INV_517_o25_G (N49)
     MUXF7:I1->O          44   0.248   0.930  in1[11]_PWR_1_o_mod_1/BUS_0018_INV_517_o25 (in1[11]_PWR_1_o_mod_1/BUS_0018_INV_517_o)
     LUT5:I0->O            5   0.068   0.802  in1[11]_PWR_1_o_mod_1/Mmux_a[13]_a[23]_MUX_937_o11 (in1[11]_PWR_1_o_mod_1/a[13]_a[23]_MUX_937_o)
     LUT5:I0->O            2   0.068   0.781  in1[11]_PWR_1_o_mod_1/BUS_0019_INV_542_o24 (in1[11]_PWR_1_o_mod_1/BUS_0019_INV_542_o23)
     LUT5:I0->O            1   0.068   0.000  in1[11]_PWR_1_o_mod_1/BUS_0019_INV_542_o25_SW0_G (N41)
     MUXF7:I1->O           2   0.248   0.497  in1[11]_PWR_1_o_mod_1/BUS_0019_INV_542_o25_SW0 (N24)
     LUT6:I4->O            1   0.068   0.000  in1[11]_PWR_1_o_mod_1/BUS_0019_INV_542_o25_G (N47)
     MUXF7:I1->O          56   0.248   0.739  in1[11]_PWR_1_o_mod_1/BUS_0019_INV_542_o25 (in1[11]_PWR_1_o_mod_1/BUS_0019_INV_542_o)
     LUT3:I0->O            1   0.068   0.775  in1[11]_PWR_1_o_mod_1/Mmux_a[13]_a[23]_MUX_961_o11 (in1[11]_PWR_1_o_mod_1/a[13]_a[23]_MUX_961_o)
     LUT5:I0->O            1   0.068   0.775  in1[11]_PWR_1_o_mod_1/BUS_0020_INV_567_o34 (in1[11]_PWR_1_o_mod_1/BUS_0020_INV_567_o33)
     LUT5:I0->O            2   0.068   0.497  in1[11]_PWR_1_o_mod_1/BUS_0020_INV_567_o35_SW0 (N22)
     LUT6:I4->O            1   0.068   0.000  in1[11]_PWR_1_o_mod_1/BUS_0020_INV_567_o35_G (N51)
     MUXF7:I1->O          54   0.248   0.932  in1[11]_PWR_1_o_mod_1/BUS_0020_INV_567_o35 (in1[11]_PWR_1_o_mod_1/BUS_0020_INV_567_o)
     LUT5:I0->O            5   0.068   0.665  in1[11]_PWR_1_o_mod_1/Mmux_a[0]_a[23]_MUX_998_o191 (in1[11]_PWR_1_o_mod_1/a[6]_a[23]_MUX_992_o)
     LUT5:I1->O            2   0.068   0.781  in1[11]_PWR_1_o_mod_1/BUS_0021_INV_592_o36 (in1[11]_PWR_1_o_mod_1/BUS_0021_INV_592_o35)
     LUT6:I1->O            1   0.068   0.000  in1[11]_PWR_1_o_mod_1/BUS_0021_INV_592_o37_SW0_G (N39)
     MUXF7:I1->O           1   0.248   0.491  in1[11]_PWR_1_o_mod_1/BUS_0021_INV_592_o37_SW0 (N20)
     LUT6:I4->O           67   0.068   0.935  in1[11]_PWR_1_o_mod_1/BUS_0021_INV_592_o37 (in1[11]_PWR_1_o_mod_1/BUS_0021_INV_592_o)
     LUT5:I0->O            4   0.068   0.795  in1[11]_PWR_1_o_mod_1/Mmux_a[16]_a[23]_MUX_1006_o11 (in1[11]_PWR_1_o_mod_1/a[16]_a[23]_MUX_1006_o)
     LUT5:I0->O            1   0.068   0.000  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0022_INV_617_o_lut<2> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0022_INV_617_o_lut<2>)
     MUXCY:S->O            1   0.290   0.000  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0022_INV_617_o_cy<2> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0022_INV_617_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0022_INV_617_o_cy<3> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0022_INV_617_o_cy<3>)
     MUXCY:CI->O          48   0.219   0.931  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0022_INV_617_o_cy<4> (in1[11]_PWR_1_o_mod_1/BUS_0022_INV_617_o)
     LUT5:I0->O            5   0.068   0.802  in1[11]_PWR_1_o_mod_1/Mmux_a[15]_a[23]_MUX_1031_o11 (in1[11]_PWR_1_o_mod_1/a[15]_a[23]_MUX_1031_o)
     LUT5:I0->O            1   0.068   0.000  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0023_INV_642_o_lut<2> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0023_INV_642_o_lut<2>)
     MUXCY:S->O            1   0.290   0.000  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0023_INV_642_o_cy<2> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0023_INV_642_o_cy<2>)
     MUXCY:CI->O          39   0.219   0.571  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0023_INV_642_o_cy<3> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0023_INV_642_o_cy<3>)
     LUT3:I2->O           23   0.068   0.915  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0023_INV_642_o_cy<4> (in1[11]_PWR_1_o_mod_1/BUS_0023_INV_642_o)
     LUT5:I0->O            4   0.068   0.795  in1[11]_PWR_1_o_mod_1/Mmux_a[0]_a[23]_MUX_1070_o113 (in1[11]_PWR_1_o_mod_1/a[10]_a[23]_MUX_1060_o)
     LUT5:I0->O            0   0.068   0.000  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0024_INV_667_o_lutdi1 (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0024_INV_667_o_lutdi1)
     MUXCY:DI->O           1   0.223   0.000  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0024_INV_667_o_cy<1> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0024_INV_667_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0024_INV_667_o_cy<2> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0024_INV_667_o_cy<2>)
     MUXCY:CI->O          18   0.220   0.529  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0024_INV_667_o_cy<3> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0024_INV_667_o_cy<3>)
     LUT4:I3->O           26   0.068   0.926  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0024_INV_667_o_cy<4> (in1[11]_PWR_1_o_mod_1/BUS_0024_INV_667_o)
     LUT5:I0->O            2   0.068   0.781  in1[11]_PWR_1_o_mod_1/Mmux_a[13]_a[23]_MUX_1081_o11 (in1[11]_PWR_1_o_mod_1/a[13]_a[23]_MUX_1081_o)
     LUT5:I0->O            1   0.068   0.000  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0025_INV_692_o_lut<2> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0025_INV_692_o_lut<2>)
     MUXCY:S->O            1   0.290   0.000  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0025_INV_692_o_cy<2> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0025_INV_692_o_cy<2>)
     MUXCY:CI->O           1   0.220   0.417  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0025_INV_692_o_cy<3> (in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0025_INV_692_o_cy<3>)
     LUT5:I4->O           38   0.068   0.929  in1[11]_PWR_1_o_mod_1/Mcompar_BUS_0025_INV_692_o_cy<4> (in1[11]_PWR_1_o_mod_1/BUS_0025_INV_692_o)
     LUT6:I1->O            1   0.068   0.000  Madd_n0023_lut<1> (Madd_n0023_lut<1>)
     MUXCY:S->O            1   0.290   0.000  Madd_n0023_cy<1> (Madd_n0023_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0023_cy<2> (Madd_n0023_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0023_cy<3> (Madd_n0023_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0023_cy<4> (Madd_n0023_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0023_cy<5> (Madd_n0023_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  Madd_n0023_cy<6> (Madd_n0023_cy<6>)
     XORCY:CI->O           3   0.239   0.792  Madd_n0023_xor<7> (BUS_0157_PWR_1_o_mod_3/Madd_GND_4_o_b[12]_add_13_OUT_Madd_cy<7>)
     LUT6:I0->O            1   0.068   0.417  BUS_0157_PWR_1_o_mod_3/BUS_0014_INV_990_o22 (BUS_0157_PWR_1_o_mod_3/BUS_0014_INV_990_o21)
     LUT6:I5->O           12   0.068   0.653  BUS_0157_PWR_1_o_mod_3/BUS_0014_INV_990_o23 (BUS_0157_PWR_1_o_mod_3/BUS_0014_INV_990_o)
     LUT3:I0->O            1   0.068   0.000  BUS_0157_PWR_1_o_mod_3/Mmux_o121 (n0017<9>)
     FDC:D                     0.011          out0_9
    ----------------------------------------
    Total                     44.308ns (11.025ns logic, 33.284ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.777ns (Levels of Logic = 1)
  Source:            out0_11 (FF)
  Destination:       out0<11> (PAD)
  Source Clock:      clk rising

  Data Path: out0_11 to out0<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.375   0.399  out0_11 (out0_11)
     OBUF:I->O                 0.003          out0_11_OBUF (out0<11>)
    ----------------------------------------
    Total                      0.777ns (0.378ns logic, 0.399ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.74 secs
 
--> 

Total memory usage is 4536180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

