#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 15:46:30 2018
# Process ID: 3052
# Current directory: D:/2018autumn/organization/thinpad_top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent360 D:\2018autumn\organization\thinpad_top\thinpad_top.xpr
# Log file: D:/2018autumn/organization/thinpad_top/vivado.log
# Journal file: D:/2018autumn/organization/thinpad_top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/2018autumn/organization/thinpad_top/thinpad_top.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
upgrade_ip -srcset pll_example -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  pll_example] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips pll_example] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse {D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/openmpis_min_sopc.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/mem_wb.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/div.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/inst_real_rom.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/async.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/data_ram.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/cp0_reg.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/LLbit_reg.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/uart.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/if_id.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/openmips_min_sopc_tb.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/memory.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/pc_reg.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/id.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/rom.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/mmu_memory.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/ctrl.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/hilo_reg.v D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/new/regfile.v}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {40} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {236.428} CONFIG.CLKOUT3_PHASE_ERROR {164.985}] [get_ips pll_example]
generate_target all [get_files  D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci]
catch { config_ip_cache -export [get_ips -all pll_example] }
export_ip_user_files -of_objects [get_files D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci]
launch_runs -jobs 4 pll_example_synth_1
export_simulation -of_objects [get_files D:/2018autumn/organization/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -directory D:/2018autumn/organization/thinpad_top/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir D:/2018autumn/organization/thinpad_top/thinpad_top.ip_user_files -ipstatic_source_dir D:/2018autumn/organization/thinpad_top/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/2018autumn/organization/thinpad_top/thinpad_top.cache/compile_simlib/modelsim} {questa=D:/2018autumn/organization/thinpad_top/thinpad_top.cache/compile_simlib/questa} {riviera=D:/2018autumn/organization/thinpad_top/thinpad_top.cache/compile_simlib/riviera} {activehdl=D:/2018autumn/organization/thinpad_top/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_design synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
