Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Jun 24 18:44:41 2018
| Host         : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.408        0.000                      0                  791        0.133        0.000                      0                  791        3.500        0.000                       0                   271  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.408        0.000                      0                  791        0.133        0.000                      0                  791        3.500        0.000                       0                   271  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 3.548ns (46.652%)  route 4.057ns (53.348%))
  Logic Levels:           16  (CARRY4=10 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.677     5.345    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X33Y45         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.456     5.801 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/Q
                         net (fo=3, routed)           0.815     6.616    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[115]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.768 r  SKINNY_128_DUT/INST_IS_REG/Q[117]_i_2/O
                         net (fo=5, routed)           0.504     7.272    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[38]
    SLICE_X35Y45         LUT5 (Prop_lut5_I0_O)        0.326     7.598 r  SKINNY_128_DUT/INST_IS_REG/Q[119]_i_2/O
                         net (fo=6, routed)           0.697     8.295    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[40]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.419 r  SKINNY_128_DUT/INST_IS_REG/Q[17]_i_2/O
                         net (fo=4, routed)           0.979     9.398    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[34]
    SLICE_X39Y43         LUT3 (Prop_lut3_I1_O)        0.150     9.548 r  SKINNY_128_DUT/INST_IS_REG/Q[17]_i_1/O
                         net (fo=2, routed)           0.736    10.284    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[17]
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.332    10.616 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_51/O
                         net (fo=1, routed)           0.000    10.616    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_51_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.149 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.149    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_43_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.266 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.266    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_38_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.383 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.383    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_33_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.500 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.500    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_28_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.617    SKINNY_128_DUT/INST_TW_REG/CO[0]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.734    SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_18_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.851    SKINNY_128_DUT/INST_IS_REG/Q_reg[126]_0[0]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.968    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_7_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.085 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.085    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.314 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_2/CO[2]
                         net (fo=2, routed)           0.326    12.641    SKINNY_128_DUT/INST_LFSR/Q_reg[22][0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.310    12.951 r  SKINNY_128_DUT/INST_LFSR/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000    12.951    SKINNY_128_DUT_n_0
    SLICE_X40Y48         FDRE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.580    12.972    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.031    13.359    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 3.548ns (46.801%)  route 4.033ns (53.199%))
  Logic Levels:           16  (CARRY4=10 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.677     5.345    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X33Y45         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.456     5.801 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/Q
                         net (fo=3, routed)           0.815     6.616    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[115]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.768 r  SKINNY_128_DUT/INST_IS_REG/Q[117]_i_2/O
                         net (fo=5, routed)           0.504     7.272    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[38]
    SLICE_X35Y45         LUT5 (Prop_lut5_I0_O)        0.326     7.598 r  SKINNY_128_DUT/INST_IS_REG/Q[119]_i_2/O
                         net (fo=6, routed)           0.697     8.295    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[40]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.419 r  SKINNY_128_DUT/INST_IS_REG/Q[17]_i_2/O
                         net (fo=4, routed)           0.979     9.398    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[34]
    SLICE_X39Y43         LUT3 (Prop_lut3_I1_O)        0.150     9.548 r  SKINNY_128_DUT/INST_IS_REG/Q[17]_i_1/O
                         net (fo=2, routed)           0.736    10.284    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[17]
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.332    10.616 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_51/O
                         net (fo=1, routed)           0.000    10.616    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_51_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.149 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.149    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_43_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.266 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.266    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_38_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.383 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.383    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_33_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.500 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.500    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_28_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.617 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.617    SKINNY_128_DUT/INST_TW_REG/CO[0]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.734 r  SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.734    SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_18_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.851 r  SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.851    SKINNY_128_DUT/INST_IS_REG/Q_reg[126]_0[0]
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.968 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.968    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_7_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.085 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.085    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.314 f  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_2/CO[2]
                         net (fo=2, routed)           0.302    12.616    SKINNY_128_DUT/INST_LFSR/Q_reg[22][0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.310    12.926 r  SKINNY_128_DUT/INST_LFSR/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    12.926    SKINNY_128_DUT_n_1
    SLICE_X37Y48         FDRE                                         r  FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.579    12.971    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.031    13.358    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[113]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.182ns (23.507%)  route 3.846ns (76.493%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.677     5.345    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X33Y45         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.456     5.801 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/Q
                         net (fo=3, routed)           0.815     6.616    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[115]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.768 r  SKINNY_128_DUT/INST_IS_REG/Q[117]_i_2/O
                         net (fo=5, routed)           0.504     7.272    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[38]
    SLICE_X35Y45         LUT5 (Prop_lut5_I0_O)        0.326     7.598 r  SKINNY_128_DUT/INST_IS_REG/Q[119]_i_2/O
                         net (fo=6, routed)           0.697     8.295    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[40]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.419 r  SKINNY_128_DUT/INST_IS_REG/Q[17]_i_2/O
                         net (fo=4, routed)           0.979     9.398    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[34]
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.522 r  SKINNY_128_DUT/INST_IS_REG/Q[113]_i_1/O
                         net (fo=2, routed)           0.852    10.374    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[113]
    SLICE_X34Y45         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.503    12.895    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X34Y45         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[113]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X34Y45         FDSE (Setup_fdse_C_D)       -0.031    13.220    SKINNY_128_DUT/INST_IS_REG/Q_reg[113]
  -------------------------------------------------------------------
                         required time                         13.220    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.208ns (25.737%)  route 3.486ns (74.263%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.677     5.345    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X33Y45         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.456     5.801 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/Q
                         net (fo=3, routed)           0.815     6.616    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[115]
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.768 r  SKINNY_128_DUT/INST_IS_REG/Q[117]_i_2/O
                         net (fo=5, routed)           0.504     7.272    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[38]
    SLICE_X35Y45         LUT5 (Prop_lut5_I0_O)        0.326     7.598 r  SKINNY_128_DUT/INST_IS_REG/Q[119]_i_2/O
                         net (fo=6, routed)           0.697     8.295    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[40]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.419 r  SKINNY_128_DUT/INST_IS_REG/Q[17]_i_2/O
                         net (fo=4, routed)           0.979     9.398    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[34]
    SLICE_X39Y43         LUT3 (Prop_lut3_I1_O)        0.150     9.548 r  SKINNY_128_DUT/INST_IS_REG/Q[17]_i_1/O
                         net (fo=2, routed)           0.491    10.039    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[17]
    SLICE_X39Y43         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.578    12.970    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[17]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)       -0.275    13.051    SKINNY_128_DUT/INST_IS_REG/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[107]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.580ns (13.543%)  route 3.703ns (86.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.758     5.426    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.845     6.728    SKINNY_128_DUT/INST_IS_REG/out[1]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.852 r  SKINNY_128_DUT/INST_IS_REG/Q[127]_i_1/O
                         net (fo=256, routed)         2.857     9.709    SKINNY_128_DUT/INST_TW_REG/FSM_sequential_current_state_reg[1]_0
    SLICE_X32Y45         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[107]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.503    12.895    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X32Y45         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[107]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X32Y45         FDSE (Setup_fdse_C_S)       -0.524    12.727    SKINNY_128_DUT/INST_TW_REG/Q_reg[107]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[123]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.580ns (13.543%)  route 3.703ns (86.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.758     5.426    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.845     6.728    SKINNY_128_DUT/INST_IS_REG/out[1]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.852 r  SKINNY_128_DUT/INST_IS_REG/Q[127]_i_1/O
                         net (fo=256, routed)         2.857     9.709    SKINNY_128_DUT/INST_TW_REG/FSM_sequential_current_state_reg[1]_0
    SLICE_X32Y45         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[123]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.503    12.895    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X32Y45         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[123]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X32Y45         FDSE (Setup_fdse_C_S)       -0.524    12.727    SKINNY_128_DUT/INST_TW_REG/Q_reg[123]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.580ns (13.543%)  route 3.703ns (86.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.758     5.426    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.845     6.728    SKINNY_128_DUT/INST_IS_REG/out[1]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.852 r  SKINNY_128_DUT/INST_IS_REG/Q[127]_i_1/O
                         net (fo=256, routed)         2.857     9.709    SKINNY_128_DUT/INST_TW_REG/FSM_sequential_current_state_reg[1]_0
    SLICE_X32Y45         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.503    12.895    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[51]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X32Y45         FDRE (Setup_fdre_C_R)       -0.524    12.727    SKINNY_128_DUT/INST_TW_REG/Q_reg[51]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[59]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.580ns (13.543%)  route 3.703ns (86.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.758     5.426    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.845     6.728    SKINNY_128_DUT/INST_IS_REG/out[1]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.852 r  SKINNY_128_DUT/INST_IS_REG/Q[127]_i_1/O
                         net (fo=256, routed)         2.857     9.709    SKINNY_128_DUT/INST_TW_REG/FSM_sequential_current_state_reg[1]_0
    SLICE_X32Y45         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[59]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.503    12.895    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X32Y45         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[59]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X32Y45         FDSE (Setup_fdse_C_S)       -0.524    12.727    SKINNY_128_DUT/INST_TW_REG/Q_reg[59]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.580ns (13.543%)  route 3.703ns (86.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.758     5.426    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.845     6.728    SKINNY_128_DUT/INST_IS_REG/out[1]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.852 r  SKINNY_128_DUT/INST_IS_REG/Q[127]_i_1/O
                         net (fo=256, routed)         2.857     9.709    SKINNY_128_DUT/INST_IS_REG/Q_reg[0]_0
    SLICE_X33Y45         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.503    12.895    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X33Y45         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X33Y45         FDSE (Setup_fdse_C_S)       -0.429    12.822    SKINNY_128_DUT/INST_IS_REG/Q_reg[115]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.580ns (13.543%)  route 3.703ns (86.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.758     5.426    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.845     6.728    SKINNY_128_DUT/INST_IS_REG/out[1]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.852 r  SKINNY_128_DUT/INST_IS_REG/Q[127]_i_1/O
                         net (fo=256, routed)         2.857     9.709    SKINNY_128_DUT/INST_IS_REG/Q_reg[0]_0
    SLICE_X33Y45         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.503    12.895    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X33Y45         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[19]/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X33Y45         FDSE (Setup_fdse_C_S)       -0.429    12.822    SKINNY_128_DUT/INST_IS_REG/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  3.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.476    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[72]/Q
                         net (fo=2, routed)           0.068     1.685    SKINNY_128_DUT/INST_TW_REG/Q_reg[62]_0[8]
    SLICE_X35Y40         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.833     1.992    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[8]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.076     1.552    SKINNY_128_DUT/INST_TW_REG/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[103]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.476    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X33Y42         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDSE (Prop_fdse_C_Q)         0.141     1.617 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[103]/Q
                         net (fo=2, routed)           0.068     1.685    SKINNY_128_DUT/INST_TW_REG/TW_REG_OUT[103]
    SLICE_X33Y42         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.832     1.991    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[39]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.075     1.551    SKINNY_128_DUT/INST_TW_REG/Q_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[60]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.592     1.504    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[124]/Q
                         net (fo=2, routed)           0.113     1.758    SKINNY_128_DUT/INST_TW_REG/Q_reg[62]_0[54]
    SLICE_X36Y44         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.861     2.020    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y44         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[60]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X36Y44         FDSE (Hold_fdse_C_D)         0.070     1.590    SKINNY_128_DUT/INST_TW_REG/Q_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.476    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y40         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDSE (Prop_fdse_C_Q)         0.141     1.617 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[16]/Q
                         net (fo=1, routed)           0.112     1.729    SKINNY_128_DUT/INST_TW_REG/Q_reg_n_0_[16]
    SLICE_X35Y39         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.832     1.991    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[96]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.066     1.557    SKINNY_128_DUT/INST_TW_REG/Q_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.476    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[15]/Q
                         net (fo=1, routed)           0.110     1.727    SKINNY_128_DUT/INST_TW_REG/Q_reg_n_0_[15]
    SLICE_X33Y42         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.832     1.991    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[87]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.078     1.554    SKINNY_128_DUT/INST_TW_REG/Q_reg[87]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[74]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.073%)  route 0.123ns (42.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.564     1.476    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X32Y41         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDSE (Prop_fdse_C_Q)         0.164     1.640 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[74]/Q
                         net (fo=2, routed)           0.123     1.763    SKINNY_128_DUT/INST_TW_REG/Q_reg[62]_0[10]
    SLICE_X34Y40         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.833     1.992    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X34Y40         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[10]/C
                         clock pessimism             -0.480     1.512    
    SLICE_X34Y40         FDSE (Hold_fdse_C_D)         0.076     1.588    SKINNY_128_DUT/INST_TW_REG/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[120]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[56]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.565     1.477    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X33Y45         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[120]/Q
                         net (fo=5, routed)           0.125     1.743    SKINNY_128_DUT/INST_TW_REG/Q_reg[62]_0[51]
    SLICE_X33Y44         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.833     1.992    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X33Y44         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[56]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X33Y44         FDSE (Hold_fdse_C_D)         0.072     1.565    SKINNY_128_DUT/INST_TW_REG/Q_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[58]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[106]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.565     1.477    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y43         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[58]/Q
                         net (fo=1, routed)           0.116     1.734    SKINNY_128_DUT/INST_TW_REG/Q_reg_n_0_[58]
    SLICE_X34Y43         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.834     1.993    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X34Y43         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[106]/C
                         clock pessimism             -0.503     1.490    
    SLICE_X34Y43         FDSE (Hold_fdse_C_D)         0.063     1.553    SKINNY_128_DUT/INST_TW_REG/Q_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.565     1.477    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.148     1.625 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[7]/Q
                         net (fo=1, routed)           0.057     1.682    SKINNY_128_DUT/INST_TW_REG/Q_reg_n_0_[7]
    SLICE_X32Y44         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.833     1.992    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[119]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.023     1.500    SKINNY_128_DUT/INST_TW_REG/Q_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[49]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[121]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.565     1.477    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y44         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[49]/Q
                         net (fo=1, routed)           0.116     1.734    SKINNY_128_DUT/INST_TW_REG/Q_reg_n_0_[49]
    SLICE_X35Y44         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.834     1.993    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y44         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[121]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X35Y44         FDSE (Hold_fdse_C_D)         0.071     1.548    SKINNY_128_DUT/INST_TW_REG/Q_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X41Y48    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y48    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y48    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y48    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y48    FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y48    FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y47    SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y47    SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X33Y45    SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y40    SKINNY_128_DUT/INST_IS_REG/Q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    SKINNY_128_DUT/INST_IS_REG/Q_reg[30]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X36Y39    SKINNY_128_DUT/INST_IS_REG/Q_reg[32]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y40    SKINNY_128_DUT/INST_IS_REG/Q_reg[33]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y41    SKINNY_128_DUT/INST_IS_REG/Q_reg[34]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y39    SKINNY_128_DUT/INST_IS_REG/Q_reg[35]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X36Y40    SKINNY_128_DUT/INST_IS_REG/Q_reg[36]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y41    SKINNY_128_DUT/INST_IS_REG/Q_reg[37]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X36Y41    SKINNY_128_DUT/INST_IS_REG/Q_reg[38]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X36Y41    SKINNY_128_DUT/INST_IS_REG/Q_reg[39]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y48    FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y48    FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y48    FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y48    FSM_onehot_current_state_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y47    SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y47    SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X33Y45    SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X33Y45    SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C



