// Seed: 1502182324
module module_0 #(
    parameter id_4 = 32'd89
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout supply0 id_1;
  logic [7:0][-1 : -1] id_3, _id_4, id_5, id_6;
  logic [7:0] id_7;
  ;
  always id_5.id_7[id_4][1 :-1] = 1;
  id_8(
      id_4 == 1 != 1, -1, !id_7, -1, id_3
  );
  assign id_3.id_5 = id_7;
  logic id_9;
  logic id_10;
  ;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout supply1 id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign id_2 = 1'b0;
endmodule : SymbolIdentifier
