/*
 * PHY and RADIO specific portion of Broadcom BCM43XX 802.11abgn
 * Networking Device Driver.
 *
 * Copyright (C) 2010, Broadcom Corporation
 * All Rights Reserved.
 * 
 * This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom Corporation;
 * the contents of this file may not be disclosed to third parties, copied
 * or duplicated in any form, in whole or in part, without the prior
 * written permission of Broadcom Corporation.
 *
 * $Id: wlc_phy_n.c 344886 2012-07-16 04:10:29Z wilkinsy $
 */


#include <wlc_cfg.h>
#include <typedefs.h>
#include <qmath.h>
#include <bcmdefs.h>
#include <osl.h>
#include <bcmutils.h>
#include <siutils.h>
#include <bcmendian.h>
#include <wlioctl.h>
#include <wlc_phy_radio.h>
#include <bitfuncs.h>
#include <bcmdevs.h>
#include <bcmnvram.h>
#include <proto/802.11.h>
#include <sbchipc.h>
#include <hndpmu.h>
#include <bcmsrom_fmt.h>
#include <sbsprom.h>

#include <wlc_phy_hal.h>
#include <wlc_phy_int.h>


#include <wlc_phyreg_n.h>
#include <wlc_phytbl_n.h>
#include <wlc_phy_n.h>

#define CHIPID_43236X_FAMILY(pi)	((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) || \
			           (CHIPID(pi->sh->chip) == BCM43235_CHIP_ID) || \
			           (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) || \
			           (CHIPID(pi->sh->chip) == BCM43238_CHIP_ID) || \
			           (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID))
#define CHIPID_43228X_FAMILY(pi)	((CHIPID(pi->sh->chip) == BCM43228_CHIP_ID) || \
			           (CHIPID(pi->sh->chip) == BCM43428_CHIP_ID) || \
			           (CHIPID(pi->sh->chip) == BCM43131_CHIP_ID) || \
			           (CHIPID(pi->sh->chip) == BCM43217_CHIP_ID) || \
			           (CHIPID(pi->sh->chip) == BCM43227_CHIP_ID))

#define NPHY_INTF_RSSI_ENAB(pi)	((CHIPID_43236X_FAMILY(pi)) || \
	(CHIPID(pi->sh->chip) == BCM4322_CHIP_ID))

#define MOD_PHYREG3(pi, phy_type, reg, field, value)	\
	phy_reg_mod(pi, phy_type##_##reg, \
	phy_type##_##reg##_##field##_##MASK, (value) << phy_type##_##reg##_##field##_##SHIFT);

#define READ_PHYREG3(pi, phy_type, reg, field)	\
	((phy_reg_read(pi, phy_type##_##reg) \
	& phy_type##_##reg##_##field##_##MASK) >> phy_type##_##reg##_##field##_##SHIFT)

#define WRITE_PHY_REG3(pi, phy_type, reg, value)	\
	phy_reg_write(pi, phy_type##_##reg, value);


#define	READ_RADIO_REG2(pi, radio_type, jspace, core, reg_name) \
	read_radio_reg(pi, radio_type##_##jspace##_##reg_name | \
	((core == PHY_CORE_0) ? radio_type##_##jspace##0 : radio_type##_##jspace##1))
#define	WRITE_RADIO_REG2(pi, radio_type, jspace, core, reg_name, value) \
	write_radio_reg(pi, radio_type##_##jspace##_##reg_name | \
	((core == PHY_CORE_0) ? radio_type##_##jspace##0 : radio_type##_##jspace##1), value);
#define	WRITE_RADIO_SYN(pi, radio_type, reg_name, value) \
	write_radio_reg(pi, radio_type##_##SYN##_##reg_name, value);

#define	READ_RADIO_REG3(pi, radio_type, jspace, core, reg_name) \
	read_radio_reg(pi, ((core == PHY_CORE_0) ? radio_type##_##jspace##0##_##reg_name : \
	radio_type##_##jspace##1##_##reg_name));
#define	WRITE_RADIO_REG3(pi, radio_type, jspace, core, reg_name, value) \
	write_radio_reg(pi, ((core == PHY_CORE_0) ? radio_type##_##jspace##0##_##reg_name : \
	radio_type##_##jspace##1##_##reg_name), value);
#define	READ_RADIO_REG4(pi, radio_type, jspace, core, reg_name) \
	read_radio_reg(pi, ((core == PHY_CORE_0) ? radio_type##_##reg_name##_##jspace##0 : \
	radio_type##_##reg_name##_##jspace##1));
#define	WRITE_RADIO_REG4(pi, radio_type, jspace, core, reg_name, value) \
	write_radio_reg(pi, ((core == PHY_CORE_0) ? radio_type##_##reg_name##_##jspace##0 : \
	radio_type##_##reg_name##_##jspace##1), value);

#define wlc_phy_set_target_tx_pwr_nphy(pi, target) \
	phy_reg_write(pi, \
		      NPHY_TxPwrCtrlTargetPwr,				\
		      ((uint16)MAX(pi->u.pi_nphy->tssi_minpwr_limit,	\
				   (MIN(pi->u.pi_nphy->tssi_maxpwr_limit, (uint16)(target)))) \
		       << NPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT) |	\
		      ((uint16)MAX(pi->u.pi_nphy->tssi_minpwr_limit,	\
				   (MIN(pi->u.pi_nphy->tssi_maxpwr_limit, (uint16)(target)))) \
		       << NPHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT))

#define wlc_phy_get_target_tx_pwr_nphy(pi) \
	((phy_reg_read(pi, NPHY_TxPwrCtrlTargetPwr) & \
		NPHY_TxPwrCtrlTargetPwr_targetPwr0_MASK) >> \
		NPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT)

#define NPHY_ACI_MAX_UNDETECT_WINDOW_SZ 8 /* max window of aci detect */
#define NPHY_ACI_CHANNEL_DELTA 5   /* How far a signal can bleed */
#define NPHY_ACI_CHANNEL_SKIP 4	   /* Num of immediately surrounding channels to skip */
#define NPHY_ACI_40MHZ_CHANNEL_DELTA 6
#define NPHY_ACI_40MHZ_CHANNEL_SKIP 5
#define NPHY_ACI_40MHZ_CHANNEL_DELTA_GE_REV3 6
#define NPHY_ACI_40MHZ_CHANNEL_SKIP_GE_REV3 5
#define NPHY_ACI_CHANNEL_DELTA_GE_REV3 4   /* How far a signal can bleed */
#define NPHY_ACI_CHANNEL_SKIP_GE_REV3 3	   /* Num of immediately surrounding channels to skip */

/* noise immunity raise/lowered using crsminpwr or init gain value */
/* before assoc, consec crs glitch before raising noise immunity */
#define NPHY_NOISE_NOASSOC_GLITCH_TH_UP 2

/* before assoc, consec crs glitch before lowering noise immunity */
#define NPHY_NOISE_NOASSOC_GLITCH_TH_DN 2

/* after assoc, no aci, consec crs glitch before raising noise immunity */
#define NPHY_NOISE_ASSOC_GLITCH_TH_UP 2

/* after assoc, no aci, consec crs glitch before lowering noise immunity */
#define NPHY_NOISE_ASSOC_GLITCH_TH_DN 2

/* after assoc, aci on, consec crs glitch before raising noise immunity */
#define NPHY_NOISE_ASSOC_ACI_GLITCH_TH_UP 2

/* after assoc, aci on, consec crs glitch before lowering noise immunity */
#define NPHY_NOISE_ASSOC_ACI_GLITCH_TH_DN 2

/* not associated, threshold for noise ma to raise inband immunity */
/* compared against rx crs glitches and bad plcps (only ofdm) */
#define NPHY_NOISE_NOASSOC_ENTER_TH  400
#define NPHY_NOISE_NOASSOC_ENTER_TH_REV7  500

/* associated, threshold for noise ma to raise inband immunity */
/* compared against rx crs glitches and bad plcps (only ofdm) */
#define NPHY_NOISE_ASSOC_ENTER_TH  400
#define NPHY_NOISE_ASSOC_ENTER_TH_REV7  500

/* associated, threshold for noise ma to raise inband immunity */
/* compared against rx crs glitches and bad plcps (for both ofdm and bphy) */
#define NPHY_NOISE_ASSOC_RX_GLITCH_BADPLCP_ENTER_TH  400
#define NPHY_NOISE_ASSOC_RX_GLITCH_BADPLCP_ENTER_TH_REV7  400
#define NPHY_NOISE_ASSOC_RX_GLITCH_BADPLCP_ENTER_TH_REV16  150

/* wl interference 4 array for crs min pwr index  */
#define NPHY_NOISE_CRSMINPWR_ARRAY_MAX_INDEX 44
#define NPHY_NOISE_CRSMINPWR_ARRAY_MAX_INDEX_REV_7 45

/* wl interference 4, no assoc, crsminpwr index increment */
#define NPHY_NOISE_NOASSOC_CRSIDX_INCR 16

/* wl interference 4, assoc, crsminpwr index increment */
#define NPHY_NOISE_ASSOC_CRSIDX_INCR 8
/* wl interference 4, crsminpwr index decr */
#define NPHY_NOISE_CRSIDX_DECR   1

#ifdef NOISE_CAL_LCNXNPHY     /* NOISE CAL RELATED DEFINES */
#define OLD_NOISE_AVG_SCHEME
#define NPHY_NOISE_MEASURE_WINDOW_2G 1800 /* In uS */
#define NPHY_NOISE_MEASURE_WINDOW_5G 1400 /* In uS */
#define NPHY_NPWR_MINLMT 1
#define NPHY_INIT_NOISE_CAL_TMOUT 38000 /* In uS */
#define NPHY_NPWR_LGC_MINLMT_20MHZ 12
#define NPHY_NPWR_LGC_MAXLMT_20MHZ 38
#define NPHY_NPWR_LGC_MINLMT_40MHZ_2G 30
#define NPHY_NPWR_LGC_MAXLMT_40MHZ_2G 102
#define NPHY_NPWR_MAXLMT_2G 50
#define NPHY_NPWR_LGC_MINLMT_20MHZ_5G 9
#define NPHY_NPWR_LGC_MAXLMT_20MHZ_5G 29
#define NPHY_NPWR_LGC_MINLMT_40MHZ_5G 16
#define NPHY_NPWR_LGC_MAXLMT_40MHZ_5G 47
#define NPHY_NPWR_MAXLMT_5G 200
#define NPHY_MAX_GAIN_CHANGE_LMT_2G 6 /* 3 index = 9dB */
#define NPHY_MAX_GAIN_CHANGE_LMT_5G 6 /* 5 index = 15 db */
#define NPHY_MAX_RXPO_CHANGE_LMT_2G 16
#define NPHY_MAX_RXPO_CHANGE_LMT_5G 16
#endif /* NOISE CAL RELATED DEFINES */

#define NPHY_IS_SROM_REINTERPRET NREV_GE(pi->pubpi.phy_rev, 5)

/* rssi cal defines */
#define NPHY_RSSICAL_MAXREAD 31 /* max possible reading from 6-bit ADC */

#define NPHY_RSSICAL_NPOLL 8
#define NPHY_RSSICAL_MAXD  (1<<20)
#define NPHY_MIN_RXIQ_PWR 2
#define ENABLE_RXIQCAL_DBG 0

#define NPHY_RSSICAL_W1_TARGET 25
#define NPHY_RSSICAL_W2_TARGET NPHY_RSSICAL_W1_TARGET
#define NPHY_RSSICAL_NB_TARGET 0

#define NPHY_RSSICAL_W1_TARGET_REV3 29
#define NPHY_RSSICAL_W2_TARGET_REV3 NPHY_RSSICAL_W1_TARGET_REV3

#define NPHY_CALSANITY_RSSI_NB_MAX_POS  9
#define NPHY_CALSANITY_RSSI_NB_MAX_NEG -9
#define NPHY_CALSANITY_RSSI_W1_MAX_POS  12
#define NPHY_CALSANITY_RSSI_W1_MAX_NEG (NPHY_RSSICAL_W1_TARGET - NPHY_RSSICAL_MAXREAD)
#define NPHY_CALSANITY_RSSI_W2_MAX_POS  NPHY_CALSANITY_RSSI_W1_MAX_POS
#define NPHY_CALSANITY_RSSI_W2_MAX_NEG (NPHY_RSSICAL_W2_TARGET - NPHY_RSSICAL_MAXREAD)
#define NPHY_RSSI_SXT(x) ( (int8) ( -((x) & 0x20)  +  ((x) & 0x1f) ) ) /* sign ext 6 to 8 */
#define NPHY_RSSI_NB_VIOL(x)  (((x) > NPHY_CALSANITY_RSSI_NB_MAX_POS) || \
			       ((x) < NPHY_CALSANITY_RSSI_NB_MAX_NEG))
#define NPHY_RSSI_W1_VIOL(x)  (((x) > NPHY_CALSANITY_RSSI_W1_MAX_POS) || \
			       ((x) < NPHY_CALSANITY_RSSI_W1_MAX_NEG))
#define NPHY_RSSI_W2_VIOL(x)  (((x) > NPHY_CALSANITY_RSSI_W2_MAX_POS) || \
			       ((x) < NPHY_CALSANITY_RSSI_W2_MAX_NEG))


#define NPHY_IQCAL_NUMGAINS 9
#define NPHY_N_GCTL 0x66

#define NPHY_PAPD_EPS_TBL_SIZE 64
#define NPHY_PAPD_SCL_TBL_SIZE 64
#define	NPHY_DIG_FILT_COEFFS_CCK	2
#define	NPHY_DIG_FILT_COEFFS_OFDM22	7
#define	NPHY_DIG_FILT_COEFFS_43239CCK	10
#define	NPHY_DIG_FILT_COEFFS_OFDM26	11
#define	NPHY_DIG_FILT_COEFFS_OFDM5	12
#define NPHY_DIG_FILT_COEFFS_OFDM4_43217	14
#define NPHY_NUM_DIG_FILT_COEFFS 15

#define NPHY_PAPD_COMP_OFF 0
#define NPHY_PAPD_COMP_ON  1

#define NPHY_SROM_TEMPSHIFT		32
#define NPHY_SROM_MAXTEMPOFFSET		16
#define NPHY_SROM_MINTEMPOFFSET		-16

#define NPHY_CAL_MAXTEMPDELTA		64

/* Length of noisevar table */
#define NPHY_NOISEVAR_TBLLEN40 256
#define NPHY_NOISEVAR_TBLLEN20 128

/* Start and end address for noise-variance offset in NPHY_TBL_ID_NOISEVAR */
#define NPHY_RATE_BASED_NV_OFFSET_START	256
#define NPHY_RATE_BASED_NV_OFFSET_END	271

/* Factor for reducing the analog Rx LPF b/w for Ch11
 * 40 MHz spur avoidance on 4322
 */
#define NPHY_ANARXLPFBW_REDUCTIONFACT 7

/* Min CRS power for Ch11 40 MHz spur avoidance WAR for 4322 */
#define NPHY_ADJUSTED_MINCRSPOWER 0x1e


/* Draconian Power Limits for Sulley */
#define NPHY_TSSI_SET_MAX_LIMIT 1
#define NPHY_TSSI_SET_MIN_LIMIT 2
#define NPHY_TSSI_SET_MIN_MAX_LIMIT 3


typedef struct _nphy_iqcal_params {
	uint16 txlpf;
	uint16 txgm;
	uint16 pga;
	uint16 pad;
	uint16 ipa;
	uint16 cal_gain;
	uint16 ncorr[5];
} nphy_iqcal_params_t;

typedef struct _nphy_txiqcal_ladder {
	uint8 percent;
	uint8 g_env;
} nphy_txiqcal_ladder_t;

typedef struct {
	nphy_txgains_t gains;
	bool useindex;
	uint8 index;
} nphy_ipa_txcalgains_t;

typedef struct nphy_papd_restore_state_t {
	uint16 fbmix[2];
	uint16 vga_master[2];
	uint16 intpa_master[2];
	uint16 afectrl[2];
	uint16 afeoverride[2];
	uint16 pwrup[2];
	uint16 atten[2];
	uint16 mm;
	uint16 tr2g_config1;
	uint16 tr2g_config1_core[2];
	uint16 tr2g_config4_core[2];
	uint16 reg10;
	uint16 reg20;
	uint16 reg21;
	uint16 reg29;
} nphy_papd_restore_state;

typedef struct _nphy_ipa_txrxgain {
	uint16 hpvga;
	uint16 lpf_biq1;
	uint16 lpf_biq0;
	uint16 lna2;
	uint16 lna1;
	int8 txpwrindex;
} nphy_ipa_txrxgain_t;

#define NPHY_IPA_RXCAL_MAXGAININDEX (6 - 1)

#ifdef	WL_PPR_SUBBAND
extern chan_poparam_t	poparam_5gchantbl_core0[MAX_5G_CHANS_PHY5GSB_HIGHPWR_5B];
extern chan_poparam_t	poparam_5gchantbl_core1[MAX_5G_CHANS_PHY5GSB_HIGHPWR_5B];
extern chan_poparam_t	poparam_5gchantbl_core2[MAX_5G_CHANS_PHY5GSB_HIGHPWR_5B];
#endif	/* WL_PPR_SUBBAND */


nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_5GHz[]=
                                     { {0, 0, 0, 0, 0, 100},
                                       {0, 0, 0, 0, 0, 50},
                                       {0, 0, 0, 0, 0, -1},
                                       {0, 0, 0, 3, 0, -1},
                                       {0, 0, 3, 3, 0, -1},
                                       {0, 2, 3, 3, 0, -1}
                                     };

nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_2GHz[]=
                                     { {0, 0, 0, 0, 0, 128},
                                       {0, 0, 0, 0, 0, 70},
                                       {0, 0, 0, 0, 0, 20},
                                       {0, 0, 0, 3, 0, 20},
                                       {0, 0, 3, 3, 0, 20},
                                       {0, 2, 3, 3, 0, 20}
                                     };

nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_5GHz_rev7[]=
                                     { {0, 0, 0, 0, 0, 100},
                                       {0, 0, 0, 0, 0, 50},
                                       {0, 0, 0, 0, 0, -1},
                                       {0, 0, 0, 3, 0, -1},
                                       {0, 0, 3, 3, 0, -1},
                                       {0, 0, 5, 3, 0, -1}
                                     };

nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_2GHz_rev7[]=
                                     { {0, 0, 0, 0, 0, 10},
                                       {0, 0, 0, 1, 0, 10},
                                       {0, 0, 1, 2, 0, 10},
                                       {0, 0, 1, 3, 0, 10},
                                       {0, 0, 4, 3, 0, 10},
                                       {0, 0, 6, 3, 0, 10}
                                     };

#define NPHY_RXCAL_TONEAMP 181
#define NPHY_RXCAL_TONEFREQ_40MHz 4000
#define NPHY_RXCAL_TONEFREQ_20MHz 2000


enum {
	NPHY_RXCAL_GAIN_INIT = 0,
	NPHY_RXCAL_GAIN_UP,
	NPHY_RXCAL_GAIN_DOWN
};

#define wlc_phy_get_papd_nphy(pi) \
	(phy_reg_read((pi), NPHY_TxPwrCtrlCmd) & \
			(NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK | \
			NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK | \
			NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK))

/* spectrum shaping filter for intPA (ofdm2, ofdm40, cck) */
#define TXFILT_SHAPING_OFDM20   0
#define TXFILT_SHAPING_OFDM40   1
#define TXFILT_SHAPING_CCK      2
#define TXFILT_DEFAULT_OFDM20   3
#define TXFILT_DEFAULT_OFDM40   4

uint16 NPHY_IPA_REV4_txdigi_filtcoeffs[][NPHY_NUM_DIG_FILT_COEFFS] = {
	{-377, 137, -407, 208, -1527, 956, 93, 186, 93,
	230, -44, 230, 201, -191, 201}, /* ofdm20 */
	{-77, 20, -98, 49, -93, 60, 56, 111, 56, 26, -5,
	26, 34, -32, 34},               /* ofdm40 */
					/* ofdm4 for 40MHz */
	{-360, 164, -376, 164, -1533, 576, 308, -314, 308,
	121, -73, 121, 91, 124, 91},   /* cck */
	{-295, 200, -363, 142, -1391, 826, 151, 301, 151,
	151, 301, 151, 602, -752, 602},  /* 4322 default 20mhz */
	{-92, 58, -96, 49, -104, 44, 17, 35, 17,
	12, 25, 12, 13, 27, 13},   /* 4322 default 40mhz */
	{-375, 136, -399, 209, -1479, 949, 130, 260, 130,
	230, -44, 230, 201, -191, 201}, /* a-band ofdm20 */
	{0xed9, 0xc8, 0xe95, 0x8e, 0xa91, 0x33a, 0x97, 0x12d, 0x97,
	0x97, 0x12d, 0x97, 0x25a, 0xd10, 0x25a}, /* Japan channel 14 (CCK) */
	{-77, 20, -97, 47, -96, 59, 62, 122, 62, 20, -4,
	20, 32, -30, 32},		/* ofdm40 sharper cut-off. ofdm22 in Tcl. */
	{-77, 20, -98, 49, -93, 60, 76, 0, 0, 38, 24,
	4, 76, -82, 76},		/* ofdm40 for 53572 */
					/* ofdm5 for 40MHz */
	{-375, 136, -407, 208, -1527, 956, 93, 186, 93,
	230, -44, 230, 201, -191, 201}, /* ofdm20 for 43228 */
	{-337, 144, -376, 164, -1533, 576, 308, -235, 308,
	121, -73, 121, 91, 124, 91},	/* New cck filter for 43239 with better SM */
	{-77, 20, -96, 49, -92, 60, 58, 99, 58,
	29, -18, 29, 58, -63, 58}, /* ofdm26 for 43217 */
	{-377, 137, -409, 213, -1517, 964, 93, 186, 93,
	230, -44, 230, 201, -191, 201},	/* ofdm5 for 43217 20HMz */
	{-352, 207, -255, 64, -1168, 433, 151, 301, 151,
	151, 24, 151, 602, -380, 602},  /* ofdm20 for 43239 */
	{-375, 136, -407, 208, -1527, 956, 93, 186, 93,
	230, -44, 230, 201, -191, 201}	/* ofdm20 for 43217 */
};
/* %%%%%% channel/radio */

/* channel info structure for nphy */
typedef struct _chan_info_nphy_2055 {
	uint16 chan;            /* channel number */
	uint16 freq;            /* in Mhz */
	uint   unknown;         /* ??? */
	uint8  RF_pll_ref;      /* 2055 register values  */
	uint8  RF_rf_pll_mod1;
	uint8  RF_rf_pll_mod0;
	uint8  RF_vco_cap_tail;
	uint8  RF_vco_cal1;
	uint8  RF_vco_cal2;
	uint8  RF_pll_lf_c1;
	uint8  RF_pll_lf_r1;
	uint8  RF_pll_lf_c2;
	uint8  RF_lgbuf_cen_buf;
	uint8  RF_lgen_tune1;
	uint8  RF_lgen_tune2;
	uint8  RF_core1_lgbuf_a_tune;
	uint8  RF_core1_lgbuf_g_tune;
	uint8  RF_core1_rxrf_reg1;
	uint8  RF_core1_tx_pga_pad_tn;
	uint8  RF_core1_tx_mx_bgtrim;
	uint8  RF_core2_lgbuf_a_tune;
	uint8  RF_core2_lgbuf_g_tune;
	uint8  RF_core2_rxrf_reg1;
	uint8  RF_core2_tx_pga_pad_tn;
	uint8  RF_core2_tx_mx_bgtrim;
	uint16 PHY_BW1a;        /* 4321 register values */
	uint16 PHY_BW2;
	uint16 PHY_BW3;
	uint16 PHY_BW4;
	uint16 PHY_BW5;
	uint16 PHY_BW6;
} chan_info_nphy_2055_t;

/* channel info structure for nphy rev3-6 */
typedef struct _chan_info_nphy_radio205x {
	uint16 chan;            /* channel number */
	uint16 freq;            /* in Mhz */
	uint8  RF_SYN_pll_vcocal1;
	uint8 RF_SYN_pll_vcocal2;
	uint8 RF_SYN_pll_refdiv;
	uint8 RF_SYN_pll_mmd2;
	uint8 RF_SYN_pll_mmd1;
	uint8 RF_SYN_pll_loopfilter1;
	uint8 RF_SYN_pll_loopfilter2;
	uint8 RF_SYN_pll_loopfilter3;
	uint8 RF_SYN_pll_loopfilter4;
	uint8 RF_SYN_pll_loopfilter5;
	uint8 RF_SYN_reserved_addr27;
	uint8 RF_SYN_reserved_addr28;
	uint8 RF_SYN_reserved_addr29;
	uint8 RF_SYN_logen_VCOBUF1;
	uint8 RF_SYN_logen_MIXER2;
	uint8 RF_SYN_logen_BUF3;
	uint8 RF_SYN_logen_BUF4;
	uint8 RF_RX0_lnaa_tune;
	uint8 RF_RX0_lnag_tune;
	uint8 RF_TX0_intpaa_boost_tune;
	uint8 RF_TX0_intpag_boost_tune;
	uint8 RF_TX0_pada_boost_tune;
	uint8 RF_TX0_padg_boost_tune;
	uint8 RF_TX0_pgaa_boost_tune;
	uint8 RF_TX0_pgag_boost_tune;
	uint8 RF_TX0_mixa_boost_tune;
	uint8 RF_TX0_mixg_boost_tune;
	uint8 RF_RX1_lnaa_tune;
	uint8 RF_RX1_lnag_tune;
	uint8 RF_TX1_intpaa_boost_tune;
	uint8 RF_TX1_intpag_boost_tune;
	uint8 RF_TX1_pada_boost_tune;
	uint8 RF_TX1_padg_boost_tune;
	uint8 RF_TX1_pgaa_boost_tune;
	uint8 RF_TX1_pgag_boost_tune;
	uint8 RF_TX1_mixa_boost_tune;
	uint8 RF_TX1_mixg_boost_tune;
	uint16 PHY_BW1a;        /* 4322 register values */
	uint16 PHY_BW2;
	uint16 PHY_BW3;
	uint16 PHY_BW4;
	uint16 PHY_BW5;
	uint16 PHY_BW6;
} chan_info_nphy_radio205x_t;

/* channel info structure for dual-band 2057 (paired w/ nphy rev7+) */
typedef struct _chan_info_nphy_radio2057 {
	uint16 chan;            /* channel number */
	uint16 freq;            /* in Mhz */
	uint8  RF_vcocal_countval0;
	uint8  RF_vcocal_countval1;
	uint8  RF_rfpll_refmaster_sparextalsize;
	uint8  RF_rfpll_loopfilter_r1;
	uint8  RF_rfpll_loopfilter_c2;
	uint8  RF_rfpll_loopfilter_c1;
	uint8  RF_cp_kpd_idac;
	uint8  RF_rfpll_mmd0;
	uint8  RF_rfpll_mmd1;
	uint8  RF_vcobuf_tune;
	uint8  RF_logen_mx2g_tune;
	uint8  RF_logen_mx5g_tune;
	uint8  RF_logen_indbuf2g_tune;
	uint8  RF_logen_indbuf5g_tune;
	uint8  RF_txmix2g_tune_boost_pu_core0;
	uint8  RF_pad2g_tune_pus_core0;
	uint8  RF_pga_boost_tune_core0;
	uint8  RF_txmix5g_boost_tune_core0;
	uint8  RF_pad5g_tune_misc_pus_core0;
	uint8  RF_lna2g_tune_core0;
	uint8  RF_lna5g_tune_core0;
	uint8  RF_txmix2g_tune_boost_pu_core1;
	uint8  RF_pad2g_tune_pus_core1;
	uint8  RF_pga_boost_tune_core1;
	uint8  RF_txmix5g_boost_tune_core1;
	uint8  RF_pad5g_tune_misc_pus_core1;
	uint8  RF_lna2g_tune_core1;
	uint8  RF_lna5g_tune_core1;
	uint16 PHY_BW1a;
	uint16 PHY_BW2;
	uint16 PHY_BW3;
	uint16 PHY_BW4;
	uint16 PHY_BW5;
	uint16 PHY_BW6;
} chan_info_nphy_radio2057_t;

/* channel info structure for single-band 2057 rev5 (common for 5357[ab]0) */
typedef struct _chan_info_nphy_radio2057_rev5 {
	uint16 chan;            /* channel number */
	uint16 freq;            /* in Mhz */
	uint8  RF_vcocal_countval0;
	uint8  RF_vcocal_countval1;
	uint8  RF_rfpll_refmaster_sparextalsize;
	uint8  RF_rfpll_loopfilter_r1;
	uint8  RF_rfpll_loopfilter_c2;
	uint8  RF_rfpll_loopfilter_c1;
	uint8  RF_cp_kpd_idac;
	uint8  RF_rfpll_mmd0;
	uint8  RF_rfpll_mmd1;
	uint8  RF_vcobuf_tune;
	uint8  RF_logen_mx2g_tune;
	uint8  RF_logen_indbuf2g_tune;
	uint8  RF_txmix2g_tune_boost_pu_core0;
	uint8  RF_pad2g_tune_pus_core0;
	uint8  RF_lna2g_tune_core0;
	uint8  RF_txmix2g_tune_boost_pu_core1;
	uint8  RF_pad2g_tune_pus_core1;
	uint8  RF_lna2g_tune_core1;
	uint16 PHY_BW1a;
	uint16 PHY_BW2;
	uint16 PHY_BW3;
	uint16 PHY_BW4;
	uint16 PHY_BW5;
	uint16 PHY_BW6;
} chan_info_nphy_radio2057_rev5_t;

typedef struct nphy_sfo_cfg {
	uint16 PHY_BW1a;
	uint16 PHY_BW2;
	uint16 PHY_BW3;
	uint16 PHY_BW4;
	uint16 PHY_BW5;
	uint16 PHY_BW6;
} nphy_sfo_cfg_t;

/* LCNXN: channel info table for nphyrev16 radio 2057_rev9 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_t chan_info_nphyrev16_2057_rev9[] = {
#ifdef BAND5G
	{
	184,   4920,  0x68,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xec,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xef,  0x00,  0xd3,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,
	0x0216
	},
	{
	186,   4930,  0x6b,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xed,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xef,  0x00,  0xd3,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,
	0x0215
	},
	{
	188,   4940,  0x6e,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xee,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xef,  0x00,  0xd3,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,
	0x0214
	},
	{
	190,   4950,  0x72,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xef,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xef,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,
	0x0213
	},
	{
	192,   4960,  0x75,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xf0,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xef,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,
	0x0212
	},
	{
	194,   4970,  0x78,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xf1,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xdf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,
	0x0211
	},
	{
	196,   4980,  0x7c,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xf2,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xdf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,
	0x020f
	},
	{
	198,   4990,  0x7f,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xf3,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xdf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,
	0x020e
	},
	{
	200,   5000,  0x82,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xf4,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xdf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,
	0x020d
	},
	{
	202,   5010,  0x86,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xf5,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xdf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,
	0x020c
	},
	{
	204,   5020,  0x89,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xf6,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xdf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,
	0x020b
	},
	{
	206,   5030,  0x8c,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xf7,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xdf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,
	0x020a
	},
	{
	208,   5040,  0x90,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xf8,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,
	0x0209
	},
	{
	210,   5050,  0x93,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xf9,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,
	0x0208
	},
	{
	212,   5060,  0x96,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xfa,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,
	0x0207
	},
	{
	214,   5070,  0x9a,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xfb,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,
	0x0206
	},
	{
	216,   5080,  0x9d,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xfc,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,
	0x0205
	},
	{
	218,   5090,  0xa0,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xfd,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xff,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,
	0x0204
	},
	{
	220,   5100,  0xa4,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xfe,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xfc,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,
	0x0203
	},
	{
	222,   5110,  0xa7,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0xff,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xfc,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,
	0x0202
	},
	{
	224,   5120,  0xaa,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x00,  0x02,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xfc,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,
	0x0201
	},
	{
	226,   5130,  0xae,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x01,  0x02,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xfc,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,
	0x0200
	},
	{
	228,   5140,  0xb1,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x02,  0x02,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xfc,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,
	0x01ff
	},
	{
	32,   5160,  0xb8,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x04,  0x02,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xfc,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,
	0x01fd
	},
	{
	34,   5170,  0xbb,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x05,  0x02,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x8f,  0x2f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xfc,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,
	0x01fc
	},
	{
	36,   5180,  0xbe,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x06,  0x02,  0x0e,
	0x00,  0x0e,  0x00,  0x9e,  0x00,  0x00,  0x9f,  0x2f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x4f,  0x3a,  0x83,  0x00,  0xfc,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,
	0x01fb
	},
	{
	38,   5190,  0xc2,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x07,  0x02,  0x0e,
	0x00,  0x0e,  0x00,  0x9e,  0x00,  0x00,  0x4f,  0x0f,  0x83,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0d,  0x93,  0x00,  0xfc,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,
	0x01fa
	},
	{
	40,   5200,  0xc5,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x08,  0x02,  0x0e,
	0x00,  0x0e,  0x00,  0x9e,  0x00,  0x00,  0x7f,  0x2f,  0x83,  0x00,  0xf8,  0x00,
	0x00,  0x4c,  0x4a,  0x83,  0x00,  0xf8,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,
	0x01f9
	},
	{
	42,   5210,  0xc8,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x09,  0x02,  0x0e,
	0x00,  0x0e,  0x00,  0x9e,  0x00,  0x00,  0x5f,  0x2f,  0x83,  0x00,  0xf8,  0x00,
	0x00,  0x4c,  0x4a,  0x83,  0x00,  0xf8,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,
	0x01f8
	},
	{
	44,   5220,  0xcc,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x0a,  0x02,  0x0e,
	0x00,  0x0e,  0x00,  0x9e,  0x00,  0x00,  0x6d,  0x3d,  0x83,  0x00,  0xf8,  0x00,
	0x00,  0x2d,  0x2a,  0x73,  0x00,  0xf8,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,
	0x01f7
	},
	{
	46,   5230,  0xcf,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x0b,  0x02,  0x0e,
	0x00,  0x0e,  0x00,  0x9e,  0x00,  0x00,  0x4d,  0x0d,  0x83,  0x00,  0xf8,  0x00,
	0x00,  0x2d,  0x0d,  0x73,  0x00,  0xf8,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,
	0x01f6
	},
	{
	48,   5240,  0xd2,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x0c,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0x8d,  0x00,  0x00,  0x4d,  0x1c,  0x73,  0x00,  0xf8,  0x00,
	0x00,  0x4d,  0x2b,  0x73,  0x00,  0xf8,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,
	0x01f5
	},
	{
	50,   5250,  0xd6,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x0d,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0x8d,  0x00,  0x00,  0x4d,  0x1c,  0x73,  0x00,  0xf8,  0x00,
	0x00,  0x4d,  0x2b,  0x73,  0x00,  0xf8,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,
	0x01f4
	},
	{
	52,   5260,  0xd9,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x0e,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0x8d,  0x00,  0x00,  0x6e,  0x2f,  0x73,  0x00,  0xf8,  0x00,
	0x00,  0x6b,  0x0b,  0x73,  0x00,  0xf8,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,
	0x01f3
	},
	{
	54,   5270,  0xdc,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x0f,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0x8d,  0x00,  0x00,  0x0d,  0x0b,  0x73,  0x00,  0xf8,  0x00,
	0x00,  0x2c,  0x0d,  0x73,  0x00,  0xf8,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,
	0x01f2
	},
	{
	56,   5280,  0xe0,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x10,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0x8d,  0x00,  0x00,  0x4d,  0x2d,  0x63,  0x00,  0xf8,  0x00,
	0x00,  0x3c,  0x1b,  0x53,  0x00,  0xf8,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,
	0x01f1
	},
	{
	58,   5290,  0xe3,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x11,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0x8d,  0x00,  0x00,  0x4d,  0x2d,  0x63,  0x00,  0xf8,  0x00,
	0x00,  0x3c,  0x1b,  0x53,  0x00,  0xf8,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,
	0x01f0
	},
	{
	60,   5300,  0xe6,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x12,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4d,  0x2c,  0x53,  0x00,  0xf5,  0x00,
	0x00,  0x4a,  0x0b,  0x53,  0x00,  0xf5,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,
	0x01f0
	},
	{
	62,   5310,  0xea,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x13,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x2d,  0x0b,  0x53,  0x00,  0xf5,  0x00,
	0x00,  0x2c,  0x0b,  0x53,  0x00,  0xf5,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,
	0x01ef
	},
	{
	64,   5320,  0xed,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x14,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xf5,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xf5,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,
	0x01ee
	},
	{
	66,   5330,  0xf0,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x15,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xf5,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xf5,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,
	0x01ed
	},
	{
	68,   5340,  0xf4,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x16,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xf5,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xf5,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,
	0x01ec
	},
	{
	70,   5350,  0xf7,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x17,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xf5,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xf5,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,
	0x01eb
	},
	{
	72,   5360,  0xfa,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x18,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xf5,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xf5,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,
	0x01ea
	},
	{
	74,   5370,  0xfe,  0x16,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x19,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xf5,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xf5,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,
	0x01e9
	},
	{
	76,   5380,  0x01,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x1a,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xf5,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xf5,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,
	0x01e8
	},
	{
	78,   5390,  0x04,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x1b,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xf5,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xf5,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,
	0x01e7
	},
	{
	80,   5400,  0x08,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x1c,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xb1,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,
	0x01e6
	},
	{
	82,   5410,  0x0b,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x1d,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xb1,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,
	0x01e5
	},
	{
	84,   5420,  0x0e,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x1e,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xb1,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,
	0x01e5
	},
	{
	86,   5430,  0x12,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x1f,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xb1,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,
	0x01e4
	},
	{
	88,   5440,  0x15,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x20,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xb1,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,
	0x01e3
	},
	{
	90,   5450,  0x18,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x21,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xb1,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,
	0x01e2
	},
	{
	92,   5460,  0x1c,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x22,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xb1,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,
	0x01e1
	},
	{
	94,   5470,  0x1f,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x23,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xb1,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,
	0x01e0
	},
	{
	96,   5480,  0x22,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x24,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xb1,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,
	0x01df
	},
	{
	98,   5490,  0x26,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x25,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7c,  0x00,  0x00,  0x4f,  0x2d,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x2c,  0x2b,  0x43,  0x00,  0xb1,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,
	0x01de
	},
	{
	100,   5500,  0x29,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x26,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x49,  0x00,  0x00,  0x0a,  0x09,  0x23,  0x00,  0x80,  0x00,
	0x00,  0x07,  0x04,  0x23,  0x00,  0x80,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,
	0x01dd
	},
	{
	102,   5510,  0x2c,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x27,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x49,  0x00,  0x00,  0x0a,  0x09,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x28,  0x2b,  0x43,  0x00,  0x80,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,
	0x01dd
	},
	{
	104,   5520,  0x30,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x28,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x49,  0x00,  0x00,  0x0a,  0x19,  0x23,  0x00,  0x80,  0x00,
	0x00,  0x08,  0x06,  0x23,  0x00,  0x80,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,
	0x01dc
	},
	{
	106,   5530,  0x33,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x29,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x49,  0x00,  0x00,  0x0a,  0x19,  0x23,  0x00,  0x80,  0x00,
	0x00,  0x08,  0x06,  0x23,  0x00,  0x80,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,
	0x01db
	},
	{
	108,   5540,  0x36,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x2a,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x49,  0x00,  0x00,  0x2b,  0x08,  0x23,  0x00,  0x80,  0x00,
	0x00,  0x38,  0x07,  0x33,  0x00,  0x80,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,
	0x01da
	},
	{
	110,   5550,  0x3a,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x2b,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x49,  0x00,  0x00,  0x09,  0x08,  0x33,  0x00,  0x80,  0x00,
	0x00,  0x08,  0x09,  0x33,  0x00,  0x80,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,
	0x01d9
	},
	{
	112,   5560,  0x3d,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x2c,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x0a,  0x08,  0x33,  0x00,  0x80,  0x00,
	0x00,  0x48,  0x07,  0x23,  0x00,  0x80,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,
	0x01d8
	},
	{
	114,   5570,  0x40,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x2d,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x0a,  0x08,  0x33,  0x00,  0x80,  0x00,
	0x00,  0x48,  0x07,  0x23,  0x00,  0x80,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,
	0x01d7
	},
	{
	116,   5580,  0x44,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x2e,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x0a,  0x08,  0x13,  0x00,  0x80,  0x00,
	0x00,  0x08,  0x04,  0x13,  0x00,  0x80,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,
	0x01d7
	},
	{
	118,   5590,  0x47,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x2f,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x09,  0x08,  0x23,  0x00,  0x80,  0x00,
	0x00,  0x08,  0x07,  0x23,  0x00,  0x80,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,
	0x01d6
	},
	{
	120,   5600,  0x4a,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x30,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x0a,  0x08,  0x13,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x04,  0x13,  0x00,  0x60,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,
	0x01d5
	},
	{
	122,   5610,  0x4e,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x31,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x0a,  0x08,  0x13,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x04,  0x13,  0x00,  0x60,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,
	0x01d4
	},
	{
	124,   5620,  0x51,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x32,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x0a,  0x06,  0x13,  0x00,  0x60,  0x00,
	0x00,  0x07,  0x04,  0x03,  0x00,  0x60,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,
	0x01d3
	},
	{
	126,   5630,  0x54,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x33,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x08,  0x05,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x04,  0x13,  0x00,  0x60,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,
	0x01d2
	},
	{
	128,   5640,  0x58,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x34,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x0a,  0x05,  0x13,  0x00,  0x60,  0x00,
	0x00,  0x06,  0x24,  0x03,  0x00,  0x60,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,
	0x01d2
	},
	{
	130,   5650,  0x5b,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x35,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x0a,  0x04,  0x13,  0x00,  0x60,  0x00,
	0x00,  0x06,  0x24,  0x03,  0x00,  0x60,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,
	0x01d1
	},
	{
	132,   5660,  0x5e,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x36,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x08,  0x06,  0x13,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x06,  0x03,  0x00,  0x60,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,
	0x01d0
	},
	{
	134,   5670,  0x62,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x37,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x37,  0x00,  0x00,  0x07,  0x06,  0x33,  0x00,  0x60,  0x00,
	0x00,  0x06,  0x05,  0x23,  0x00,  0x60,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,
	0x01cf
	},
	{
	136,   5680,  0x65,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x38,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x26,  0x00,  0x00,  0x08,  0x06,  0x13,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x03,  0x03,  0x00,  0x60,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,
	0x01ce
	},
	{
	138,   5690,  0x68,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x39,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x26,  0x00,  0x00,  0x08,  0x06,  0x13,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x06,  0x03,  0x00,  0x60,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,
	0x01ce
	},
	{
	140,   5700,  0x6c,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x3a,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x26,  0x00,  0x00,  0x08,  0x04,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x03,  0x00,  0x30,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,
	0x01cd
	},
	{
	142,   5710,  0x6f,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x3b,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x26,  0x00,  0x00,  0x08,  0x04,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x03,  0x00,  0x30,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,
	0x01cc
	},
	{
	144,   5720,  0x72,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x3c,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x26,  0x00,  0x00,  0x08,  0x04,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x03,  0x00,  0x30,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	145,   5725,  0x74,  0x17,  0x20,  0x1f,  0x08,  0x08,  0x3f,  0x79,  0x04,  0x08,
	0x00,  0x07,  0x00,  0x26,  0x00,  0x00,  0x08,  0x04,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x03,  0x00,  0x30,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	146,   5730,  0x76,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x3d,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x26,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x03,  0x00,  0x30,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,
	0x01ca
	},
	{
	147,   5735,  0x77,  0x17,  0x20,  0x1f,  0x08,  0x08,  0x3f,  0x7b,  0x04,  0x08,
	0x00,  0x07,  0x00,  0x26,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x03,  0x00,  0x30,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,
	0x01ca
	},
	{
	148,   5740,  0x79,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x3e,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x26,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x03,  0x00,  0x30,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,
	0x01c9
	},
	{
	149,   5745,  0x7b,  0x17,  0x20,  0x1f,  0x08,  0x08,  0x3f,  0x7d,  0x04,  0x08,
	0x00,  0x06,  0x00,  0x15,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x06,  0x02,  0x03,  0x00,  0x30,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,
	0x01c9
	},
	{
	150,   5750,  0x7c,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x3f,  0x02,  0x08,
	0x00,  0x06,  0x00,  0x15,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x02,  0x03,  0x00,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,
	0x01c9
	},
	{
	151,   5755,  0x7e,  0x17,  0x20,  0x1f,  0x08,  0x08,  0x1f,  0x7f,  0x04,  0x08,
	0x00,  0x06,  0x00,  0x15,  0x00,  0x00,  0x09,  0x04,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x03,  0x03,  0x00,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,
	0x01c8
	},
	{
	152,   5760,  0x80,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x40,  0x02,  0x08,
	0x00,  0x06,  0x00,  0x15,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x02,  0x03,  0x00,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	153,   5765,  0x81,  0x17,  0x20,  0x1f,  0x08,  0x08,  0x3f,  0x81,  0x04,  0x08,
	0x00,  0x06,  0x00,  0x15,  0x00,  0x00,  0x06,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x02,  0x03,  0x00,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	154,   5770,  0x83,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x41,  0x02,  0x08,
	0x00,  0x06,  0x00,  0x15,  0x00,  0x00,  0x06,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x02,  0x03,  0x00,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,
	0x01c7
	},
	{
	155,   5775,  0x85,  0x17,  0x20,  0x1f,  0x08,  0x08,  0x3f,  0x83,  0x04,  0x08,
	0x00,  0x06,  0x00,  0x15,  0x00,  0x00,  0x06,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x02,  0x03,  0x00,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,
	0x01c7
	},
	{
	156,   5780,  0x86,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x42,  0x02,  0x08,
	0x00,  0x06,  0x00,  0x15,  0x00,  0x00,  0x06,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x02,  0x03,  0x00,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,
	0x01c6
	},
	{
	157,   5785,  0x88,  0x17,  0x20,  0x1f,  0x08,  0x08,  0x3f,  0x85,  0x04,  0x08,
	0x00,  0x06,  0x00,  0x15,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x21,  0x03,  0x00,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	158,   5790,  0x8a,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x43,  0x02,  0x08,
	0x00,  0x06,  0x00,  0x15,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x21,  0x03,  0x00,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	159,   5795,  0x8b,  0x17,  0x20,  0x1f,  0x08,  0x08,  0x3f,  0x87,  0x04,  0x08,
	0x00,  0x06,  0x00,  0x04,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x13,  0x00,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,
	0x01c5
	},
	{
	160,   5800,  0x8d,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x44,  0x02,  0x08,
	0x00,  0x06,  0x00,  0x04,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x21,  0x03,  0x00,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,
	0x01c5
	},
	{
	161,   5805,  0x8f,  0x17,  0x20,  0x1f,  0x08,  0x08,  0x3f,  0x89,  0x04,  0x07,
	0x00,  0x06,  0x00,  0x04,  0x00,  0x00,  0x06,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x03,  0x00,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,
	0x01c4
	},
	{
	162,   5810,  0x90,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x45,  0x02,  0x07,
	0x00,  0x06,  0x00,  0x04,  0x00,  0x00,  0x06,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	163,   5815,  0x92,  0x17,  0x20,  0x1f,  0x08,  0x08,  0x3f,  0x8b,  0x04,  0x07,
	0x00,  0x06,  0x00,  0x04,  0x00,  0x00,  0x06,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	164,   5820,  0x94,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x46,  0x02,  0x07,
	0x00,  0x06,  0x00,  0x04,  0x00,  0x00,  0x06,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,
	0x01c3
	},
	{
	165,   5825,  0x95,  0x17,  0x20,  0x1f,  0x08,  0x08,  0x3f,  0x8d,  0x04,  0x07,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x05,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x03,  0x00,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,
	0x01c3
	},
	{
	166,   5830,  0x97,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x47,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x05,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x03,  0x00,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,
	0x01c2
	},
	{
	168,   5840,  0x9a,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x48,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x05,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x03,  0x00,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,
	0x01c2
	},
	{
	170,   5850,  0x9e,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x49,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x05,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x03,  0x00,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,
	0x01c1
	},
	{
	172,   5860,  0xa1,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x4a,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x05,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x03,  0x00,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,
	0x01c0
	},
	{
	174,   5870,  0xa4,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x4b,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x05,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x03,  0x00,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,
	0x01bf
	},
	{
	176,   5880,  0xa8,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x4c,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x05,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x03,  0x00,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,
	0x01bf
	},
	{
	178,   5890,  0xab,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x4d,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x05,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x03,  0x00,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,
	0x01be
	},
	{
	180,   5900,  0xae,  0x17,  0x10,  0x1f,  0x08,  0x08,  0x3f,  0x4e,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x05,  0x03,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x03,  0x00,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,
	0x01bd
	},
#endif /* BAND5G */
	{
	1,   2412,  0x48,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x6c,  0x09,  0x0f,
	0x0a,  0x00,  0x0a,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,
	0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x71,  0x09,  0x0f,
	0x0a,  0x00,  0x0a,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,
	0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x76,  0x09,  0x0f,
	0x09,  0x00,  0x09,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,
	0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x7b,  0x09,  0x0f,
	0x09,  0x00,  0x09,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,
	0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x80,  0x09,  0x0f,
	0x08,  0x00,  0x08,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,
	0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x85,  0x09,  0x0f,
	0x08,  0x00,  0x08,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,
	0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8a,  0x09,  0x0f,
	0x07,  0x00,  0x07,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,
	0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8f,  0x09,  0x0f,
	0x07,  0x00,  0x07,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,
	0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x94,  0x09,  0x0f,
	0x07,  0x00,  0x07,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,
	0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x99,  0x09,  0x0f,
	0x06,  0x00,  0x06,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,
	0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x9e,  0x09,  0x0f,
	0x06,  0x00,  0x06,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,
	0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa3,  0x09,  0x0f,
	0x05,  0x00,  0x05,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,
	0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa8,  0x09,  0x0f,
	0x05,  0x00,  0x05,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,
	0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xb4,  0x09,  0x0f,
	0x04,  0x00,  0x04,  0x00,  0x41,  0x63,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x41,
	0x63,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,
	0x0424
	},
	};

/* 43239a0 */
/* LCNXN : chan info table for nphy rev18, radio 2057 rev 11. auto generated. dont edit */
static chan_info_nphy_radio2057_t chan_info_nphyrev18_2057_rev11[] = {
	{
	184,   4920,  0x68,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xec,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xd3,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,
	0x0216
	},
	{
	186,   4930,  0x6b,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xed,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xd3,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,
	0x0215
	},
	{
	188,   4940,  0x6e,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xee,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xd3,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,
	0x0214
	},
	{
	190,   4950,  0x72,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xef,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,
	0x0213
	},
	{
	192,   4960,  0x75,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf0,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,
	0x0212
	},
	{
	194,   4970,  0x78,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf1,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,
	0x0211
	},
	{
	196,   4980,  0x7c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf2,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,
	0x020f
	},
	{
	198,   4990,  0x7f,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf3,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,
	0x020e
	},
	{
	200,   5000,  0x82,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf4,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,
	0x020d
	},
	{
	202,   5010,  0x86,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf5,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,
	0x020c
	},
	{
	204,   5020,  0x89,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf6,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,
	0x020b
	},
	{
	206,   5030,  0x8c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf7,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,
	0x020a
	},
	{
	208,   5040,  0x90,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf8,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,
	0x0209
	},
	{
	210,   5050,  0x93,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf9,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,
	0x0208
	},
	{
	212,   5060,  0x96,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfa,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,
	0x0207
	},
	{
	214,   5070,  0x9a,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfb,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,
	0x0206
	},
	{
	216,   5080,  0x9d,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfc,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,
	0x0205
	},
	{
	218,   5090,  0xa0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfd,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,
	0x0204
	},
	{
	220,   5100,  0xa4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfe,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,
	0x0203
	},
	{
	222,   5110,  0xa7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xff,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,
	0x0202
	},
	{
	224,   5120,  0xaa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x00,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,
	0x0201
	},
	{
	226,   5130,  0xae,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x01,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,
	0x0200
	},
	{
	228,   5140,  0xb1,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x02,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,
	0x01ff
	},
	{
	32,   5160,  0xb8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x04,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,
	0x01fd
	},
	{
	34,   5170,  0xbb,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x05,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,
	0x01fc
	},
	{
	36,   5180,  0xbe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x06,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,
	0x01fb
	},
	{
	38,   5190,  0xc2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x07,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,
	0x01fa
	},
	{
	40,   5200,  0xc5,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x08,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,
	0x01f9
	},
	{
	42,   5210,  0xc8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x09,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,
	0x01f8
	},
	{
	44,   5220,  0xcc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0a,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,
	0x01f7
	},
	{
	46,   5230,  0xcf,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0b,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,
	0x01f6
	},
	{
	48,   5240,  0xd2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0c,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,
	0x01f5
	},
	{
	50,   5250,  0xd6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0d,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,
	0x01f4
	},
	{
	52,   5260,  0xd9,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0e,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,
	0x01f3
	},
	{
	54,   5270,  0xdc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0f,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,
	0x01f2
	},
	{
	56,   5280,  0xe0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x10,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,
	0x01f1
	},
	{
	58,   5290,  0xe3,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x11,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,
	0x01f0
	},
	{
	60,   5300,  0xe6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x12,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,
	0x01f0
	},
	{
	62,   5310,  0xea,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x13,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,
	0x01ef
	},
	{
	64,   5320,  0xed,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x14,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,
	0x01ee
	},
	{
	66,   5330,  0xf0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x15,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,
	0x01ed
	},
	{
	68,   5340,  0xf4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x16,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,
	0x01ec
	},
	{
	70,   5350,  0xf7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x17,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,
	0x01eb
	},
	{
	72,   5360,  0xfa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x18,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,
	0x01ea
	},
	{
	74,   5370,  0xfe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x19,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,
	0x01e9
	},
	{
	76,   5380,  0x01,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1a,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,
	0x01e8
	},
	{
	78,   5390,  0x04,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1b,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,
	0x01e7
	},
	{
	80,   5400,  0x08,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1c,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,
	0x01e6
	},
	{
	82,   5410,  0x0b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1d,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,
	0x01e5
	},
	{
	84,   5420,  0x0e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1e,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,
	0x01e5
	},
	{
	86,   5430,  0x12,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1f,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,
	0x01e4
	},
	{
	88,   5440,  0x15,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x20,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,
	0x01e3
	},
	{
	90,   5450,  0x18,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x21,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,
	0x01e2
	},
	{
	92,   5460,  0x1c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x22,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,
	0x01e1
	},
	{
	94,   5470,  0x1f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x23,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,
	0x01e0
	},
	{
	96,   5480,  0x22,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x24,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,
	0x01df
	},
	{
	98,   5490,  0x26,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x25,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,
	0x01de
	},
	{
	100,   5500,  0x29,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x26,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,
	0x01dd
	},
	{
	102,   5510,  0x2c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x27,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,
	0x01dd
	},
	{
	104,   5520,  0x30,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x28,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,
	0x01dc
	},
	{
	106,   5530,  0x33,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x29,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,
	0x01db
	},
	{
	108,   5540,  0x36,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2a,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,
	0x01da
	},
	{
	110,   5550,  0x3a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2b,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,
	0x01d9
	},
	{
	112,   5560,  0x3d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2c,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,
	0x01d8
	},
	{
	114,   5570,  0x40,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2d,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,
	0x01d7
	},
	{
	116,   5580,  0x44,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2e,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,
	0x01d7
	},
	{
	118,   5590,  0x47,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2f,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,
	0x01d6
	},
	{
	120,   5600,  0x4a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x30,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,
	0x01d5
	},
	{
	122,   5610,  0x4e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x31,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,
	0x01d4
	},
	{
	124,   5620,  0x51,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x32,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,
	0x01d3
	},
	{
	126,   5630,  0x54,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x33,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,
	0x01d2
	},
	{
	128,   5640,  0x58,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x34,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,
	0x01d2
	},
	{
	130,   5650,  0x5b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x35,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,
	0x01d1
	},
	{
	132,   5660,  0x5e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x36,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,
	0x01d0
	},
	{
	134,   5670,  0x62,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x37,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,
	0x01cf
	},
	{
	136,   5680,  0x65,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x38,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x02,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x02,  0x23,  0x00,  0x60,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,
	0x01ce
	},
	{
	138,   5690,  0x68,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x39,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x02,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x02,  0x23,  0x00,  0x60,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,
	0x01ce
	},
	{
	140,   5700,  0x6c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3a,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,
	0x01cd
	},
	{
	142,   5710,  0x6f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3b,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,
	0x01cc
	},
	{
	144,   5720,  0x72,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3c,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	145,   5725,  0x74,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x79,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	146,   5730,  0x76,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3d,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,
	0x01ca
	},
	{
	147,   5735,  0x77,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7b,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,
	0x01ca
	},
	{
	148,   5740,  0x79,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3e,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,
	0x01c9
	},
	{
	149,   5745,  0x7b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7d,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,
	0x01c9
	},
	{
	150,   5750,  0x7c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3f,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,
	0x01c9
	},
	{
	151,   5755,  0x7e,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7f,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,
	0x01c8
	},
	{
	152,   5760,  0x80,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x40,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	153,   5765,  0x81,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x81,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	154,   5770,  0x83,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x41,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,
	0x01c7
	},
	{
	155,   5775,  0x85,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x83,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,
	0x01c7
	},
	{
	156,   5780,  0x86,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x42,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,
	0x01c6
	},
	{
	157,   5785,  0x88,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x85,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	158,   5790,  0x8a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x43,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	159,   5795,  0x8b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x87,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,
	0x01c5
	},
	{
	160,   5800,  0x8d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x44,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x08,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x01,  0x03,  0x00,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,
	0x01c5
	},
	{
	161,   5805,  0x8f,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x89,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,
	0x01c4
	},
	{
	162,   5810,  0x90,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x45,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	163,   5815,  0x92,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8b,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	164,   5820,  0x94,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x46,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,
	0x01c3
	},
	{
	165,   5825,  0x95,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8d,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,
	0x01c3
	},
	{
	166,   5830,  0x97,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x47,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,
	0x01c2
	},
	{
	168,   5840,  0x9a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x48,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,
	0x01c2
	},
	{
	170,   5850,  0x9e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x49,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x44,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,
	0x01c1
	},
	{
	172,   5860,  0xa1,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4a,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x44,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,
	0x01c0
	},
	{
	174,   5870,  0xa4,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4b,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x44,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,
	0x01bf
	},
	{
	176,   5880,  0xa8,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4c,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x33,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,
	0x01bf
	},
	{
	178,   5890,  0xab,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4d,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x33,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,
	0x01be
	},
	{
	180,   5900,  0xae,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4e,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x33,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,
	0x01bd
	},
	{
	1,   2412,  0x48,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x6c,  0x09,  0x0f,
	0x0a,  0x00,  0x0a,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,
	0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x71,  0x09,  0x0f,
	0x0a,  0x00,  0x0a,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,
	0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x76,  0x09,  0x0f,
	0x09,  0x00,  0x09,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,
	0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x7b,  0x09,  0x0f,
	0x09,  0x00,  0x09,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,
	0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x80,  0x09,  0x0f,
	0x08,  0x00,  0x08,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,
	0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x85,  0x09,  0x0f,
	0x08,  0x00,  0x08,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,
	0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8a,  0x09,  0x0f,
	0x07,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,
	0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8f,  0x09,  0x0f,
	0x07,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,
	0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x94,  0x09,  0x0f,
	0x07,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,
	0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x99,  0x09,  0x0f,
	0x06,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,
	0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x9e,  0x09,  0x0f,
	0x06,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,
	0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa3,  0x09,  0x0f,
	0x05,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,
	0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa8,  0x09,  0x0f,
	0x05,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,
	0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xb4,  0x09,  0x0f,
	0x04,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,
	0x0424
	}
};

/* LCNXN: channel info table for nphyrev17 radio 2057_rev13 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_rev5_t chan_info_nphyrev17_2057_rev13[] = {
	{
	1,   2412,  0x48,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x6c,  0x09,  0x0d,
	0x08,  0x0e,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03c9,  0x03c5,  0x03c1,
	0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x71,  0x09,  0x0d,
	0x08,  0x0e,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03cb,  0x03c7,  0x03c3,
	0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x76,  0x09,  0x0d,
	0x08,  0x0e,  0x21,  0x03,  0xef,  0x21,  0x03,  0xef,  0x03cd,  0x03c9,  0x03c5,
	0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x7b,  0x09,  0x0c,
	0x08,  0x0e,  0x21,  0x03,  0xdf,  0x21,  0x03,  0xdf,  0x03cf,  0x03cb,  0x03c7,
	0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x80,  0x09,  0x0c,
	0x07,  0x0d,  0x21,  0x03,  0xcf,  0x21,  0x03,  0xcf,  0x03d1,  0x03cd,  0x03c9,
	0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x85,  0x09,  0x0c,
	0x07,  0x0d,  0x21,  0x03,  0xbf,  0x21,  0x03,  0xbf,  0x03d3,  0x03cf,  0x03cb,
	0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x8a,  0x09,  0x0b,
	0x07,  0x0d,  0x21,  0x03,  0xaf,  0x21,  0x03,  0xaf,  0x03d5,  0x03d1,  0x03cd,
	0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x8f,  0x09,  0x0b,
	0x07,  0x0d,  0x21,  0x03,  0x9f,  0x21,  0x03,  0x9f,  0x03d7,  0x03d3,  0x03cf,
	0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x94,  0x09,  0x0b,
	0x07,  0x0d,  0x21,  0x03,  0x8f,  0x21,  0x03,  0x8f,  0x03d9,  0x03d5,  0x03d1,
	0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x99,  0x09,  0x0b,
	0x07,  0x0c,  0x21,  0x03,  0x7f,  0x21,  0x03,  0x7f,  0x03db,  0x03d7,  0x03d3,
	0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x9e,  0x09,  0x0b,
	0x07,  0x0c,  0x21,  0x03,  0x6f,  0x21,  0x03,  0x6f,  0x03dd,  0x03d9,  0x03d5,
	0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xa3,  0x09,  0x0b,
	0x06,  0x0c,  0x21,  0x03,  0x5f,  0x21,  0x03,  0x5f,  0x03df,  0x03db,  0x03d7,
	0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xa8,  0x09,  0x0a,
	0x06,  0x0b,  0x21,  0x03,  0x4f,  0x21,  0x03,  0x4f,  0x03e1,  0x03dd,  0x03d9,
	0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xb4,  0x09,  0x0a,
	0x06,  0x0b,  0x21,  0x03,  0x3f,  0x21,  0x03,  0x3f,  0x03e6,  0x03e2,  0x03de,
	0x041b,  0x041f,  0x0424
	},
	};

/* LCNXN: channel info table for nphyrev17 radio 2057_rev14 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_rev5_t chan_info_nphyrev17_2057_rev14[] = {
	{
	1,   2412,  0x48,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x6c,  0x09,  0x0d,
	0x09,  0x03,  0x21,  0x53,  0xff,  0x21,  0x53,  0xff,  0x03c9,  0x03c5,  0x03c1,
	0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x71,  0x09,  0x0d,
	0x08,  0x03,  0x21,  0x53,  0xff,  0x21,  0x53,  0xff,  0x03cb,  0x03c7,  0x03c3,
	0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x76,  0x09,  0x0d,
	0x08,  0x03,  0x21,  0x53,  0xff,  0x21,  0x53,  0xff,  0x03cd,  0x03c9,  0x03c5,
	0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x7b,  0x09,  0x0c,
	0x08,  0x03,  0x21,  0x53,  0xff,  0x21,  0x53,  0xff,  0x03cf,  0x03cb,  0x03c7,
	0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x80,  0x09,  0x0c,
	0x08,  0x03,  0x21,  0x53,  0xff,  0x21,  0x53,  0xff,  0x03d1,  0x03cd,  0x03c9,
	0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x85,  0x09,  0x0c,
	0x08,  0x03,  0x21,  0x53,  0xff,  0x21,  0x53,  0xff,  0x03d3,  0x03cf,  0x03cb,
	0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x8a,  0x09,  0x0c,
	0x08,  0x03,  0x21,  0x43,  0xff,  0x21,  0x43,  0xff,  0x03d5,  0x03d1,  0x03cd,
	0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x8f,  0x09,  0x0c,
	0x08,  0x03,  0x21,  0x43,  0xff,  0x21,  0x43,  0xff,  0x03d7,  0x03d3,  0x03cf,
	0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x94,  0x09,  0x0c,
	0x08,  0x03,  0x21,  0x43,  0xff,  0x21,  0x43,  0xff,  0x03d9,  0x03d5,  0x03d1,
	0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x99,  0x09,  0x0b,
	0x07,  0x03,  0x21,  0x43,  0xff,  0x21,  0x43,  0xff,  0x03db,  0x03d7,  0x03d3,
	0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x9e,  0x09,  0x0b,
	0x07,  0x03,  0x01,  0x43,  0xff,  0x01,  0x43,  0xff,  0x03dd,  0x03d9,  0x03d5,
	0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xa3,  0x09,  0x0b,
	0x07,  0x03,  0x01,  0x43,  0xff,  0x01,  0x43,  0xff,  0x03df,  0x03db,  0x03d7,
	0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xa8,  0x09,  0x0b,
	0x07,  0x03,  0x01,  0x33,  0xff,  0x01,  0x33,  0xff,  0x03e1,  0x03dd,  0x03d9,
	0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xb4,  0x09,  0x0b,
	0x07,  0x03,  0x01,  0x33,  0xff,  0x01,  0x33,  0xff,  0x03e6,  0x03e2,  0x03de,
	0x041b,  0x041f,  0x0424
	},
};

/* LCNXN: channel info table for nphyrev17 radio 2057_rev14v1 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_rev5_t chan_info_nphyrev17_2057_rev14v1[] = {
	{
	1,   2412,  0x48,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x6c,  0x09,  0x0d,
	0x09,  0x0a,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03c9,  0x03c5,  0x03c1,
	0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x71,  0x09,  0x0d,
	0x08,  0x0a,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03cb,  0x03c7,  0x03c3,
	0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x76,  0x09,  0x0d,
	0x08,  0x0a,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03cd,  0x03c9,  0x03c5,
	0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x7b,  0x09,  0x0c,
	0x08,  0x0a,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03cf,  0x03cb,  0x03c7,
	0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x80,  0x09,  0x0c,
	0x08,  0x09,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03d1,  0x03cd,  0x03c9,
	0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x85,  0x09,  0x0c,
	0x08,  0x09,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03d3,  0x03cf,  0x03cb,
	0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x8a,  0x09,  0x0c,
	0x08,  0x09,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03d5,  0x03d1,  0x03cd,
	0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x8f,  0x09,  0x0c,
	0x08,  0x08,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03d7,  0x03d3,  0x03cf,
	0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x94,  0x09,  0x0c,
	0x08,  0x08,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03d9,  0x03d5,  0x03d1,
	0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x99,  0x09,  0x0b,
	0x07,  0x08,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03db,  0x03d7,  0x03d3,
	0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x9e,  0x09,  0x0b,
	0x07,  0x08,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03dd,  0x03d9,  0x03d5,
	0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xa3,  0x09,  0x0b,
	0x07,  0x08,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03df,  0x03db,  0x03d7,
	0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xa8,  0x09,  0x0b,
	0x07,  0x07,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03e1,  0x03dd,  0x03d9,
	0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xb4,  0x09,  0x0b,
	0x07,  0x07,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03e6,  0x03e2,  0x03de,
	0x041b,  0x041f,  0x0424
	},
};

/* channel info table for nphyrev0,1,2 radio */
static chan_info_nphy_2055_t chan_info_nphy_2055[] = {
	{
		184,     4920,     3280,   0x71,  0x01,  0xEC,  0x0F,  0xFF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xFF,  0xFF,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7B4,  0x7B0,  0x7AC,  0x214,  0x215,  0x216
	},
	{
		186,     4930,     3287,   0x71,  0x01,  0xED,  0x0F,  0xFF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xFF,  0xFF,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7B8,  0x7B4,  0x7B0,  0x213,  0x214,  0x215
	},
	{
		188,     4940,     3293,   0x71,  0x01,  0xEE,  0x0F,  0xFF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xEE,  0xEE,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7BC,  0x7B8,  0x7B4,  0x212,  0x213,  0x214
	},
	{
		190,     4950,     3300,   0x71,  0x01,  0xEF,  0x0F,  0xFF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xEE,  0xEE,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7C0,  0x7BC,  0x7B8,  0x211,  0x212,  0x213
	},
	{
		192,     4960,     3307,   0x71,  0x01,  0xF0,  0x0F,  0xFF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xEE,  0xEE,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7C4,  0x7C0,  0x7BC,  0x20F,  0x211,  0x212
	},
	{
		194,     4970,     3313,   0x71,  0x01,  0xF1,  0x0F,  0xFF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xEE,  0xEE,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7C8,  0x7C4,  0x7C0,  0x20E,  0x20F,  0x211
	},
	{
		196,     4980,     3320,   0x71,  0x01,  0xF2,  0x0E,  0xFF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xDD,  0xDD,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7CC,  0x7C8,  0x7C4,  0x20D,  0x20E,  0x20F
	},
	{
		198,     4990,     3327,   0x71,  0x01,  0xF3,  0x0E,  0xFF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xDD,  0xDD,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7D0,  0x7CC,  0x7C8,  0x20C,  0x20D,  0x20E
	},
	{
		200,     5000,     3333,   0x71,  0x01,  0xF4,  0x0E,  0xFF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xDD,  0xDD,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7D4,  0x7D0,  0x7CC,  0x20B,  0x20C,  0x20D
	},
	{
		202,     5010,     3340,   0x71,  0x01,  0xF5,  0x0E,  0xFF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xDD,  0xDD,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7D8,  0x7D4,  0x7D0,  0x20A,  0x20B,  0x20C
	},
	{
		204,     5020,     3347,   0x71,  0x01,  0xF6,  0x0E,  0xF7,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xCC,  0xCC,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7DC,  0x7D8,  0x7D4,  0x209,  0x20A,  0x20B
	},
	{
		206,     5030,     3353,   0x71,  0x01,  0xF7,  0x0E,  0xF7,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xCC,  0xCC,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7E0,  0x7DC,  0x7D8,  0x208,  0x209,  0x20A
	},
	{
		208,     5040,     3360,   0x71,  0x01,  0xF8,  0x0D,  0xEF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xCC,  0xCC,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7E4,  0x7E0,  0x7DC,  0x207,  0x208,  0x209
	},
	{
		210,     5050,     3367,   0x71,  0x01,  0xF9,  0x0D,  0xEF,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xCC,  0xCC,  0xFF,  0x00,  0x0F,  0x0F,  0x8F,  0xFF,  0x00,  0x0F,
		0x0F,  0x8F,     0x7E8,  0x7E4,  0x7E0,  0x206,  0x207,  0x208
	},
	{
		212,     5060,     3373,   0x71,  0x01,  0xFA,  0x0D,  0xE6,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xBB,  0xBB,  0xFF,  0x00,  0x0E,  0x0F,  0x8E,  0xFF,  0x00,  0x0E,
		0x0F,  0x8E,     0x7EC,  0x7E8,  0x7E4,  0x205,  0x206,  0x207
	},
	{
		214,     5070,     3380,   0x71,  0x01,  0xFB,  0x0D,  0xE6,  0x01,  0x04,  0x0A,
		0x00,  0x8F,  0xBB,  0xBB,  0xFF,  0x00,  0x0E,  0x0F,  0x8E,  0xFF,  0x00,  0x0E,
		0x0F,  0x8E,     0x7F0,  0x7EC,  0x7E8,  0x204,  0x205,  0x206
	},
	{
		216,     5080,     3387,   0x71,  0x01,  0xFC,  0x0D,  0xDE,  0x01,  0x04,  0x0A,
		0x00,  0x8E,  0xBB,  0xBB,  0xEE,  0x00,  0x0E,  0x0F,  0x8D,  0xEE,  0x00,  0x0E,
		0x0F,  0x8D,     0x7F4,  0x7F0,  0x7EC,  0x203,  0x204,  0x205
	},
	{
		218,     5090,     3393,   0x71,  0x01,  0xFD,  0x0D,  0xDE,  0x01,  0x04,  0x0A,
		0x00,  0x8E,  0xBB,  0xBB,  0xEE,  0x00,  0x0E,  0x0F,  0x8D,  0xEE,  0x00,  0x0E,
		0x0F,  0x8D,     0x7F8,  0x7F4,  0x7F0,  0x202,  0x203,  0x204
	},
	{
		220,     5100,     3400,   0x71,  0x01,  0xFE,  0x0C,  0xD6,  0x01,  0x04,  0x0A,
		0x00,  0x8E,  0xAA,  0xAA,  0xEE,  0x00,  0x0D,  0x0F,  0x8D,  0xEE,  0x00,  0x0D,
		0x0F,  0x8D,     0x7FC,  0x7F8,  0x7F4,  0x201,  0x202,  0x203
	},
	{
		222,     5110,     3407,   0x71,  0x01,  0xFF,  0x0C,  0xD6,  0x01,  0x04,  0x0A,
		0x00,  0x8E,  0xAA,  0xAA,  0xEE,  0x00,  0x0D,  0x0F,  0x8D,  0xEE,  0x00,  0x0D,
		0x0F,  0x8D,     0x800,  0x7FC,  0x7F8,  0x200,  0x201,  0x202
	},
	{
		224,     5120,     3413,   0x71,  0x02,  0x00,  0x0C,  0xCE,  0x01,  0x04,  0x0A,
		0x00,  0x8D,  0xAA,  0xAA,  0xDD,  0x00,  0x0D,  0x0F,  0x8C,  0xDD,  0x00,  0x0D,
		0x0F,  0x8C,     0x804,  0x800,  0x7FC,  0x1FF,  0x200,  0x201
	},
	{
		226,     5130,     3420,   0x71,  0x02,  0x01,  0x0C,  0xCE,  0x01,  0x04,  0x0A,
		0x00,  0x8D,  0xAA,  0xAA,  0xDD,  0x00,  0x0D,  0x0F,  0x8C,  0xDD,  0x00,  0x0D,
		0x0F,  0x8C,     0x808,  0x804,  0x800,  0x1FE,  0x1FF,  0x200
	},
	{
		228,     5140,     3427,   0x71,  0x02,  0x02,  0x0C,  0xC6,  0x01,  0x04,  0x0A,
		0x00,  0x8D,  0x99,  0x99,  0xDD,  0x00,  0x0C,  0x0E,  0x8B,  0xDD,  0x00,  0x0C,
		0x0E,  0x8B,     0x80C,  0x808,  0x804,  0x1FD,  0x1FE,  0x1FF
	},
	{
		32,     5160,     3440,   0x71,  0x02,  0x04,  0x0B,  0xBE,  0x01,  0x04,  0x0A,
		0x00,  0x8C,  0x99,  0x99,  0xCC,  0x00,  0x0B,  0x0D,  0x8A,  0xCC,  0x00,  0x0B,
		0x0D,  0x8A,     0x814,  0x810,  0x80C,  0x1FB,  0x1FC,  0x1FD
	},
	{
		34,     5170,     3447,   0x71,  0x02,  0x05,  0x0B,  0xBE,  0x01,  0x04,  0x0A,
		0x00,  0x8C,  0x99,  0x99,  0xCC,  0x00,  0x0B,  0x0D,  0x8A,  0xCC,  0x00,  0x0B,
		0x0D,  0x8A,     0x818,  0x814,  0x810,  0x1FA,  0x1FB,  0x1FC
	},
	{
		36,     5180,     3453,   0x71,  0x02,  0x06,  0x0B,  0xB6,  0x01,  0x04,  0x0A,
		0x00,  0x8C,  0x88,  0x88,  0xCC,  0x00,  0x0B,  0x0C,  0x89,  0xCC,  0x00,  0x0B,
		0x0C,  0x89,     0x81C,  0x818,  0x814,  0x1F9,  0x1FA,  0x1FB
	},
	{
		38,     5190,     3460,   0x71,  0x02,  0x07,  0x0B,  0xB6,  0x01,  0x04,  0x0A,
		0x00,  0x8C,  0x88,  0x88,  0xCC,  0x00,  0x0B,  0x0C,  0x89,  0xCC,  0x00,  0x0B,
		0x0C,  0x89,     0x820,  0x81C,  0x818,  0x1F8,  0x1F9,  0x1FA
	},
	{
		40,     5200,     3467,   0x71,  0x02,  0x08,  0x0B,  0xAF,  0x01,  0x04,  0x0A,
		0x00,  0x8B,  0x88,  0x88,  0xBB,  0x00,  0x0A,  0x0B,  0x89,  0xBB,  0x00,  0x0A,
		0x0B,  0x89,     0x824,  0x820,  0x81C,  0x1F7,  0x1F8,  0x1F9
	},
	{
		42,     5210,     3473,   0x71,  0x02,  0x09,  0x0B,  0xAF,  0x01,  0x04,  0x0A,
		0x00,  0x8B,  0x88,  0x88,  0xBB,  0x00,  0x0A,  0x0B,  0x89,  0xBB,  0x00,  0x0A,
		0x0B,  0x89,     0x828,  0x824,  0x820,  0x1F6,  0x1F7,  0x1F8
	},
	{
		44,     5220,     3480,   0x71,  0x02,  0x0A,  0x0A,  0xA7,  0x01,  0x04,  0x0A,
		0x00,  0x8B,  0x77,  0x77,  0xBB,  0x00,  0x09,  0x0A,  0x88,  0xBB,  0x00,  0x09,
		0x0A,  0x88,     0x82C,  0x828,  0x824,  0x1F5,  0x1F6,  0x1F7
	},
	{
		46,     5230,     3487,   0x71,  0x02,  0x0B,  0x0A,  0xA7,  0x01,  0x04,  0x0A,
		0x00,  0x8B,  0x77,  0x77,  0xBB,  0x00,  0x09,  0x0A,  0x88,  0xBB,  0x00,  0x09,
		0x0A,  0x88,     0x830,  0x82C,  0x828,  0x1F4,  0x1F5,  0x1F6
	},
	{
		48,     5240,     3493,   0x71,  0x02,  0x0C,  0x0A,  0xA0,  0x01,  0x04,  0x0A,
		0x00,  0x8A,  0x77,  0x77,  0xAA,  0x00,  0x09,  0x0A,  0x87,  0xAA,  0x00,  0x09,
		0x0A,  0x87,     0x834,  0x830,  0x82C,  0x1F3,  0x1F4,  0x1F5
	},
	{
		50,     5250,     3500,   0x71,  0x02,  0x0D,  0x0A,  0xA0,  0x01,  0x04,  0x0A,
		0x00,  0x8A,  0x77,  0x77,  0xAA,  0x00,  0x09,  0x0A,  0x87,  0xAA,  0x00,  0x09,
		0x0A,  0x87,     0x838,  0x834,  0x830,  0x1F2,  0x1F3,  0x1F4
	},
	{
		52,     5260,     3507,   0x71,  0x02,  0x0E,  0x0A,  0x98,  0x01,  0x04,  0x0A,
		0x00,  0x8A,  0x66,  0x66,  0xAA,  0x00,  0x08,  0x09,  0x87,  0xAA,  0x00,  0x08,
		0x09,  0x87,     0x83C,  0x838,  0x834,  0x1F1,  0x1F2,  0x1F3
	},
	{
		54,     5270,     3513,   0x71,  0x02,  0x0F,  0x0A,  0x98,  0x01,  0x04,  0x0A,
		0x00,  0x8A,  0x66,  0x66,  0xAA,  0x00,  0x08,  0x09,  0x87,  0xAA,  0x00,  0x08,
		0x09,  0x87,     0x840,  0x83C,  0x838,  0x1F0,  0x1F1,  0x1F2
	},
	{
		56,     5280,     3520,   0x71,  0x02,  0x10,  0x09,  0x91,  0x01,  0x04,  0x0A,
		0x00,  0x89,  0x66,  0x66,  0x99,  0x00,  0x08,  0x08,  0x86,  0x99,  0x00,  0x08,
		0x08,  0x86,     0x844,  0x840,  0x83C,  0x1F0,  0x1F0,  0x1F1
	},
	{
		58,     5290,     3527,   0x71,  0x02,  0x11,  0x09,  0x91,  0x01,  0x04,  0x0A,
		0x00,  0x89,  0x66,  0x66,  0x99,  0x00,  0x08,  0x08,  0x86,  0x99,  0x00,  0x08,
		0x08,  0x86,     0x848,  0x844,  0x840,  0x1EF,  0x1F0,  0x1F0
	},
	{
		60,     5300,     3533,   0x71,  0x02,  0x12,  0x09,  0x8A,  0x01,  0x04,  0x0A,
		0x00,  0x89,  0x55,  0x55,  0x99,  0x00,  0x08,  0x07,  0x85,  0x99,  0x00,  0x08,
		0x07,  0x85,     0x84C,  0x848,  0x844,  0x1EE,  0x1EF,  0x1F0
	},
	{
		62,     5310,     3540,   0x71,  0x02,  0x13,  0x09,  0x8A,  0x01,  0x04,  0x0A,
		0x00,  0x89,  0x55,  0x55,  0x99,  0x00,  0x08,  0x07,  0x85,  0x99,  0x00,  0x08,
		0x07,  0x85,     0x850,  0x84C,  0x848,  0x1ED,  0x1EE,  0x1EF
	},
	{
		64,     5320,     3547,   0x71,  0x02,  0x14,  0x09,  0x83,  0x01,  0x04,  0x0A,
		0x00,  0x88,  0x55,  0x55,  0x88,  0x00,  0x07,  0x07,  0x84,  0x88,  0x00,  0x07,
		0x07,  0x84,     0x854,  0x850,  0x84C,  0x1EC,  0x1ED,  0x1EE
	},
	{
		66,     5330,     3553,   0x71,  0x02,  0x15,  0x09,  0x83,  0x01,  0x04,  0x0A,
		0x00,  0x88,  0x55,  0x55,  0x88,  0x00,  0x07,  0x07,  0x84,  0x88,  0x00,  0x07,
		0x07,  0x84,     0x858,  0x854,  0x850,  0x1EB,  0x1EC,  0x1ED
	},
	{
		68,     5340,     3560,   0x71,  0x02,  0x16,  0x08,  0x7C,  0x01,  0x04,  0x0A,
		0x00,  0x88,  0x44,  0x44,  0x88,  0x00,  0x07,  0x06,  0x84,  0x88,  0x00,  0x07,
		0x06,  0x84,     0x85C,  0x858,  0x854,  0x1EA,  0x1EB,  0x1EC
	},
	{
		70,     5350,     3567,   0x71,  0x02,  0x17,  0x08,  0x7C,  0x01,  0x04,  0x0A,
		0x00,  0x88,  0x44,  0x44,  0x88,  0x00,  0x07,  0x06,  0x84,  0x88,  0x00,  0x07,
		0x06,  0x84,     0x860,  0x85C,  0x858,  0x1E9,  0x1EA,  0x1EB
	},
	{
		72,     5360,     3573,   0x71,  0x02,  0x18,  0x08,  0x75,  0x01,  0x04,  0x0A,
		0x00,  0x87,  0x44,  0x44,  0x77,  0x00,  0x06,  0x05,  0x83,  0x77,  0x00,  0x06,
		0x05,  0x83,     0x864,  0x860,  0x85C,  0x1E8,  0x1E9,  0x1EA
	},
	{
		74,     5370,     3580,   0x71,  0x02,  0x19,  0x08,  0x75,  0x01,  0x04,  0x0A,
		0x00,  0x87,  0x44,  0x44,  0x77,  0x00,  0x06,  0x05,  0x83,  0x77,  0x00,  0x06,
		0x05,  0x83,     0x868,  0x864,  0x860,  0x1E7,  0x1E8,  0x1E9
	},
	{
		76,     5380,     3587,   0x71,  0x02,  0x1A,  0x08,  0x6E,  0x01,  0x04,  0x0A,
		0x00,  0x87,  0x33,  0x33,  0x77,  0x00,  0x06,  0x04,  0x82,  0x77,  0x00,  0x06,
		0x04,  0x82,     0x86C,  0x868,  0x864,  0x1E6,  0x1E7,  0x1E8
	},
	{
		78,     5390,     3593,   0x71,  0x02,  0x1B,  0x08,  0x6E,  0x01,  0x04,  0x0A,
		0x00,  0x87,  0x33,  0x33,  0x77,  0x00,  0x06,  0x04,  0x82,  0x77,  0x00,  0x06,
		0x04,  0x82,     0x870,  0x86C,  0x868,  0x1E5,  0x1E6,  0x1E7
	},
	{
		80,     5400,     3600,   0x71,  0x02,  0x1C,  0x07,  0x67,  0x01,  0x04,  0x0A,
		0x00,  0x86,  0x33,  0x33,  0x66,  0x00,  0x05,  0x04,  0x81,  0x66,  0x00,  0x05,
		0x04,  0x81,     0x874,  0x870,  0x86C,  0x1E5,  0x1E5,  0x1E6
	},
	{
		82,     5410,     3607,   0x71,  0x02,  0x1D,  0x07,  0x67,  0x01,  0x04,  0x0A,
		0x00,  0x86,  0x33,  0x33,  0x66,  0x00,  0x05,  0x04,  0x81,  0x66,  0x00,  0x05,
		0x04,  0x81,     0x878,  0x874,  0x870,  0x1E4,  0x1E5,  0x1E5
	},
	{
		84,     5420,     3613,   0x71,  0x02,  0x1E,  0x07,  0x61,  0x01,  0x04,  0x0A,
		0x00,  0x86,  0x22,  0x22,  0x66,  0x00,  0x05,  0x03,  0x80,  0x66,  0x00,  0x05,
		0x03,  0x80,     0x87C,  0x878,  0x874,  0x1E3,  0x1E4,  0x1E5
	},
	{
		86,     5430,     3620,   0x71,  0x02,  0x1F,  0x07,  0x61,  0x01,  0x04,  0x0A,
		0x00,  0x86,  0x22,  0x22,  0x66,  0x00,  0x05,  0x03,  0x80,  0x66,  0x00,  0x05,
		0x03,  0x80,     0x880,  0x87C,  0x878,  0x1E2,  0x1E3,  0x1E4
	},
	{
		88,     5440,     3627,   0x71,  0x02,  0x20,  0x07,  0x5A,  0x01,  0x04,  0x0A,
		0x00,  0x85,  0x22,  0x22,  0x55,  0x00,  0x04,  0x02,  0x80,  0x55,  0x00,  0x04,
		0x02,  0x80,     0x884,  0x880,  0x87C,  0x1E1,  0x1E2,  0x1E3
	},
	{
		90,     5450,     3633,   0x71,  0x02,  0x21,  0x07,  0x5A,  0x01,  0x04,  0x0A,
		0x00,  0x85,  0x22,  0x22,  0x55,  0x00,  0x04,  0x02,  0x80,  0x55,  0x00,  0x04,
		0x02,  0x80,     0x888,  0x884,  0x880,  0x1E0,  0x1E1,  0x1E2
	},
	{
		92,     5460,     3640,   0x71,  0x02,  0x22,  0x06,  0x53,  0x01,  0x04,  0x0A,
		0x00,  0x85,  0x11,  0x11,  0x55,  0x00,  0x04,  0x01,  0x80,  0x55,  0x00,  0x04,
		0x01,  0x80,     0x88C,  0x888,  0x884,  0x1DF,  0x1E0,  0x1E1
	},
	{
		94,     5470,     3647,   0x71,  0x02,  0x23,  0x06,  0x53,  0x01,  0x04,  0x0A,
		0x00,  0x85,  0x11,  0x11,  0x55,  0x00,  0x04,  0x01,  0x80,  0x55,  0x00,  0x04,
		0x01,  0x80,     0x890,  0x88C,  0x888,  0x1DE,  0x1DF,  0x1E0
	},
	{
		96,     5480,     3653,   0x71,  0x02,  0x24,  0x06,  0x4D,  0x01,  0x04,  0x0A,
		0x00,  0x84,  0x11,  0x11,  0x44,  0x00,  0x03,  0x00,  0x80,  0x44,  0x00,  0x03,
		0x00,  0x80,     0x894,  0x890,  0x88C,  0x1DD,  0x1DE,  0x1DF
	},
	{
		98,     5490,     3660,   0x71,  0x02,  0x25,  0x06,  0x4D,  0x01,  0x04,  0x0A,
		0x00,  0x84,  0x11,  0x11,  0x44,  0x00,  0x03,  0x00,  0x80,  0x44,  0x00,  0x03,
		0x00,  0x80,     0x898,  0x894,  0x890,  0x1DD,  0x1DD,  0x1DE
	},
	{
		100,     5500,     3667,   0x71,  0x02,  0x26,  0x06,  0x47,  0x01,  0x04,  0x0A,
		0x00,  0x84,  0x00,  0x00,  0x44,  0x00,  0x03,  0x00,  0x80,  0x44,  0x00,  0x03,
		0x00,  0x80,     0x89C,  0x898,  0x894,  0x1DC,  0x1DD,  0x1DD
	},
	{
		102,     5510,     3673,   0x71,  0x02,  0x27,  0x06,  0x47,  0x01,  0x04,  0x0A,
		0x00,  0x84,  0x00,  0x00,  0x44,  0x00,  0x03,  0x00,  0x80,  0x44,  0x00,  0x03,
		0x00,  0x80,     0x8A0,  0x89C,  0x898,  0x1DB,  0x1DC,  0x1DD
	},
	{
		104,     5520,     3680,   0x71,  0x02,  0x28,  0x05,  0x40,  0x01,  0x04,  0x0A,
		0x00,  0x83,  0x00,  0x00,  0x33,  0x00,  0x02,  0x00,  0x80,  0x33,  0x00,  0x02,
		0x00,  0x80,     0x8A4,  0x8A0,  0x89C,  0x1DA,  0x1DB,  0x1DC
	},
	{
		106,     5530,     3687,   0x71,  0x02,  0x29,  0x05,  0x40,  0x01,  0x04,  0x0A,
		0x00,  0x83,  0x00,  0x00,  0x33,  0x00,  0x02,  0x00,  0x80,  0x33,  0x00,  0x02,
		0x00,  0x80,     0x8A8,  0x8A4,  0x8A0,  0x1D9,  0x1DA,  0x1DB
	},
	{
		108,     5540,     3693,   0x71,  0x02,  0x2A,  0x05,  0x3A,  0x01,  0x04,  0x0A,
		0x00,  0x83,  0x00,  0x00,  0x33,  0x00,  0x02,  0x00,  0x80,  0x33,  0x00,  0x02,
		0x00,  0x80,     0x8AC,  0x8A8,  0x8A4,  0x1D8,  0x1D9,  0x1DA
	},
	{
		110,     5550,     3700,   0x71,  0x02,  0x2B,  0x05,  0x3A,  0x01,  0x04,  0x0A,
		0x00,  0x83,  0x00,  0x00,  0x33,  0x00,  0x02,  0x00,  0x80,  0x33,  0x00,  0x02,
		0x00,  0x80,     0x8B0,  0x8AC,  0x8A8,  0x1D7,  0x1D8,  0x1D9
	},
	{
		112,     5560,     3707,   0x71,  0x02,  0x2C,  0x05,  0x34,  0x01,  0x04,  0x0A,
		0x00,  0x82,  0x00,  0x00,  0x22,  0x00,  0x01,  0x00,  0x80,  0x22,  0x00,  0x01,
		0x00,  0x80,     0x8B4,  0x8B0,  0x8AC,  0x1D7,  0x1D7,  0x1D8
	},
	{
		114,     5570,     3713,   0x71,  0x02,  0x2D,  0x05,  0x34,  0x01,  0x04,  0x0A,
		0x00,  0x82,  0x00,  0x00,  0x22,  0x00,  0x01,  0x00,  0x80,  0x22,  0x00,  0x01,
		0x00,  0x80,     0x8B8,  0x8B4,  0x8B0,  0x1D6,  0x1D7,  0x1D7
	},
	{
		116,     5580,     3720,   0x71,  0x02,  0x2E,  0x04,  0x2E,  0x01,  0x04,  0x0A,
		0x00,  0x82,  0x00,  0x00,  0x22,  0x00,  0x01,  0x00,  0x80,  0x22,  0x00,  0x01,
		0x00,  0x80,     0x8BC,  0x8B8,  0x8B4,  0x1D5,  0x1D6,  0x1D7
	},
	{
		118,     5590,     3727,   0x71,  0x02,  0x2F,  0x04,  0x2E,  0x01,  0x04,  0x0A,
		0x00,  0x82,  0x00,  0x00,  0x22,  0x00,  0x01,  0x00,  0x80,  0x22,  0x00,  0x01,
		0x00,  0x80,     0x8C0,  0x8BC,  0x8B8,  0x1D4,  0x1D5,  0x1D6
	},
	{
		120,     5600,     3733,   0x71,  0x02,  0x30,  0x04,  0x28,  0x01,  0x04,  0x0A,
		0x00,  0x81,  0x00,  0x00,  0x11,  0x00,  0x01,  0x00,  0x80,  0x11,  0x00,  0x01,
		0x00,  0x80,     0x8C4,  0x8C0,  0x8BC,  0x1D3,  0x1D4,  0x1D5
	},
	{
		122,     5610,     3740,   0x71,  0x02,  0x31,  0x04,  0x28,  0x01,  0x04,  0x0A,
		0x00,  0x81,  0x00,  0x00,  0x11,  0x00,  0x01,  0x00,  0x80,  0x11,  0x00,  0x01,
		0x00,  0x80,     0x8C8,  0x8C4,  0x8C0,  0x1D2,  0x1D3,  0x1D4
	},
	{
		124,     5620,     3747,   0x71,  0x02,  0x32,  0x04,  0x21,  0x01,  0x04,  0x0A,
		0x00,  0x81,  0x00,  0x00,  0x11,  0x00,  0x00,  0x00,  0x80,  0x11,  0x00,  0x00,
		0x00,  0x80,     0x8CC,  0x8C8,  0x8C4,  0x1D2,  0x1D2,  0x1D3
	},
	{
		126,     5630,     3753,   0x71,  0x02,  0x33,  0x04,  0x21,  0x01,  0x04,  0x0A,
		0x00,  0x81,  0x00,  0x00,  0x11,  0x00,  0x00,  0x00,  0x80,  0x11,  0x00,  0x00,
		0x00,  0x80,     0x8D0,  0x8CC,  0x8C8,  0x1D1,  0x1D2,  0x1D2
	},
	{
		128,     5640,     3760,   0x71,  0x02,  0x34,  0x03,  0x1C,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8D4,  0x8D0,  0x8CC,  0x1D0,  0x1D1,  0x1D2
	},
	{
		130,     5650,     3767,   0x71,  0x02,  0x35,  0x03,  0x1C,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8D8,  0x8D4,  0x8D0,  0x1CF,  0x1D0,  0x1D1
	},
	{
		132,     5660,     3773,   0x71,  0x02,  0x36,  0x03,  0x16,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8DC,  0x8D8,  0x8D4,  0x1CE,  0x1CF,  0x1D0
	},
	{
		134,     5670,     3780,   0x71,  0x02,  0x37,  0x03,  0x16,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8E0,  0x8DC,  0x8D8,  0x1CE,  0x1CE,  0x1CF
	},
	{
		136,     5680,     3787,   0x71,  0x02,  0x38,  0x03,  0x10,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8E4,  0x8E0,  0x8DC,  0x1CD,  0x1CE,  0x1CE
	},
	{
		138,     5690,     3793,   0x71,  0x02,  0x39,  0x03,  0x10,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8E8,  0x8E4,  0x8E0,  0x1CC,  0x1CD,  0x1CE
	},
	{
		140,     5700,     3800,   0x71,  0x02,  0x3A,  0x02,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8EC,  0x8E8,  0x8E4,  0x1CB,  0x1CC,  0x1CD
	},
	{
		142,     5710,     3807,   0x71,  0x02,  0x3B,  0x02,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8F0,  0x8EC,  0x8E8,  0x1CA,  0x1CB,  0x1CC
	},
	{
		144,     5720,     3813,   0x71,  0x02,  0x3C,  0x02,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8F4,  0x8F0,  0x8EC,  0x1C9,  0x1CA,  0x1CB
	},
	{
		145,     5725,     3817,   0x72,  0x04,  0x79,  0x02,  0x03,  0x01,  0x03,  0x14,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8F6,  0x8F2,  0x8EE,  0x1C9,  0x1CA,  0x1CB
	},
	{
		146,     5730,     3820,   0x71,  0x02,  0x3D,  0x02,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8F8,  0x8F4,  0x8F0,  0x1C9,  0x1C9,  0x1CA
	},
	{
		147,     5735,     3823,   0x72,  0x04,  0x7B,  0x02,  0x03,  0x01,  0x03,  0x14,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8FA,  0x8F6,  0x8F2,  0x1C8,  0x1C9,  0x1CA
	},
	{
		148,     5740,     3827,   0x71,  0x02,  0x3E,  0x02,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8FC,  0x8F8,  0x8F4,  0x1C8,  0x1C9,  0x1C9
	},
	{
		149,     5745,     3830,   0x72,  0x04,  0x7D,  0x02,  0xFE,  0x00,  0x03,  0x14,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x8FE,  0x8FA,  0x8F6,  0x1C8,  0x1C8,  0x1C9
	},
	{
		150,     5750,     3833,   0x71,  0x02,  0x3F,  0x02,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x900,  0x8FC,  0x8F8,  0x1C7,  0x1C8,  0x1C9
	},
	{
		151,     5755,     3837,   0x72,  0x04,  0x7F,  0x02,  0xFE,  0x00,  0x03,  0x14,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x902,  0x8FE,  0x8FA,  0x1C7,  0x1C8,  0x1C8
	},
	{
		152,     5760,     3840,   0x71,  0x02,  0x40,  0x02,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x904,  0x900,  0x8FC,  0x1C6,  0x1C7,  0x1C8
	},
	{
		153,     5765,     3843,   0x72,  0x04,  0x81,  0x02,  0xF8,  0x00,  0x03,  0x14,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x906,  0x902,  0x8FE,  0x1C6,  0x1C7,  0x1C8
	},
	{
		154,     5770,     3847,   0x71,  0x02,  0x41,  0x02,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x908,  0x904,  0x900,  0x1C6,  0x1C6,  0x1C7
	},
	{
		155,     5775,     3850,   0x72,  0x04,  0x83,  0x02,  0xF8,  0x00,  0x03,  0x14,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x90A,  0x906,  0x902,  0x1C5,  0x1C6,  0x1C7
	},
	{
		156,     5780,     3853,   0x71,  0x02,  0x42,  0x02,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x90C,  0x908,  0x904,  0x1C5,  0x1C6,  0x1C6
	},
	{
		157,     5785,     3857,   0x72,  0x04,  0x85,  0x02,  0xF2,  0x00,  0x03,  0x14,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x90E,  0x90A,  0x906,  0x1C4,  0x1C5,  0x1C6
	},
	{
		158,     5790,     3860,   0x71,  0x02,  0x43,  0x02,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x910,  0x90C,  0x908,  0x1C4,  0x1C5,  0x1C6
	},
	{
		159,     5795,     3863,   0x72,  0x04,  0x87,  0x02,  0xF2,  0x00,  0x03,  0x14,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x912,  0x90E,  0x90A,  0x1C4,  0x1C4,  0x1C5
	},
	{
		160,     5800,     3867,   0x71,  0x02,  0x44,  0x01,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x914,  0x910,  0x90C,  0x1C3,  0x1C4,  0x1C5
	},
	{
		161,     5805,     3870,   0x72,  0x04,  0x89,  0x01,  0xED,  0x00,  0x03,  0x14,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x916,  0x912,  0x90E,  0x1C3,  0x1C4,  0x1C4
	},
	{
		162,     5810,     3873,   0x71,  0x02,  0x45,  0x01,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x918,  0x914,  0x910,  0x1C2,  0x1C3,  0x1C4
	},
	{
		163,     5815,     3877,   0x72,  0x04,  0x8B,  0x01,  0xED,  0x00,  0x03,  0x14,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x91A,  0x916,  0x912,  0x1C2,  0x1C3,  0x1C4
	},
	{
		164,     5820,     3880,   0x71,  0x02,  0x46,  0x01,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x91C,  0x918,  0x914,  0x1C2,  0x1C2,  0x1C3
	},
	{
		165,     5825,     3883,   0x72,  0x04,  0x8D,  0x01,  0xED,  0x00,  0x03,  0x14,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x91E,  0x91A,  0x916,  0x1C1,  0x1C2,  0x1C3
	},
	{
		166,     5830,     3887,   0x71,  0x02,  0x47,  0x01,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x920,  0x91C,  0x918,  0x1C1,  0x1C2,  0x1C2
	},
	{
		168,     5840,     3893,   0x71,  0x02,  0x48,  0x01,  0x0A,  0x01,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x924,  0x920,  0x91C,  0x1C0,  0x1C1,  0x1C2
	},
	{
		170,     5850,     3900,   0x71,  0x02,  0x49,  0x01,  0xE0,  0x00,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x928,  0x924,  0x920,  0x1BF,  0x1C0,  0x1C1
	},
	{
		172,     5860,     3907,   0x71,  0x02,  0x4A,  0x01,  0xDE,  0x00,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x92C,  0x928,  0x924,  0x1BF,  0x1BF,  0x1C0
	},
	{
		174,     5870,     3913,   0x71,  0x02,  0x4B,  0x00,  0xDB,  0x00,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x930,  0x92C,  0x928,  0x1BE,  0x1BF,  0x1BF
	},
	{
		176,     5880,     3920,   0x71,  0x02,  0x4C,  0x00,  0xD8,  0x00,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x934,  0x930,  0x92C,  0x1BD,  0x1BE,  0x1BF
	},
	{
		178,     5890,     3927,   0x71,  0x02,  0x4D,  0x00,  0xD6,  0x00,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x938,  0x934,  0x930,  0x1BC,  0x1BD,  0x1BE
	},
	{
		180,     5900,     3933,   0x71,  0x02,  0x4E,  0x00,  0xD3,  0x00,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x93C,  0x938,  0x934,  0x1BC,  0x1BC,  0x1BD
	},
	{
		182,     5910,     3940,   0x71,  0x02,  0x4F,  0x00,  0xD6,  0x00,  0x04,  0x0A,
		0x00,  0x80,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x80,  0x00,  0x00,  0x00,
		0x00,  0x80,     0x940,  0x93C,  0x938,  0x1BB,  0x1BC,  0x1BC
	},
	{
		1,     2412,     3216,   0x73,  0x09,  0x6C,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x0D,  0x0C,  0x80,  0xFF,  0x88,  0x0D,
		0x0C,  0x80,     0x3C9,  0x3C5,  0x3C1,  0x43A,  0x43F,  0x443
	},
	{
		2,     2417,     3223,   0x73,  0x09,  0x71,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x0C,  0x0B,  0x80,  0xFF,  0x88,  0x0C,
		0x0B,  0x80,     0x3CB,  0x3C7,  0x3C3,  0x438,  0x43D,  0x441
	},
	{
		3,     2422,     3229,   0x73,  0x09,  0x76,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x0C,  0x0A,  0x80,  0xFF,  0x88,  0x0C,
		0x0A,  0x80,     0x3CD,  0x3C9,  0x3C5,  0x436,  0x43A,  0x43F
	},
	{
		4,     2427,     3236,   0x73,  0x09,  0x7B,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x0C,  0x0A,  0x80,  0xFF,  0x88,  0x0C,
		0x0A,  0x80,     0x3CF,  0x3CB,  0x3C7,  0x434,  0x438,  0x43D
	},
	{
		5,     2432,     3243,   0x73,  0x09,  0x80,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x0C,  0x09,  0x80,  0xFF,  0x88,  0x0C,
		0x09,  0x80,     0x3D1,  0x3CD,  0x3C9,  0x431,  0x436,  0x43A
	},
	{
		6,     2437,     3249,   0x73,  0x09,  0x85,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x0B,  0x08,  0x80,  0xFF,  0x88,  0x0B,
		0x08,  0x80,     0x3D3,  0x3CF,  0x3CB,  0x42F,  0x434,  0x438
	},
	{
		7,     2442,     3256,   0x73,  0x09,  0x8A,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x0A,  0x07,  0x80,  0xFF,  0x88,  0x0A,
		0x07,  0x80,     0x3D5,  0x3D1,  0x3CD,  0x42D,  0x431,  0x436
	},
	{
		8,     2447,     3263,   0x73,  0x09,  0x8F,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x0A,  0x06,  0x80,  0xFF,  0x88,  0x0A,
		0x06,  0x80,     0x3D7,  0x3D3,  0x3CF,  0x42B,  0x42F,  0x434
	},
	{
		9,     2452,     3269,   0x73,  0x09,  0x94,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x09,  0x06,  0x80,  0xFF,  0x88,  0x09,
		0x06,  0x80,     0x3D9,  0x3D5,  0x3D1,  0x429,  0x42D,  0x431
	},
	{
		10,     2457,     3276,   0x73,  0x09,  0x99,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x08,  0x05,  0x80,  0xFF,  0x88,  0x08,
		0x05,  0x80,     0x3DB,  0x3D7,  0x3D3,  0x427,  0x42B,  0x42F
	},
	{
		11,     2462,     3283,   0x73,  0x09,  0x9E,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x08,  0x04,  0x80,  0xFF,  0x88,  0x08,
		0x04,  0x80,     0x3DD,  0x3D9,  0x3D5,  0x424,  0x429,  0x42D
	},
	{
		12,     2467,     3289,   0x73,  0x09,  0xA3,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x08,  0x03,  0x80,  0xFF,  0x88,  0x08,
		0x03,  0x80,     0x3DF,  0x3DB,  0x3D7,  0x422,  0x427,  0x42B
	},
	{
		13,     2472,     3296,   0x73,  0x09,  0xA8,  0x0F,  0x00,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x07,  0x03,  0x80,  0xFF,  0x88,  0x07,
		0x03,  0x80,     0x3E1,  0x3DD,  0x3D9,  0x420,  0x424,  0x429
	},
	{
		14,     2484,     3312,   0x73,  0x09,  0xB4,  0x0F,  0xFF,  0x01,  0x07,  0x15,
		0x01,  0x8F,  0xFF,  0xFF,  0xFF,  0x88,  0x07,  0x01,  0x80,  0xFF,  0x88,  0x07,
		0x01,  0x80,     0x3E6,  0x3E2,  0x3DE,  0x41B,  0x41F,  0x424
	}
};

/* channel info table for nphyrev3 (autogenerated by tune2056.tcl) */
static chan_info_nphy_radio205x_t chan_info_nphyrev3_2056[] = {
	{
	184,   4920,  0xff,  0x01,  0x01,  0x01,  0xec,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,  0x0216
	},
	{
	186,   4930,  0xff,  0x01,  0x01,  0x01,  0xed,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,  0x0215
	},
	{
	188,   4940,  0xff,  0x01,  0x01,  0x01,  0xee,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,  0x0214
	},
	{
	190,   4950,  0xff,  0x01,  0x01,  0x01,  0xef,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,  0x0213
	},
	{
	192,   4960,  0xff,  0x01,  0x01,  0x01,  0xf0,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,  0x0212
	},
	{
	194,   4970,  0xff,  0x01,  0x01,  0x01,  0xf1,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,  0x0211
	},
	{
	196,   4980,  0xff,  0x01,  0x01,  0x01,  0xf2,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,  0x020f
	},
	{
	198,   4990,  0xff,  0x01,  0x01,  0x01,  0xf3,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,  0x020e
	},
	{
	200,   5000,  0xff,  0x01,  0x01,  0x01,  0xf4,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,  0x020d
	},
	{
	202,   5010,  0xff,  0x01,  0x01,  0x01,  0xf5,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,  0x020c
	},
	{
	204,   5020,  0xf7,  0x01,  0x01,  0x01,  0xf6,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,  0x020b
	},
	{
	206,   5030,  0xf7,  0x01,  0x01,  0x01,  0xf7,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,  0x020a
	},
	{
	208,   5040,  0xef,  0x01,  0x01,  0x01,  0xf8,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,  0x0209
	},
	{
	210,   5050,  0xef,  0x01,  0x01,  0x01,  0xf9,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,  0x0208
	},
	{
	212,   5060,  0xe6,  0x01,  0x01,  0x01,  0xfa,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,  0x0207
	},
	{
	214,   5070,  0xe6,  0x01,  0x01,  0x01,  0xfb,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,  0x0206
	},
	{
	216,   5080,  0xde,  0x01,  0x01,  0x01,  0xfc,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,  0x0205
	},
	{
	218,   5090,  0xde,  0x01,  0x01,  0x01,  0xfd,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,  0x0204
	},
	{
	220,   5100,  0xd6,  0x01,  0x01,  0x01,  0xfe,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xff,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xff,  0x00,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,  0x0203
	},
	{
	222,   5110,  0xd6,  0x01,  0x01,  0x01,  0xff,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xfc,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xfc,  0x00,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,  0x0202
	},
	{
	224,   5120,  0xce,  0x01,  0x01,  0x02,  0x00,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xfc,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xfc,  0x00,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,  0x0201
	},
	{
	226,   5130,  0xce,  0x01,  0x01,  0x02,  0x01,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xfc,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xfc,  0x00,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,  0x0200
	},
	{
	228,   5140,  0xc6,  0x01,  0x01,  0x02,  0x02,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xfc,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xfc,  0x00,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,  0x01ff
	},
	{
	32,   5160,  0xbe,  0x01,  0x01,  0x02,  0x04,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xfc,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xfc,  0x00,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,  0x01fd
	},
	{
	34,   5170,  0xbe,  0x01,  0x01,  0x02,  0x05,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xfc,  0x00,  0xff,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xfc,  0x00,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,  0x01fc
	},
	{
	36,   5180,  0xb6,  0x01,  0x01,  0x02,  0x06,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xef,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xfc,  0x00,  0xef,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xfc,  0x00,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,  0x01fb
	},
	{
	38,   5190,  0xb6,  0x01,  0x01,  0x02,  0x07,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xef,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xfc,  0x00,  0xef,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xfc,  0x00,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,  0x01fa
	},
	{
	40,   5200,  0xaf,  0x01,  0x01,  0x02,  0x08,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xef,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xfc,  0x00,  0xef,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xfc,  0x00,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,  0x01f9
	},
	{
	42,   5210,  0xaf,  0x01,  0x01,  0x02,  0x09,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xdf,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xfc,  0x00,  0xdf,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xfc,  0x00,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,  0x01f8
	},
	{
	44,   5220,  0xa7,  0x01,  0x01,  0x02,  0x0a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xdf,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xfc,  0x00,  0xdf,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xfc,  0x00,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,  0x01f7
	},
	{
	46,   5230,  0xa7,  0x01,  0x01,  0x02,  0x0b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xdf,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xfc,  0x00,  0xdf,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xfc,  0x00,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,  0x01f6
	},
	{
	48,   5240,  0xa0,  0x01,  0x01,  0x02,  0x0c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xcf,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xfc,  0x00,  0xcf,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xfc,  0x00,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,  0x01f5
	},
	{
	50,   5250,  0xa0,  0x01,  0x01,  0x02,  0x0d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xcf,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xfc,  0x00,  0xcf,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xfc,  0x00,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,  0x01f4
	},
	{
	52,   5260,  0x98,  0x01,  0x01,  0x02,  0x0e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xcf,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xfc,  0x00,  0xcf,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xfc,  0x00,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,  0x01f3
	},
	{
	54,   5270,  0x98,  0x01,  0x01,  0x02,  0x0f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0f,  0x00,  0xff,  0xcf,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xfc,  0x00,  0xcf,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xfc,  0x00,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,  0x01f2
	},
	{
	56,   5280,  0x91,  0x01,  0x01,  0x02,  0x10,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0f,  0x00,  0xff,  0xbf,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xfc,  0x00,  0xbf,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xfc,  0x00,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,  0x01f1
	},
	{
	58,   5290,  0x91,  0x01,  0x01,  0x02,  0x11,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0f,  0x00,  0xff,  0xbf,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xfc,  0x00,  0xbf,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xfc,  0x00,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,  0x01f0
	},
	{
	60,   5300,  0x8a,  0x01,  0x01,  0x02,  0x12,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xbf,  0x00,  0x05,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xfc,  0x00,  0xbf,  0x00,  0x05,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xfc,  0x00,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,  0x01f0
	},
	{
	62,   5310,  0x8a,  0x01,  0x01,  0x02,  0x13,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xbf,  0x00,  0x05,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xfa,  0x00,  0xbf,  0x00,  0x05,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xfa,  0x00,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,  0x01ef
	},
	{
	64,   5320,  0x83,  0x01,  0x01,  0x02,  0x14,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xbf,  0x00,  0x05,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xfa,  0x00,  0xbf,  0x00,  0x05,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xfa,  0x00,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,  0x01ee
	},
	{
	66,   5330,  0x83,  0x01,  0x01,  0x02,  0x15,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xaf,  0x00,  0x05,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xfa,  0x00,  0xaf,  0x00,  0x05,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xfa,  0x00,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,  0x01ed
	},
	{
	68,   5340,  0x7c,  0x01,  0x01,  0x02,  0x16,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xaf,  0x00,  0x05,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xfa,  0x00,  0xaf,  0x00,  0x05,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xfa,  0x00,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,  0x01ec
	},
	{
	70,   5350,  0x7c,  0x01,  0x01,  0x02,  0x17,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x9f,  0x00,  0x05,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xfa,  0x00,  0x9f,  0x00,  0x05,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xfa,  0x00,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,  0x01eb
	},
	{
	72,   5360,  0x75,  0x01,  0x01,  0x02,  0x18,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x9f,  0x00,  0x05,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xfa,  0x00,  0x9f,  0x00,  0x05,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xfa,  0x00,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,  0x01ea
	},
	{
	74,   5370,  0x75,  0x01,  0x01,  0x02,  0x19,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x9f,  0x00,  0x05,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xfa,  0x00,  0x9f,  0x00,  0x05,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xfa,  0x00,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,  0x01e9
	},
	{
	76,   5380,  0x6e,  0x01,  0x01,  0x02,  0x1a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x9f,  0x00,  0x05,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xfa,  0x00,  0x9f,  0x00,  0x05,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xfa,  0x00,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,  0x01e8
	},
	{
	78,   5390,  0x6e,  0x01,  0x01,  0x02,  0x1b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x8f,  0x00,  0x05,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xfa,  0x00,  0x8f,  0x00,  0x05,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xfa,  0x00,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,  0x01e7
	},
	{
	80,   5400,  0x67,  0x01,  0x01,  0x02,  0x1c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x8f,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x08,  0x00,  0xfa,  0x00,  0x8f,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x08,
	0x00,  0xfa,  0x00,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,  0x01e6
	},
	{
	82,   5410,  0x67,  0x01,  0x01,  0x02,  0x1d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x8f,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x08,  0x00,  0xfa,  0x00,  0x8f,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x08,
	0x00,  0xfa,  0x00,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,  0x01e5
	},
	{
	84,   5420,  0x61,  0x01,  0x01,  0x02,  0x1e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x8e,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x08,  0x00,  0xfa,  0x00,  0x8e,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x08,
	0x00,  0xfa,  0x00,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,  0x01e5
	},
	{
	86,   5430,  0x61,  0x01,  0x01,  0x02,  0x1f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x8e,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x08,  0x00,  0xfa,  0x00,  0x8e,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x08,
	0x00,  0xfa,  0x00,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,  0x01e4
	},
	{
	88,   5440,  0x5a,  0x01,  0x01,  0x02,  0x20,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x7e,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x08,  0x00,  0xfa,  0x00,  0x7e,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x08,
	0x00,  0xfa,  0x00,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,  0x01e3
	},
	{
	90,   5450,  0x5a,  0x01,  0x01,  0x02,  0x21,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x7d,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x08,  0x00,  0xfa,  0x00,  0x7d,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x08,
	0x00,  0xfa,  0x00,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,  0x01e2
	},
	{
	92,   5460,  0x53,  0x01,  0x01,  0x02,  0x22,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x6d,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x08,  0x00,  0xf8,  0x00,  0x6d,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x08,
	0x00,  0xf8,  0x00,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,  0x01e1
	},
	{
	94,   5470,  0x53,  0x01,  0x01,  0x02,  0x23,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x6d,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x08,  0x00,  0xf8,  0x00,  0x6d,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x08,
	0x00,  0xf8,  0x00,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,  0x01e0
	},
	{
	96,   5480,  0x4d,  0x01,  0x01,  0x02,  0x24,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x5d,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x08,  0x00,  0xf8,  0x00,  0x5d,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x08,
	0x00,  0xf8,  0x00,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,  0x01df
	},
	{
	98,   5490,  0x4d,  0x01,  0x01,  0x02,  0x25,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x5c,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x08,  0x00,  0xf8,  0x00,  0x5c,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x08,
	0x00,  0xf8,  0x00,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,  0x01de
	},
	{
	100,   5500,  0x47,  0x01,  0x01,  0x02,  0x26,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x5c,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x5c,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,  0x01dd
	},
	{
	102,   5510,  0x47,  0x01,  0x01,  0x02,  0x27,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x4c,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x4c,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,  0x01dd
	},
	{
	104,   5520,  0x40,  0x01,  0x01,  0x02,  0x28,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x4c,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x4c,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,  0x01dc
	},
	{
	106,   5530,  0x40,  0x01,  0x01,  0x02,  0x29,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x3b,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x3b,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,  0x01db
	},
	{
	108,   5540,  0x3a,  0x01,  0x01,  0x02,  0x2a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x3b,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x3b,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,  0x01da
	},
	{
	110,   5550,  0x3a,  0x01,  0x01,  0x02,  0x2b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x3b,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x3b,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,  0x01d9
	},
	{
	112,   5560,  0x34,  0x01,  0x01,  0x02,  0x2c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x2b,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x2b,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,  0x01d8
	},
	{
	114,   5570,  0x34,  0x01,  0x01,  0x02,  0x2d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x2a,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x2a,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,  0x01d7
	},
	{
	116,   5580,  0x2e,  0x01,  0x01,  0x02,  0x2e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x1a,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x1a,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,  0x01d7
	},
	{
	118,   5590,  0x2e,  0x01,  0x01,  0x02,  0x2f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x1a,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x1a,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,  0x01d6
	},
	{
	120,   5600,  0x28,  0x01,  0x01,  0x02,  0x30,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x1a,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x1a,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,  0x01d5
	},
	{
	122,   5610,  0x28,  0x01,  0x01,  0x02,  0x31,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x19,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x19,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,  0x01d4
	},
	{
	124,   5620,  0x21,  0x01,  0x01,  0x02,  0x32,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x19,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x19,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,  0x01d3
	},
	{
	126,   5630,  0x21,  0x01,  0x01,  0x02,  0x33,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x09,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x09,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,  0x01d2
	},
	{
	128,   5640,  0x1c,  0x01,  0x01,  0x02,  0x34,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x09,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x09,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,  0x01d2
	},
	{
	130,   5650,  0x1c,  0x01,  0x01,  0x02,  0x35,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x08,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf8,  0x00,  0x08,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf8,  0x00,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,  0x01d1
	},
	{
	132,   5660,  0x16,  0x01,  0x01,  0x02,  0x36,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x08,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf6,  0x00,  0x08,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf6,  0x00,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,  0x01d0
	},
	{
	134,   5670,  0x16,  0x01,  0x01,  0x02,  0x37,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x08,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf6,  0x00,  0x08,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf6,  0x00,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,  0x01cf
	},
	{
	136,   5680,  0x10,  0x01,  0x01,  0x02,  0x38,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x08,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf6,  0x00,  0x08,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf6,  0x00,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,  0x01ce
	},
	{
	138,   5690,  0x10,  0x01,  0x01,  0x02,  0x39,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x07,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf6,  0x00,  0x07,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf6,  0x00,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,  0x01ce
	},
	{
	140,   5700,  0x0a,  0x01,  0x01,  0x02,  0x3a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x07,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf6,  0x00,  0x07,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf6,  0x00,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,  0x01cd
	},
	{
	142,   5710,  0x0a,  0x01,  0x01,  0x02,  0x3b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x07,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x07,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,  0x01cc
	},
	{
	144,   5720,  0x0a,  0x01,  0x01,  0x02,  0x3c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x07,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x07,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,  0x01cb
	},
	{
	145,   5725,  0x03,  0x01,  0x02,  0x04,  0x79,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x06,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,  0x01cb
	},
	{
	146,   5730,  0x0a,  0x01,  0x01,  0x02,  0x3d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x06,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,  0x01ca
	},
	{
	147,   5735,  0x03,  0x01,  0x02,  0x04,  0x7b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x06,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,  0x01ca
	},
	{
	148,   5740,  0x0a,  0x01,  0x01,  0x02,  0x3e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x06,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,  0x01c9
	},
	{
	149,   5745,  0xfe,  0x00,  0x02,  0x04,  0x7d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x06,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,  0x01c9
	},
	{
	150,   5750,  0x0a,  0x01,  0x01,  0x02,  0x3f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x06,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,  0x01c9
	},
	{
	151,   5755,  0xfe,  0x00,  0x02,  0x04,  0x7f,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x05,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,  0x01c8
	},
	{
	152,   5760,  0x0a,  0x01,  0x01,  0x02,  0x40,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x05,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,  0x01c8
	},
	{
	153,   5765,  0xf8,  0x00,  0x02,  0x04,  0x81,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x05,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,  0x01c8
	},
	{
	154,   5770,  0x0a,  0x01,  0x01,  0x02,  0x41,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x05,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,  0x01c7
	},
	{
	155,   5775,  0xf8,  0x00,  0x02,  0x04,  0x83,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x05,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,  0x01c7
	},
	{
	156,   5780,  0x0a,  0x01,  0x01,  0x02,  0x42,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x05,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,  0x01c6
	},
	{
	157,   5785,  0xf2,  0x00,  0x02,  0x04,  0x85,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x8a,  0x06,  0x00,  0x40,  0x04,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x04,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,  0x01c6
	},
	{
	158,   5790,  0x0a,  0x01,  0x01,  0x02,  0x43,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x8a,  0x06,  0x00,  0x40,  0x04,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x04,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,  0x01c6
	},
	{
	159,   5795,  0xf2,  0x00,  0x02,  0x04,  0x87,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x8a,  0x06,  0x00,  0x40,  0x04,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x04,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,  0x01c5
	},
	{
	160,   5800,  0x0a,  0x01,  0x01,  0x02,  0x44,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x04,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x04,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,  0x01c5
	},
	{
	161,   5805,  0xed,  0x00,  0x02,  0x04,  0x89,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x04,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x04,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,  0x01c4
	},
	{
	162,   5810,  0x0a,  0x01,  0x01,  0x02,  0x45,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x04,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x04,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,  0x01c4
	},
	{
	163,   5815,  0xed,  0x00,  0x02,  0x04,  0x8b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x04,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x04,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,  0x01c4
	},
	{
	164,   5820,  0x0a,  0x01,  0x01,  0x02,  0x46,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x03,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,  0x01c3
	},
	{
	165,   5825,  0xed,  0x00,  0x02,  0x04,  0x8d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x03,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,  0x01c3
	},
	{
	166,   5830,  0x0a,  0x01,  0x01,  0x02,  0x47,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x03,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,  0x01c2
	},
	{
	168,   5840,  0x0a,  0x01,  0x01,  0x02,  0x48,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x03,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,  0x01c2
	},
	{
	170,   5850,  0xe0,  0x00,  0x01,  0x02,  0x49,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf4,  0x00,  0x03,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf4,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,  0x01c1
	},
	{
	172,   5860,  0xde,  0x00,  0x01,  0x02,  0x4a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf2,  0x00,  0x03,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf2,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,  0x01c0
	},
	{
	174,   5870,  0xdb,  0x00,  0x01,  0x02,  0x4b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x02,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf2,  0x00,  0x02,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf2,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,  0x01bf
	},
	{
	176,   5880,  0xd8,  0x00,  0x01,  0x02,  0x4c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x02,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf2,  0x00,  0x02,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf2,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,  0x01bf
	},
	{
	178,   5890,  0xd6,  0x00,  0x01,  0x02,  0x4d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x02,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x06,  0x00,  0xf2,  0x00,  0x02,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x06,
	0x00,  0xf2,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,  0x01be
	},
	{
	180,   5900,  0xd3,  0x00,  0x01,  0x02,  0x4e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x87,  0x03,  0x00,  0x00,  0x02,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x05,  0x00,  0xf2,  0x00,  0x02,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x05,
	0x00,  0xf2,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,  0x01bd
	},
	{
	182,   5910,  0xd6,  0x00,  0x01,  0x02,  0x4f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x87,  0x03,  0x00,  0x00,  0x01,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x05,  0x00,  0xf2,  0x00,  0x01,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x05,
	0x00,  0xf2,  0x00,  0x0940,  0x093c,  0x0938,  0x01bb,  0x01bc,  0x01bc
	},
	{
	1,   2412,  0x00,  0x01,  0x03,  0x09,  0x6c,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x04,  0x04,  0x04,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xff,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0f,  0x00,  0xff,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0f,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x00,  0x01,  0x03,  0x09,  0x71,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xff,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0f,  0x00,  0xff,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0f,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x00,  0x01,  0x03,  0x09,  0x76,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xff,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0f,  0x00,  0xff,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0f,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x00,  0x01,  0x03,  0x09,  0x7b,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xfd,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0f,  0x00,  0xfd,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0f,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x00,  0x01,  0x03,  0x09,  0x80,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xfb,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0f,  0x00,  0xfb,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0f,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x00,  0x01,  0x03,  0x09,  0x85,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xfa,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0f,  0x00,  0xfa,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0f,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x00,  0x01,  0x03,  0x09,  0x8a,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf8,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0f,  0x00,  0xf8,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0f,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x00,  0x01,  0x03,  0x09,  0x8f,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf7,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0f,  0x00,  0xf7,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0f,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x00,  0x01,  0x03,  0x09,  0x94,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf6,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0f,  0x00,  0xf6,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0f,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x00,  0x01,  0x03,  0x09,  0x99,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf5,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0d,  0x00,  0xf5,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0d,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x00,  0x01,  0x03,  0x09,  0x9e,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf4,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0d,  0x00,  0xf4,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0d,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x00,  0x01,  0x03,  0x09,  0xa3,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf3,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0d,  0x00,  0xf3,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0d,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x00,  0x01,  0x03,  0x09,  0xa8,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf2,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0d,  0x00,  0xf2,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0d,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0xff,  0x01,  0x03,  0x09,  0xb4,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x05,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0d,  0x00,  0xf0,  0x00,  0x05,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0d,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,  0x0424
	}
};

/* channel info table for nphyrev4(4322A1) (autogenerated by tune2056.tcl) */
static chan_info_nphy_radio205x_t chan_info_nphyrev4_2056_A1[] = {
	{
	184,   4920,  0xff,  0x01,  0x01,  0x01,  0xec,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0e,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0e,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,  0x0216
	},
	{
	186,   4930,  0xff,  0x01,  0x01,  0x01,  0xed,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0e,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0e,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,  0x0215
	},
	{
	188,   4940,  0xff,  0x01,  0x01,  0x01,  0xee,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0e,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0e,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,  0x0214
	},
	{
	190,   4950,  0xff,  0x01,  0x01,  0x01,  0xef,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0e,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0e,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,  0x0213
	},
	{
	192,   4960,  0xff,  0x01,  0x01,  0x01,  0xf0,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0e,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0e,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,  0x0212
	},
	{
	194,   4970,  0xff,  0x01,  0x01,  0x01,  0xf1,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0e,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0e,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,  0x0211
	},
	{
	196,   4980,  0xff,  0x01,  0x01,  0x01,  0xf2,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0e,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0e,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,  0x020f
	},
	{
	198,   4990,  0xff,  0x01,  0x01,  0x01,  0xf3,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0e,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0e,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,  0x020e
	},
	{
	200,   5000,  0xff,  0x01,  0x01,  0x01,  0xf4,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0d,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0d,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,  0x020d
	},
	{
	202,   5010,  0xff,  0x01,  0x01,  0x01,  0xf5,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0d,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0d,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,  0x020c
	},
	{
	204,   5020,  0xf7,  0x01,  0x01,  0x01,  0xf6,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0d,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0d,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,  0x020b
	},
	{
	206,   5030,  0xf7,  0x01,  0x01,  0x01,  0xf7,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0d,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0d,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,  0x020a
	},
	{
	208,   5040,  0xef,  0x01,  0x01,  0x01,  0xf8,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0d,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0d,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,  0x0209
	},
	{
	210,   5050,  0xef,  0x01,  0x01,  0x01,  0xf9,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0d,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0d,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,  0x0208
	},
	{
	212,   5060,  0xe6,  0x01,  0x01,  0x01,  0xfa,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0d,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0d,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,  0x0207
	},
	{
	214,   5070,  0xe6,  0x01,  0x01,  0x01,  0xfb,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0d,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0d,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,  0x0206
	},
	{
	216,   5080,  0xde,  0x01,  0x01,  0x01,  0xfc,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0d,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0d,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,  0x0205
	},
	{
	218,   5090,  0xde,  0x01,  0x01,  0x01,  0xfd,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0d,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0xff,  0x00,  0x0d,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xff,  0x00,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,  0x0204
	},
	{
	220,   5100,  0xd6,  0x01,  0x01,  0x01,  0xfe,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0c,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfe,  0x00,  0xff,  0x00,  0x0c,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfe,  0x00,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,  0x0203
	},
	{
	222,   5110,  0xd6,  0x01,  0x01,  0x01,  0xff,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0c,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfe,  0x00,  0xff,  0x00,  0x0c,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfe,  0x00,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,  0x0202
	},
	{
	224,   5120,  0xce,  0x01,  0x01,  0x02,  0x00,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0c,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfe,  0x00,  0xff,  0x00,  0x0c,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfe,  0x00,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,  0x0201
	},
	{
	226,   5130,  0xce,  0x01,  0x01,  0x02,  0x01,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0c,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfe,  0x00,  0xff,  0x00,  0x0c,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfe,  0x00,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,  0x0200
	},
	{
	228,   5140,  0xc6,  0x01,  0x01,  0x02,  0x02,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0c,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfe,  0x00,  0xff,  0x00,  0x0c,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfe,  0x00,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,  0x01ff
	},
	{
	32,   5160,  0xbe,  0x01,  0x01,  0x02,  0x04,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0c,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfe,  0x00,  0xff,  0x00,  0x0c,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfe,  0x00,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,  0x01fd
	},
	{
	34,   5170,  0xbe,  0x01,  0x01,  0x02,  0x05,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0c,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfe,  0x00,  0xff,  0x00,  0x0c,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfe,  0x00,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,  0x01fc
	},
	{
	36,   5180,  0xb6,  0x01,  0x01,  0x02,  0x06,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xef,  0x00,  0x0c,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfe,  0x00,  0xef,  0x00,  0x0c,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfe,  0x00,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,  0x01fb
	},
	{
	38,   5190,  0xb6,  0x01,  0x01,  0x02,  0x07,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xef,  0x00,  0x0c,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfe,  0x00,  0xef,  0x00,  0x0c,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfe,  0x00,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,  0x01fa
	},
	{
	40,   5200,  0xaf,  0x01,  0x01,  0x02,  0x08,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xef,  0x00,  0x0a,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfc,  0x00,  0xef,  0x00,  0x0a,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfc,  0x00,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,  0x01f9
	},
	{
	42,   5210,  0xaf,  0x01,  0x01,  0x02,  0x09,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xdf,  0x00,  0x0a,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfc,  0x00,  0xdf,  0x00,  0x0a,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfc,  0x00,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,  0x01f8
	},
	{
	44,   5220,  0xa7,  0x01,  0x01,  0x02,  0x0a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xdf,  0x00,  0x0a,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfc,  0x00,  0xdf,  0x00,  0x0a,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfc,  0x00,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,  0x01f7
	},
	{
	46,   5230,  0xa7,  0x01,  0x01,  0x02,  0x0b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xdf,  0x00,  0x0a,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfc,  0x00,  0xdf,  0x00,  0x0a,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfc,  0x00,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,  0x01f6
	},
	{
	48,   5240,  0xa0,  0x01,  0x01,  0x02,  0x0c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xcf,  0x00,  0x0a,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfc,  0x00,  0xcf,  0x00,  0x0a,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfc,  0x00,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,  0x01f5
	},
	{
	50,   5250,  0xa0,  0x01,  0x01,  0x02,  0x0d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xcf,  0x00,  0x0a,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfc,  0x00,  0xcf,  0x00,  0x0a,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfc,  0x00,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,  0x01f4
	},
	{
	52,   5260,  0x98,  0x01,  0x01,  0x02,  0x0e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xcf,  0x00,  0x0a,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfc,  0x00,  0xcf,  0x00,  0x0a,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfc,  0x00,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,  0x01f3
	},
	{
	54,   5270,  0x98,  0x01,  0x01,  0x02,  0x0f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0f,  0x00,  0xff,  0xcf,  0x00,  0x0a,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfc,  0x00,  0xcf,  0x00,  0x0a,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfc,  0x00,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,  0x01f2
	},
	{
	56,   5280,  0x91,  0x01,  0x01,  0x02,  0x10,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0f,  0x00,  0xff,  0xbf,  0x00,  0x0a,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfc,  0x00,  0xbf,  0x00,  0x0a,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfc,  0x00,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,  0x01f1
	},
	{
	58,   5290,  0x91,  0x01,  0x01,  0x02,  0x11,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0f,  0x00,  0xff,  0xbf,  0x00,  0x0a,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfc,  0x00,  0xbf,  0x00,  0x0a,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfc,  0x00,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,  0x01f0
	},
	{
	60,   5300,  0x8a,  0x01,  0x01,  0x02,  0x12,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xbf,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfa,  0x00,  0xbf,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfa,  0x00,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,  0x01f0
	},
	{
	62,   5310,  0x8a,  0x01,  0x01,  0x02,  0x13,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xbf,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfa,  0x00,  0xbf,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfa,  0x00,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,  0x01ef
	},
	{
	64,   5320,  0x83,  0x01,  0x01,  0x02,  0x14,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xbf,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfa,  0x00,  0xbf,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfa,  0x00,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,  0x01ee
	},
	{
	66,   5330,  0x83,  0x01,  0x01,  0x02,  0x15,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xaf,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfa,  0x00,  0xaf,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfa,  0x00,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,  0x01ed
	},
	{
	68,   5340,  0x7c,  0x01,  0x01,  0x02,  0x16,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xaf,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfa,  0x00,  0xaf,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfa,  0x00,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,  0x01ec
	},
	{
	70,   5350,  0x7c,  0x01,  0x01,  0x02,  0x17,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x9f,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfa,  0x00,  0x9f,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfa,  0x00,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,  0x01eb
	},
	{
	72,   5360,  0x75,  0x01,  0x01,  0x02,  0x18,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x9f,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfa,  0x00,  0x9f,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfa,  0x00,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,  0x01ea
	},
	{
	74,   5370,  0x75,  0x01,  0x01,  0x02,  0x19,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x9f,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfa,  0x00,  0x9f,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfa,  0x00,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,  0x01e9
	},
	{
	76,   5380,  0x6e,  0x01,  0x01,  0x02,  0x1a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x9f,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfa,  0x00,  0x9f,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfa,  0x00,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,  0x01e8
	},
	{
	78,   5390,  0x6e,  0x01,  0x01,  0x02,  0x1b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x8f,  0x00,  0x08,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xfa,  0x00,  0x8f,  0x00,  0x08,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xfa,  0x00,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,  0x01e7
	},
	{
	80,   5400,  0x67,  0x01,  0x01,  0x02,  0x1c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x8f,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xf8,  0x00,  0x8f,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xf8,  0x00,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,  0x01e6
	},
	{
	82,   5410,  0x67,  0x01,  0x01,  0x02,  0x1d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x8f,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xf8,  0x00,  0x8f,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xf8,  0x00,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,  0x01e5
	},
	{
	84,   5420,  0x61,  0x01,  0x01,  0x02,  0x1e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x8e,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xf8,  0x00,  0x8e,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xf8,  0x00,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,  0x01e5
	},
	{
	86,   5430,  0x61,  0x01,  0x01,  0x02,  0x1f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x8e,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xf8,  0x00,  0x8e,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xf8,  0x00,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,  0x01e4
	},
	{
	88,   5440,  0x5a,  0x01,  0x01,  0x02,  0x20,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x7e,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xf8,  0x00,  0x7e,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xf8,  0x00,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,  0x01e3
	},
	{
	90,   5450,  0x5a,  0x01,  0x01,  0x02,  0x21,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x7d,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xf8,  0x00,  0x7d,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xf8,  0x00,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,  0x01e2
	},
	{
	92,   5460,  0x53,  0x01,  0x01,  0x02,  0x22,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x6d,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xf8,  0x00,  0x6d,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xf8,  0x00,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,  0x01e1
	},
	{
	94,   5470,  0x53,  0x01,  0x01,  0x02,  0x23,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x6d,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xf8,  0x00,  0x6d,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xf8,  0x00,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,  0x01e0
	},
	{
	96,   5480,  0x4d,  0x01,  0x01,  0x02,  0x24,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x5d,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xf8,  0x00,  0x5d,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xf8,  0x00,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,  0x01df
	},
	{
	98,   5490,  0x4d,  0x01,  0x01,  0x02,  0x25,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x5c,  0x00,  0x07,  0x00,  0x7f,
	0x00,  0x0f,  0x00,  0xf8,  0x00,  0x5c,  0x00,  0x07,  0x00,  0x7f,  0x00,  0x0f,
	0x00,  0xf8,  0x00,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,  0x01de
	},
	{
	100,   5500,  0x47,  0x01,  0x01,  0x02,  0x26,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x5c,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0d,  0x00,  0xf6,  0x00,  0x5c,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0d,
	0x00,  0xf6,  0x00,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,  0x01dd
	},
	{
	102,   5510,  0x47,  0x01,  0x01,  0x02,  0x27,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x4c,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0d,  0x00,  0xf6,  0x00,  0x4c,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0d,
	0x00,  0xf6,  0x00,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,  0x01dd
	},
	{
	104,   5520,  0x40,  0x01,  0x01,  0x02,  0x28,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x4c,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0d,  0x00,  0xf6,  0x00,  0x4c,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0d,
	0x00,  0xf6,  0x00,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,  0x01dc
	},
	{
	106,   5530,  0x40,  0x01,  0x01,  0x02,  0x29,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x3b,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0d,  0x00,  0xf6,  0x00,  0x3b,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0d,
	0x00,  0xf6,  0x00,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,  0x01db
	},
	{
	108,   5540,  0x3a,  0x01,  0x01,  0x02,  0x2a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x3b,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0d,  0x00,  0xf6,  0x00,  0x3b,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0d,
	0x00,  0xf6,  0x00,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,  0x01da
	},
	{
	110,   5550,  0x3a,  0x01,  0x01,  0x02,  0x2b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x3b,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0d,  0x00,  0xf6,  0x00,  0x3b,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0d,
	0x00,  0xf6,  0x00,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,  0x01d9
	},
	{
	112,   5560,  0x34,  0x01,  0x01,  0x02,  0x2c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x2b,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0d,  0x00,  0xf6,  0x00,  0x2b,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0d,
	0x00,  0xf6,  0x00,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,  0x01d8
	},
	{
	114,   5570,  0x34,  0x01,  0x01,  0x02,  0x2d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x2a,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0d,  0x00,  0xf6,  0x00,  0x2a,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0d,
	0x00,  0xf6,  0x00,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,  0x01d7
	},
	{
	116,   5580,  0x2e,  0x01,  0x01,  0x02,  0x2e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x1a,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0d,  0x00,  0xf6,  0x00,  0x1a,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0d,
	0x00,  0xf6,  0x00,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,  0x01d7
	},
	{
	118,   5590,  0x2e,  0x01,  0x01,  0x02,  0x2f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x1a,  0x00,  0x06,  0x00,  0x7f,
	0x00,  0x0d,  0x00,  0xf6,  0x00,  0x1a,  0x00,  0x06,  0x00,  0x7f,  0x00,  0x0d,
	0x00,  0xf6,  0x00,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,  0x01d6
	},
	{
	120,   5600,  0x28,  0x01,  0x01,  0x02,  0x30,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x1a,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xf4,  0x00,  0x1a,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xf4,  0x00,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,  0x01d5
	},
	{
	122,   5610,  0x28,  0x01,  0x01,  0x02,  0x31,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x19,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xf4,  0x00,  0x19,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xf4,  0x00,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,  0x01d4
	},
	{
	124,   5620,  0x21,  0x01,  0x01,  0x02,  0x32,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x19,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xf4,  0x00,  0x19,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xf4,  0x00,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,  0x01d3
	},
	{
	126,   5630,  0x21,  0x01,  0x01,  0x02,  0x33,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x09,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xf4,  0x00,  0x09,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xf4,  0x00,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,  0x01d2
	},
	{
	128,   5640,  0x1c,  0x01,  0x01,  0x02,  0x34,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x09,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xf4,  0x00,  0x09,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xf4,  0x00,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,  0x01d2
	},
	{
	130,   5650,  0x1c,  0x01,  0x01,  0x02,  0x35,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x08,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xf4,  0x00,  0x08,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xf4,  0x00,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,  0x01d1
	},
	{
	132,   5660,  0x16,  0x01,  0x01,  0x02,  0x36,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x08,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xf4,  0x00,  0x08,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xf4,  0x00,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,  0x01d0
	},
	{
	134,   5670,  0x16,  0x01,  0x01,  0x02,  0x37,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x08,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xf4,  0x00,  0x08,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xf4,  0x00,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,  0x01cf
	},
	{
	136,   5680,  0x10,  0x01,  0x01,  0x02,  0x38,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x08,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xf4,  0x00,  0x08,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xf4,  0x00,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,  0x01ce
	},
	{
	138,   5690,  0x10,  0x01,  0x01,  0x02,  0x39,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x07,  0x00,  0x04,  0x00,  0x7f,
	0x00,  0x0b,  0x00,  0xf4,  0x00,  0x07,  0x00,  0x04,  0x00,  0x7f,  0x00,  0x0b,
	0x00,  0xf4,  0x00,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,  0x01ce
	},
	{
	140,   5700,  0x0a,  0x01,  0x01,  0x02,  0x3a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x07,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x07,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,  0x01cd
	},
	{
	142,   5710,  0x0a,  0x01,  0x01,  0x02,  0x3b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x07,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x07,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,  0x01cc
	},
	{
	144,   5720,  0x0a,  0x01,  0x01,  0x02,  0x3c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x07,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x07,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,  0x01cb
	},
	{
	145,   5725,  0x03,  0x01,  0x02,  0x04,  0x79,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x06,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,  0x01cb
	},
	{
	146,   5730,  0x0a,  0x01,  0x01,  0x02,  0x3d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x06,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,  0x01ca
	},
	{
	147,   5735,  0x03,  0x01,  0x02,  0x04,  0x7b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x06,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,  0x01ca
	},
	{
	148,   5740,  0x0a,  0x01,  0x01,  0x02,  0x3e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x06,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,  0x01c9
	},
	{
	149,   5745,  0xfe,  0x00,  0x02,  0x04,  0x7d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x06,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,  0x01c9
	},
	{
	150,   5750,  0x0a,  0x01,  0x01,  0x02,  0x3f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x06,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x06,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,  0x01c9
	},
	{
	151,   5755,  0xfe,  0x00,  0x02,  0x04,  0x7f,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x05,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,  0x01c8
	},
	{
	152,   5760,  0x0a,  0x01,  0x01,  0x02,  0x40,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x05,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,  0x01c8
	},
	{
	153,   5765,  0xf8,  0x00,  0x02,  0x04,  0x81,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x05,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,  0x01c8
	},
	{
	154,   5770,  0x0a,  0x01,  0x01,  0x02,  0x41,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x05,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,  0x01c7
	},
	{
	155,   5775,  0xf8,  0x00,  0x02,  0x04,  0x83,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x05,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,  0x01c7
	},
	{
	156,   5780,  0x0a,  0x01,  0x01,  0x02,  0x42,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x05,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x05,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,  0x01c6
	},
	{
	157,   5785,  0xf2,  0x00,  0x02,  0x04,  0x85,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x8a,  0x06,  0x00,  0x40,  0x04,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x04,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,  0x01c6
	},
	{
	158,   5790,  0x0a,  0x01,  0x01,  0x02,  0x43,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x8a,  0x06,  0x00,  0x40,  0x04,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x04,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,  0x01c6
	},
	{
	159,   5795,  0xf2,  0x00,  0x02,  0x04,  0x87,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x8a,  0x06,  0x00,  0x40,  0x04,  0x00,  0x03,  0x00,  0x7f,
	0x00,  0x0a,  0x00,  0xf2,  0x00,  0x04,  0x00,  0x03,  0x00,  0x7f,  0x00,  0x0a,
	0x00,  0xf2,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,  0x01c5
	},
	{
	160,   5800,  0x0a,  0x01,  0x01,  0x02,  0x44,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x04,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x04,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,  0x01c5
	},
	{
	161,   5805,  0xed,  0x00,  0x02,  0x04,  0x89,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x04,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x04,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,  0x01c4
	},
	{
	162,   5810,  0x0a,  0x01,  0x01,  0x02,  0x45,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x04,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x04,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,  0x01c4
	},
	{
	163,   5815,  0xed,  0x00,  0x02,  0x04,  0x8b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x04,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x04,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,  0x01c4
	},
	{
	164,   5820,  0x0a,  0x01,  0x01,  0x02,  0x46,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x03,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,  0x01c3
	},
	{
	165,   5825,  0xed,  0x00,  0x02,  0x04,  0x8d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x03,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,  0x01c3
	},
	{
	166,   5830,  0x0a,  0x01,  0x01,  0x02,  0x47,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x03,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,  0x01c2
	},
	{
	168,   5840,  0x0a,  0x01,  0x01,  0x02,  0x48,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x03,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,  0x01c2
	},
	{
	170,   5850,  0xe0,  0x00,  0x01,  0x02,  0x49,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x03,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,  0x01c1
	},
	{
	172,   5860,  0xde,  0x00,  0x01,  0x02,  0x4a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x03,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x03,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,  0x01c0
	},
	{
	174,   5870,  0xdb,  0x00,  0x01,  0x02,  0x4b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x02,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x02,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,  0x01bf
	},
	{
	176,   5880,  0xd8,  0x00,  0x01,  0x02,  0x4c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x02,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x02,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,  0x01bf
	},
	{
	178,   5890,  0xd6,  0x00,  0x01,  0x02,  0x4d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x02,  0x00,  0x02,  0x00,  0x7f,
	0x00,  0x09,  0x00,  0xf0,  0x00,  0x02,  0x00,  0x02,  0x00,  0x7f,  0x00,  0x09,
	0x00,  0xf0,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,  0x01be
	},
	{
	180,   5900,  0xd3,  0x00,  0x01,  0x02,  0x4e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x87,  0x03,  0x00,  0x00,  0x02,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf0,  0x00,  0x02,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf0,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,  0x01bd
	},
	{
	182,   5910,  0xd6,  0x00,  0x01,  0x02,  0x4f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x87,  0x03,  0x00,  0x00,  0x01,  0x00,  0x00,  0x00,  0x7f,
	0x00,  0x07,  0x00,  0xf0,  0x00,  0x01,  0x00,  0x00,  0x00,  0x7f,  0x00,  0x07,
	0x00,  0xf0,  0x00,  0x0940,  0x093c,  0x0938,  0x01bb,  0x01bc,  0x01bc
	},
	{
	1,   2412,  0x00,  0x01,  0x03,  0x09,  0x6c,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x04,  0x04,  0x04,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xff,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xff,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x00,  0x01,  0x03,  0x09,  0x71,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xff,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xff,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x00,  0x01,  0x03,  0x09,  0x76,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xff,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xff,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x00,  0x01,  0x03,  0x09,  0x7b,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xfd,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xfd,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x00,  0x01,  0x03,  0x09,  0x80,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xfb,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xfb,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x00,  0x01,  0x03,  0x09,  0x85,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xfa,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xfa,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x00,  0x01,  0x03,  0x09,  0x8a,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf8,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xf8,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x00,  0x01,  0x03,  0x09,  0x8f,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf7,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xf7,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x00,  0x01,  0x03,  0x09,  0x94,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf6,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xf6,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x00,  0x01,  0x03,  0x09,  0x99,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf5,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xf5,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x00,  0x01,  0x03,  0x09,  0x9e,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf4,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xf4,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x00,  0x01,  0x03,  0x09,  0xa3,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf3,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xf3,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x00,  0x01,  0x03,  0x09,  0xa8,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf2,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xf2,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0xff,  0x01,  0x03,  0x09,  0xb4,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x30,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x04,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0e,  0x00,  0xf0,  0x00,  0x04,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0e,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,  0x0424
	}
};

/* channel info table for nphyrev5 radio 2056_rev5 (autogenerated by tune2056.tcl) */
static chan_info_nphy_radio205x_t chan_info_nphyrev5_2056v5[] = {
	{
	184,   4920,  0xff,  0x01,  0x01,  0x01,  0xec,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0b,  0x00,  0x70,
	0x00,  0x0f,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0b,  0x00,  0x70,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,  0x0216
	},
	{
	186,   4930,  0xff,  0x01,  0x01,  0x01,  0xed,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0b,  0x00,  0x70,
	0x00,  0x0e,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0b,  0x00,  0x70,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,  0x0215
	},
	{
	188,   4940,  0xff,  0x01,  0x01,  0x01,  0xee,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0b,  0x00,  0x70,
	0x00,  0x0e,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0b,  0x00,  0x70,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,  0x0214
	},
	{
	190,   4950,  0xff,  0x01,  0x01,  0x01,  0xef,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0b,  0x00,  0x70,
	0x00,  0x0e,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0b,  0x00,  0x70,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,  0x0213
	},
	{
	192,   4960,  0xff,  0x01,  0x01,  0x01,  0xf0,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0e,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,  0x0212
	},
	{
	194,   4970,  0xff,  0x01,  0x01,  0x01,  0xf1,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,  0x0211
	},
	{
	196,   4980,  0xff,  0x01,  0x01,  0x01,  0xf2,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,  0x020f
	},
	{
	198,   4990,  0xff,  0x01,  0x01,  0x01,  0xf3,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,  0x020e
	},
	{
	200,   5000,  0xff,  0x01,  0x01,  0x01,  0xf4,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,  0x020d
	},
	{
	202,   5010,  0xff,  0x01,  0x01,  0x01,  0xf5,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,  0x020c
	},
	{
	204,   5020,  0xf7,  0x01,  0x01,  0x01,  0xf6,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x09,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x09,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,  0x020b
	},
	{
	206,   5030,  0xf7,  0x01,  0x01,  0x01,  0xf7,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x09,  0x00,  0x70,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x09,  0x00,  0x70,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,  0x020a
	},
	{
	208,   5040,  0xef,  0x01,  0x01,  0x01,  0xf8,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x70,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x70,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,  0x0209
	},
	{
	210,   5050,  0xef,  0x01,  0x01,  0x01,  0xf9,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x70,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x70,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,  0x0208
	},
	{
	212,   5060,  0xe6,  0x01,  0x01,  0x01,  0xfa,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x09,  0x00,  0x70,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0xfd,  0x00,  0x09,  0x00,  0x70,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,  0x0207
	},
	{
	214,   5070,  0xe6,  0x01,  0x01,  0x01,  0xfb,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfd,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,  0x0206
	},
	{
	216,   5080,  0xde,  0x01,  0x01,  0x01,  0xfc,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,  0x0205
	},
	{
	218,   5090,  0xde,  0x01,  0x01,  0x01,  0xfd,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,  0x0204
	},
	{
	220,   5100,  0xd6,  0x01,  0x01,  0x01,  0xfe,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,  0x0203
	},
	{
	222,   5110,  0xd6,  0x01,  0x01,  0x01,  0xff,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,  0x0202
	},
	{
	224,   5120,  0xce,  0x01,  0x01,  0x02,  0x00,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,  0x0201
	},
	{
	226,   5130,  0xce,  0x01,  0x01,  0x02,  0x01,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfb,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0a,  0x00,  0x9f,  0x00,  0xfb,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,  0x0200
	},
	{
	228,   5140,  0xc6,  0x01,  0x01,  0x02,  0x02,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfb,  0x00,  0x07,  0x00,  0x70,
	0x00,  0x0a,  0x00,  0x9f,  0x00,  0xfb,  0x00,  0x07,  0x00,  0x70,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,  0x01ff
	},
	{
	32,   5160,  0xbe,  0x01,  0x01,  0x02,  0x04,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfb,  0x00,  0x07,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfb,  0x00,  0x07,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,  0x01fd
	},
	{
	34,   5170,  0xbe,  0x01,  0x01,  0x02,  0x05,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfb,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfb,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,  0x01fc
	},
	{
	36,   5180,  0xb6,  0x01,  0x01,  0x02,  0x06,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfa,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,  0x01fb
	},
	{
	38,   5190,  0xb6,  0x01,  0x01,  0x02,  0x07,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfa,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,  0x01fa
	},
	{
	40,   5200,  0xaf,  0x01,  0x01,  0x02,  0x08,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfa,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,  0x01f9
	},
	{
	42,   5210,  0xaf,  0x01,  0x01,  0x02,  0x09,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfa,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,  0x01f8
	},
	{
	44,   5220,  0xa7,  0x01,  0x01,  0x02,  0x0a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfa,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,  0x01f7
	},
	{
	46,   5230,  0xa7,  0x01,  0x01,  0x02,  0x0b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xea,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x08,  0x00,  0x9e,  0x00,  0xea,  0x00,  0x06,  0x00,  0x70,  0x00,  0x08,
	0x00,  0x6e,  0x00,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,  0x01f6
	},
	{
	48,   5240,  0xa0,  0x01,  0x01,  0x02,  0x0c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xe9,  0x00,  0x05,  0x00,  0x70,
	0x00,  0x08,  0x00,  0x9d,  0x00,  0xe9,  0x00,  0x05,  0x00,  0x70,  0x00,  0x08,
	0x00,  0x6d,  0x00,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,  0x01f5
	},
	{
	50,   5250,  0xa0,  0x01,  0x01,  0x02,  0x0d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xe9,  0x00,  0x05,  0x00,  0x70,
	0x00,  0x08,  0x00,  0x9d,  0x00,  0xe9,  0x00,  0x05,  0x00,  0x70,  0x00,  0x08,
	0x00,  0x6d,  0x00,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,  0x01f4
	},
	{
	52,   5260,  0x98,  0x01,  0x01,  0x02,  0x0e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xd9,  0x00,  0x05,  0x00,  0x70,
	0x00,  0x08,  0x00,  0x9d,  0x00,  0xd9,  0x00,  0x05,  0x00,  0x70,  0x00,  0x08,
	0x00,  0x6d,  0x00,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,  0x01f3
	},
	{
	54,   5270,  0x98,  0x01,  0x01,  0x02,  0x0f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0f,  0x00,  0xff,  0xd8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xd8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,  0x01f2
	},
	{
	56,   5280,  0x91,  0x01,  0x01,  0x02,  0x10,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0f,  0x00,  0xff,  0xc8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xc8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,  0x01f1
	},
	{
	58,   5290,  0x91,  0x01,  0x01,  0x02,  0x11,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0f,  0x00,  0xff,  0xc8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xc8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,  0x01f0
	},
	{
	60,   5300,  0x8a,  0x01,  0x01,  0x02,  0x12,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xc8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xc8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,  0x01f0
	},
	{
	62,   5310,  0x8a,  0x01,  0x01,  0x02,  0x13,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xc8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xc8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,  0x01ef
	},
	{
	64,   5320,  0x83,  0x01,  0x01,  0x02,  0x14,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xb8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xb8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,  0x01ee
	},
	{
	66,   5330,  0x83,  0x01,  0x01,  0x02,  0x15,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xb7,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9b,  0x00,  0xb7,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6b,  0x00,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,  0x01ed
	},
	{
	68,   5340,  0x7c,  0x01,  0x01,  0x02,  0x16,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xb7,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9b,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6b,  0x00,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,  0x01ec
	},
	{
	70,   5350,  0x7c,  0x01,  0x01,  0x02,  0x17,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xa7,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9b,  0x00,  0xa7,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x6b,  0x00,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,  0x01eb
	},
	{
	72,   5360,  0x75,  0x01,  0x01,  0x02,  0x18,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xa6,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9b,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x6b,  0x00,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,  0x01ea
	},
	{
	74,   5370,  0x75,  0x01,  0x01,  0x02,  0x19,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0xa6,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9b,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x5b,  0x00,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,  0x01e9
	},
	{
	76,   5380,  0x6e,  0x01,  0x01,  0x02,  0x1a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x96,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9a,  0x00,  0x96,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x5a,  0x00,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,  0x01e8
	},
	{
	78,   5390,  0x6e,  0x01,  0x01,  0x02,  0x1b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8f,  0x0e,  0x00,  0xff,  0x95,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9a,  0x00,  0x95,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x5a,  0x00,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,  0x01e7
	},
	{
	80,   5400,  0x67,  0x01,  0x01,  0x02,  0x1c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x95,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9a,  0x00,  0x95,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x5a,  0x00,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,  0x01e6
	},
	{
	82,   5410,  0x67,  0x01,  0x01,  0x02,  0x1d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x95,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x05,  0x00,  0x9a,  0x00,  0x95,  0x00,  0x03,  0x00,  0x70,  0x00,  0x05,
	0x00,  0x5a,  0x00,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,  0x01e5
	},
	{
	84,   5420,  0x61,  0x01,  0x01,  0x02,  0x1e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x95,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x05,  0x00,  0x9a,  0x00,  0x95,  0x00,  0x03,  0x00,  0x70,  0x00,  0x05,
	0x00,  0x5a,  0x00,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,  0x01e5
	},
	{
	86,   5430,  0x61,  0x01,  0x01,  0x02,  0x1f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xc8,  0x85,  0x00,  0x02,  0x00,  0x70,
	0x00,  0x05,  0x00,  0x99,  0x00,  0x85,  0x00,  0x02,  0x00,  0x70,  0x00,  0x05,
	0x00,  0x59,  0x00,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,  0x01e4
	},
	{
	88,   5440,  0x5a,  0x01,  0x01,  0x02,  0x20,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x84,  0x00,  0x02,  0x00,  0x70,
	0x00,  0x05,  0x00,  0x99,  0x00,  0x84,  0x00,  0x02,  0x00,  0x70,  0x00,  0x05,
	0x00,  0x59,  0x00,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,  0x01e3
	},
	{
	90,   5450,  0x5a,  0x01,  0x01,  0x02,  0x21,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x84,  0x00,  0x02,  0x00,  0x70,
	0x00,  0x05,  0x00,  0x99,  0x00,  0x84,  0x00,  0x02,  0x00,  0x70,  0x00,  0x05,
	0x00,  0x59,  0x00,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,  0x01e2
	},
	{
	92,   5460,  0x53,  0x01,  0x01,  0x02,  0x22,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x84,  0x00,  0x02,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x99,  0x00,  0x84,  0x00,  0x02,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x69,  0x00,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,  0x01e1
	},
	{
	94,   5470,  0x53,  0x01,  0x01,  0x02,  0x23,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x74,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x99,  0x00,  0x74,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x69,  0x00,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,  0x01e0
	},
	{
	96,   5480,  0x4d,  0x01,  0x01,  0x02,  0x24,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x73,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x98,  0x00,  0x73,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,  0x01df
	},
	{
	98,   5490,  0x4d,  0x01,  0x01,  0x02,  0x25,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0d,  0x00,  0xc8,  0x73,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x98,  0x00,  0x73,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,  0x01de
	},
	{
	100,   5500,  0x47,  0x01,  0x01,  0x02,  0x26,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x73,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x98,  0x00,  0x73,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x78,  0x00,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,  0x01dd
	},
	{
	102,   5510,  0x47,  0x01,  0x01,  0x02,  0x27,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x73,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x98,  0x00,  0x73,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x78,  0x00,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,  0x01dd
	},
	{
	104,   5520,  0x40,  0x01,  0x01,  0x02,  0x28,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x73,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x98,  0x00,  0x73,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x78,  0x00,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,  0x01dc
	},
	{
	106,   5530,  0x40,  0x01,  0x01,  0x02,  0x29,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x63,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x03,  0x00,  0x98,  0x00,  0x63,  0x00,  0x01,  0x00,  0x70,  0x00,  0x03,
	0x00,  0x78,  0x00,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,  0x01db
	},
	{
	108,   5540,  0x3a,  0x01,  0x01,  0x02,  0x2a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x62,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x03,  0x00,  0x97,  0x00,  0x62,  0x00,  0x00,  0x00,  0x70,  0x00,  0x03,
	0x00,  0x77,  0x00,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,  0x01da
	},
	{
	110,   5550,  0x3a,  0x01,  0x01,  0x02,  0x2b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x62,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x03,  0x00,  0x97,  0x00,  0x62,  0x00,  0x00,  0x00,  0x70,  0x00,  0x03,
	0x00,  0x77,  0x00,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,  0x01d9
	},
	{
	112,   5560,  0x34,  0x01,  0x01,  0x02,  0x2c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x62,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x03,  0x00,  0x97,  0x00,  0x62,  0x00,  0x00,  0x00,  0x70,  0x00,  0x03,
	0x00,  0x77,  0x00,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,  0x01d8
	},
	{
	114,   5570,  0x34,  0x01,  0x01,  0x02,  0x2d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x52,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x52,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x76,  0x00,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,  0x01d7
	},
	{
	116,   5580,  0x2e,  0x01,  0x01,  0x02,  0x2e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x52,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x52,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x76,  0x00,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,  0x01d7
	},
	{
	118,   5590,  0x2e,  0x01,  0x01,  0x02,  0x2f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8d,  0x0b,  0x00,  0x84,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x76,  0x00,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,  0x01d6
	},
	{
	120,   5600,  0x28,  0x01,  0x01,  0x02,  0x30,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x76,  0x00,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,  0x01d5
	},
	{
	122,   5610,  0x28,  0x01,  0x01,  0x02,  0x31,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x76,  0x00,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,  0x01d4
	},
	{
	124,   5620,  0x21,  0x01,  0x01,  0x02,  0x32,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x76,  0x00,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,  0x01d3
	},
	{
	126,   5630,  0x21,  0x01,  0x01,  0x02,  0x33,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x76,  0x00,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,  0x01d2
	},
	{
	128,   5640,  0x1c,  0x01,  0x01,  0x02,  0x34,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x95,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x75,  0x00,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,  0x01d2
	},
	{
	130,   5650,  0x1c,  0x01,  0x01,  0x02,  0x35,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x50,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x95,  0x00,  0x50,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x75,  0x00,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,  0x01d1
	},
	{
	132,   5660,  0x16,  0x01,  0x01,  0x02,  0x36,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x50,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x95,  0x00,  0x50,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x75,  0x00,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,  0x01d0
	},
	{
	134,   5670,  0x16,  0x01,  0x01,  0x02,  0x37,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x74,  0x00,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,  0x01cf
	},
	{
	136,   5680,  0x10,  0x01,  0x01,  0x02,  0x38,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x74,  0x00,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,  0x01ce
	},
	{
	138,   5690,  0x10,  0x01,  0x01,  0x02,  0x39,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8b,  0x09,  0x00,  0x70,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x74,  0x00,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,  0x01ce
	},
	{
	140,   5700,  0x0a,  0x01,  0x01,  0x02,  0x3a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x74,  0x00,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,  0x01cd
	},
	{
	142,   5710,  0x0a,  0x01,  0x01,  0x02,  0x3b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x74,  0x00,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,  0x01cc
	},
	{
	144,   5720,  0x0a,  0x01,  0x01,  0x02,  0x3c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x74,  0x00,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,  0x01cb
	},
	{
	145,   5725,  0x03,  0x01,  0x02,  0x04,  0x79,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x74,  0x00,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,  0x01cb
	},
	{
	146,   5730,  0x0a,  0x01,  0x01,  0x02,  0x3d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x84,  0x00,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,  0x01ca
	},
	{
	147,   5735,  0x03,  0x01,  0x02,  0x04,  0x7b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x83,  0x00,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,  0x01ca
	},
	{
	148,   5740,  0x0a,  0x01,  0x01,  0x02,  0x3e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x83,  0x00,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,  0x01c9
	},
	{
	149,   5745,  0xfe,  0x00,  0x02,  0x04,  0x7d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x83,  0x00,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,  0x01c9
	},
	{
	150,   5750,  0x0a,  0x01,  0x01,  0x02,  0x3f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x83,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,  0x01c9
	},
	{
	151,   5755,  0xfe,  0x00,  0x02,  0x04,  0x7f,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x83,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,  0x01c8
	},
	{
	152,   5760,  0x0a,  0x01,  0x01,  0x02,  0x40,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x20,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x20,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x83,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,  0x01c8
	},
	{
	153,   5765,  0xf8,  0x00,  0x02,  0x04,  0x81,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x20,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x20,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,  0x01c8
	},
	{
	154,   5770,  0x0a,  0x01,  0x01,  0x02,  0x41,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x20,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x20,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,  0x01c7
	},
	{
	155,   5775,  0xf8,  0x00,  0x02,  0x04,  0x83,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x20,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x20,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,  0x01c7
	},
	{
	156,   5780,  0x0a,  0x01,  0x01,  0x02,  0x42,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x8a,  0x06,  0x00,  0x40,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,  0x01c6
	},
	{
	157,   5785,  0xf2,  0x00,  0x02,  0x04,  0x85,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x8a,  0x06,  0x00,  0x40,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,  0x01c6
	},
	{
	158,   5790,  0x0a,  0x01,  0x01,  0x02,  0x43,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x8a,  0x06,  0x00,  0x40,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,  0x01c6
	},
	{
	159,   5795,  0xf2,  0x00,  0x02,  0x04,  0x87,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x8a,  0x06,  0x00,  0x40,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,  0x01c5
	},
	{
	160,   5800,  0x0a,  0x01,  0x01,  0x02,  0x44,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,  0x01c5
	},
	{
	161,   5805,  0xed,  0x00,  0x02,  0x04,  0x89,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,  0x01c4
	},
	{
	162,   5810,  0x0a,  0x01,  0x01,  0x02,  0x45,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,  0x01c4
	},
	{
	163,   5815,  0xed,  0x00,  0x02,  0x04,  0x8b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,  0x01c4
	},
	{
	164,   5820,  0x0a,  0x01,  0x01,  0x02,  0x46,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,  0x01c3
	},
	{
	165,   5825,  0xed,  0x00,  0x02,  0x04,  0x8d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x82,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,  0x01c3
	},
	{
	166,   5830,  0x0a,  0x01,  0x01,  0x02,  0x47,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x72,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,  0x01c2
	},
	{
	168,   5840,  0x0a,  0x01,  0x01,  0x02,  0x48,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x72,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,  0x01c2
	},
	{
	170,   5850,  0xe0,  0x00,  0x01,  0x02,  0x49,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x72,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,  0x01c1
	},
	{
	172,   5860,  0xde,  0x00,  0x01,  0x02,  0x4a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x72,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,  0x01c0
	},
	{
	174,   5870,  0xdb,  0x00,  0x01,  0x02,  0x4b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x91,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x71,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,  0x01bf
	},
	{
	176,   5880,  0xd8,  0x00,  0x01,  0x02,  0x4c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x91,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x71,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,  0x01bf
	},
	{
	178,   5890,  0xd6,  0x00,  0x01,  0x02,  0x4d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x88,  0x04,  0x00,  0x20,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x91,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x71,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,  0x01be
	},
	{
	180,   5900,  0xd3,  0x00,  0x01,  0x02,  0x4e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x87,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x91,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x71,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,  0x01bd
	},
	{
	182,   5910,  0xd6,  0x00,  0x01,  0x02,  0x4f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x87,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x91,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x71,  0x00,  0x0940,  0x093c,  0x0938,  0x01bb,  0x01bc,  0x01bc
	},
	{
	1,   2412,  0x00,  0x01,  0x03,  0x09,  0x6c,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x04,  0x04,  0x04,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x1f,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0b,  0x00,  0x1f,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0b,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x00,  0x01,  0x03,  0x09,  0x71,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x1f,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0a,  0x00,  0x1f,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0a,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x00,  0x01,  0x03,  0x09,  0x76,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x0e,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0a,  0x00,  0x0e,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0a,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x00,  0x01,  0x03,  0x09,  0x7b,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x0d,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x0a,  0x00,  0x0d,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x0a,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x00,  0x01,  0x03,  0x09,  0x80,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x0c,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x0a,  0x00,  0x0c,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x0a,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x00,  0x01,  0x03,  0x09,  0x85,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x0b,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x0a,  0x00,  0x0b,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x0a,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x00,  0x01,  0x03,  0x09,  0x8a,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x09,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x0a,  0x00,  0x09,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x0a,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x00,  0x01,  0x03,  0x09,  0x8f,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x08,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x09,  0x00,  0x08,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x09,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x00,  0x01,  0x03,  0x09,  0x94,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x07,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x09,  0x00,  0x07,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x09,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x00,  0x01,  0x03,  0x09,  0x99,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x06,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0d,  0x00,  0x09,  0x00,  0x06,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0d,  0x00,  0x09,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x00,  0x01,  0x03,  0x09,  0x9e,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x05,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0d,  0x00,  0x09,  0x00,  0x05,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0d,  0x00,  0x09,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x00,  0x01,  0x03,  0x09,  0xa3,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x04,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0d,  0x00,  0x08,  0x00,  0x04,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0d,  0x00,  0x08,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x00,  0x01,  0x03,  0x09,  0xa8,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x03,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0d,  0x00,  0x08,  0x00,  0x03,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0d,  0x00,  0x08,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0xff,  0x01,  0x03,  0x09,  0xb4,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x00,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0d,  0x00,  0x08,  0x00,  0x00,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0d,  0x00,  0x08,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,  0x0424
	}
};


/* channel info table for nphyrev6 radio 2056_rev6 (autogenerated by tune2056.tcl) */
static chan_info_nphy_radio205x_t chan_info_nphyrev6_2056v6[] = {
	{
	184,   4920,  0xff,  0x01,  0x01,  0x01,  0xec,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,  0x0216
	},
	{
	186,   4930,  0xff,  0x01,  0x01,  0x01,  0xed,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,  0x0215
	},
	{
	188,   4940,  0xff,  0x01,  0x01,  0x01,  0xee,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,  0x0214
	},
	{
	190,   4950,  0xff,  0x01,  0x01,  0x01,  0xef,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,  0x0213
	},
	{
	192,   4960,  0xff,  0x01,  0x01,  0x01,  0xf0,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,  0x0212
	},
	{
	194,   4970,  0xff,  0x01,  0x01,  0x01,  0xf1,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,  0x0211
	},
	{
	196,   4980,  0xff,  0x01,  0x01,  0x01,  0xf2,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,  0x020f
	},
	{
	198,   4990,  0xff,  0x01,  0x01,  0x01,  0xf3,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,  0x020e
	},
	{
	200,   5000,  0xff,  0x01,  0x01,  0x01,  0xf4,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,  0x020d
	},
	{
	202,   5010,  0xff,  0x01,  0x01,  0x01,  0xf5,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,  0x020c
	},
	{
	204,   5020,  0xf7,  0x01,  0x01,  0x01,  0xf6,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,  0x020b
	},
	{
	206,   5030,  0xf7,  0x01,  0x01,  0x01,  0xf7,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,  0x020a
	},
	{
	208,   5040,  0xef,  0x01,  0x01,  0x01,  0xf8,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,  0x0209
	},
	{
	210,   5050,  0xef,  0x01,  0x01,  0x01,  0xf9,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,  0x0208
	},
	{
	212,   5060,  0xe6,  0x01,  0x01,  0x01,  0xfa,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,  0x0207
	},
	{
	214,   5070,  0xe6,  0x01,  0x01,  0x01,  0xfb,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,  0x0206
	},
	{
	216,   5080,  0xde,  0x01,  0x01,  0x01,  0xfc,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,  0x0205
	},
	{
	218,   5090,  0xde,  0x01,  0x01,  0x01,  0xfd,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,  0x0204
	},
	{
	220,   5100,  0xd6,  0x01,  0x01,  0x01,  0xfe,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,  0x0203
	},
	{
	222,   5110,  0xd6,  0x01,  0x01,  0x01,  0xff,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,  0x0202
	},
	{
	224,   5120,  0xce,  0x01,  0x01,  0x02,  0x00,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,  0x0201
	},
	{
	226,   5130,  0xce,  0x01,  0x01,  0x02,  0x01,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,  0x0200
	},
	{
	228,   5140,  0xc6,  0x01,  0x01,  0x02,  0x02,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfb,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfb,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,  0x01ff
	},
	{
	32,   5160,  0xbe,  0x01,  0x01,  0x02,  0x04,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x07,  0x00,  0x77,
	0x00,  0x0e,  0x00,  0x6f,  0x00,  0xfa,  0x00,  0x07,  0x00,  0x77,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,  0x01fd
	},
	{
	34,   5170,  0xbe,  0x01,  0x01,  0x02,  0x05,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x07,  0x00,  0x77,
	0x00,  0x0e,  0x00,  0x6f,  0x00,  0xfa,  0x00,  0x07,  0x00,  0x77,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,  0x01fc
	},
	{
	36,   5180,  0xb6,  0x01,  0x01,  0x02,  0x06,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x06,  0x00,  0x77,
	0x00,  0x0e,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x06,  0x00,  0x77,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,  0x01fb
	},
	{
	38,   5190,  0xb6,  0x01,  0x01,  0x02,  0x07,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x06,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x06,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,  0x01fa
	},
	{
	40,   5200,  0xaf,  0x01,  0x01,  0x02,  0x08,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,  0x01f9
	},
	{
	42,   5210,  0xaf,  0x01,  0x01,  0x02,  0x09,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,  0x01f8
	},
	{
	44,   5220,  0xa7,  0x01,  0x01,  0x02,  0x0a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xfe,  0xd8,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xd8,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,  0x01f7
	},
	{
	46,   5230,  0xa7,  0x01,  0x01,  0x02,  0x0b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xee,  0xd8,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xd8,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,  0x01f6
	},
	{
	48,   5240,  0xa0,  0x01,  0x01,  0x02,  0x0c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xee,  0xc8,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xc8,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,  0x01f5
	},
	{
	50,   5250,  0xa0,  0x01,  0x01,  0x02,  0x0d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xed,  0xc7,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xc7,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,  0x01f4
	},
	{
	52,   5260,  0x98,  0x01,  0x01,  0x02,  0x0e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0e,  0x00,  0xed,  0xc7,  0x00,  0x04,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xc7,  0x00,  0x04,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,  0x01f3
	},
	{
	54,   5270,  0x98,  0x01,  0x01,  0x02,  0x0f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8e,  0x0e,  0x00,  0xed,  0xc7,  0x00,  0x04,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xc7,  0x00,  0x04,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,  0x01f2
	},
	{
	56,   5280,  0x91,  0x01,  0x01,  0x02,  0x10,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,  0x01f1
	},
	{
	58,   5290,  0x91,  0x01,  0x01,  0x02,  0x11,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,  0x01f0
	},
	{
	60,   5300,  0x8a,  0x01,  0x01,  0x02,  0x12,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,  0x01f0
	},
	{
	62,   5310,  0x8a,  0x01,  0x01,  0x02,  0x13,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,  0x01ef
	},
	{
	64,   5320,  0x83,  0x01,  0x01,  0x02,  0x14,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdb,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,  0x01ee
	},
	{
	66,   5330,  0x83,  0x01,  0x01,  0x02,  0x15,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xcb,  0xa6,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0b,  0x00,  0x6f,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,  0x01ed
	},
	{
	68,   5340,  0x7c,  0x01,  0x01,  0x02,  0x16,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xca,  0xa6,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0b,  0x00,  0x6f,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,  0x01ec
	},
	{
	70,   5350,  0x7c,  0x01,  0x01,  0x02,  0x17,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xca,  0xa6,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0b,  0x00,  0x6f,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,  0x01eb
	},
	{
	72,   5360,  0x75,  0x01,  0x01,  0x02,  0x18,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xc9,  0x95,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x95,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,  0x01ea
	},
	{
	74,   5370,  0x75,  0x01,  0x01,  0x02,  0x19,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xc9,  0x95,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x95,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,  0x01e9
	},
	{
	76,   5380,  0x6e,  0x01,  0x01,  0x02,  0x1a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x95,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x95,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,  0x01e8
	},
	{
	78,   5390,  0x6e,  0x01,  0x01,  0x02,  0x1b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x84,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,  0x01e7
	},
	{
	80,   5400,  0x67,  0x01,  0x01,  0x02,  0x1c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x84,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,  0x01e6
	},
	{
	82,   5410,  0x67,  0x01,  0x01,  0x02,  0x1d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb7,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,  0x01e5
	},
	{
	84,   5420,  0x61,  0x01,  0x01,  0x02,  0x1e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xa7,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,  0x01e5
	},
	{
	86,   5430,  0x61,  0x01,  0x01,  0x02,  0x1f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0b,  0x00,  0xa6,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,  0x01e4
	},
	{
	88,   5440,  0x5a,  0x01,  0x01,  0x02,  0x20,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0xa6,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,  0x01e3
	},
	{
	90,   5450,  0x5a,  0x01,  0x01,  0x02,  0x21,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x95,  0x84,  0x00,  0x01,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x01,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,  0x01e2
	},
	{
	92,   5460,  0x53,  0x01,  0x01,  0x02,  0x22,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x95,  0x84,  0x00,  0x01,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x01,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,  0x01e1
	},
	{
	94,   5470,  0x53,  0x01,  0x01,  0x02,  0x23,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x94,  0x73,  0x00,  0x01,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x01,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,  0x01e0
	},
	{
	96,   5480,  0x4d,  0x01,  0x01,  0x02,  0x24,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x84,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,  0x01df
	},
	{
	98,   5490,  0x4d,  0x01,  0x01,  0x02,  0x25,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x83,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,  0x01de
	},
	{
	100,   5500,  0x47,  0x01,  0x01,  0x02,  0x26,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x82,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,  0x01dd
	},
	{
	102,   5510,  0x47,  0x01,  0x01,  0x02,  0x27,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x82,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,  0x01dd
	},
	{
	104,   5520,  0x40,  0x01,  0x01,  0x02,  0x28,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x72,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,  0x01dc
	},
	{
	106,   5530,  0x40,  0x01,  0x01,  0x02,  0x29,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x09,  0x00,  0x72,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,  0x01db
	},
	{
	108,   5540,  0x3a,  0x01,  0x01,  0x02,  0x2a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x09,  0x00,  0x71,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,  0x01da
	},
	{
	110,   5550,  0x3a,  0x01,  0x01,  0x02,  0x2b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,  0x01d9
	},
	{
	112,   5560,  0x34,  0x01,  0x01,  0x02,  0x2c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,  0x01d8
	},
	{
	114,   5570,  0x34,  0x01,  0x01,  0x02,  0x2d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x62,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x62,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,  0x01d7
	},
	{
	116,   5580,  0x2e,  0x01,  0x01,  0x02,  0x2e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x08,  0x00,  0x60,  0x62,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x62,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,  0x01d7
	},
	{
	118,   5590,  0x2e,  0x01,  0x01,  0x02,  0x2f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x08,  0x00,  0x50,  0x61,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x61,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,  0x01d6
	},
	{
	120,   5600,  0x28,  0x01,  0x01,  0x02,  0x30,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x51,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x51,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,  0x01d5
	},
	{
	122,   5610,  0x28,  0x01,  0x01,  0x02,  0x31,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x51,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x51,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,  0x01d4
	},
	{
	124,   5620,  0x21,  0x01,  0x01,  0x02,  0x32,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x50,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x50,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,  0x01d3
	},
	{
	126,   5630,  0x21,  0x01,  0x01,  0x02,  0x33,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x50,  0x50,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x50,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,  0x01d2
	},
	{
	128,   5640,  0x1c,  0x01,  0x01,  0x02,  0x34,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x50,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x50,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,  0x01d2
	},
	{
	130,   5650,  0x1c,  0x01,  0x01,  0x02,  0x35,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x40,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x40,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,  0x01d1
	},
	{
	132,   5660,  0x16,  0x01,  0x01,  0x02,  0x36,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x40,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x40,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,  0x01d0
	},
	{
	134,   5670,  0x16,  0x01,  0x01,  0x02,  0x37,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,  0x01cf
	},
	{
	136,   5680,  0x10,  0x01,  0x01,  0x02,  0x38,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,  0x01ce
	},
	{
	138,   5690,  0x10,  0x01,  0x01,  0x02,  0x39,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,  0x01ce
	},
	{
	140,   5700,  0x0a,  0x01,  0x01,  0x02,  0x3a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,  0x01cd
	},
	{
	142,   5710,  0x0a,  0x01,  0x01,  0x02,  0x3b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,  0x01cc
	},
	{
	144,   5720,  0x0a,  0x01,  0x01,  0x02,  0x3c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,  0x01cb
	},
	{
	145,   5725,  0x03,  0x01,  0x02,  0x04,  0x79,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,  0x01cb
	},
	{
	146,   5730,  0x0a,  0x01,  0x01,  0x02,  0x3d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,  0x01ca
	},
	{
	147,   5735,  0x03,  0x01,  0x02,  0x04,  0x7b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6d,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6d,  0x00,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,  0x01ca
	},
	{
	148,   5740,  0x0a,  0x01,  0x01,  0x02,  0x3e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6d,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6d,  0x00,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,  0x01c9
	},
	{
	149,   5745,  0xfe,  0x00,  0x02,  0x04,  0x7d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6d,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6d,  0x00,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,  0x01c9
	},
	{
	150,   5750,  0x0a,  0x01,  0x01,  0x02,  0x3f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x20,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6d,  0x00,  0x20,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6d,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,  0x01c9
	},
	{
	151,   5755,  0xfe,  0x00,  0x02,  0x04,  0x7f,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x10,  0x20,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6c,  0x00,  0x20,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6c,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,  0x01c8
	},
	{
	152,   5760,  0x0a,  0x01,  0x01,  0x02,  0x40,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x05,  0x00,  0x10,  0x20,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6c,  0x00,  0x20,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6c,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,  0x01c8
	},
	{
	153,   5765,  0xf8,  0x00,  0x02,  0x04,  0x81,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x05,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6c,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6c,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,  0x01c8
	},
	{
	154,   5770,  0x0a,  0x01,  0x01,  0x02,  0x41,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,  0x01c7
	},
	{
	155,   5775,  0xf8,  0x00,  0x02,  0x04,  0x83,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,  0x01c7
	},
	{
	156,   5780,  0x0a,  0x01,  0x01,  0x02,  0x42,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,  0x01c6
	},
	{
	157,   5785,  0xf2,  0x00,  0x02,  0x04,  0x85,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,  0x01c6
	},
	{
	158,   5790,  0x0a,  0x01,  0x01,  0x02,  0x43,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,  0x01c6
	},
	{
	159,   5795,  0xf2,  0x00,  0x02,  0x04,  0x87,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,  0x01c5
	},
	{
	160,   5800,  0x0a,  0x01,  0x01,  0x02,  0x44,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,  0x01c5
	},
	{
	161,   5805,  0xed,  0x00,  0x02,  0x04,  0x89,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,  0x01c4
	},
	{
	162,   5810,  0x0a,  0x01,  0x01,  0x02,  0x45,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,  0x01c4
	},
	{
	163,   5815,  0xed,  0x00,  0x02,  0x04,  0x8b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,  0x01c4
	},
	{
	164,   5820,  0x0a,  0x01,  0x01,  0x02,  0x46,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,  0x01c3
	},
	{
	165,   5825,  0xed,  0x00,  0x02,  0x04,  0x8d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x69,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,  0x01c3
	},
	{
	166,   5830,  0x0a,  0x01,  0x01,  0x02,  0x47,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x69,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,  0x01c2
	},
	{
	168,   5840,  0x0a,  0x01,  0x01,  0x02,  0x48,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x69,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,  0x01c2
	},
	{
	170,   5850,  0xe0,  0x00,  0x01,  0x02,  0x49,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x69,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,  0x01c1
	},
	{
	172,   5860,  0xde,  0x00,  0x01,  0x02,  0x4a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x69,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,  0x01c0
	},
	{
	174,   5870,  0xdb,  0x00,  0x01,  0x02,  0x4b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,  0x01bf
	},
	{
	176,   5880,  0xd8,  0x00,  0x01,  0x02,  0x4c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,  0x01bf
	},
	{
	178,   5890,  0xd6,  0x00,  0x01,  0x02,  0x4d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,  0x01be
	},
	{
	180,   5900,  0xd3,  0x00,  0x01,  0x02,  0x4e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,  0x01bd
	},
	{
	182,   5910,  0xd6,  0x00,  0x01,  0x02,  0x4f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0940,  0x093c,  0x0938,  0x01bb,  0x01bc,  0x01bc
	},
	{
	1,   2412,  0x00,  0x01,  0x03,  0x09,  0x6c,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x04,  0x04,  0x04,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x78,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0b,  0x00,  0x0a,  0x00,  0x78,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0b,  0x00,  0x0a,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x00,  0x01,  0x03,  0x09,  0x71,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x78,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0b,  0x00,  0x0a,  0x00,  0x78,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0b,  0x00,  0x0a,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x00,  0x01,  0x03,  0x09,  0x76,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x67,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0b,  0x00,  0x0a,  0x00,  0x67,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0b,  0x00,  0x0a,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x00,  0x01,  0x03,  0x09,  0x7b,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x57,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x57,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x00,  0x01,  0x03,  0x09,  0x80,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x56,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x56,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x00,  0x01,  0x03,  0x09,  0x85,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x46,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x46,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x00,  0x01,  0x03,  0x09,  0x8a,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x45,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x45,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x00,  0x01,  0x03,  0x09,  0x8f,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x34,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x09,  0x00,  0x34,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x09,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x00,  0x01,  0x03,  0x09,  0x94,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x23,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x09,  0x00,  0x23,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x09,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x00,  0x01,  0x03,  0x09,  0x99,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x12,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x09,  0x00,  0x12,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x09,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x00,  0x01,  0x03,  0x09,  0x9e,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x02,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x02,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x00,  0x01,  0x03,  0x09,  0xa3,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x01,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x01,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x00,  0x01,  0x03,  0x09,  0xa8,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x01,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x01,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0xff,  0x01,  0x03,  0x09,  0xb4,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x20,  0x00,  0x00,  0x00,  0x00,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x00,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,  0x0424
	}
};

/* channel info table for nphyrev5 and 6 radio 2056_rev7 (autogenerated by tune2056.tcl) */
static chan_info_nphy_radio205x_t chan_info_nphyrev5n6_2056v7[] = {
	{
	184,   4920,  0xff,  0x01,  0x01,  0x01,  0xec,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0b,  0x00,  0x70,
	0x00,  0x0f,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0b,  0x00,  0x70,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,  0x0216
	},
	{
	186,   4930,  0xff,  0x01,  0x01,  0x01,  0xed,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0b,  0x00,  0x70,
	0x00,  0x0e,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0b,  0x00,  0x70,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,  0x0215
	},
	{
	188,   4940,  0xff,  0x01,  0x01,  0x01,  0xee,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0b,  0x00,  0x70,
	0x00,  0x0e,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0b,  0x00,  0x70,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,  0x0214
	},
	{
	190,   4950,  0xff,  0x01,  0x01,  0x01,  0xef,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0b,  0x00,  0x70,
	0x00,  0x0e,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0b,  0x00,  0x70,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,  0x0213
	},
	{
	192,   4960,  0xff,  0x01,  0x01,  0x01,  0xf0,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0e,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,  0x0212
	},
	{
	194,   4970,  0xff,  0x01,  0x01,  0x01,  0xf1,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,  0x0211
	},
	{
	196,   4980,  0xff,  0x01,  0x01,  0x01,  0xf2,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,  0x020f
	},
	{
	198,   4990,  0xff,  0x01,  0x01,  0x01,  0xf3,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,  0x020e
	},
	{
	200,   5000,  0xff,  0x01,  0x01,  0x01,  0xf4,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,  0x020d
	},
	{
	202,   5010,  0xff,  0x01,  0x01,  0x01,  0xf5,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x0a,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x0a,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,  0x020c
	},
	{
	204,   5020,  0xf7,  0x01,  0x01,  0x01,  0xf6,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x09,  0x00,  0x70,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x09,  0x00,  0x70,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,  0x020b
	},
	{
	206,   5030,  0xf7,  0x01,  0x01,  0x01,  0xf7,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xff,  0x00,  0x09,  0x00,  0x70,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0xff,  0x00,  0x09,  0x00,  0x70,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,  0x020a
	},
	{
	208,   5040,  0xef,  0x01,  0x01,  0x01,  0xf8,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x70,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x70,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,  0x0209
	},
	{
	210,   5050,  0xef,  0x01,  0x01,  0x01,  0xf9,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x70,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x70,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,  0x0208
	},
	{
	212,   5060,  0xe6,  0x01,  0x01,  0x01,  0xfa,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x09,  0x00,  0x70,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0xfd,  0x00,  0x09,  0x00,  0x70,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,  0x0207
	},
	{
	214,   5070,  0xe6,  0x01,  0x01,  0x01,  0xfb,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfd,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,  0x0206
	},
	{
	216,   5080,  0xde,  0x01,  0x01,  0x01,  0xfc,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,  0x0205
	},
	{
	218,   5090,  0xde,  0x01,  0x01,  0x01,  0xfd,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,  0x0204
	},
	{
	220,   5100,  0xd6,  0x01,  0x01,  0x01,  0xfe,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,  0x0203
	},
	{
	222,   5110,  0xd6,  0x01,  0x01,  0x01,  0xff,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,  0x0202
	},
	{
	224,   5120,  0xce,  0x01,  0x01,  0x02,  0x00,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0b,  0x00,  0x9f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,  0x0201
	},
	{
	226,   5130,  0xce,  0x01,  0x01,  0x02,  0x01,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfb,  0x00,  0x08,  0x00,  0x70,
	0x00,  0x0a,  0x00,  0x9f,  0x00,  0xfb,  0x00,  0x08,  0x00,  0x70,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,  0x0200
	},
	{
	228,   5140,  0xc6,  0x01,  0x01,  0x02,  0x02,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfb,  0x00,  0x07,  0x00,  0x70,
	0x00,  0x0a,  0x00,  0x9f,  0x00,  0xfb,  0x00,  0x07,  0x00,  0x70,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,  0x01ff
	},
	{
	32,   5160,  0xbe,  0x01,  0x01,  0x02,  0x04,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfb,  0x00,  0x07,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfb,  0x00,  0x07,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,  0x01fd
	},
	{
	34,   5170,  0xbe,  0x01,  0x01,  0x02,  0x05,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfb,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfb,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,  0x01fc
	},
	{
	36,   5180,  0xb6,  0x01,  0x01,  0x02,  0x06,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfa,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,  0x01fb
	},
	{
	38,   5190,  0xb6,  0x01,  0x01,  0x02,  0x07,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfa,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,  0x01fa
	},
	{
	40,   5200,  0xaf,  0x01,  0x01,  0x02,  0x08,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfa,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,  0x01f9
	},
	{
	42,   5210,  0xaf,  0x01,  0x01,  0x02,  0x09,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfa,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,  0x01f8
	},
	{
	44,   5220,  0xa7,  0x01,  0x01,  0x02,  0x0a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xfe,  0xfa,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x09,  0x00,  0x9e,  0x00,  0xfa,  0x00,  0x06,  0x00,  0x70,  0x00,  0x09,
	0x00,  0x6e,  0x00,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,  0x01f7
	},
	{
	46,   5230,  0xa7,  0x01,  0x01,  0x02,  0x0b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xee,  0xea,  0x00,  0x06,  0x00,  0x70,
	0x00,  0x08,  0x00,  0x9e,  0x00,  0xea,  0x00,  0x06,  0x00,  0x70,  0x00,  0x08,
	0x00,  0x6e,  0x00,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,  0x01f6
	},
	{
	48,   5240,  0xa0,  0x01,  0x01,  0x02,  0x0c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xee,  0xe9,  0x00,  0x05,  0x00,  0x70,
	0x00,  0x08,  0x00,  0x9d,  0x00,  0xe9,  0x00,  0x05,  0x00,  0x70,  0x00,  0x08,
	0x00,  0x6d,  0x00,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,  0x01f5
	},
	{
	50,   5250,  0xa0,  0x01,  0x01,  0x02,  0x0d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xed,  0xe9,  0x00,  0x05,  0x00,  0x70,
	0x00,  0x08,  0x00,  0x9d,  0x00,  0xe9,  0x00,  0x05,  0x00,  0x70,  0x00,  0x08,
	0x00,  0x6d,  0x00,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,  0x01f4
	},
	{
	52,   5260,  0x98,  0x01,  0x01,  0x02,  0x0e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0e,  0x00,  0xed,  0xd9,  0x00,  0x05,  0x00,  0x70,
	0x00,  0x08,  0x00,  0x9d,  0x00,  0xd9,  0x00,  0x05,  0x00,  0x70,  0x00,  0x08,
	0x00,  0x6d,  0x00,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,  0x01f3
	},
	{
	54,   5270,  0x98,  0x01,  0x01,  0x02,  0x0f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8e,  0x0e,  0x00,  0xed,  0xd8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xd8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,  0x01f2
	},
	{
	56,   5280,  0x91,  0x01,  0x01,  0x02,  0x10,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xc8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xc8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,  0x01f1
	},
	{
	58,   5290,  0x91,  0x01,  0x01,  0x02,  0x11,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xc8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xc8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,  0x01f0
	},
	{
	60,   5300,  0x8a,  0x01,  0x01,  0x02,  0x12,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xc8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xc8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,  0x01f0
	},
	{
	62,   5310,  0x8a,  0x01,  0x01,  0x02,  0x13,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xc8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xc8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,  0x01ef
	},
	{
	64,   5320,  0x83,  0x01,  0x01,  0x02,  0x14,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdb,  0xb8,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9c,  0x00,  0xb8,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6c,  0x00,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,  0x01ee
	},
	{
	66,   5330,  0x83,  0x01,  0x01,  0x02,  0x15,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xcb,  0xb7,  0x00,  0x04,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9b,  0x00,  0xb7,  0x00,  0x04,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6b,  0x00,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,  0x01ed
	},
	{
	68,   5340,  0x7c,  0x01,  0x01,  0x02,  0x16,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xca,  0xb7,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x07,  0x00,  0x9b,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x70,  0x00,  0x07,
	0x00,  0x6b,  0x00,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,  0x01ec
	},
	{
	70,   5350,  0x7c,  0x01,  0x01,  0x02,  0x17,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xca,  0xa7,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9b,  0x00,  0xa7,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x6b,  0x00,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,  0x01eb
	},
	{
	72,   5360,  0x75,  0x01,  0x01,  0x02,  0x18,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xc9,  0xa6,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9b,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x6b,  0x00,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,  0x01ea
	},
	{
	74,   5370,  0x75,  0x01,  0x01,  0x02,  0x19,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xc9,  0xa6,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9b,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x7b,  0x00,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,  0x01e9
	},
	{
	76,   5380,  0x6e,  0x01,  0x01,  0x02,  0x1a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x96,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9a,  0x00,  0x96,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x7a,  0x00,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,  0x01e8
	},
	{
	78,   5390,  0x6e,  0x01,  0x01,  0x02,  0x1b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x95,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9a,  0x00,  0x95,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x7a,  0x00,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,  0x01e7
	},
	{
	80,   5400,  0x67,  0x01,  0x01,  0x02,  0x1c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x95,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x06,  0x00,  0x9a,  0x00,  0x95,  0x00,  0x03,  0x00,  0x70,  0x00,  0x06,
	0x00,  0x7a,  0x00,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,  0x01e6
	},
	{
	82,   5410,  0x67,  0x01,  0x01,  0x02,  0x1d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb7,  0x95,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x05,  0x00,  0x9a,  0x00,  0x95,  0x00,  0x03,  0x00,  0x70,  0x00,  0x05,
	0x00,  0x7a,  0x00,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,  0x01e5
	},
	{
	84,   5420,  0x61,  0x01,  0x01,  0x02,  0x1e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xa7,  0x95,  0x00,  0x03,  0x00,  0x70,
	0x00,  0x05,  0x00,  0x9a,  0x00,  0x95,  0x00,  0x03,  0x00,  0x70,  0x00,  0x05,
	0x00,  0x7a,  0x00,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,  0x01e5
	},
	{
	86,   5430,  0x61,  0x01,  0x01,  0x02,  0x1f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0b,  0x00,  0xa6,  0x85,  0x00,  0x02,  0x00,  0x70,
	0x00,  0x05,  0x00,  0x99,  0x00,  0x85,  0x00,  0x02,  0x00,  0x70,  0x00,  0x05,
	0x00,  0x79,  0x00,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,  0x01e4
	},
	{
	88,   5440,  0x5a,  0x01,  0x01,  0x02,  0x20,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0xa6,  0x84,  0x00,  0x02,  0x00,  0x70,
	0x00,  0x05,  0x00,  0x99,  0x00,  0x84,  0x00,  0x02,  0x00,  0x70,  0x00,  0x05,
	0x00,  0x79,  0x00,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,  0x01e3
	},
	{
	90,   5450,  0x5a,  0x01,  0x01,  0x02,  0x21,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x95,  0x84,  0x00,  0x02,  0x00,  0x70,
	0x00,  0x05,  0x00,  0x99,  0x00,  0x84,  0x00,  0x02,  0x00,  0x70,  0x00,  0x05,
	0x00,  0x79,  0x00,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,  0x01e2
	},
	{
	92,   5460,  0x53,  0x01,  0x01,  0x02,  0x22,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x95,  0x84,  0x00,  0x02,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x99,  0x00,  0x84,  0x00,  0x02,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x79,  0x00,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,  0x01e1
	},
	{
	94,   5470,  0x53,  0x01,  0x01,  0x02,  0x23,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x94,  0x74,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x99,  0x00,  0x74,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x79,  0x00,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,  0x01e0
	},
	{
	96,   5480,  0x4d,  0x01,  0x01,  0x02,  0x24,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x84,  0x73,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x98,  0x00,  0x73,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x78,  0x00,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,  0x01df
	},
	{
	98,   5490,  0x4d,  0x01,  0x01,  0x02,  0x25,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x83,  0x73,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x98,  0x00,  0x73,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x78,  0x00,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,  0x01de
	},
	{
	100,   5500,  0x47,  0x01,  0x01,  0x02,  0x26,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x82,  0x73,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x98,  0x00,  0x73,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x78,  0x00,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,  0x01dd
	},
	{
	102,   5510,  0x47,  0x01,  0x01,  0x02,  0x27,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x82,  0x73,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x98,  0x00,  0x73,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x78,  0x00,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,  0x01dd
	},
	{
	104,   5520,  0x40,  0x01,  0x01,  0x02,  0x28,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x72,  0x73,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x04,  0x00,  0x98,  0x00,  0x73,  0x00,  0x01,  0x00,  0x70,  0x00,  0x04,
	0x00,  0x78,  0x00,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,  0x01dc
	},
	{
	106,   5530,  0x40,  0x01,  0x01,  0x02,  0x29,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x09,  0x00,  0x72,  0x63,  0x00,  0x01,  0x00,  0x70,
	0x00,  0x03,  0x00,  0x98,  0x00,  0x63,  0x00,  0x01,  0x00,  0x70,  0x00,  0x03,
	0x00,  0x78,  0x00,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,  0x01db
	},
	{
	108,   5540,  0x3a,  0x01,  0x01,  0x02,  0x2a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x09,  0x00,  0x71,  0x62,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x03,  0x00,  0x97,  0x00,  0x62,  0x00,  0x00,  0x00,  0x70,  0x00,  0x03,
	0x00,  0x77,  0x00,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,  0x01da
	},
	{
	110,   5550,  0x3a,  0x01,  0x01,  0x02,  0x2b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x62,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x03,  0x00,  0x97,  0x00,  0x62,  0x00,  0x00,  0x00,  0x70,  0x00,  0x03,
	0x00,  0x77,  0x00,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,  0x01d9
	},
	{
	112,   5560,  0x34,  0x01,  0x01,  0x02,  0x2c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x62,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x03,  0x00,  0x97,  0x00,  0x62,  0x00,  0x00,  0x00,  0x70,  0x00,  0x03,
	0x00,  0x77,  0x00,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,  0x01d8
	},
	{
	114,   5570,  0x34,  0x01,  0x01,  0x02,  0x2d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x52,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x52,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x76,  0x00,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,  0x01d7
	},
	{
	116,   5580,  0x2e,  0x01,  0x01,  0x02,  0x2e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x08,  0x00,  0x60,  0x52,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x52,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x86,  0x00,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,  0x01d7
	},
	{
	118,   5590,  0x2e,  0x01,  0x01,  0x02,  0x2f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x08,  0x00,  0x50,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x86,  0x00,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,  0x01d6
	},
	{
	120,   5600,  0x28,  0x01,  0x01,  0x02,  0x30,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x86,  0x00,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,  0x01d5
	},
	{
	122,   5610,  0x28,  0x01,  0x01,  0x02,  0x31,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x86,  0x00,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,  0x01d4
	},
	{
	124,   5620,  0x21,  0x01,  0x01,  0x02,  0x32,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x86,  0x00,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,  0x01d3
	},
	{
	126,   5630,  0x21,  0x01,  0x01,  0x02,  0x33,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x50,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x96,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x86,  0x00,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,  0x01d2
	},
	{
	128,   5640,  0x1c,  0x01,  0x01,  0x02,  0x34,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x51,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x02,  0x00,  0x95,  0x00,  0x51,  0x00,  0x00,  0x00,  0x70,  0x00,  0x02,
	0x00,  0x85,  0x00,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,  0x01d2
	},
	{
	130,   5650,  0x1c,  0x01,  0x01,  0x02,  0x35,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x50,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x95,  0x00,  0x50,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x85,  0x00,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,  0x01d1
	},
	{
	132,   5660,  0x16,  0x01,  0x01,  0x02,  0x36,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x50,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x95,  0x00,  0x50,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x85,  0x00,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,  0x01d0
	},
	{
	134,   5670,  0x16,  0x01,  0x01,  0x02,  0x37,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x84,  0x00,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,  0x01cf
	},
	{
	136,   5680,  0x10,  0x01,  0x01,  0x02,  0x38,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x84,  0x00,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,  0x01ce
	},
	{
	138,   5690,  0x10,  0x01,  0x01,  0x02,  0x39,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x94,  0x00,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,  0x01ce
	},
	{
	140,   5700,  0x0a,  0x01,  0x01,  0x02,  0x3a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x94,  0x00,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,  0x01cd
	},
	{
	142,   5710,  0x0a,  0x01,  0x01,  0x02,  0x3b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x94,  0x00,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,  0x01cc
	},
	{
	144,   5720,  0x0a,  0x01,  0x01,  0x02,  0x3c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x94,  0x00,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,  0x01cb
	},
	{
	145,   5725,  0x03,  0x01,  0x02,  0x04,  0x79,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x40,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x40,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x94,  0x00,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,  0x01cb
	},
	{
	146,   5730,  0x0a,  0x01,  0x01,  0x02,  0x3d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x01,  0x00,  0x94,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x01,
	0x00,  0x94,  0x00,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,  0x01ca
	},
	{
	147,   5735,  0x03,  0x01,  0x02,  0x04,  0x7b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x93,  0x00,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,  0x01ca
	},
	{
	148,   5740,  0x0a,  0x01,  0x01,  0x02,  0x3e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x93,  0x00,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,  0x01c9
	},
	{
	149,   5745,  0xfe,  0x00,  0x02,  0x04,  0x7d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x93,  0x00,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,  0x01c9
	},
	{
	150,   5750,  0x0a,  0x01,  0x01,  0x02,  0x3f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x93,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,  0x01c9
	},
	{
	151,   5755,  0xfe,  0x00,  0x02,  0x04,  0x7f,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x10,  0x30,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x30,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x93,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,  0x01c8
	},
	{
	152,   5760,  0x0a,  0x01,  0x01,  0x02,  0x40,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x05,  0x00,  0x10,  0x20,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x93,  0x00,  0x20,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x93,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,  0x01c8
	},
	{
	153,   5765,  0xf8,  0x00,  0x02,  0x04,  0x81,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x05,  0x00,  0x10,  0x20,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x20,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,  0x01c8
	},
	{
	154,   5770,  0x0a,  0x01,  0x01,  0x02,  0x41,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x20,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x20,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,  0x01c7
	},
	{
	155,   5775,  0xf8,  0x00,  0x02,  0x04,  0x83,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x20,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x20,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,  0x01c7
	},
	{
	156,   5780,  0x0a,  0x01,  0x01,  0x02,  0x42,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,  0x01c6
	},
	{
	157,   5785,  0xf2,  0x00,  0x02,  0x04,  0x85,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,  0x01c6
	},
	{
	158,   5790,  0x0a,  0x01,  0x01,  0x02,  0x43,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,  0x01c6
	},
	{
	159,   5795,  0xf2,  0x00,  0x02,  0x04,  0x87,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,  0x01c5
	},
	{
	160,   5800,  0x0a,  0x01,  0x01,  0x02,  0x44,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,  0x01c5
	},
	{
	161,   5805,  0xed,  0x00,  0x02,  0x04,  0x89,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,  0x01c4
	},
	{
	162,   5810,  0x0a,  0x01,  0x01,  0x02,  0x45,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,  0x01c4
	},
	{
	163,   5815,  0xed,  0x00,  0x02,  0x04,  0x8b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,  0x01c4
	},
	{
	164,   5820,  0x0a,  0x01,  0x01,  0x02,  0x46,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,  0x01c3
	},
	{
	165,   5825,  0xed,  0x00,  0x02,  0x04,  0x8d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,  0x01c3
	},
	{
	166,   5830,  0x0a,  0x01,  0x01,  0x02,  0x47,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,  0x01c2
	},
	{
	168,   5840,  0x0a,  0x01,  0x01,  0x02,  0x48,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x10,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,  0x01c2
	},
	{
	170,   5850,  0xe0,  0x00,  0x01,  0x02,  0x49,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,  0x01c1
	},
	{
	172,   5860,  0xde,  0x00,  0x01,  0x02,  0x4a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x92,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x92,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,  0x01c0
	},
	{
	174,   5870,  0xdb,  0x00,  0x01,  0x02,  0x4b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x91,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x91,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,  0x01bf
	},
	{
	176,   5880,  0xd8,  0x00,  0x01,  0x02,  0x4c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x91,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x91,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,  0x01bf
	},
	{
	178,   5890,  0xd6,  0x00,  0x01,  0x02,  0x4d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x91,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x91,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,  0x01be
	},
	{
	180,   5900,  0xd3,  0x00,  0x01,  0x02,  0x4e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x91,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x91,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,  0x01bd
	},
	{
	182,   5910,  0xd6,  0x00,  0x01,  0x02,  0x4f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,
	0x00,  0x00,  0x00,  0x91,  0x00,  0x00,  0x00,  0x00,  0x00,  0x70,  0x00,  0x00,
	0x00,  0x91,  0x00,  0x0940,  0x093c,  0x0938,  0x01bb,  0x01bc,  0x01bc
	},
	{
	1,   2412,  0x00,  0x01,  0x03,  0x09,  0x6c,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x04,  0x04,  0x04,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x89,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0b,  0x00,  0x89,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0b,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x00,  0x01,  0x03,  0x09,  0x71,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x89,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0a,  0x00,  0x89,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0a,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x00,  0x01,  0x03,  0x09,  0x76,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x89,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0f,  0x00,  0x0a,  0x00,  0x89,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0f,  0x00,  0x0a,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x00,  0x01,  0x03,  0x09,  0x7b,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x78,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x0a,  0x00,  0x78,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x0a,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x00,  0x01,  0x03,  0x09,  0x80,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x0a,  0x00,  0x77,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x0a,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x00,  0x01,  0x03,  0x09,  0x85,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x76,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x0a,  0x00,  0x76,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x0a,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x00,  0x01,  0x03,  0x09,  0x8a,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x66,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x0a,  0x00,  0x66,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x0a,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x00,  0x01,  0x03,  0x09,  0x8f,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x55,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x09,  0x00,  0x55,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x09,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x00,  0x01,  0x03,  0x09,  0x94,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x45,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0e,  0x00,  0x09,  0x00,  0x45,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0e,  0x00,  0x09,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x00,  0x01,  0x03,  0x09,  0x99,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x34,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0d,  0x00,  0x09,  0x00,  0x34,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0d,  0x00,  0x09,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x00,  0x01,  0x03,  0x09,  0x9e,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x33,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0d,  0x00,  0x09,  0x00,  0x33,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0d,  0x00,  0x09,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x00,  0x01,  0x03,  0x09,  0xa3,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x22,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0d,  0x00,  0x08,  0x00,  0x22,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0d,  0x00,  0x08,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x00,  0x01,  0x03,  0x09,  0xa8,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x11,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0d,  0x00,  0x08,  0x00,  0x11,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0d,  0x00,  0x08,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0xff,  0x01,  0x03,  0x09,  0xb4,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x20,  0x00,  0x00,  0x00,  0x00,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0d,  0x00,  0x08,  0x00,  0x00,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0d,  0x00,  0x08,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,  0x0424
	}
};

/* channel info table for nphyrev6 radio 2056_rev8 (autogenerated by tune2056.tcl) */
static chan_info_nphy_radio205x_t chan_info_nphyrev6_2056v8[] = {
	{
	184,   4920,  0xff,  0x01,  0x01,  0x01,  0xec,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,  0x0216
	},
	{
	186,   4930,  0xff,  0x01,  0x01,  0x01,  0xed,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,  0x0215
	},
	{
	188,   4940,  0xff,  0x01,  0x01,  0x01,  0xee,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,  0x0214
	},
	{
	190,   4950,  0xff,  0x01,  0x01,  0x01,  0xef,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,  0x0213
	},
	{
	192,   4960,  0xff,  0x01,  0x01,  0x01,  0xf0,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,  0x0212
	},
	{
	194,   4970,  0xff,  0x01,  0x01,  0x01,  0xf1,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,  0x0211
	},
	{
	196,   4980,  0xff,  0x01,  0x01,  0x01,  0xf2,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,  0x020f
	},
	{
	198,   4990,  0xff,  0x01,  0x01,  0x01,  0xf3,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,  0x020e
	},
	{
	200,   5000,  0xff,  0x01,  0x01,  0x01,  0xf4,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,  0x020d
	},
	{
	202,   5010,  0xff,  0x01,  0x01,  0x01,  0xf5,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,  0x020c
	},
	{
	204,   5020,  0xf7,  0x01,  0x01,  0x01,  0xf6,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,  0x020b
	},
	{
	206,   5030,  0xf7,  0x01,  0x01,  0x01,  0xf7,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,  0x020a
	},
	{
	208,   5040,  0xef,  0x01,  0x01,  0x01,  0xf8,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,  0x0209
	},
	{
	210,   5050,  0xef,  0x01,  0x01,  0x01,  0xf9,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,  0x0208
	},
	{
	212,   5060,  0xe6,  0x01,  0x01,  0x01,  0xfa,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,  0x0207
	},
	{
	214,   5070,  0xe6,  0x01,  0x01,  0x01,  0xfb,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,  0x0206
	},
	{
	216,   5080,  0xde,  0x01,  0x01,  0x01,  0xfc,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,  0x0205
	},
	{
	218,   5090,  0xde,  0x01,  0x01,  0x01,  0xfd,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,  0x0204
	},
	{
	220,   5100,  0xd6,  0x01,  0x01,  0x01,  0xfe,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,  0x0203
	},
	{
	222,   5110,  0xd6,  0x01,  0x01,  0x01,  0xff,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,  0x0202
	},
	{
	224,   5120,  0xce,  0x01,  0x01,  0x02,  0x00,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,  0x0201
	},
	{
	226,   5130,  0xce,  0x01,  0x01,  0x02,  0x01,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,  0x0200
	},
	{
	228,   5140,  0xc6,  0x01,  0x01,  0x02,  0x02,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfb,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfb,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,  0x01ff
	},
	{
	32,   5160,  0xbe,  0x01,  0x01,  0x02,  0x04,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x07,  0x00,  0x77,
	0x00,  0x0e,  0x00,  0x6f,  0x00,  0xfa,  0x00,  0x07,  0x00,  0x77,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,  0x01fd
	},
	{
	34,   5170,  0xbe,  0x01,  0x01,  0x02,  0x05,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x07,  0x00,  0x77,
	0x00,  0x0e,  0x00,  0x6f,  0x00,  0xfa,  0x00,  0x07,  0x00,  0x77,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,  0x01fc
	},
	{
	36,   5180,  0xb6,  0x01,  0x01,  0x02,  0x06,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x06,  0x00,  0x77,
	0x00,  0x0e,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x06,  0x00,  0x77,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,  0x01fb
	},
	{
	38,   5190,  0xb6,  0x01,  0x01,  0x02,  0x07,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x06,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x06,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,  0x01fa
	},
	{
	40,   5200,  0xaf,  0x01,  0x01,  0x02,  0x08,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,  0x01f9
	},
	{
	42,   5210,  0xaf,  0x01,  0x01,  0x02,  0x09,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,  0x01f8
	},
	{
	44,   5220,  0xa7,  0x01,  0x01,  0x02,  0x0a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xfe,  0xd8,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xd8,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,  0x01f7
	},
	{
	46,   5230,  0xa7,  0x01,  0x01,  0x02,  0x0b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xee,  0xd8,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xd8,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,  0x01f6
	},
	{
	48,   5240,  0xa0,  0x01,  0x01,  0x02,  0x0c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xee,  0xc8,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xc8,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,  0x01f5
	},
	{
	50,   5250,  0xa0,  0x01,  0x01,  0x02,  0x0d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xed,  0xc7,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xc7,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,  0x01f4
	},
	{
	52,   5260,  0x98,  0x01,  0x01,  0x02,  0x0e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0e,  0x00,  0xed,  0xc7,  0x00,  0x04,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xc7,  0x00,  0x04,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,  0x01f3
	},
	{
	54,   5270,  0x98,  0x01,  0x01,  0x02,  0x0f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8e,  0x0e,  0x00,  0xed,  0xc7,  0x00,  0x04,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xc7,  0x00,  0x04,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,  0x01f2
	},
	{
	56,   5280,  0x91,  0x01,  0x01,  0x02,  0x10,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,  0x01f1
	},
	{
	58,   5290,  0x91,  0x01,  0x01,  0x02,  0x11,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,  0x01f0
	},
	{
	60,   5300,  0x8a,  0x01,  0x01,  0x02,  0x12,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,  0x01f0
	},
	{
	62,   5310,  0x8a,  0x01,  0x01,  0x02,  0x13,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,  0x01ef
	},
	{
	64,   5320,  0x83,  0x01,  0x01,  0x02,  0x14,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdb,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,  0x01ee
	},
	{
	66,   5330,  0x83,  0x01,  0x01,  0x02,  0x15,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xcb,  0xa6,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0b,  0x00,  0x6f,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,  0x01ed
	},
	{
	68,   5340,  0x7c,  0x01,  0x01,  0x02,  0x16,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xca,  0xa6,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0b,  0x00,  0x6f,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,  0x01ec
	},
	{
	70,   5350,  0x7c,  0x01,  0x01,  0x02,  0x17,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xca,  0xa6,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0b,  0x00,  0x6f,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,  0x01eb
	},
	{
	72,   5360,  0x75,  0x01,  0x01,  0x02,  0x18,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xc9,  0x95,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x95,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,  0x01ea
	},
	{
	74,   5370,  0x75,  0x01,  0x01,  0x02,  0x19,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xc9,  0x95,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x95,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,  0x01e9
	},
	{
	76,   5380,  0x6e,  0x01,  0x01,  0x02,  0x1a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x95,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x95,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,  0x01e8
	},
	{
	78,   5390,  0x6e,  0x01,  0x01,  0x02,  0x1b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x84,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,  0x01e7
	},
	{
	80,   5400,  0x67,  0x01,  0x01,  0x02,  0x1c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x84,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,  0x01e6
	},
	{
	82,   5410,  0x67,  0x01,  0x01,  0x02,  0x1d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb7,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,  0x01e5
	},
	{
	84,   5420,  0x61,  0x01,  0x01,  0x02,  0x1e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xa7,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,  0x01e5
	},
	{
	86,   5430,  0x61,  0x01,  0x01,  0x02,  0x1f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0b,  0x00,  0xa6,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,  0x01e4
	},
	{
	88,   5440,  0x5a,  0x01,  0x01,  0x02,  0x20,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0xa6,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,  0x01e3
	},
	{
	90,   5450,  0x5a,  0x01,  0x01,  0x02,  0x21,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x95,  0x84,  0x00,  0x01,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x01,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,  0x01e2
	},
	{
	92,   5460,  0x53,  0x01,  0x01,  0x02,  0x22,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x95,  0x84,  0x00,  0x01,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x01,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,  0x01e1
	},
	{
	94,   5470,  0x53,  0x01,  0x01,  0x02,  0x23,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x94,  0x73,  0x00,  0x01,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x01,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,  0x01e0
	},
	{
	96,   5480,  0x4d,  0x01,  0x01,  0x02,  0x24,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x84,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,  0x01df
	},
	{
	98,   5490,  0x4d,  0x01,  0x01,  0x02,  0x25,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x83,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,  0x01de
	},
	{
	100,   5500,  0x47,  0x01,  0x01,  0x02,  0x26,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x82,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,  0x01dd
	},
	{
	102,   5510,  0x47,  0x01,  0x01,  0x02,  0x27,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x82,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,  0x01dd
	},
	{
	104,   5520,  0x40,  0x01,  0x01,  0x02,  0x28,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x72,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,  0x01dc
	},
	{
	106,   5530,  0x40,  0x01,  0x01,  0x02,  0x29,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x09,  0x00,  0x72,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,  0x01db
	},
	{
	108,   5540,  0x3a,  0x01,  0x01,  0x02,  0x2a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x09,  0x00,  0x71,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,  0x01da
	},
	{
	110,   5550,  0x3a,  0x01,  0x01,  0x02,  0x2b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,  0x01d9
	},
	{
	112,   5560,  0x34,  0x01,  0x01,  0x02,  0x2c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,  0x01d8
	},
	{
	114,   5570,  0x34,  0x01,  0x01,  0x02,  0x2d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x62,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x62,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,  0x01d7
	},
	{
	116,   5580,  0x2e,  0x01,  0x01,  0x02,  0x2e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x08,  0x00,  0x60,  0x62,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x62,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,  0x01d7
	},
	{
	118,   5590,  0x2e,  0x01,  0x01,  0x02,  0x2f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x08,  0x00,  0x50,  0x61,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x61,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,  0x01d6
	},
	{
	120,   5600,  0x28,  0x01,  0x01,  0x02,  0x30,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x51,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x51,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,  0x01d5
	},
	{
	122,   5610,  0x28,  0x01,  0x01,  0x02,  0x31,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x51,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x51,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,  0x01d4
	},
	{
	124,   5620,  0x21,  0x01,  0x01,  0x02,  0x32,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x50,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x50,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,  0x01d3
	},
	{
	126,   5630,  0x21,  0x01,  0x01,  0x02,  0x33,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x50,  0x50,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x50,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,  0x01d2
	},
	{
	128,   5640,  0x1c,  0x01,  0x01,  0x02,  0x34,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x50,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x50,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,  0x01d2
	},
	{
	130,   5650,  0x1c,  0x01,  0x01,  0x02,  0x35,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x40,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x40,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,  0x01d1
	},
	{
	132,   5660,  0x16,  0x01,  0x01,  0x02,  0x36,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x40,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x40,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,  0x01d0
	},
	{
	134,   5670,  0x16,  0x01,  0x01,  0x02,  0x37,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,  0x01cf
	},
	{
	136,   5680,  0x10,  0x01,  0x01,  0x02,  0x38,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,  0x01ce
	},
	{
	138,   5690,  0x10,  0x01,  0x01,  0x02,  0x39,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,  0x01ce
	},
	{
	140,   5700,  0x0a,  0x01,  0x01,  0x02,  0x3a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,  0x01cd
	},
	{
	142,   5710,  0x0a,  0x01,  0x01,  0x02,  0x3b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,  0x01cc
	},
	{
	144,   5720,  0x0a,  0x01,  0x01,  0x02,  0x3c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,  0x01cb
	},
	{
	145,   5725,  0x03,  0x01,  0x02,  0x04,  0x79,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,  0x01cb
	},
	{
	146,   5730,  0x0a,  0x01,  0x01,  0x02,  0x3d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,  0x01ca
	},
	{
	147,   5735,  0x03,  0x01,  0x02,  0x04,  0x7b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6d,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6d,  0x00,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,  0x01ca
	},
	{
	148,   5740,  0x0a,  0x01,  0x01,  0x02,  0x3e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6d,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6d,  0x00,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,  0x01c9
	},
	{
	149,   5745,  0xfe,  0x00,  0x02,  0x04,  0x7d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6d,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6d,  0x00,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,  0x01c9
	},
	{
	150,   5750,  0x0a,  0x01,  0x01,  0x02,  0x3f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x20,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6d,  0x00,  0x20,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6d,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,  0x01c9
	},
	{
	151,   5755,  0xfe,  0x00,  0x02,  0x04,  0x7f,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x10,  0x20,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6c,  0x00,  0x20,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6c,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,  0x01c8
	},
	{
	152,   5760,  0x0a,  0x01,  0x01,  0x02,  0x40,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x05,  0x00,  0x10,  0x20,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6c,  0x00,  0x20,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6c,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,  0x01c8
	},
	{
	153,   5765,  0xf8,  0x00,  0x02,  0x04,  0x81,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x05,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6c,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6c,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,  0x01c8
	},
	{
	154,   5770,  0x0a,  0x01,  0x01,  0x02,  0x41,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,  0x01c7
	},
	{
	155,   5775,  0xf8,  0x00,  0x02,  0x04,  0x83,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,  0x01c7
	},
	{
	156,   5780,  0x0a,  0x01,  0x01,  0x02,  0x42,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,  0x01c6
	},
	{
	157,   5785,  0xf2,  0x00,  0x02,  0x04,  0x85,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,  0x01c6
	},
	{
	158,   5790,  0x0a,  0x01,  0x01,  0x02,  0x43,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,  0x01c6
	},
	{
	159,   5795,  0xf2,  0x00,  0x02,  0x04,  0x87,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,  0x01c5
	},
	{
	160,   5800,  0x0a,  0x01,  0x01,  0x02,  0x44,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,  0x01c5
	},
	{
	161,   5805,  0xed,  0x00,  0x02,  0x04,  0x89,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,  0x01c4
	},
	{
	162,   5810,  0x0a,  0x01,  0x01,  0x02,  0x45,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,  0x01c4
	},
	{
	163,   5815,  0xed,  0x00,  0x02,  0x04,  0x8b,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,  0x01c4
	},
	{
	164,   5820,  0x0a,  0x01,  0x01,  0x02,  0x46,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,  0x01c3
	},
	{
	165,   5825,  0xed,  0x00,  0x02,  0x04,  0x8d,  0x07,  0x07,  0x04,  0x10,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x69,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,  0x01c3
	},
	{
	166,   5830,  0x0a,  0x01,  0x01,  0x02,  0x47,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x69,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,  0x01c2
	},
	{
	168,   5840,  0x0a,  0x01,  0x01,  0x02,  0x48,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x69,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,  0x01c2
	},
	{
	170,   5850,  0xe0,  0x00,  0x01,  0x02,  0x49,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x69,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,  0x01c1
	},
	{
	172,   5860,  0xde,  0x00,  0x01,  0x02,  0x4a,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x69,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,  0x01c0
	},
	{
	174,   5870,  0xdb,  0x00,  0x01,  0x02,  0x4b,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,  0x01bf
	},
	{
	176,   5880,  0xd8,  0x00,  0x01,  0x02,  0x4c,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,  0x01bf
	},
	{
	178,   5890,  0xd6,  0x00,  0x01,  0x02,  0x4d,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,  0x01be
	},
	{
	180,   5900,  0xd3,  0x00,  0x01,  0x02,  0x4e,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,  0x01bd
	},
	{
	182,   5910,  0xd6,  0x00,  0x01,  0x02,  0x4f,  0x05,  0x05,  0x04,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0940,  0x093c,  0x0938,  0x01bb,  0x01bc,  0x01bc
	},
	{
	1,   2412,  0x00,  0x01,  0x03,  0x09,  0x6c,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x04,  0x04,  0x04,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x78,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0b,  0x00,  0x0a,  0x00,  0x89,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0b,  0x00,  0x0a,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x00,  0x01,  0x03,  0x09,  0x71,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x78,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0b,  0x00,  0x0a,  0x00,  0x89,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0b,  0x00,  0x0a,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x00,  0x01,  0x03,  0x09,  0x76,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x67,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0b,  0x00,  0x0a,  0x00,  0x89,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0b,  0x00,  0x0a,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x00,  0x01,  0x03,  0x09,  0x7b,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x57,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x78,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x00,  0x01,  0x03,  0x09,  0x80,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x56,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x77,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x00,  0x01,  0x03,  0x09,  0x85,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x46,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x76,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x00,  0x01,  0x03,  0x09,  0x8a,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x45,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x66,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x00,  0x01,  0x03,  0x09,  0x8f,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x34,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x09,  0x00,  0x55,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x09,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x00,  0x01,  0x03,  0x09,  0x94,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x23,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x09,  0x00,  0x45,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x09,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x00,  0x01,  0x03,  0x09,  0x99,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x12,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x09,  0x00,  0x34,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x09,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x00,  0x01,  0x03,  0x09,  0x9e,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x02,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x33,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x00,  0x01,  0x03,  0x09,  0xa3,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x01,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x22,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x00,  0x01,  0x03,  0x09,  0xa8,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x01,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x11,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0xff,  0x01,  0x03,  0x09,  0xb4,  0x08,  0x08,  0x04,  0x16,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x20,  0x00,  0x00,  0x00,  0x00,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x00,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,  0x0424
	}
};

/* channel info table for 2056 rev11 radio (autogenerated by tune2056.tcl) */
static chan_info_nphy_radio205x_t chan_info_nphyrev6_2056v11[] = {
	{
	184,   4920,  0xff,  0x01,  0x01,  0x01,  0xec,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,  0x0216
	},
	{
	186,   4930,  0xff,  0x01,  0x01,  0x01,  0xed,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,  0x0215
	},
	{
	188,   4940,  0xff,  0x01,  0x01,  0x01,  0xee,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,  0x0214
	},
	{
	190,   4950,  0xff,  0x01,  0x01,  0x01,  0xef,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x00,  0x00,  0x00,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,  0x0213
	},
	{
	192,   4960,  0xff,  0x01,  0x01,  0x01,  0xf0,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,  0x0212
	},
	{
	194,   4970,  0xff,  0x01,  0x01,  0x01,  0xf1,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,  0x0211
	},
	{
	196,   4980,  0xff,  0x01,  0x01,  0x01,  0xf2,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,  0x020f
	},
	{
	198,   4990,  0xff,  0x01,  0x01,  0x01,  0xf3,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,  0x020e
	},
	{
	200,   5000,  0xff,  0x01,  0x01,  0x01,  0xf4,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,  0x020d
	},
	{
	202,   5010,  0xff,  0x01,  0x01,  0x01,  0xf5,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,  0x020c
	},
	{
	204,   5020,  0xf7,  0x01,  0x01,  0x01,  0xf6,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,  0x020b
	},
	{
	206,   5030,  0xf7,  0x01,  0x01,  0x01,  0xf7,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,  0x020a
	},
	{
	208,   5040,  0xef,  0x01,  0x01,  0x01,  0xf8,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,  0x0209
	},
	{
	210,   5050,  0xef,  0x01,  0x01,  0x01,  0xf9,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,  0x0208
	},
	{
	212,   5060,  0xe6,  0x01,  0x01,  0x01,  0xfa,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfe,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfe,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,  0x0207
	},
	{
	214,   5070,  0xe6,  0x01,  0x01,  0x01,  0xfb,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,  0x0206
	},
	{
	216,   5080,  0xde,  0x01,  0x01,  0x01,  0xfc,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,  0x0205
	},
	{
	218,   5090,  0xde,  0x01,  0x01,  0x01,  0xfd,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x01,  0x01,  0x01,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x09,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x09,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,  0x0204
	},
	{
	220,   5100,  0xd6,  0x01,  0x01,  0x01,  0xfe,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfd,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfd,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,  0x0203
	},
	{
	222,   5110,  0xd6,  0x01,  0x01,  0x01,  0xff,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,  0x0202
	},
	{
	224,   5120,  0xce,  0x01,  0x01,  0x02,  0x00,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,  0x0201
	},
	{
	226,   5130,  0xce,  0x01,  0x01,  0x02,  0x01,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfc,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfc,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,  0x0200
	},
	{
	228,   5140,  0xc6,  0x01,  0x01,  0x02,  0x02,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfb,  0x00,  0x08,  0x00,  0x77,
	0x00,  0x0f,  0x00,  0x6f,  0x00,  0xfb,  0x00,  0x08,  0x00,  0x77,  0x00,  0x0f,
	0x00,  0x6f,  0x00,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,  0x01ff
	},
	{
	32,   5160,  0xbe,  0x01,  0x01,  0x02,  0x04,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x07,  0x00,  0x77,
	0x00,  0x0e,  0x00,  0x6f,  0x00,  0xfa,  0x00,  0x07,  0x00,  0x77,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,  0x01fd
	},
	{
	34,   5170,  0xbe,  0x01,  0x01,  0x02,  0x05,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xfa,  0x00,  0x07,  0x00,  0x77,
	0x00,  0x0e,  0x00,  0x6f,  0x00,  0xfa,  0x00,  0x07,  0x00,  0x77,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,  0x01fc
	},
	{
	36,   5180,  0xb6,  0x01,  0x01,  0x02,  0x06,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x06,  0x00,  0x77,
	0x00,  0x0e,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x06,  0x00,  0x77,  0x00,  0x0e,
	0x00,  0x6f,  0x00,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,  0x01fb
	},
	{
	38,   5190,  0xb6,  0x01,  0x01,  0x02,  0x07,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x06,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x06,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,  0x01fa
	},
	{
	40,   5200,  0xaf,  0x01,  0x01,  0x02,  0x08,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,  0x01f9
	},
	{
	42,   5210,  0xaf,  0x01,  0x01,  0x02,  0x09,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8f,  0x0f,  0x00,  0xff,  0xf9,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xf9,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,  0x01f8
	},
	{
	44,   5220,  0xa7,  0x01,  0x01,  0x02,  0x0a,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xfe,  0xd8,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xd8,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,  0x01f7
	},
	{
	46,   5230,  0xa7,  0x01,  0x01,  0x02,  0x0b,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xee,  0xd8,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xd8,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,  0x01f6
	},
	{
	48,   5240,  0xa0,  0x01,  0x01,  0x02,  0x0c,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xee,  0xc8,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xc8,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,  0x01f5
	},
	{
	50,   5250,  0xa0,  0x01,  0x01,  0x02,  0x0d,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0f,  0x00,  0xed,  0xc7,  0x00,  0x05,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xc7,  0x00,  0x05,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,  0x01f4
	},
	{
	52,   5260,  0x98,  0x01,  0x01,  0x02,  0x0e,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x02,  0x02,  0x02,  0x8e,  0x0e,  0x00,  0xed,  0xc7,  0x00,  0x04,  0x00,  0x77,
	0x00,  0x0d,  0x00,  0x6f,  0x00,  0xc7,  0x00,  0x04,  0x00,  0x77,  0x00,  0x0d,
	0x00,  0x6f,  0x00,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,  0x01f3
	},
	{
	54,   5270,  0x98,  0x01,  0x01,  0x02,  0x0f,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8e,  0x0e,  0x00,  0xed,  0xc7,  0x00,  0x04,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xc7,  0x00,  0x04,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,  0x01f2
	},
	{
	56,   5280,  0x91,  0x01,  0x01,  0x02,  0x10,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,  0x01f1
	},
	{
	58,   5290,  0x91,  0x01,  0x01,  0x02,  0x11,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,  0x01f0
	},
	{
	60,   5300,  0x8a,  0x01,  0x01,  0x02,  0x12,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,  0x01f0
	},
	{
	62,   5310,  0x8a,  0x01,  0x01,  0x02,  0x13,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdc,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,  0x01ef
	},
	{
	64,   5320,  0x83,  0x01,  0x01,  0x02,  0x14,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0e,  0x00,  0xdb,  0xb7,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0c,  0x00,  0x6f,  0x00,  0xb7,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0c,
	0x00,  0x6f,  0x00,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,  0x01ee
	},
	{
	66,   5330,  0x83,  0x01,  0x01,  0x02,  0x15,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xcb,  0xa6,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0b,  0x00,  0x6f,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,  0x01ed
	},
	{
	68,   5340,  0x7c,  0x01,  0x01,  0x02,  0x16,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8d,  0x0d,  0x00,  0xca,  0xa6,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0b,  0x00,  0x6f,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,  0x01ec
	},
	{
	70,   5350,  0x7c,  0x01,  0x01,  0x02,  0x17,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xca,  0xa6,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0b,  0x00,  0x6f,  0x00,  0xa6,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0b,
	0x00,  0x6f,  0x00,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,  0x01eb
	},
	{
	72,   5360,  0x75,  0x01,  0x01,  0x02,  0x18,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xc9,  0x95,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x95,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,  0x01ea
	},
	{
	74,   5370,  0x75,  0x01,  0x01,  0x02,  0x19,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0d,  0x00,  0xc9,  0x95,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x95,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,  0x01e9
	},
	{
	76,   5380,  0x6e,  0x01,  0x01,  0x02,  0x1a,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x95,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x95,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,  0x01e8
	},
	{
	78,   5390,  0x6e,  0x01,  0x01,  0x02,  0x1b,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x84,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,  0x01e7
	},
	{
	80,   5400,  0x67,  0x01,  0x01,  0x02,  0x1c,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb8,  0x84,  0x00,  0x03,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x03,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,  0x01e6
	},
	{
	82,   5410,  0x67,  0x01,  0x01,  0x02,  0x1d,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xb7,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,  0x01e5
	},
	{
	84,   5420,  0x61,  0x01,  0x01,  0x02,  0x1e,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0c,  0x00,  0xa7,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,  0x01e5
	},
	{
	86,   5430,  0x61,  0x01,  0x01,  0x02,  0x1f,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x03,  0x03,  0x03,  0x8c,  0x0b,  0x00,  0xa6,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x0a,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x0a,
	0x00,  0x6f,  0x00,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,  0x01e4
	},
	{
	88,   5440,  0x5a,  0x01,  0x01,  0x02,  0x20,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0xa6,  0x84,  0x00,  0x02,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x02,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,  0x01e3
	},
	{
	90,   5450,  0x5a,  0x01,  0x01,  0x02,  0x21,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x95,  0x84,  0x00,  0x01,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x01,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,  0x01e2
	},
	{
	92,   5460,  0x53,  0x01,  0x01,  0x02,  0x22,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x95,  0x84,  0x00,  0x01,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x84,  0x00,  0x01,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,  0x01e1
	},
	{
	94,   5470,  0x53,  0x01,  0x01,  0x02,  0x23,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8b,  0x0b,  0x00,  0x94,  0x73,  0x00,  0x01,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x01,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,  0x01e0
	},
	{
	96,   5480,  0x4d,  0x01,  0x01,  0x02,  0x24,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x84,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,  0x01df
	},
	{
	98,   5490,  0x4d,  0x01,  0x01,  0x02,  0x25,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x83,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,  0x01de
	},
	{
	100,   5500,  0x47,  0x01,  0x01,  0x02,  0x26,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x82,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,  0x01dd
	},
	{
	102,   5510,  0x47,  0x01,  0x01,  0x02,  0x27,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x82,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,  0x01dd
	},
	{
	104,   5520,  0x40,  0x01,  0x01,  0x02,  0x28,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x0a,  0x00,  0x72,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,  0x01dc
	},
	{
	106,   5530,  0x40,  0x01,  0x01,  0x02,  0x29,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x09,  0x00,  0x72,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,  0x01db
	},
	{
	108,   5540,  0x3a,  0x01,  0x01,  0x02,  0x2a,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x8a,  0x09,  0x00,  0x71,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,  0x01da
	},
	{
	110,   5550,  0x3a,  0x01,  0x01,  0x02,  0x2b,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,  0x01d9
	},
	{
	112,   5560,  0x34,  0x01,  0x01,  0x02,  0x2c,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x73,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,  0x01d8
	},
	{
	114,   5570,  0x34,  0x01,  0x01,  0x02,  0x2d,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x09,  0x00,  0x61,  0x62,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x09,  0x00,  0x6f,  0x00,  0x62,  0x00,  0x00,  0x00,  0x77,  0x00,  0x09,
	0x00,  0x6f,  0x00,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,  0x01d7
	},
	{
	116,   5580,  0x2e,  0x01,  0x01,  0x02,  0x2e,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x08,  0x00,  0x60,  0x62,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x62,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,  0x01d7
	},
	{
	118,   5590,  0x2e,  0x01,  0x01,  0x02,  0x2f,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x04,  0x04,  0x04,  0x89,  0x08,  0x00,  0x50,  0x61,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x61,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,  0x01d6
	},
	{
	120,   5600,  0x28,  0x01,  0x01,  0x02,  0x30,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x51,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x51,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,  0x01d5
	},
	{
	122,   5610,  0x28,  0x01,  0x01,  0x02,  0x31,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x51,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x08,  0x00,  0x6f,  0x00,  0x51,  0x00,  0x00,  0x00,  0x77,  0x00,  0x08,
	0x00,  0x6f,  0x00,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,  0x01d4
	},
	{
	124,   5620,  0x21,  0x01,  0x01,  0x02,  0x32,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x89,  0x08,  0x00,  0x50,  0x50,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x50,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,  0x01d3
	},
	{
	126,   5630,  0x21,  0x01,  0x01,  0x02,  0x33,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x50,  0x50,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x50,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,  0x01d2
	},
	{
	128,   5640,  0x1c,  0x01,  0x01,  0x02,  0x34,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x50,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x50,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,  0x01d2
	},
	{
	130,   5650,  0x1c,  0x01,  0x01,  0x02,  0x35,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x40,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x07,  0x00,  0x6f,  0x00,  0x40,  0x00,  0x00,  0x00,  0x77,  0x00,  0x07,
	0x00,  0x6f,  0x00,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,  0x01d1
	},
	{
	132,   5660,  0x16,  0x01,  0x01,  0x02,  0x36,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x40,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x40,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,  0x01d0
	},
	{
	134,   5670,  0x16,  0x01,  0x01,  0x02,  0x37,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x88,  0x07,  0x00,  0x40,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,  0x01cf
	},
	{
	136,   5680,  0x10,  0x01,  0x01,  0x02,  0x38,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,  0x01ce
	},
	{
	138,   5690,  0x10,  0x01,  0x01,  0x02,  0x39,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6f,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6f,  0x00,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,  0x01ce
	},
	{
	140,   5700,  0x0a,  0x01,  0x01,  0x02,  0x3a,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,  0x01cd
	},
	{
	142,   5710,  0x0a,  0x01,  0x01,  0x02,  0x3b,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,  0x01cc
	},
	{
	144,   5720,  0x0a,  0x01,  0x01,  0x02,  0x3c,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,  0x01cb
	},
	{
	145,   5725,  0x03,  0x01,  0x02,  0x04,  0x79,  0x05,  0x05,  0x02,  0x15,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x06,  0x00,  0x30,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,  0x01cb
	},
	{
	146,   5730,  0x0a,  0x01,  0x01,  0x02,  0x3d,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6e,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6e,  0x00,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,  0x01ca
	},
	{
	147,   5735,  0x03,  0x01,  0x02,  0x04,  0x7b,  0x05,  0x05,  0x02,  0x15,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6d,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6d,  0x00,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,  0x01ca
	},
	{
	148,   5740,  0x0a,  0x01,  0x01,  0x02,  0x3e,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6d,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6d,  0x00,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,  0x01c9
	},
	{
	149,   5745,  0xfe,  0x00,  0x02,  0x04,  0x7d,  0x05,  0x05,  0x02,  0x15,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x30,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x06,  0x00,  0x6d,  0x00,  0x30,  0x00,  0x00,  0x00,  0x77,  0x00,  0x06,
	0x00,  0x6d,  0x00,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,  0x01c9
	},
	{
	150,   5750,  0x0a,  0x01,  0x01,  0x02,  0x3f,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x20,  0x20,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6d,  0x00,  0x20,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6d,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,  0x01c9
	},
	{
	151,   5755,  0xfe,  0x00,  0x02,  0x04,  0x7f,  0x05,  0x05,  0x02,  0x15,  0x01,
	0x05,  0x05,  0x05,  0x87,  0x05,  0x00,  0x10,  0x20,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6c,  0x00,  0x20,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6c,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,  0x01c8
	},
	{
	152,   5760,  0x0a,  0x01,  0x01,  0x02,  0x40,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x05,  0x00,  0x10,  0x20,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6c,  0x00,  0x20,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6c,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,  0x01c8
	},
	{
	153,   5765,  0xf8,  0x00,  0x02,  0x04,  0x81,  0x05,  0x05,  0x02,  0x15,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x05,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6c,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6c,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,  0x01c8
	},
	{
	154,   5770,  0x0a,  0x01,  0x01,  0x02,  0x41,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,  0x01c7
	},
	{
	155,   5775,  0xf8,  0x00,  0x02,  0x04,  0x83,  0x05,  0x05,  0x02,  0x15,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,  0x01c7
	},
	{
	156,   5780,  0x0a,  0x01,  0x01,  0x02,  0x42,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x05,  0x05,  0x05,  0x86,  0x04,  0x00,  0x10,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,  0x01c6
	},
	{
	157,   5785,  0xf2,  0x00,  0x02,  0x04,  0x85,  0x05,  0x05,  0x02,  0x15,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,  0x01c6
	},
	{
	158,   5790,  0x0a,  0x01,  0x01,  0x02,  0x43,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x10,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,  0x01c6
	},
	{
	159,   5795,  0xf2,  0x00,  0x02,  0x04,  0x87,  0x05,  0x05,  0x02,  0x15,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,  0x01c5
	},
	{
	160,   5800,  0x0a,  0x01,  0x01,  0x02,  0x44,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6b,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6b,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,  0x01c5
	},
	{
	161,   5805,  0xed,  0x00,  0x02,  0x04,  0x89,  0x05,  0x05,  0x02,  0x15,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,  0x01c4
	},
	{
	162,   5810,  0x0a,  0x01,  0x01,  0x02,  0x45,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,  0x01c4
	},
	{
	163,   5815,  0xed,  0x00,  0x02,  0x04,  0x8b,  0x05,  0x05,  0x02,  0x15,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,  0x01c4
	},
	{
	164,   5820,  0x0a,  0x01,  0x01,  0x02,  0x46,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x6a,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x6a,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,  0x01c3
	},
	{
	165,   5825,  0xed,  0x00,  0x02,  0x04,  0x8d,  0x05,  0x05,  0x02,  0x15,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x69,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,  0x01c3
	},
	{
	166,   5830,  0x0a,  0x01,  0x01,  0x02,  0x47,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x05,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x05,
	0x00,  0x69,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,  0x01c2
	},
	{
	168,   5840,  0x0a,  0x01,  0x01,  0x02,  0x48,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x86,  0x04,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x69,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,  0x01c2
	},
	{
	170,   5850,  0xe0,  0x00,  0x01,  0x02,  0x49,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x69,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,  0x01c1
	},
	{
	172,   5860,  0xde,  0x00,  0x01,  0x02,  0x4a,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x69,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x69,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,  0x01c0
	},
	{
	174,   5870,  0xdb,  0x00,  0x01,  0x02,  0x4b,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,  0x01bf
	},
	{
	176,   5880,  0xd8,  0x00,  0x01,  0x02,  0x4c,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,  0x01bf
	},
	{
	178,   5890,  0xd6,  0x00,  0x01,  0x02,  0x4d,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,  0x01be
	},
	{
	180,   5900,  0xd3,  0x00,  0x01,  0x02,  0x4e,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,  0x01bd
	},
	{
	182,   5910,  0xd6,  0x00,  0x01,  0x02,  0x4f,  0x05,  0x05,  0x02,  0x0c,  0x01,
	0x06,  0x06,  0x06,  0x85,  0x03,  0x00,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,
	0x00,  0x04,  0x00,  0x68,  0x00,  0x00,  0x00,  0x00,  0x00,  0x77,  0x00,  0x04,
	0x00,  0x68,  0x00,  0x0940,  0x093c,  0x0938,  0x01bb,  0x01bc,  0x01bc
	},
	{
	1,   2412,  0x00,  0x01,  0x03,  0x09,  0x6c,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x04,  0x04,  0x04,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x78,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0b,  0x00,  0x0a,  0x00,  0x89,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0b,  0x00,  0x0a,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x00,  0x01,  0x03,  0x09,  0x71,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x78,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0b,  0x00,  0x0a,  0x00,  0x89,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0b,  0x00,  0x0a,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x00,  0x01,  0x03,  0x09,  0x76,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x67,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0b,  0x00,  0x0a,  0x00,  0x89,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0b,  0x00,  0x0a,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x00,  0x01,  0x03,  0x09,  0x7b,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x57,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x78,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x00,  0x01,  0x03,  0x09,  0x80,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x56,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x77,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x00,  0x01,  0x03,  0x09,  0x85,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x46,  0x00,  0x03,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x76,  0x00,  0x03,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x00,  0x01,  0x03,  0x09,  0x8a,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x05,  0x05,  0x05,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x45,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x0a,  0x00,  0x66,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x0a,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x00,  0x01,  0x03,  0x09,  0x8f,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x34,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x09,  0x00,  0x55,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x09,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x00,  0x01,  0x03,  0x09,  0x94,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x23,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x09,  0x00,  0x45,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x09,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x00,  0x01,  0x03,  0x09,  0x99,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x12,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x0a,  0x00,  0x09,  0x00,  0x34,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x0a,  0x00,  0x09,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x00,  0x01,  0x03,  0x09,  0x9e,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x02,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x33,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x00,  0x01,  0x03,  0x09,  0xa3,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x06,  0x06,  0x06,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x01,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x22,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x00,  0x01,  0x03,  0x09,  0xa8,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x30,  0x00,  0x00,  0x00,  0x01,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x11,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0xff,  0x01,  0x03,  0x09,  0xb4,  0x06,  0x06,  0x04,  0x2b,  0x01,
	0x07,  0x07,  0x07,  0x8f,  0x20,  0x00,  0x00,  0x00,  0x00,  0x00,  0x02,  0x00,
	0x70,  0x00,  0x09,  0x00,  0x09,  0x00,  0x00,  0x00,  0x02,  0x00,  0x70,  0x00,
	0x09,  0x00,  0x09,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,  0x0424
	}
};

/* channel info table for nphy rev7 radio 2057_rev3,4,6 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_t chan_info_nphyrev7_2057_rev4[] = {
	{
	184,   4920,  0x68,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xec,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,
	0x0216,
	},
	{
	186,   4930,  0x6b,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xed,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,
	0x0215,
	},
	{
	188,   4940,  0x6e,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xee,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,
	0x0214,
	},
	{
	190,   4950,  0x72,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xef,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,
	0x0213,
	},
	{
	192,   4960,  0x75,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf0,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,
	0x0212,
	},
	{
	194,   4970,  0x78,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf1,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,
	0x0211,
	},
	{
	196,   4980,  0x7c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf2,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,
	0x020f,
	},
	{
	198,   4990,  0x7f,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf3,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,
	0x020e,
	},
	{
	200,   5000,  0x82,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf4,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,
	0x020d,
	},
	{
	202,   5010,  0x86,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf5,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xff,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,
	0x020c,
	},
	{
	204,   5020,  0x89,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf6,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,
	0x020b,
	},
	{
	206,   5030,  0x8c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf7,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,
	0x020a,
	},
	{
	208,   5040,  0x90,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf8,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,
	0x0209,
	},
	{
	210,   5050,  0x93,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf9,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xf3,  0x00,  0xef,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,
	0x0208,
	},
	{
	212,   5060,  0x96,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfa,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0f,  0x0f,  0xe3,  0x00,  0xef,  0x00,
	0x00,  0x0f,  0x0f,  0xe3,  0x00,  0xef,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,
	0x0207,
	},
	{
	214,   5070,  0x9a,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfb,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xef,  0x00,
	0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xef,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,
	0x0206,
	},
	{
	216,   5080,  0x9d,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfc,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xef,  0x00,
	0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xef,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,
	0x0205,
	},
	{
	218,   5090,  0xa0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfd,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xee,  0x00,  0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xd6,  0x00,
	0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xd6,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,
	0x0204,
	},
	{
	220,   5100,  0xa4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfe,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xd6,  0x00,
	0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xd6,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,
	0x0203,
	},
	{
	222,   5110,  0xa7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xff,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xd6,  0x00,
	0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xd6,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,
	0x0202,
	},
	{
	224,   5120,  0xaa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x00,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xd6,  0x00,
	0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xd6,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,
	0x0201,
	},
	{
	226,   5130,  0xae,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x01,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xd6,  0x00,
	0x00,  0x0e,  0x0f,  0xe3,  0x00,  0xd6,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,
	0x0200,
	},
	{
	228,   5140,  0xb1,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x02,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0e,  0x0e,  0xe3,  0x00,  0xd6,  0x00,
	0x00,  0x0e,  0x0e,  0xe3,  0x00,  0xd6,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,
	0x01ff,
	},
	{
	32,   5160,  0xb8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x04,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0d,  0x0e,  0xe3,  0x00,  0xd6,  0x00,
	0x00,  0x0d,  0x0e,  0xe3,  0x00,  0xd6,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,
	0x01fd,
	},
	{
	34,   5170,  0xbb,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x05,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xdd,  0x00,  0x00,  0x0d,  0x0e,  0xe3,  0x00,  0xd6,  0x00,
	0x00,  0x0d,  0x0e,  0xe3,  0x00,  0xd6,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,
	0x01fc,
	},
	{
	36,   5180,  0xbe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x06,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0d,  0x0e,  0xd3,  0x00,  0xd6,  0x00,
	0x00,  0x0d,  0x0e,  0xd3,  0x00,  0xd6,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,
	0x01fb,
	},
	{
	38,   5190,  0xc2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x07,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0d,  0x0e,  0xd3,  0x00,  0xd6,  0x00,
	0x00,  0x0d,  0x0e,  0xd3,  0x00,  0xd6,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,
	0x01fa,
	},
	{
	40,   5200,  0xc5,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x08,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0d,  0x0e,  0xd3,  0x00,  0xd6,  0x00,
	0x00,  0x0d,  0x0e,  0xd3,  0x00,  0xd6,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,
	0x01f9,
	},
	{
	42,   5210,  0xc8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x09,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0d,  0x0e,  0xd3,  0x00,  0xd6,  0x00,
	0x00,  0x0d,  0x0e,  0xd3,  0x00,  0xd6,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,
	0x01f8,
	},
	{
	44,   5220,  0xcc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0a,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0c,  0x0e,  0xd3,  0x00,  0xd6,  0x00,
	0x00,  0x0c,  0x0e,  0xd3,  0x00,  0xd6,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,
	0x01f7,
	},
	{
	46,   5230,  0xcf,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0b,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0c,  0x0e,  0xd3,  0x00,  0xd6,  0x00,
	0x00,  0x0c,  0x0e,  0xd3,  0x00,  0xd6,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,
	0x01f6,
	},
	{
	48,   5240,  0xd2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0c,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0c,  0x0e,  0xd3,  0x00,  0xd6,  0x00,
	0x00,  0x0c,  0x0e,  0xd3,  0x00,  0xd6,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,
	0x01f5,
	},
	{
	50,   5250,  0xd6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0d,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0xcc,  0x00,  0x00,  0x0c,  0x0e,  0xd3,  0x00,  0xd6,  0x00,
	0x00,  0x0c,  0x0e,  0xd3,  0x00,  0xd6,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,
	0x01f4,
	},
	{
	52,   5260,  0xd9,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0e,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0c,  0x0d,  0xd3,  0x00,  0xd6,  0x00,
	0x00,  0x0c,  0x0d,  0xd3,  0x00,  0xd6,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,
	0x01f3,
	},
	{
	54,   5270,  0xdc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0f,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0c,  0x0d,  0xd3,  0x00,  0xd6,  0x00,
	0x00,  0x0c,  0x0d,  0xd3,  0x00,  0xd6,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,
	0x01f2,
	},
	{
	56,   5280,  0xe0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x10,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0c,  0x0c,  0xc3,  0x00,  0xd4,  0x00,
	0x00,  0x0c,  0x0c,  0xc3,  0x00,  0xd4,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,
	0x01f1,
	},
	{
	58,   5290,  0xe3,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x11,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0c,  0x0c,  0xc3,  0x00,  0xd4,  0x00,
	0x00,  0x0c,  0x0c,  0xc3,  0x00,  0xd4,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,
	0x01f0,
	},
	{
	60,   5300,  0xe6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x12,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0c,  0x0c,  0xc3,  0x00,  0xd4,  0x00,
	0x00,  0x0c,  0x0c,  0xc3,  0x00,  0xd4,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,
	0x01f0,
	},
	{
	62,   5310,  0xea,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x13,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0b,  0x0c,  0xc3,  0x00,  0xd4,  0x00,
	0x00,  0x0b,  0x0c,  0xc3,  0x00,  0xd4,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,
	0x01ef,
	},
	{
	64,   5320,  0xed,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x14,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0b,  0x0c,  0xc3,  0x00,  0xd4,  0x00,
	0x00,  0x0b,  0x0c,  0xc3,  0x00,  0xd4,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,
	0x01ee,
	},
	{
	66,   5330,  0xf0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x15,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0xbb,  0x00,  0x00,  0x0b,  0x0c,  0xc3,  0x00,  0xd4,  0x00,
	0x00,  0x0b,  0x0c,  0xc3,  0x00,  0xd4,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,
	0x01ed,
	},
	{
	68,   5340,  0xf4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x16,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0a,  0x0c,  0xc3,  0x00,  0xa1,  0x00,
	0x00,  0x0a,  0x0c,  0xc3,  0x00,  0xa1,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,
	0x01ec,
	},
	{
	70,   5350,  0xf7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x17,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0a,  0x0b,  0xb3,  0x00,  0xa1,  0x00,
	0x00,  0x0a,  0x0b,  0xb3,  0x00,  0xa1,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,
	0x01eb,
	},
	{
	72,   5360,  0xfa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x18,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0a,  0x0b,  0xb3,  0x00,  0xa1,  0x00,
	0x00,  0x0a,  0x0b,  0xb3,  0x00,  0xa1,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,
	0x01ea,
	},
	{
	74,   5370,  0xfe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x19,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0a,  0x0b,  0xb3,  0x00,  0xa1,  0x00,
	0x00,  0x0a,  0x0b,  0xb3,  0x00,  0xa1,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,
	0x01e9,
	},
	{
	76,   5380,  0x01,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1a,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0a,  0x0b,  0xb3,  0x00,  0xa1,  0x00,
	0x00,  0x0a,  0x0b,  0xb3,  0x00,  0xa1,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,
	0x01e8,
	},
	{
	78,   5390,  0x04,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1b,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x0a,  0x0a,  0xa3,  0x00,  0xa1,  0x00,
	0x00,  0x0a,  0x0a,  0xa3,  0x00,  0xa1,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,
	0x01e7,
	},
	{
	80,   5400,  0x08,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1c,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x09,  0x0a,  0xa3,  0x00,  0x90,  0x00,
	0x00,  0x09,  0x0a,  0xa3,  0x00,  0x90,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,
	0x01e6,
	},
	{
	82,   5410,  0x0b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1d,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0xaa,  0x00,  0x00,  0x09,  0x0a,  0xa3,  0x00,  0x90,  0x00,
	0x00,  0x09,  0x0a,  0xa3,  0x00,  0x90,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,
	0x01e5,
	},
	{
	84,   5420,  0x0e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1e,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x09,  0x09,  0xa3,  0x00,  0x90,  0x00,
	0x00,  0x09,  0x09,  0xa3,  0x00,  0x90,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,
	0x01e5,
	},
	{
	86,   5430,  0x12,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1f,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x09,  0x09,  0x93,  0x00,  0x90,  0x00,
	0x00,  0x09,  0x09,  0x93,  0x00,  0x90,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,
	0x01e4,
	},
	{
	88,   5440,  0x15,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x20,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x09,  0x09,  0x93,  0x00,  0x90,  0x00,
	0x00,  0x09,  0x09,  0x93,  0x00,  0x90,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,
	0x01e3,
	},
	{
	90,   5450,  0x18,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x21,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x09,  0x09,  0x93,  0x00,  0x90,  0x00,
	0x00,  0x09,  0x09,  0x93,  0x00,  0x90,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,
	0x01e2,
	},
	{
	92,   5460,  0x1c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x22,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x08,  0x08,  0x93,  0x00,  0x90,  0x00,
	0x00,  0x08,  0x08,  0x93,  0x00,  0x90,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,
	0x01e1,
	},
	{
	94,   5470,  0x1f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x23,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x08,  0x08,  0x93,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x08,  0x93,  0x00,  0x60,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,
	0x01e0,
	},
	{
	96,   5480,  0x22,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x24,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x08,  0x07,  0x93,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x07,  0x93,  0x00,  0x60,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,
	0x01df,
	},
	{
	98,   5490,  0x26,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x25,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x08,  0x07,  0x93,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x07,  0x93,  0x00,  0x60,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,
	0x01de,
	},
	{
	100,   5500,  0x29,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x26,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x08,  0x07,  0x93,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x07,  0x93,  0x00,  0x60,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,
	0x01dd,
	},
	{
	102,   5510,  0x2c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x27,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x99,  0x00,  0x00,  0x08,  0x07,  0x93,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x07,  0x93,  0x00,  0x60,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,
	0x01dd,
	},
	{
	104,   5520,  0x30,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x28,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x08,  0x06,  0x93,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x06,  0x93,  0x00,  0x60,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,
	0x01dc,
	},
	{
	106,   5530,  0x33,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x29,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x08,  0x06,  0x93,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x06,  0x93,  0x00,  0x60,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,
	0x01db,
	},
	{
	108,   5540,  0x36,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2a,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x08,  0x06,  0x93,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x06,  0x93,  0x00,  0x60,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,
	0x01da,
	},
	{
	110,   5550,  0x3a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2b,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x08,  0x05,  0x83,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x05,  0x83,  0x00,  0x60,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,
	0x01d9,
	},
	{
	112,   5560,  0x3d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2c,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x08,  0x05,  0x83,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x05,  0x83,  0x00,  0x60,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,
	0x01d8,
	},
	{
	114,   5570,  0x40,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2d,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x08,  0x05,  0x83,  0x00,  0x60,  0x00,
	0x00,  0x08,  0x05,  0x83,  0x00,  0x60,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,
	0x01d7,
	},
	{
	116,   5580,  0x44,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2e,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x07,  0x05,  0x83,  0x00,  0x60,  0x00,
	0x00,  0x07,  0x05,  0x83,  0x00,  0x60,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,
	0x01d7,
	},
	{
	118,   5590,  0x47,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2f,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x07,  0x04,  0x83,  0x00,  0x60,  0x00,
	0x00,  0x07,  0x04,  0x83,  0x00,  0x60,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,
	0x01d6,
	},
	{
	120,   5600,  0x4a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x30,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x07,  0x04,  0x73,  0x00,  0x30,  0x00,
	0x00,  0x07,  0x04,  0x73,  0x00,  0x30,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,
	0x01d5,
	},
	{
	122,   5610,  0x4e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x31,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x88,  0x00,  0x00,  0x06,  0x04,  0x73,  0x00,  0x30,  0x00,
	0x00,  0x06,  0x04,  0x73,  0x00,  0x30,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,
	0x01d4,
	},
	{
	124,   5620,  0x51,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x32,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x06,  0x04,  0x73,  0x00,  0x30,  0x00,
	0x00,  0x06,  0x04,  0x73,  0x00,  0x30,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,
	0x01d3,
	},
	{
	126,   5630,  0x54,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x33,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x06,  0x04,  0x73,  0x00,  0x30,  0x00,
	0x00,  0x06,  0x04,  0x73,  0x00,  0x30,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,
	0x01d2,
	},
	{
	128,   5640,  0x58,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x34,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x06,  0x04,  0x73,  0x00,  0x30,  0x00,
	0x00,  0x06,  0x04,  0x73,  0x00,  0x30,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,
	0x01d2,
	},
	{
	130,   5650,  0x5b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x35,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x06,  0x03,  0x63,  0x00,  0x30,  0x00,
	0x00,  0x06,  0x03,  0x63,  0x00,  0x30,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,
	0x01d1,
	},
	{
	132,   5660,  0x5e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x36,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x06,  0x03,  0x63,  0x00,  0x30,  0x00,
	0x00,  0x06,  0x03,  0x63,  0x00,  0x30,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,
	0x01d0,
	},
	{
	134,   5670,  0x62,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x37,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x05,  0x03,  0x63,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x03,  0x63,  0x00,  0x00,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,
	0x01cf,
	},
	{
	136,   5680,  0x65,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x38,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x05,  0x02,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x02,  0x53,  0x00,  0x00,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,
	0x01ce,
	},
	{
	138,   5690,  0x68,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x39,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x05,  0x02,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x02,  0x53,  0x00,  0x00,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,
	0x01ce,
	},
	{
	140,   5700,  0x6c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3a,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x05,  0x02,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x02,  0x53,  0x00,  0x00,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,
	0x01cd,
	},
	{
	142,   5710,  0x6f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3b,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x05,  0x02,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x02,  0x53,  0x00,  0x00,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,
	0x01cc,
	},
	{
	144,   5720,  0x72,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3c,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x05,  0x02,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x02,  0x53,  0x00,  0x00,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,
	0x01cb,
	},
	{
	145,   5725,  0x74,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x79,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x05,  0x01,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x53,  0x00,  0x00,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,
	0x01cb,
	},
	{
	146,   5730,  0x76,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3d,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,
	0x01ca,
	},
	{
	147,   5735,  0x77,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7b,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,
	0x01ca,
	},
	{
	148,   5740,  0x79,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3e,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,
	0x01c9,
	},
	{
	149,   5745,  0x7b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7d,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,
	0x01c9,
	},
	{
	150,   5750,  0x7c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3f,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,
	0x01c9,
	},
	{
	151,   5755,  0x7e,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7f,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x53,  0x00,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,
	0x01c8,
	},
	{
	152,   5760,  0x80,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x40,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x04,  0x01,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x43,  0x00,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,
	0x01c8,
	},
	{
	153,   5765,  0x81,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x81,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x04,  0x01,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x43,  0x00,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,
	0x01c8,
	},
	{
	154,   5770,  0x83,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x41,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x04,  0x01,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x43,  0x00,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,
	0x01c7,
	},
	{
	155,   5775,  0x85,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x83,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x04,  0x01,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x04,  0x01,  0x43,  0x00,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,
	0x01c7,
	},
	{
	156,   5780,  0x86,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x42,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x66,  0x00,  0x00,  0x03,  0x01,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x01,  0x43,  0x00,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,
	0x01c6,
	},
	{
	157,   5785,  0x88,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x85,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,
	0x01c6,
	},
	{
	158,   5790,  0x8a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x43,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,
	0x01c6,
	},
	{
	159,   5795,  0x8b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x87,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,
	0x01c5,
	},
	{
	160,   5800,  0x8d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x44,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,
	0x01c5,
	},
	{
	161,   5805,  0x8f,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x89,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,
	0x01c4,
	},
	{
	162,   5810,  0x90,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x45,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,
	0x01c4,
	},
	{
	163,   5815,  0x92,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8b,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,
	0x01c4,
	},
	{
	164,   5820,  0x94,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x46,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,
	0x01c3,
	},
	{
	165,   5825,  0x95,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8d,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,
	0x01c3,
	},
	{
	166,   5830,  0x97,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x47,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,
	0x01c2,
	},
	{
	168,   5840,  0x9a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x48,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x55,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,
	0x01c2,
	},
	{
	170,   5850,  0x9e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x49,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x44,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,
	0x01c1,
	},
	{
	172,   5860,  0xa1,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4a,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x44,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,
	0x01c0,
	},
	{
	174,   5870,  0xa4,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4b,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x44,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,
	0x01bf,
	},
	{
	176,   5880,  0xa8,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4c,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x33,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,
	0x01bf,
	},
	{
	178,   5890,  0xab,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4d,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x33,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,
	0x01be,
	},
	{
	180,   5900,  0xae,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4e,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x33,  0x00,  0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x00,  0x43,  0x00,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,
	0x01bd,
	},
	{
	1,   2412,  0x48,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x6c,  0x09,  0x0f,
	0x0a,  0x00,  0x0a,  0x00,  0x71,  0xa3,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x71,
	0xa3,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,
	0x0443,
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x71,  0x09,  0x0f,
	0x0a,  0x00,  0x0a,  0x00,  0x71,  0xa3,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x71,
	0xa3,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,
	0x0441,
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x76,  0x09,  0x0f,
	0x09,  0x00,  0x09,  0x00,  0x71,  0x93,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x71,
	0x93,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,
	0x043f,
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x7b,  0x09,  0x0f,
	0x09,  0x00,  0x09,  0x00,  0x71,  0x93,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x71,
	0x93,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,
	0x043d,
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x80,  0x09,  0x0f,
	0x08,  0x00,  0x08,  0x00,  0x51,  0x83,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x51,
	0x83,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,
	0x043a,
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x85,  0x09,  0x0f,
	0x08,  0x00,  0x08,  0x00,  0x51,  0x83,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x51,
	0x83,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,
	0x0438,
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8a,  0x09,  0x0f,
	0x07,  0x00,  0x07,  0x00,  0x51,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x51,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,
	0x0436,
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8f,  0x09,  0x0f,
	0x07,  0x00,  0x07,  0x00,  0x31,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x31,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,
	0x0434,
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x94,  0x09,  0x0f,
	0x07,  0x00,  0x07,  0x00,  0x31,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x31,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,
	0x0431,
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x99,  0x09,  0x0f,
	0x06,  0x00,  0x06,  0x00,  0x31,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x31,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,
	0x042f,
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x9e,  0x09,  0x0f,
	0x06,  0x00,  0x06,  0x00,  0x31,  0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x31,
	0x63,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,
	0x042d,
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa3,  0x09,  0x0f,
	0x05,  0x00,  0x05,  0x00,  0x11,  0x53,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x11,
	0x53,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,
	0x042b,
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa8,  0x09,  0x0f,
	0x05,  0x00,  0x05,  0x00,  0x11,  0x53,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x11,
	0x53,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,
	0x0429,
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xb4,  0x09,  0x0f,
	0x04,  0x00,  0x04,  0x00,  0x11,  0x43,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x11,
	0x43,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,
	0x0424
	}
};

/* channel info table for nphyrev8 radio 2057_rev5 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_rev5_t chan_info_nphyrev8_2057_rev5[] = {
	{
	1,   2412,  0x48,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x6c,  0x09,  0x0d,
	0x08,  0x0e,  0x61,  0x03,  0xff,  0x61,  0x03,  0xff,  0x03c9,  0x03c5,  0x03c1,
	0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x71,  0x09,  0x0d,
	0x08,  0x0e,  0x61,  0x03,  0xff,  0x61,  0x03,  0xff,  0x03cb,  0x03c7,  0x03c3,
	0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x76,  0x09,  0x0d,
	0x08,  0x0e,  0x61,  0x03,  0xef,  0x61,  0x03,  0xef,  0x03cd,  0x03c9,  0x03c5,
	0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x7b,  0x09,  0x0c,
	0x08,  0x0e,  0x61,  0x03,  0xdf,  0x61,  0x03,  0xdf,  0x03cf,  0x03cb,  0x03c7,
	0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x80,  0x09,  0x0c,
	0x07,  0x0d,  0x61,  0x03,  0xcf,  0x61,  0x03,  0xcf,  0x03d1,  0x03cd,  0x03c9,
	0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x85,  0x09,  0x0c,
	0x07,  0x0d,  0x61,  0x03,  0xbf,  0x61,  0x03,  0xbf,  0x03d3,  0x03cf,  0x03cb,
	0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8a,  0x09,  0x0b,
	0x07,  0x0d,  0x61,  0x03,  0xaf,  0x61,  0x03,  0xaf,  0x03d5,  0x03d1,  0x03cd,
	0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8f,  0x09,  0x0b,
	0x07,  0x0d,  0x61,  0x03,  0x9f,  0x61,  0x03,  0x9f,  0x03d7,  0x03d3,  0x03cf,
	0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x94,  0x09,  0x0b,
	0x07,  0x0d,  0x61,  0x03,  0x8f,  0x61,  0x03,  0x8f,  0x03d9,  0x03d5,  0x03d1,
	0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x99,  0x09,  0x0b,
	0x07,  0x0c,  0x61,  0x03,  0x7f,  0x61,  0x03,  0x7f,  0x03db,  0x03d7,  0x03d3,
	0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x9e,  0x09,  0x0b,
	0x07,  0x0c,  0x61,  0x03,  0x6f,  0x61,  0x03,  0x6f,  0x03dd,  0x03d9,  0x03d5,
	0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa3,  0x09,  0x0b,
	0x06,  0x0c,  0x61,  0x03,  0x5f,  0x61,  0x03,  0x5f,  0x03df,  0x03db,  0x03d7,
	0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa8,  0x09,  0x0a,
	0x06,  0x0b,  0x61,  0x03,  0x4f,  0x61,  0x03,  0x4f,  0x03e1,  0x03dd,  0x03d9,
	0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xb4,  0x09,  0x0a,
	0x06,  0x0b,  0x61,  0x03,  0x3f,  0x61,  0x03,  0x3f,  0x03e6,  0x03e2,  0x03de,
	0x041b,  0x041f,  0x0424
	}
};

/* channel info table for nphyrev9 radio 2057_rev5v1 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_rev5_t chan_info_nphyrev9_2057_rev5v1[] = {
	{
	1,   2412,  0x48,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x6c,  0x09,  0x0d,
	0x08,  0x0e,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03c9,  0x03c5,  0x03c1,
	0x043a,  0x043f,  0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x71,  0x09,  0x0d,
	0x08,  0x0e,  0x21,  0x03,  0xff,  0x21,  0x03,  0xff,  0x03cb,  0x03c7,  0x03c3,
	0x0438,  0x043d,  0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x76,  0x09,  0x0d,
	0x08,  0x0e,  0x21,  0x03,  0xef,  0x21,  0x03,  0xef,  0x03cd,  0x03c9,  0x03c5,
	0x0436,  0x043a,  0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x7b,  0x09,  0x0c,
	0x08,  0x0e,  0x21,  0x03,  0xdf,  0x21,  0x03,  0xdf,  0x03cf,  0x03cb,  0x03c7,
	0x0434,  0x0438,  0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x80,  0x09,  0x0c,
	0x07,  0x0d,  0x21,  0x03,  0xcf,  0x21,  0x03,  0xcf,  0x03d1,  0x03cd,  0x03c9,
	0x0431,  0x0436,  0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x85,  0x09,  0x0c,
	0x07,  0x0d,  0x21,  0x03,  0xbf,  0x21,  0x03,  0xbf,  0x03d3,  0x03cf,  0x03cb,
	0x042f,  0x0434,  0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x8a,  0x09,  0x0b,
	0x07,  0x0d,  0x21,  0x03,  0xaf,  0x21,  0x03,  0xaf,  0x03d5,  0x03d1,  0x03cd,
	0x042d,  0x0431,  0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x8f,  0x09,  0x0b,
	0x07,  0x0d,  0x21,  0x03,  0x9f,  0x21,  0x03,  0x9f,  0x03d7,  0x03d3,  0x03cf,
	0x042b,  0x042f,  0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x94,  0x09,  0x0b,
	0x07,  0x0d,  0x21,  0x03,  0x8f,  0x21,  0x03,  0x8f,  0x03d9,  0x03d5,  0x03d1,
	0x0429,  0x042d,  0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x99,  0x09,  0x0b,
	0x07,  0x0c,  0x21,  0x03,  0x7f,  0x21,  0x03,  0x7f,  0x03db,  0x03d7,  0x03d3,
	0x0427,  0x042b,  0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0x9e,  0x09,  0x0b,
	0x07,  0x0c,  0x21,  0x03,  0x6f,  0x21,  0x03,  0x6f,  0x03dd,  0x03d9,  0x03d5,
	0x0424,  0x0429,  0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xa3,  0x09,  0x0b,
	0x06,  0x0c,  0x21,  0x03,  0x5f,  0x21,  0x03,  0x5f,  0x03df,  0x03db,  0x03d7,
	0x0422,  0x0427,  0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xa8,  0x09,  0x0a,
	0x06,  0x0b,  0x21,  0x03,  0x4f,  0x21,  0x03,  0x4f,  0x03e1,  0x03dd,  0x03d9,
	0x0420,  0x0424,  0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x2b,  0x1f,  0x1f,  0x30,  0xb4,  0x09,  0x0a,
	0x06,  0x0b,  0x21,  0x03,  0x3f,  0x21,  0x03,  0x3f,  0x03e6,  0x03e2,  0x03de,
	0x041b,  0x041f,  0x0424
	}
};

/* channel info table for nphyrev8 radio 2057_rev7 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_t chan_info_nphyrev8_2057_rev7[] = {
	{
	184,   4920,  0x68,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xec,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0xd3,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,
	0x0216
	},
	{
	186,   4930,  0x6b,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xed,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0xd3,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,
	0x0215
	},
	{
	188,   4940,  0x6e,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xee,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0xd3,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,
	0x0214
	},
	{
	190,   4950,  0x72,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xef,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,
	0x0213
	},
	{
	192,   4960,  0x75,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf0,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,
	0x0212
	},
	{
	194,   4970,  0x78,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf1,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,
	0x0211
	},
	{
	196,   4980,  0x7c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf2,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,
	0x020f
	},
	{
	198,   4990,  0x7f,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf3,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,
	0x020e
	},
	{
	200,   5000,  0x82,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf4,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,
	0x020d
	},
	{
	202,   5010,  0x86,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf5,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,
	0x020c
	},
	{
	204,   5020,  0x89,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf6,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,
	0x020b
	},
	{
	206,   5030,  0x8c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf7,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,
	0x020a
	},
	{
	208,   5040,  0x90,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf8,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,
	0x0209
	},
	{
	210,   5050,  0x93,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf9,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,
	0x0208
	},
	{
	212,   5060,  0x96,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfa,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,
	0x0207
	},
	{
	214,   5070,  0x9a,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfb,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,
	0x0206
	},
	{
	216,   5080,  0x9d,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfc,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,
	0x0205
	},
	{
	218,   5090,  0xa0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfd,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,
	0x0204
	},
	{
	220,   5100,  0xa4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfe,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,
	0x0203
	},
	{
	222,   5110,  0xa7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xff,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,
	0x0202
	},
	{
	224,   5120,  0xaa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x00,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,
	0x0201
	},
	{
	226,   5130,  0xae,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x01,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,
	0x0200
	},
	{
	228,   5140,  0xb1,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x02,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,
	0x01ff
	},
	{
	32,   5160,  0xb8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x04,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,
	0x01fd
	},
	{
	34,   5170,  0xbb,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x05,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,
	0x01fc
	},
	{
	36,   5180,  0xbe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x06,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,
	0x01fb
	},
	{
	38,   5190,  0xc2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x07,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,
	0x01fa
	},
	{
	40,   5200,  0xc5,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x08,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,
	0x01f9
	},
	{
	42,   5210,  0xc8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x09,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,
	0x01f8
	},
	{
	44,   5220,  0xcc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0a,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,
	0x01f7
	},
	{
	46,   5230,  0xcf,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0b,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,
	0x01f6
	},
	{
	48,   5240,  0xd2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0c,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x8e,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,
	0x01f5
	},
	{
	50,   5250,  0xd6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0d,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x8e,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,
	0x01f4
	},
	{
	52,   5260,  0xd9,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0e,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,
	0x01f3
	},
	{
	54,   5270,  0xdc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0f,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,
	0x01f2
	},
	{
	56,   5280,  0xe0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x10,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,
	0x01f1
	},
	{
	58,   5290,  0xe3,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x11,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xf8,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,
	0x01f0
	},
	{
	60,   5300,  0xe6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x12,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,
	0x01f0
	},
	{
	62,   5310,  0xea,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x13,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,
	0x01ef
	},
	{
	64,   5320,  0xed,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x14,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,
	0x01ee
	},
	{
	66,   5330,  0xf0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x15,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,
	0x01ed
	},
	{
	68,   5340,  0xf4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x16,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,
	0x01ec
	},
	{
	70,   5350,  0xf7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x17,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,
	0x01eb
	},
	{
	72,   5360,  0xfa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x18,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,
	0x01ea
	},
	{
	74,   5370,  0xfe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x19,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,
	0x01e9
	},
	{
	76,   5380,  0x01,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1a,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,
	0x01e8
	},
	{
	78,   5390,  0x04,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1b,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x0c,  0x83,  0x00,  0xf5,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,
	0x01e7
	},
	{
	80,   5400,  0x08,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1c,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,
	0x01e6
	},
	{
	82,   5410,  0x0b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1d,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,
	0x01e5
	},
	{
	84,   5420,  0x0e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1e,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x6c,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,
	0x01e5
	},
	{
	86,   5430,  0x12,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1f,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x6c,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,
	0x01e4
	},
	{
	88,   5440,  0x15,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x20,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,
	0x01e3
	},
	{
	90,   5450,  0x18,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x21,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,
	0x01e2
	},
	{
	92,   5460,  0x1c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x22,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,
	0x01e1
	},
	{
	94,   5470,  0x1f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x23,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,
	0x01e0
	},
	{
	96,   5480,  0x22,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x24,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,
	0x01df
	},
	{
	98,   5490,  0x26,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x25,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x09,  0x53,  0x00,  0xb1,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,
	0x01de
	},
	{
	100,   5500,  0x29,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x26,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,
	0x01dd
	},
	{
	102,   5510,  0x2c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x27,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,
	0x01dd
	},
	{
	104,   5520,  0x30,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x28,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,
	0x01dc
	},
	{
	106,   5530,  0x33,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x29,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,
	0x01db
	},
	{
	108,   5540,  0x36,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2a,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,
	0x01da
	},
	{
	110,   5550,  0x3a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2b,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,
	0x01d9
	},
	{
	112,   5560,  0x3d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2c,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,
	0x01d8
	},
	{
	114,   5570,  0x40,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2d,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,
	0x01d7
	},
	{
	116,   5580,  0x44,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2e,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,
	0x01d7
	},
	{
	118,   5590,  0x47,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2f,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x38,  0x00,  0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x06,  0x43,  0x00,  0x80,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,
	0x01d6
	},
	{
	120,   5600,  0x4a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x30,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x38,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,
	0x01d5
	},
	{
	122,   5610,  0x4e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x31,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x38,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,
	0x01d4
	},
	{
	124,   5620,  0x51,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x32,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,
	0x01d3
	},
	{
	126,   5630,  0x54,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x33,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,
	0x01d2
	},
	{
	128,   5640,  0x58,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x34,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x60,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,
	0x01d2
	},
	{
	130,   5650,  0x5b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x35,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,
	0x01d1
	},
	{
	132,   5660,  0x5e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x36,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,
	0x01d0
	},
	{
	134,   5670,  0x62,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x37,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x03,  0x23,  0x00,  0x60,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,
	0x01cf
	},
	{
	136,   5680,  0x65,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x38,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x09,  0x02,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x02,  0x23,  0x00,  0x60,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,
	0x01ce
	},
	{
	138,   5690,  0x68,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x39,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x09,  0x02,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x09,  0x02,  0x23,  0x00,  0x60,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,
	0x01ce
	},
	{
	140,   5700,  0x6c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3a,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,
	0x01cd
	},
	{
	142,   5710,  0x6f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3b,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,
	0x01cc
	},
	{
	144,   5720,  0x72,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3c,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	145,   5725,  0x74,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x79,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	146,   5730,  0x76,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3d,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,
	0x01ca
	},
	{
	147,   5735,  0x77,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7b,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,
	0x01ca
	},
	{
	148,   5740,  0x79,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3e,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,
	0x01c9
	},
	{
	149,   5745,  0x7b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7d,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x30,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,
	0x01c9
	},
	{
	150,   5750,  0x7c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3f,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,
	0x01c9
	},
	{
	151,   5755,  0x7e,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7f,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,
	0x01c8
	},
	{
	152,   5760,  0x80,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x40,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	153,   5765,  0x81,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x81,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	154,   5770,  0x83,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x41,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,
	0x01c7
	},
	{
	155,   5775,  0x85,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x83,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,
	0x01c7
	},
	{
	156,   5780,  0x86,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x42,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,
	0x01c6
	},
	{
	157,   5785,  0x88,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x85,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	158,   5790,  0x8a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x43,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	159,   5795,  0x8b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x87,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x02,  0x13,  0x00,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,
	0x01c5
	},
	{
	160,   5800,  0x8d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x44,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x08,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x01,  0x03,  0x00,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,
	0x01c5
	},
	{
	161,   5805,  0x8f,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x89,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,
	0x01c4
	},
	{
	162,   5810,  0x90,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x45,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	163,   5815,  0x92,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8b,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	164,   5820,  0x94,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x46,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,
	0x01c3
	},
	{
	165,   5825,  0x95,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8d,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,
	0x01c3
	},
	{
	166,   5830,  0x97,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x47,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,
	0x01c2
	},
	{
	168,   5840,  0x9a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x48,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,
	0x01c2
	},
	{
	170,   5850,  0x9e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x49,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,
	0x01c1
	},
	{
	172,   5860,  0xa1,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4a,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,
	0x01c0
	},
	{
	174,   5870,  0xa4,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4b,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,
	0x01bf
	},
	{
	176,   5880,  0xa8,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4c,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,
	0x01bf
	},
	{
	178,   5890,  0xab,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4d,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,
	0x01be
	},
	{
	180,   5900,  0xae,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4e,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,
	0x01bd
	},
	{
	1,   2412,  0x48,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x6c,  0x09,  0x0f,
	0x09,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,
	0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x71,  0x09,  0x0f,
	0x09,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,
	0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x76,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,
	0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x7b,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,
	0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x80,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,
	0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x85,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,
	0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8a,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,
	0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8f,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,
	0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x94,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,
	0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x99,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,
	0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x9e,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,
	0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa3,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,
	0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa8,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,
	0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xb4,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,
	0x0424
	}
};

/* channel info table for nphyrev9 radio 2057_rev7v1 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_t chan_info_nphyrev9_2057_rev7v1[] = {
	{
	184,   4920,  0x68,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xec,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0xd3,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,
	0x0216
	},
	{
	186,   4930,  0x6b,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xed,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0xd3,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,
	0x0215
	},
	{
	188,   4940,  0x6e,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xee,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0xd3,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,
	0x0214
	},
	{
	190,   4950,  0x72,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xef,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,
	0x0213
	},
	{
	192,   4960,  0x75,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf0,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,
	0x0212
	},
	{
	194,   4970,  0x78,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf1,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,
	0x0211
	},
	{
	196,   4980,  0x7c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf2,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,
	0x020f
	},
	{
	198,   4990,  0x7f,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf3,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,
	0x020e
	},
	{
	200,   5000,  0x82,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf4,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,
	0x020d
	},
	{
	202,   5010,  0x86,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf5,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,
	0x020c
	},
	{
	204,   5020,  0x89,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf6,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,
	0x020b
	},
	{
	206,   5030,  0x8c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf7,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,
	0x020a
	},
	{
	208,   5040,  0x90,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf8,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,
	0x0209
	},
	{
	210,   5050,  0x93,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf9,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,
	0x0208
	},
	{
	212,   5060,  0x96,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfa,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,
	0x0207
	},
	{
	214,   5070,  0x9a,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfb,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,
	0x0206
	},
	{
	216,   5080,  0x9d,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfc,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,
	0x0205
	},
	{
	218,   5090,  0xa0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfd,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,
	0x0204
	},
	{
	220,   5100,  0xa4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfe,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,
	0x0203
	},
	{
	222,   5110,  0xa7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xff,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,
	0x0202
	},
	{
	224,   5120,  0xaa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x00,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,
	0x0201
	},
	{
	226,   5130,  0xae,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x01,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,
	0x0200
	},
	{
	228,   5140,  0xb1,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x02,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,
	0x01ff
	},
	{
	32,   5160,  0xb8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x04,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,
	0x01fd
	},
	{
	34,   5170,  0xbb,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x05,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,
	0x01fc
	},
	{
	36,   5180,  0xbe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x06,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x2c,  0x4d,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x2c,  0x4d,  0xa3,  0x00,  0xfc,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,
	0x01fb
	},
	{
	38,   5190,  0xc2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x07,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x2c,  0x4d,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x2c,  0x4d,  0xa3,  0x00,  0xfc,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,
	0x01fa
	},
	{
	40,   5200,  0xc5,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x08,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x2f,  0x4f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x2f,  0x4f,  0x93,  0x00,  0xf8,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,
	0x01f9
	},
	{
	42,   5210,  0xc8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x09,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x2f,  0x4f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x2f,  0x4f,  0x93,  0x00,  0xf8,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,
	0x01f8
	},
	{
	44,   5220,  0xcc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0a,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x4f,  0x4f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x4f,  0x4f,  0x93,  0x00,  0xf8,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,
	0x01f7
	},
	{
	46,   5230,  0xcf,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0b,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x4a,  0x49,  0x53,  0x00,  0xf8,  0x00,
	0x00,  0x4a,  0x49,  0x53,  0x00,  0xf8,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,
	0x01f6
	},
	{
	48,   5240,  0xd2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0c,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x8e,  0x00,  0x00,  0x4a,  0x49,  0x53,  0x00,  0xf8,  0x00,
	0x00,  0x4a,  0x49,  0x53,  0x00,  0xf8,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,
	0x01f5
	},
	{
	50,   5250,  0xd6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0d,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x8e,  0x00,  0x00,  0x4f,  0x4f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x4f,  0x4f,  0x93,  0x00,  0xf8,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,
	0x01f4
	},
	{
	52,   5260,  0xd9,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0e,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0f,  0x4f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x6f,  0x93,  0x00,  0xf8,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,
	0x01f3
	},
	{
	54,   5270,  0xdc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0f,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0f,  0x4f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x6f,  0x93,  0x00,  0xf8,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,
	0x01f2
	},
	{
	56,   5280,  0xe0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x10,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0f,  0x4f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x6f,  0x93,  0x00,  0xf8,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,
	0x01f1
	},
	{
	58,   5290,  0xe3,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x11,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0f,  0x4f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x0f,  0x6f,  0x93,  0x00,  0xf8,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,
	0x01f0
	},
	{
	60,   5300,  0xe6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x12,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x6c,  0x83,  0x00,  0xf5,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,
	0x01f0
	},
	{
	62,   5310,  0xea,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x13,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x6c,  0x83,  0x00,  0xf5,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,
	0x01ef
	},
	{
	64,   5320,  0xed,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x14,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x6c,  0x83,  0x00,  0xf5,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,
	0x01ee
	},
	{
	66,   5330,  0xf0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x15,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x6c,  0x83,  0x00,  0xf5,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,
	0x01ed
	},
	{
	68,   5340,  0xf4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x16,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x6c,  0x83,  0x00,  0xf5,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,
	0x01ec
	},
	{
	70,   5350,  0xf7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x17,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x6c,  0x83,  0x00,  0xf5,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,
	0x01eb
	},
	{
	72,   5360,  0xfa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x18,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x6c,  0x83,  0x00,  0xf5,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,
	0x01ea
	},
	{
	74,   5370,  0xfe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x19,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x6c,  0x83,  0x00,  0xf5,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,
	0x01e9
	},
	{
	76,   5380,  0x01,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1a,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x6c,  0x83,  0x00,  0xf5,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,
	0x01e8
	},
	{
	78,   5390,  0x04,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1b,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x6c,  0x83,  0x00,  0xf5,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,
	0x01e7
	},
	{
	80,   5400,  0x08,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1c,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0d,  0x49,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x69,  0x53,  0x00,  0xb1,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,
	0x01e6
	},
	{
	82,   5410,  0x0b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1d,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0d,  0x49,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x69,  0x53,  0x00,  0xb1,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,
	0x01e5
	},
	{
	84,   5420,  0x0e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1e,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x6c,  0x00,  0x00,  0x0d,  0x49,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x69,  0x53,  0x00,  0xb1,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,
	0x01e5
	},
	{
	86,   5430,  0x12,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1f,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x6c,  0x00,  0x00,  0x0d,  0x49,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x69,  0x53,  0x00,  0xb1,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,
	0x01e4
	},
	{
	88,   5440,  0x15,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x20,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x49,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x69,  0x53,  0x00,  0xb1,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,
	0x01e3
	},
	{
	90,   5450,  0x18,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x21,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x49,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x69,  0x53,  0x00,  0xb1,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,
	0x01e2
	},
	{
	92,   5460,  0x1c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x22,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x49,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x69,  0x53,  0x00,  0xb1,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,
	0x01e1
	},
	{
	94,   5470,  0x1f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x23,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x49,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x69,  0x53,  0x00,  0xb1,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,
	0x01e0
	},
	{
	96,   5480,  0x22,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x24,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x49,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x69,  0x53,  0x00,  0xb1,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,
	0x01df
	},
	{
	98,   5490,  0x26,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x25,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0d,  0x49,  0x53,  0x00,  0xb1,  0x00,
	0x00,  0x0d,  0x69,  0x53,  0x00,  0xb1,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,
	0x01de
	},
	{
	100,   5500,  0x29,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x26,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x04,  0x43,  0x23,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x43,  0x23,  0x00,  0x80,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,
	0x01dd
	},
	{
	102,   5510,  0x2c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x27,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x04,  0x43,  0x23,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x43,  0x23,  0x00,  0x80,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,
	0x01dd
	},
	{
	104,   5520,  0x30,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x28,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,
	0x01dc
	},
	{
	106,   5530,  0x33,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x29,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,
	0x01db
	},
	{
	108,   5540,  0x36,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2a,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,
	0x01da
	},
	{
	110,   5550,  0x3a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2b,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,
	0x01d9
	},
	{
	112,   5560,  0x3d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2c,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,
	0x01d8
	},
	{
	114,   5570,  0x40,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2d,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x26,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x2a,  0x26,  0x43,  0x00,  0x80,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,
	0x01d7
	},
	{
	116,   5580,  0x44,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2e,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x26,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x2a,  0x26,  0x43,  0x00,  0x80,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,
	0x01d7
	},
	{
	118,   5590,  0x47,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2f,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x38,  0x00,  0x00,  0x0a,  0x26,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x2a,  0x26,  0x43,  0x00,  0x80,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,
	0x01d6
	},
	{
	120,   5600,  0x4a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x30,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x38,  0x00,  0x00,  0x09,  0x24,  0x33,  0x00,  0x60,  0x00,
	0x00,  0x29,  0x24,  0x33,  0x00,  0x60,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,
	0x01d5
	},
	{
	122,   5610,  0x4e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x31,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x38,  0x00,  0x00,  0x09,  0x24,  0x33,  0x00,  0x60,  0x00,
	0x00,  0x29,  0x24,  0x33,  0x00,  0x60,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,
	0x01d4
	},
	{
	124,   5620,  0x51,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x32,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x24,  0x33,  0x00,  0x60,  0x00,
	0x00,  0x29,  0x24,  0x33,  0x00,  0x60,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,
	0x01d3
	},
	{
	126,   5630,  0x54,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x33,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x24,  0x33,  0x00,  0x60,  0x00,
	0x00,  0x29,  0x24,  0x33,  0x00,  0x60,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,
	0x01d2
	},
	{
	128,   5640,  0x58,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x34,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x24,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x29,  0x24,  0x23,  0x00,  0x60,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,
	0x01d2
	},
	{
	130,   5650,  0x5b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x35,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x49,  0x43,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x49,  0x43,  0x23,  0x00,  0x60,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,
	0x01d1
	},
	{
	132,   5660,  0x5e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x36,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x49,  0x43,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x49,  0x43,  0x23,  0x00,  0x60,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,
	0x01d0
	},
	{
	134,   5670,  0x62,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x37,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x49,  0x43,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x49,  0x43,  0x23,  0x00,  0x60,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,
	0x01cf
	},
	{
	136,   5680,  0x65,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x38,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x49,  0x42,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x49,  0x42,  0x23,  0x00,  0x60,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,
	0x01ce
	},
	{
	138,   5690,  0x68,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x39,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x49,  0x42,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x49,  0x42,  0x23,  0x00,  0x60,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,
	0x01ce
	},
	{
	140,   5700,  0x6c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3a,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,
	0x01cd
	},
	{
	142,   5710,  0x6f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3b,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,
	0x01cc
	},
	{
	144,   5720,  0x72,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3c,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	145,   5725,  0x74,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x79,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	146,   5730,  0x76,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3d,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,
	0x01ca
	},
	{
	147,   5735,  0x77,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7b,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,
	0x01ca
	},
	{
	148,   5740,  0x79,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3e,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,
	0x01c9
	},
	{
	149,   5745,  0x7b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7d,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x28,  0x02,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x30,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,
	0x01c9
	},
	{
	150,   5750,  0x7c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3f,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x28,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,
	0x01c9
	},
	{
	151,   5755,  0x7e,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7f,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x28,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,
	0x01c8
	},
	{
	152,   5760,  0x80,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x40,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x28,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	153,   5765,  0x81,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x81,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x28,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	154,   5770,  0x83,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x41,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x28,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,
	0x01c7
	},
	{
	155,   5775,  0x85,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x83,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x28,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,
	0x01c7
	},
	{
	156,   5780,  0x86,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x42,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x28,  0x02,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,
	0x01c6
	},
	{
	157,   5785,  0x88,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x85,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	158,   5790,  0x8a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x43,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	159,   5795,  0x8b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x87,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x03,  0x20,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x20,  0x03,  0x00,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,
	0x01c5
	},
	{
	160,   5800,  0x8d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x44,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x03,  0x20,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x20,  0x03,  0x00,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,
	0x01c5
	},
	{
	161,   5805,  0x8f,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x89,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x03,  0x20,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x20,  0x03,  0x00,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,
	0x01c4
	},
	{
	162,   5810,  0x90,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x45,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x21,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x21,  0x03,  0x00,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	163,   5815,  0x92,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8b,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x21,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x21,  0x03,  0x00,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	164,   5820,  0x94,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x46,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x21,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x21,  0x03,  0x00,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,
	0x01c3
	},
	{
	165,   5825,  0x95,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8d,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x21,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x21,  0x03,  0x00,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,
	0x01c3
	},
	{
	166,   5830,  0x97,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x47,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,
	0x01c2
	},
	{
	168,   5840,  0x9a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x48,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,
	0x01c2
	},
	{
	170,   5850,  0x9e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x49,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,
	0x01c1
	},
	{
	172,   5860,  0xa1,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4a,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,
	0x01c0
	},
	{
	174,   5870,  0xa4,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4b,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,
	0x01bf
	},
	{
	176,   5880,  0xa8,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4c,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,
	0x01bf
	},
	{
	178,   5890,  0xab,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4d,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,
	0x01be
	},
	{
	180,   5900,  0xae,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4e,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x05,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,
	0x01bd
	},
	{
	1,   2412,  0x48,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x6c,  0x09,  0x0f,
	0x09,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,
	0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x71,  0x09,  0x0f,
	0x09,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,
	0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x76,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,
	0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x7b,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,
	0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x80,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,
	0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x85,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,
	0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8a,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,
	0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8f,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,
	0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x94,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,
	0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x99,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,
	0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x9e,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,
	0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa3,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,
	0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa8,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,
	0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xb4,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,
	0x0424
	}
};

/* channel info table for nphyrev9 radio 2057_rev7v2 (autogenerated by tune2057.tcl) */

static chan_info_nphy_radio2057_t chan_info_nphyrev9_2057_rev7v2[] = {
#ifdef BAND5G
	{
	184,   4920,  0x68,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xec,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0xd3,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,
	0x0216
	},
	{
	188,   4940,  0x6e,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xee,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0xd3,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,
	0x0214
	},
	{
	192,   4960,  0x75,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf0,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,
	0x0212
	},
	{
	196,   4980,  0x7c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf2,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xd3,  0x00,  0xff,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,
	0x020f
	},
	{
	200,   5000,  0x82,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf4,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,
	0x020d
	},
	{
	204,   5020,  0x89,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf6,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,
	0x020b
	},
	{
	208,   5040,  0x90,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf8,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,
	0x0209
	},
	{
	212,   5060,  0x96,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfa,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,
	0x0207
	},
	{
	216,   5080,  0x9d,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfc,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,
	0x0205
	},
	{
	34,   5170,  0xbb,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x05,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xfc,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,
	0x01fc
	},
	{
	36,   5180,  0xbe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x06,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x2c,  0x4d,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x2c,  0x4d,  0xa3,  0x00,  0xfc,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,
	0x01fb
	},
	{
	38,   5190,  0xc2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x07,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0c,  0x0d,  0xa3,  0x00,  0xfc,  0x00,
	0x00,  0x0c,  0x0d,  0xa3,  0x00,  0xfc,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,
	0x01fa
	},
	{
	40,   5200,  0xc5,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x08,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x2f,  0x4f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x2f,  0x4f,  0x93,  0x00,  0xf8,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,
	0x01f9
	},
	{
	42,   5210,  0xc8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x09,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x2f,  0x4f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x2f,  0x4f,  0x93,  0x00,  0xf8,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,
	0x01f8
	},
	{
	44,   5220,  0xcc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0a,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x4f,  0x4f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x4f,  0x4f,  0x93,  0x00,  0xf8,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,
	0x01f7
	},
	{
	46,   5230,  0xcf,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0b,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x4f,  0x29,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x4a,  0x29,  0x83,  0x00,  0xf8,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,
	0x01f6
	},
	{
	48,   5240,  0xd2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0c,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x8e,  0x00,  0x00,  0x4a,  0x29,  0x53,  0x00,  0xf8,  0x00,
	0x00,  0x4a,  0x29,  0x53,  0x00,  0xf8,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,
	0x01f5
	},
	{
	52,   5260,  0xd9,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0e,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x6f,  0x2f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x6f,  0x2f,  0x93,  0x00,  0xf8,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,
	0x01f3
	},
	{
	54,   5270,  0xdc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0f,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x6f,  0x2f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x6f,  0x2f,  0x93,  0x00,  0xf8,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,
	0x01f2
	},
	{
	56,   5280,  0xe0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x10,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x6f,  0x2f,  0x93,  0x00,  0xf8,  0x00,
	0x00,  0x6f,  0x2f,  0x93,  0x00,  0xf8,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,
	0x01f1
	},
	{
	60,   5300,  0xe6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x12,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x6f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x6f,  0x2c,  0x83,  0x00,  0xf5,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,
	0x01f0
	},
	{
	62,   5310,  0xea,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x13,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x2c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x2c,  0x83,  0x00,  0xf5,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,
	0x01ef
	},
	{
	64,   5320,  0xed,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x14,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0f,  0x4c,  0x83,  0x00,  0xf5,  0x00,
	0x00,  0x0f,  0x2c,  0x83,  0x00,  0xf5,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,
	0x01ee
	},
	{
	100,   5500,  0x29,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x26,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x2b,  0x23,  0x00,  0x80,  0x00,
	0x00,  0x09,  0x29,  0x23,  0x00,  0x80,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,
	0x01dd
	},
	{
	102,   5510,  0x2c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x27,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x0b,  0x23,  0x00,  0x80,  0x00,
	0x00,  0x09,  0x0a,  0x23,  0x00,  0x80,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,
	0x01dd
	},
	{
	104,   5520,  0x30,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x28,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,
	0x01dc
	},
	{
	108,   5540,  0x36,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2a,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,
	0x01da
	},
	{
	110,   5550,  0x3a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2b,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,
	0x01d9
	},
	{
	112,   5560,  0x3d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2c,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x0a,  0x46,  0x43,  0x00,  0x80,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,
	0x01d8
	},
	{
	116,   5580,  0x44,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2e,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x0a,  0x26,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x2a,  0x26,  0x43,  0x00,  0x80,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,
	0x01d7
	},
	{
	118,   5590,  0x47,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2f,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x38,  0x00,  0x00,  0x0a,  0x26,  0x43,  0x00,  0x80,  0x00,
	0x00,  0x2a,  0x26,  0x43,  0x00,  0x80,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,
	0x01d6
	},
	{
	120,   5600,  0x4a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x30,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x38,  0x00,  0x00,  0x09,  0x24,  0x33,  0x00,  0x60,  0x00,
	0x00,  0x29,  0x24,  0x33,  0x00,  0x60,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,
	0x01d5
	},
	{
	124,   5620,  0x51,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x32,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x24,  0x33,  0x00,  0x60,  0x00,
	0x00,  0x29,  0x24,  0x33,  0x00,  0x60,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,
	0x01d3
	},
	{
	126,   5630,  0x54,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x33,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x24,  0x33,  0x00,  0x60,  0x00,
	0x00,  0x29,  0x24,  0x33,  0x00,  0x60,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,
	0x01d2
	},
	{
	128,   5640,  0x58,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x34,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x09,  0x24,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x29,  0x24,  0x23,  0x00,  0x60,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,
	0x01d2
	},
	{
	132,   5660,  0x5e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x36,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x49,  0x43,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x49,  0x43,  0x23,  0x00,  0x60,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,
	0x01d0
	},
	{
	134,   5670,  0x62,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x37,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x49,  0x43,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x49,  0x43,  0x23,  0x00,  0x60,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,
	0x01cf
	},
	{
	136,   5680,  0x65,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x38,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x49,  0x42,  0x23,  0x00,  0x60,  0x00,
	0x00,  0x49,  0x42,  0x23,  0x00,  0x60,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,
	0x01ce
	},
	{
	140,   5700,  0x6c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3a,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x00,
	0x00,  0x48,  0x42,  0x13,  0x00,  0x30,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,
	0x01cd
	},
	{
	149,   5745,  0x7b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7d,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x28,  0x02,  0x23,  0x00,  0x30,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x30,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,
	0x01c9
	},
	{
	151,   5755,  0x7e,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7f,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x28,  0x22,  0x23,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,
	0x01c8
	},
	{
	153,   5765,  0x81,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x81,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x28,  0x02,  0x23,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	157,   5785,  0x88,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x85,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x08,  0x22,  0x23,  0x00,  0x00,  0x00,
	0x00,  0x08,  0x22,  0x13,  0x00,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	159,   5795,  0x8b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x87,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x03,  0x00,  0x23,  0x00,  0x00,  0x00,
	0x00,  0x0a,  0x20,  0x03,  0x00,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,
	0x01c5
	},
	{
	161,   5805,  0x8f,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x89,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x03,  0x20,  0x23,  0x00,  0x00,  0x00,
	0x00,  0x03,  0x20,  0x03,  0x00,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,
	0x01c4
	},
	{
	165,   5825,  0x95,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8d,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x06,  0x21,  0x23,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x21,  0x03,  0x00,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,
	0x01c3
	},
#endif /* BAND5G */
	{
	1,   2412,  0x48,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x6c,  0x09,  0x0f,
	0x09,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,
	0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x71,  0x09,  0x0f,
	0x09,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,
	0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x76,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,
	0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x7b,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,
	0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x80,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,
	0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x85,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,
	0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8a,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,
	0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8f,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,
	0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x94,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,
	0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x99,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,
	0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x9e,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,
	0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa3,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,
	0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa8,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,
	0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xb4,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,
	0x0424
	}
};

/* channel info table for nphyrev10 radio 2057_rev10 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_t chan_info_nphyrev10_2057_rev10[] = {
	{
	184,   4920,  0x68,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xec,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xef,  0x00,  0xd3,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,
	0x0216
	},
	{
	188,   4940,  0x6e,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xee,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xef,  0x00,  0xd3,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,
	0x0214
	},
	{
	192,   4960,  0x75,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf0,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xef,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,
	0x0212
	},
	{
	196,   4980,  0x7c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf2,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xdf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,
	0x020f
	},
	{
	200,   5000,  0x82,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf4,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xdf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,
	0x020d
	},
	{
	204,   5020,  0x89,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf6,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xdf,  0x00,  0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xb3,  0x00,  0xff,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,
	0x020b
	},
	{
	208,   5040,  0x90,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf8,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,
	0x0209
	},
	{
	212,   5060,  0x96,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfa,  0x01,  0x0e,
	0x00,  0x0f,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,
	0x0207
	},
	{
	216,   5080,  0x9d,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfc,  0x01,  0x0e,
	0x00,  0x0f,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,
	0x0205
	},
	{
	34,   5170,  0xbb,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x05,  0x02,  0x0e,
	0x00,  0x0f,  0x00,  0xbf,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,
	0x01fc
	},
	{
	36,   5180,  0xbe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x06,  0x02,  0x0e,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,
	0x01fb
	},
	{
	38,   5190,  0xc2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x07,  0x02,  0x0e,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,
	0x01fa
	},
	{
	40,   5200,  0xc5,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x08,  0x02,  0x0e,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,
	0x01f9
	},
	{
	42,   5210,  0xc8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x09,  0x02,  0x0e,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,
	0x01f8
	},
	{
	44,   5220,  0xcc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0a,  0x02,  0x0e,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,
	0x01f7
	},
	{
	46,   5230,  0xcf,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0b,  0x02,  0x0e,
	0x00,  0x0d,  0x00,  0x9f,  0x00,  0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0f,  0x83,  0x00,  0xff,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,
	0x01f6
	},
	{
	48,   5240,  0xd2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0c,  0x02,  0x0d,
	0x00,  0x0c,  0x00,  0x7e,  0x00,  0x00,  0x0d,  0x0e,  0x63,  0x00,  0xdd,  0x00,
	0x00,  0x0d,  0x0e,  0x63,  0x00,  0xdd,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,
	0x01f5
	},
	{
	52,   5260,  0xd9,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0e,  0x02,  0x0d,
	0x00,  0x0c,  0x00,  0x7e,  0x00,  0x00,  0x0d,  0x0e,  0x63,  0x00,  0xdd,  0x00,
	0x00,  0x0d,  0x0e,  0x63,  0x00,  0xdd,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,
	0x01f3
	},
	{
	54,   5270,  0xdc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0f,  0x02,  0x0d,
	0x00,  0x0c,  0x00,  0x7e,  0x00,  0x00,  0x0d,  0x0e,  0x63,  0x00,  0xdd,  0x00,
	0x00,  0x0d,  0x0e,  0x63,  0x00,  0xdd,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,
	0x01f2
	},
	{
	56,   5280,  0xe0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x10,  0x02,  0x0d,
	0x00,  0x0c,  0x00,  0x7e,  0x00,  0x00,  0x0d,  0x0e,  0x63,  0x00,  0xdd,  0x00,
	0x00,  0x0d,  0x0e,  0x63,  0x00,  0xdd,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,
	0x01f1
	},
	{
	60,   5300,  0xe6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x12,  0x02,  0x0c,
	0x00,  0x0b,  0x00,  0x6d,  0x00,  0x00,  0x0c,  0x0d,  0x53,  0x00,  0xcc,  0x00,
	0x00,  0x0c,  0x0d,  0x53,  0x00,  0xcc,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,
	0x01f0
	},
	{
	62,   5310,  0xea,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x13,  0x02,  0x0c,
	0x00,  0x0b,  0x00,  0x6d,  0x00,  0x00,  0x0c,  0x0d,  0x53,  0x00,  0xcc,  0x00,
	0x00,  0x0c,  0x0d,  0x53,  0x00,  0xcc,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,
	0x01ef
	},
	{
	64,   5320,  0xed,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x14,  0x02,  0x0c,
	0x00,  0x0b,  0x00,  0x6d,  0x00,  0x00,  0x0c,  0x0d,  0x53,  0x00,  0xcc,  0x00,
	0x00,  0x0c,  0x0d,  0x53,  0x00,  0xcc,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,
	0x01ee
	},
	{
	100,   5500,  0x29,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x26,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x09,  0x33,  0x00,  0x76,  0x00,
	0x00,  0x09,  0x09,  0x33,  0x00,  0x76,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,
	0x01dd
	},
	{
	102,   5510,  0x2c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x27,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x09,  0x33,  0x00,  0x76,  0x00,
	0x00,  0x09,  0x09,  0x33,  0x00,  0x76,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,
	0x01dd
	},
	{
	104,   5520,  0x30,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x28,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x09,  0x33,  0x00,  0x76,  0x00,
	0x00,  0x09,  0x09,  0x33,  0x00,  0x76,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,
	0x01dc
	},
	{
	108,   5540,  0x36,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2a,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x09,  0x33,  0x00,  0x76,  0x00,
	0x00,  0x09,  0x09,  0x33,  0x00,  0x76,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,
	0x01da
	},
	{
	110,   5550,  0x3a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2b,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x09,  0x33,  0x00,  0x76,  0x00,
	0x00,  0x09,  0x09,  0x33,  0x00,  0x76,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,
	0x01d9
	},
	{
	112,   5560,  0x3d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2c,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x39,  0x00,  0x00,  0x09,  0x08,  0x23,  0x00,  0x76,  0x00,
	0x00,  0x09,  0x08,  0x23,  0x00,  0x76,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,
	0x01d8
	},
	{
	116,   5580,  0x44,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2e,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x39,  0x00,  0x00,  0x09,  0x08,  0x23,  0x00,  0x76,  0x00,
	0x00,  0x09,  0x08,  0x23,  0x00,  0x76,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,
	0x01d7
	},
	{
	118,   5590,  0x47,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2f,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x39,  0x00,  0x00,  0x09,  0x08,  0x23,  0x00,  0x76,  0x00,
	0x00,  0x09,  0x08,  0x23,  0x00,  0x76,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,
	0x01d6
	},
	{
	120,   5600,  0x4a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x30,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x39,  0x00,  0x00,  0x09,  0x08,  0x23,  0x00,  0x55,  0x00,
	0x00,  0x09,  0x08,  0x23,  0x00,  0x55,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,
	0x01d5
	},
	{
	124,   5620,  0x51,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x32,  0x02,  0x09,
	0x00,  0x07,  0x00,  0x28,  0x00,  0x00,  0x09,  0x07,  0x13,  0x00,  0x55,  0x00,
	0x00,  0x09,  0x07,  0x13,  0x00,  0x55,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,
	0x01d3
	},
	{
	126,   5630,  0x54,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x33,  0x02,  0x09,
	0x00,  0x07,  0x00,  0x28,  0x00,  0x00,  0x09,  0x07,  0x13,  0x00,  0x55,  0x00,
	0x00,  0x09,  0x07,  0x13,  0x00,  0x55,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,
	0x01d2
	},
	{
	128,   5640,  0x58,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x34,  0x02,  0x09,
	0x00,  0x07,  0x00,  0x28,  0x00,  0x00,  0x09,  0x07,  0x13,  0x00,  0x55,  0x00,
	0x00,  0x09,  0x07,  0x13,  0x00,  0x55,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,
	0x01d2
	},
	{
	132,   5660,  0x5e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x36,  0x02,  0x09,
	0x00,  0x07,  0x00,  0x28,  0x00,  0x00,  0x09,  0x07,  0x13,  0x00,  0x55,  0x00,
	0x00,  0x09,  0x07,  0x13,  0x00,  0x55,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,
	0x01d0
	},
	{
	134,   5670,  0x62,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x37,  0x02,  0x09,
	0x00,  0x07,  0x00,  0x28,  0x00,  0x00,  0x09,  0x07,  0x13,  0x00,  0x55,  0x00,
	0x00,  0x09,  0x07,  0x13,  0x00,  0x55,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,
	0x01cf
	},
	{
	136,   5680,  0x65,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x38,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x17,  0x00,  0x00,  0x06,  0x06,  0x13,  0x00,  0x55,  0x00,
	0x00,  0x06,  0x06,  0x13,  0x00,  0x55,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,
	0x01ce
	},
	{
	140,   5700,  0x6c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3a,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x17,  0x00,  0x00,  0x06,  0x06,  0x13,  0x00,  0x34,  0x00,
	0x00,  0x06,  0x06,  0x13,  0x00,  0x34,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,
	0x01cd
	},
	{
	149,   5745,  0x7b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7d,  0x04,  0x08,
	0x00,  0x06,  0x00,  0x06,  0x00,  0x00,  0x06,  0x04,  0x03,  0x00,  0x34,  0x00,
	0x00,  0x06,  0x04,  0x03,  0x00,  0x34,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,
	0x01c9
	},
	{
	151,   5755,  0x7e,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7f,  0x04,  0x08,
	0x00,  0x06,  0x00,  0x06,  0x00,  0x00,  0x06,  0x04,  0x03,  0x00,  0x34,  0x00,
	0x00,  0x06,  0x04,  0x03,  0x00,  0x34,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,
	0x01c8
	},
	{
	153,   5765,  0x81,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x81,  0x04,  0x08,
	0x00,  0x06,  0x00,  0x06,  0x00,  0x00,  0x06,  0x04,  0x03,  0x00,  0x34,  0x00,
	0x00,  0x06,  0x04,  0x03,  0x00,  0x34,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	157,   5785,  0x88,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x85,  0x04,  0x08,
	0x00,  0x06,  0x00,  0x06,  0x00,  0x00,  0x06,  0x04,  0x03,  0x00,  0x34,  0x00,
	0x00,  0x06,  0x04,  0x03,  0x00,  0x34,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	159,   5795,  0x8b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x87,  0x04,  0x08,
	0x00,  0x06,  0x00,  0x06,  0x00,  0x00,  0x06,  0x04,  0x03,  0x00,  0x34,  0x00,
	0x00,  0x06,  0x04,  0x03,  0x00,  0x34,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,
	0x01c5
	},
	{
	161,   5805,  0x8f,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x89,  0x04,  0x07,
	0x00,  0x06,  0x00,  0x05,  0x00,  0x00,  0x05,  0x04,  0x03,  0x00,  0x34,  0x00,
	0x00,  0x05,  0x04,  0x03,  0x00,  0x34,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,
	0x01c4
	},
	{
	165,   5825,  0x95,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8d,  0x04,  0x07,
	0x00,  0x05,  0x00,  0x04,  0x00,  0x00,  0x05,  0x02,  0x03,  0x00,  0x02,  0x00,
	0x00,  0x05,  0x02,  0x03,  0x00,  0x02,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,
	0x01c3
	},
	{
	1,   2412,  0x48,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x6c,  0x09,  0x0f,
	0x09,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,
	0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x71,  0x09,  0x0f,
	0x09,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,
	0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x76,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,
	0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x7b,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,
	0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x80,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,
	0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x85,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,
	0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8a,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,
	0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8f,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,
	0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x94,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,
	0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x99,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,
	0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x9e,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,
	0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa3,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,
	0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa8,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,
	0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xb4,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,
	0x0424
	}
};

/* channel info table for nphyrev8 radio 2057_rev8 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_t chan_info_nphyrev8_2057_rev8[] = {
	{
	184,   4920,  0x68,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xec,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0xd3,  0x0f,  0x0f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xff,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,
	0x0216
	},
	{
	186,   4930,  0x6b,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xed,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0xd3,  0x0f,  0x0f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xff,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,
	0x0215
	},
	{
	188,   4940,  0x6e,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xee,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0xd3,  0x0f,  0x0f,  0xa3,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0xa3,  0x00,  0xff,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,
	0x0214
	},
	{
	190,   4950,  0x72,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xef,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,
	0x0213
	},
	{
	192,   4960,  0x75,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf0,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,
	0x0212
	},
	{
	194,   4970,  0x78,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf1,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,
	0x0211
	},
	{
	196,   4980,  0x7c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf2,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,
	0x020f
	},
	{
	198,   4990,  0x7f,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf3,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,
	0x020e
	},
	{
	200,   5000,  0x82,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf4,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0e,  0x0e,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0e,  0x83,  0x00,  0xff,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,
	0x020d
	},
	{
	202,   5010,  0x86,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf5,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0xcf,  0x00,  0x00,  0x0e,  0x0e,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0e,  0x83,  0x00,  0xff,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,
	0x020c
	},
	{
	204,   5020,  0x89,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf6,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xcf,  0x00,  0x00,  0x0e,  0x0e,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0e,  0x83,  0x00,  0xff,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,
	0x020b
	},
	{
	206,   5030,  0x8c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf7,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xcf,  0x00,  0x00,  0x0e,  0x0e,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0e,  0x83,  0x00,  0xff,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,
	0x020a
	},
	{
	208,   5040,  0x90,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf8,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0e,  0x0e,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0e,  0x83,  0x00,  0xff,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,
	0x0209
	},
	{
	210,   5050,  0x93,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf9,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0e,  0x0d,  0x73,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0d,  0x73,  0x00,  0xff,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,
	0x0208
	},
	{
	212,   5060,  0x96,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfa,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0e,  0x0d,  0x73,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0d,  0x73,  0x00,  0xff,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,
	0x0207
	},
	{
	214,   5070,  0x9a,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfb,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0e,  0x0d,  0x73,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0d,  0x73,  0x00,  0xff,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,
	0x0206
	},
	{
	216,   5080,  0x9d,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfc,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0e,  0x0d,  0x73,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0d,  0x73,  0x00,  0xff,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,
	0x0205
	},
	{
	218,   5090,  0xa0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfd,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0xbf,  0x00,  0x00,  0x0e,  0x0d,  0x73,  0x00,  0xff,  0x00,
	0x00,  0x0e,  0x0d,  0x73,  0x00,  0xff,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,
	0x0204
	},
	{
	220,   5100,  0xa4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfe,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0d,  0x0c,  0x63,  0x00,  0xff,  0x00,
	0x00,  0x0d,  0x0c,  0x63,  0x00,  0xff,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,
	0x0203
	},
	{
	222,   5110,  0xa7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xff,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0d,  0x0c,  0x63,  0x00,  0xff,  0x00,
	0x00,  0x0d,  0x0c,  0x63,  0x00,  0xff,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,
	0x0202
	},
	{
	224,   5120,  0xaa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x00,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0d,  0x0c,  0x63,  0x00,  0xff,  0x00,
	0x00,  0x0d,  0x0c,  0x63,  0x00,  0xff,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,
	0x0201
	},
	{
	226,   5130,  0xae,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x01,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0d,  0x0c,  0x63,  0x00,  0xff,  0x00,
	0x00,  0x0d,  0x0c,  0x63,  0x00,  0xff,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,
	0x0200
	},
	{
	228,   5140,  0xb1,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x02,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0d,  0x0c,  0x63,  0x00,  0xff,  0x00,
	0x00,  0x0d,  0x0c,  0x63,  0x00,  0xff,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,
	0x01ff
	},
	{
	32,   5160,  0xb8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x04,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0d,  0x0b,  0x63,  0x00,  0xff,  0x00,
	0x00,  0x0d,  0x0b,  0x63,  0x00,  0xff,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,
	0x01fd
	},
	{
	34,   5170,  0xbb,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x05,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0xbf,  0x00,  0x00,  0x0d,  0x0b,  0x63,  0x00,  0xff,  0x00,
	0x00,  0x0d,  0x0b,  0x63,  0x00,  0xff,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,
	0x01fc
	},
	{
	36,   5180,  0xbe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x06,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0d,  0x0b,  0x63,  0x00,  0xcc,  0x00,
	0x00,  0x0d,  0x0b,  0x63,  0x00,  0xcc,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,
	0x01fb
	},
	{
	38,   5190,  0xc2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x07,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0d,  0x0b,  0x63,  0x00,  0xcc,  0x00,
	0x00,  0x0d,  0x0b,  0x63,  0x00,  0xcc,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,
	0x01fa
	},
	{
	40,   5200,  0xc5,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x08,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0c,  0x0a,  0x53,  0x00,  0xcc,  0x00,
	0x00,  0x0c,  0x0a,  0x53,  0x00,  0xcc,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,
	0x01f9
	},
	{
	42,   5210,  0xc8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x09,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0c,  0x0a,  0x53,  0x00,  0xcc,  0x00,
	0x00,  0x0c,  0x0a,  0x53,  0x00,  0xcc,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,
	0x01f8
	},
	{
	44,   5220,  0xcc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0a,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0c,  0x0a,  0x53,  0x00,  0xcc,  0x00,
	0x00,  0x0c,  0x0a,  0x53,  0x00,  0xcc,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,
	0x01f7
	},
	{
	46,   5230,  0xcf,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0b,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x9f,  0x00,  0x00,  0x0c,  0x0a,  0x53,  0x00,  0xcc,  0x00,
	0x00,  0x0c,  0x0a,  0x53,  0x00,  0xcc,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,
	0x01f6
	},
	{
	48,   5240,  0xd2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0c,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x8e,  0x00,  0x00,  0x0c,  0x0a,  0x53,  0x00,  0xab,  0x00,
	0x00,  0x0c,  0x0a,  0x53,  0x00,  0xab,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,
	0x01f5
	},
	{
	50,   5250,  0xd6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0d,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x8e,  0x00,  0x00,  0x0c,  0x09,  0x53,  0x00,  0xab,  0x00,
	0x00,  0x0c,  0x09,  0x53,  0x00,  0xab,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,
	0x01f4
	},
	{
	52,   5260,  0xd9,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0e,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0c,  0x09,  0x53,  0x00,  0xab,  0x00,
	0x00,  0x0c,  0x09,  0x53,  0x00,  0xab,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,
	0x01f3
	},
	{
	54,   5270,  0xdc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0f,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0c,  0x09,  0x53,  0x00,  0xab,  0x00,
	0x00,  0x0c,  0x09,  0x53,  0x00,  0xab,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,
	0x01f2
	},
	{
	56,   5280,  0xe0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x10,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0c,  0x09,  0x53,  0x00,  0xab,  0x00,
	0x00,  0x0c,  0x09,  0x53,  0x00,  0xab,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,
	0x01f1
	},
	{
	58,   5290,  0xe3,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x11,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x8e,  0x00,  0x00,  0x0c,  0x09,  0x53,  0x00,  0xab,  0x00,
	0x00,  0x0c,  0x09,  0x53,  0x00,  0xab,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,
	0x01f0
	},
	{
	60,   5300,  0xe6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x12,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0b,  0x08,  0x43,  0x00,  0x8a,  0x00,
	0x00,  0x0b,  0x08,  0x43,  0x00,  0x8a,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,
	0x01f0
	},
	{
	62,   5310,  0xea,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x13,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0b,  0x08,  0x43,  0x00,  0x8a,  0x00,
	0x00,  0x0b,  0x08,  0x43,  0x00,  0x8a,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,
	0x01ef
	},
	{
	64,   5320,  0xed,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x14,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0b,  0x08,  0x43,  0x00,  0x8a,  0x00,
	0x00,  0x0b,  0x08,  0x43,  0x00,  0x8a,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,
	0x01ee
	},
	{
	66,   5330,  0xf0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x15,  0x02,  0x0b,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0b,  0x08,  0x43,  0x00,  0x8a,  0x00,
	0x00,  0x0b,  0x08,  0x43,  0x00,  0x8a,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,
	0x01ed
	},
	{
	68,   5340,  0xf4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x16,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x7d,  0x00,  0x00,  0x0b,  0x08,  0x43,  0x00,  0x8a,  0x00,
	0x00,  0x0b,  0x08,  0x43,  0x00,  0x8a,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,
	0x01ec
	},
	{
	70,   5350,  0xf7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x17,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x7d,  0x00,  0x00,  0x0b,  0x07,  0x43,  0x00,  0x8a,  0x00,
	0x00,  0x0b,  0x07,  0x43,  0x00,  0x8a,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,
	0x01eb
	},
	{
	72,   5360,  0xfa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x18,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x7d,  0x00,  0x00,  0x0b,  0x07,  0x43,  0x00,  0x8a,  0x00,
	0x00,  0x0b,  0x07,  0x43,  0x00,  0x8a,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,
	0x01ea
	},
	{
	74,   5370,  0xfe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x19,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0b,  0x07,  0x43,  0x00,  0x8a,  0x00,
	0x00,  0x0b,  0x07,  0x43,  0x00,  0x8a,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,
	0x01e9
	},
	{
	76,   5380,  0x01,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1a,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0b,  0x07,  0x43,  0x00,  0x8a,  0x00,
	0x00,  0x0b,  0x07,  0x43,  0x00,  0x8a,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,
	0x01e8
	},
	{
	78,   5390,  0x04,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1b,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0b,  0x07,  0x43,  0x00,  0x8a,  0x00,
	0x00,  0x0b,  0x07,  0x43,  0x00,  0x8a,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,
	0x01e7
	},
	{
	80,   5400,  0x08,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1c,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0a,  0x06,  0x33,  0x00,  0x68,  0x00,
	0x00,  0x0a,  0x06,  0x33,  0x00,  0x68,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,
	0x01e6
	},
	{
	82,   5410,  0x0b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1d,  0x02,  0x0a,
	0x00,  0x0a,  0x00,  0x6c,  0x00,  0x00,  0x0a,  0x06,  0x33,  0x00,  0x68,  0x00,
	0x00,  0x0a,  0x06,  0x33,  0x00,  0x68,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,
	0x01e5
	},
	{
	84,   5420,  0x0e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1e,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x6c,  0x00,  0x00,  0x0a,  0x06,  0x33,  0x00,  0x68,  0x00,
	0x00,  0x0a,  0x06,  0x33,  0x00,  0x68,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,
	0x01e5
	},
	{
	86,   5430,  0x12,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1f,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x6c,  0x00,  0x00,  0x0a,  0x06,  0x33,  0x00,  0x68,  0x00,
	0x00,  0x0a,  0x06,  0x33,  0x00,  0x68,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,
	0x01e4
	},
	{
	88,   5440,  0x15,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x20,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0a,  0x06,  0x33,  0x00,  0x68,  0x00,
	0x00,  0x0a,  0x06,  0x33,  0x00,  0x68,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,
	0x01e3
	},
	{
	90,   5450,  0x18,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x21,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0a,  0x05,  0x33,  0x00,  0x68,  0x00,
	0x00,  0x0a,  0x05,  0x33,  0x00,  0x68,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,
	0x01e2
	},
	{
	92,   5460,  0x1c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x22,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0a,  0x05,  0x33,  0x00,  0x68,  0x00,
	0x00,  0x0a,  0x05,  0x33,  0x00,  0x68,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,
	0x01e1
	},
	{
	94,   5470,  0x1f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x23,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0a,  0x05,  0x33,  0x00,  0x68,  0x00,
	0x00,  0x0a,  0x05,  0x33,  0x00,  0x68,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,
	0x01e0
	},
	{
	96,   5480,  0x22,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x24,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0a,  0x05,  0x33,  0x00,  0x68,  0x00,
	0x00,  0x0a,  0x05,  0x33,  0x00,  0x68,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,
	0x01df
	},
	{
	98,   5490,  0x26,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x25,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x5b,  0x00,  0x00,  0x0a,  0x05,  0x33,  0x00,  0x68,  0x00,
	0x00,  0x0a,  0x05,  0x33,  0x00,  0x68,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,
	0x01de
	},
	{
	100,   5500,  0x29,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x26,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x46,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x46,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,
	0x01dd
	},
	{
	102,   5510,  0x2c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x27,  0x02,  0x09,
	0x00,  0x09,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x46,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x46,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,
	0x01dd
	},
	{
	104,   5520,  0x30,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x28,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x46,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x46,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,
	0x01dc
	},
	{
	106,   5530,  0x33,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x29,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x46,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x46,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,
	0x01db
	},
	{
	108,   5540,  0x36,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2a,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x09,  0x04,  0x23,  0x00,  0x46,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x46,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,
	0x01da
	},
	{
	110,   5550,  0x3a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2b,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x08,  0x03,  0x23,  0x00,  0x46,  0x00,
	0x00,  0x08,  0x03,  0x23,  0x00,  0x46,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,
	0x01d9
	},
	{
	112,   5560,  0x3d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2c,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x08,  0x03,  0x23,  0x00,  0x24,  0x00,
	0x00,  0x08,  0x03,  0x23,  0x00,  0x24,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,
	0x01d8
	},
	{
	114,   5570,  0x40,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2d,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x08,  0x03,  0x23,  0x00,  0x24,  0x00,
	0x00,  0x08,  0x03,  0x23,  0x00,  0x24,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,
	0x01d7
	},
	{
	116,   5580,  0x44,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2e,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x4a,  0x00,  0x00,  0x08,  0x03,  0x23,  0x00,  0x24,  0x00,
	0x00,  0x08,  0x03,  0x23,  0x00,  0x24,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,
	0x01d7
	},
	{
	118,   5590,  0x47,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2f,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x38,  0x00,  0x00,  0x08,  0x03,  0x23,  0x00,  0x24,  0x00,
	0x00,  0x08,  0x03,  0x23,  0x00,  0x24,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,
	0x01d6
	},
	{
	120,   5600,  0x4a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x30,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x38,  0x00,  0x00,  0x07,  0x02,  0x13,  0x00,  0x24,  0x00,
	0x00,  0x07,  0x02,  0x13,  0x00,  0x24,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,
	0x01d5
	},
	{
	122,   5610,  0x4e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x31,  0x02,  0x08,
	0x00,  0x08,  0x00,  0x38,  0x00,  0x00,  0x07,  0x02,  0x13,  0x00,  0x24,  0x00,
	0x00,  0x07,  0x02,  0x13,  0x00,  0x24,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,
	0x01d4
	},
	{
	124,   5620,  0x51,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x32,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x07,  0x02,  0x13,  0x00,  0x02,  0x00,
	0x00,  0x07,  0x02,  0x13,  0x00,  0x02,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,
	0x01d3
	},
	{
	126,   5630,  0x54,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x33,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x07,  0x02,  0x13,  0x00,  0x02,  0x00,
	0x00,  0x07,  0x02,  0x13,  0x00,  0x02,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,
	0x01d2
	},
	{
	128,   5640,  0x58,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x34,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x07,  0x02,  0x13,  0x00,  0x02,  0x00,
	0x00,  0x07,  0x02,  0x13,  0x00,  0x02,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,
	0x01d2
	},
	{
	130,   5650,  0x5b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x35,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x06,  0x01,  0x13,  0x00,  0x02,  0x00,
	0x00,  0x06,  0x01,  0x13,  0x00,  0x02,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,
	0x01d1
	},
	{
	132,   5660,  0x5e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x36,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x06,  0x01,  0x13,  0x00,  0x02,  0x00,
	0x00,  0x06,  0x01,  0x13,  0x00,  0x02,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,
	0x01d0
	},
	{
	134,   5670,  0x62,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x37,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x38,  0x00,  0x00,  0x06,  0x01,  0x13,  0x00,  0x02,  0x00,
	0x00,  0x06,  0x01,  0x13,  0x00,  0x02,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,
	0x01cf
	},
	{
	136,   5680,  0x65,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x38,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x06,  0x01,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x13,  0x00,  0x00,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,
	0x01ce
	},
	{
	138,   5690,  0x68,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x39,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x06,  0x01,  0x13,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x13,  0x00,  0x00,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,
	0x01ce
	},
	{
	140,   5700,  0x6c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3a,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,
	0x01cd
	},
	{
	142,   5710,  0x6f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3b,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,
	0x01cc
	},
	{
	144,   5720,  0x72,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3c,  0x02,  0x07,
	0x00,  0x07,  0x00,  0x27,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	145,   5725,  0x74,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x79,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	146,   5730,  0x76,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3d,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,
	0x01ca
	},
	{
	147,   5735,  0x77,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7b,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,
	0x01ca
	},
	{
	148,   5740,  0x79,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3e,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x27,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,
	0x01c9
	},
	{
	149,   5745,  0x7b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7d,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,
	0x01c9
	},
	{
	150,   5750,  0x7c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3f,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,
	0x01c9
	},
	{
	151,   5755,  0x7e,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7f,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,
	0x01c8
	},
	{
	152,   5760,  0x80,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x40,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	153,   5765,  0x81,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x81,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	154,   5770,  0x83,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x41,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,
	0x01c7
	},
	{
	155,   5775,  0x85,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x83,  0x04,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,
	0x01c7
	},
	{
	156,   5780,  0x86,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x42,  0x02,  0x06,
	0x00,  0x06,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,
	0x01c6
	},
	{
	157,   5785,  0x88,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x85,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	158,   5790,  0x8a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x43,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	159,   5795,  0x8b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x87,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,
	0x01c5
	},
	{
	160,   5800,  0x8d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x44,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x16,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,
	0x01c5
	},
	{
	161,   5805,  0x8f,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x89,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,
	0x01c4
	},
	{
	162,   5810,  0x90,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x45,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	163,   5815,  0x92,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8b,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	164,   5820,  0x94,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x46,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,
	0x01c3
	},
	{
	165,   5825,  0x95,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8d,  0x04,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,
	0x01c3
	},
	{
	166,   5830,  0x97,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x47,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,
	0x01c2
	},
	{
	168,   5840,  0x9a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x48,  0x02,  0x05,
	0x00,  0x05,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,
	0x01c2
	},
	{
	170,   5850,  0x9e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x49,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,
	0x01c1
	},
	{
	172,   5860,  0xa1,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4a,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,
	0x01c0
	},
	{
	174,   5870,  0xa4,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4b,  0x02,  0x04,
	0x00,  0x04,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,
	0x01bf
	},
	{
	176,   5880,  0xa8,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4c,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,
	0x01bf
	},
	{
	178,   5890,  0xab,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4d,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,
	0x01be
	},
	{
	180,   5900,  0xae,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4e,  0x02,  0x03,
	0x00,  0x03,  0x00,  0x05,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,
	0x01bd
	},
	{
	1,   2412,  0x48,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x6c,  0x09,  0x0f,
	0x09,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,
	0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x71,  0x09,  0x0f,
	0x09,  0x00,  0x07,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,
	0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x76,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,
	0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x7b,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,
	0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x80,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,
	0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x85,  0x09,  0x0f,
	0x09,  0x00,  0x06,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,
	0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8a,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,
	0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8f,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,
	0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x94,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,
	0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x99,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,
	0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x9e,  0x09,  0x0f,
	0x08,  0x00,  0x05,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,
	0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa3,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,
	0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa8,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,
	0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xb4,  0x09,  0x0f,
	0x07,  0x00,  0x04,  0x00,  0x61,  0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x61,
	0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,
	0x0424
	}
};

/* BCM63268 */
/* channel info table for nphyrev8 radio 2057_rev12 (autogenerated by tune2057.tcl) */
static chan_info_nphy_radio2057_t chan_info_nphyrev8_2057_rev12[] = {
	{
	184,   4920,  0x68,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xec,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0x7f,  0x00,  0xd3,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07b4,  0x07b0,  0x07ac,  0x0214,  0x0215,
	0x0216
	},
	{
	186,   4930,  0x6b,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xed,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0x7f,  0x00,  0xd3,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07b8,  0x07b4,  0x07b0,  0x0213,  0x0214,
	0x0215
	},
	{
	188,   4940,  0x6e,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xee,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0x7f,  0x00,  0xd3,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07bc,  0x07b8,  0x07b4,  0x0212,  0x0213,
	0x0214
	},
	{
	190,   4950,  0x72,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xef,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0x7f,  0x00,  0x00,  0x0f,  0x0f,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07c0,  0x07bc,  0x07b8,  0x0211,  0x0212,
	0x0213
	},
	{
	192,   4960,  0x75,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf0,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0x7f,  0x00,  0x00,  0x0f,  0x0f,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07c4,  0x07c0,  0x07bc,  0x020f,  0x0211,
	0x0212
	},
	{
	194,   4970,  0x78,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf1,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0x7f,  0x00,  0x00,  0x0f,  0x0f,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07c8,  0x07c4,  0x07c0,  0x020e,  0x020f,
	0x0211
	},
	{
	196,   4980,  0x7c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf2,  0x01,  0x0f,
	0x00,  0x0f,  0x00,  0x7f,  0x00,  0x00,  0x0f,  0x0f,  0x83,  0x00,  0xff,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xff,  0x07cc,  0x07c8,  0x07c4,  0x020d,  0x020e,
	0x020f
	},
	{
	198,   4990,  0x7f,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf3,  0x01,  0x0f,
	0x00,  0x0e,  0x00,  0x7f,  0x00,  0x00,  0x0f,  0x0f,  0x83,  0x00,  0xfe,  0x00,
	0x00,  0x0f,  0x0f,  0x93,  0x00,  0xfe,  0x07d0,  0x07cc,  0x07c8,  0x020c,  0x020d,
	0x020e
	},
	{
	200,   5000,  0x82,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf4,  0x01,  0x0f,
	0x00,  0x0e,  0x00,  0x7f,  0x00,  0x00,  0x0e,  0x0e,  0x73,  0x00,  0xfe,  0x00,
	0x00,  0x0e,  0x0e,  0x83,  0x00,  0xfe,  0x07d4,  0x07d0,  0x07cc,  0x020b,  0x020c,
	0x020d
	},
	{
	202,   5010,  0x86,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf5,  0x01,  0x0f,
	0x00,  0x0e,  0x00,  0x7f,  0x00,  0x00,  0x0e,  0x0e,  0x73,  0x00,  0xfe,  0x00,
	0x00,  0x0e,  0x0e,  0x83,  0x00,  0xfe,  0x07d8,  0x07d4,  0x07d0,  0x020a,  0x020b,
	0x020c
	},
	{
	204,   5020,  0x89,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf6,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0x7f,  0x00,  0x00,  0x0e,  0x0e,  0x73,  0x00,  0xfe,  0x00,
	0x00,  0x0e,  0x0e,  0x83,  0x00,  0xfe,  0x07dc,  0x07d8,  0x07d4,  0x0209,  0x020a,
	0x020b
	},
	{
	206,   5030,  0x8c,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf7,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0x7f,  0x00,  0x00,  0x0e,  0x0e,  0x73,  0x00,  0xfd,  0x00,
	0x00,  0x0e,  0x0e,  0x83,  0x00,  0xfd,  0x07e0,  0x07dc,  0x07d8,  0x0208,  0x0209,
	0x020a
	},
	{
	208,   5040,  0x90,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf8,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0x7f,  0x00,  0x00,  0x0e,  0x0e,  0x73,  0x00,  0xfd,  0x00,
	0x00,  0x0e,  0x0e,  0x83,  0x00,  0xfd,  0x07e4,  0x07e0,  0x07dc,  0x0207,  0x0208,
	0x0209
	},
	{
	210,   5050,  0x93,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xf9,  0x01,  0x0e,
	0x00,  0x0e,  0x00,  0x7e,  0x00,  0x00,  0x0e,  0x0e,  0x63,  0x00,  0xfd,  0x00,
	0x00,  0x0e,  0x0e,  0x73,  0x00,  0xfd,  0x07e8,  0x07e4,  0x07e0,  0x0206,  0x0207,
	0x0208
	},
	{
	212,   5060,  0x96,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfa,  0x01,  0x0e,
	0x00,  0x0d,  0x00,  0x7e,  0x00,  0x00,  0x0e,  0x0e,  0x63,  0x00,  0xfd,  0x00,
	0x00,  0x0e,  0x0e,  0x73,  0x00,  0xfd,  0x07ec,  0x07e8,  0x07e4,  0x0205,  0x0206,
	0x0207
	},
	{
	214,   5070,  0x9a,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfb,  0x01,  0x0e,
	0x00,  0x0d,  0x00,  0x7e,  0x00,  0x00,  0x0e,  0x0e,  0x63,  0x00,  0xfc,  0x00,
	0x00,  0x0e,  0x0e,  0x73,  0x00,  0xfc,  0x07f0,  0x07ec,  0x07e8,  0x0204,  0x0205,
	0x0206
	},
	{
	216,   5080,  0x9d,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfc,  0x01,  0x0e,
	0x00,  0x0d,  0x00,  0x7e,  0x00,  0x00,  0x0e,  0x0e,  0x63,  0x00,  0xfc,  0x00,
	0x00,  0x0e,  0x0e,  0x73,  0x00,  0xfc,  0x07f4,  0x07f0,  0x07ec,  0x0203,  0x0204,
	0x0205
	},
	{
	218,   5090,  0xa0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfd,  0x01,  0x0e,
	0x00,  0x0d,  0x00,  0x7e,  0x00,  0x00,  0x0e,  0x0e,  0x63,  0x00,  0xec,  0x00,
	0x00,  0x0e,  0x0e,  0x73,  0x00,  0xec,  0x07f8,  0x07f4,  0x07f0,  0x0202,  0x0203,
	0x0204
	},
	{
	220,   5100,  0xa4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xfe,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0x7e,  0x00,  0x00,  0x0d,  0x0d,  0x53,  0x00,  0xec,  0x00,
	0x00,  0x0d,  0x0d,  0x63,  0x00,  0xec,  0x07fc,  0x07f8,  0x07f4,  0x0201,  0x0202,
	0x0203
	},
	{
	222,   5110,  0xa7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0xff,  0x01,  0x0d,
	0x00,  0x0d,  0x00,  0x7e,  0x00,  0x00,  0x0d,  0x0d,  0x53,  0x00,  0xec,  0x00,
	0x00,  0x0d,  0x0d,  0x63,  0x00,  0xec,  0x0800,  0x07fc,  0x07f8,  0x0200,  0x0201,
	0x0202
	},
	{
	224,   5120,  0xaa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x00,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0x7e,  0x00,  0x00,  0x0d,  0x0d,  0x53,  0x00,  0xeb,  0x00,
	0x00,  0x0d,  0x0d,  0x63,  0x00,  0xeb,  0x0804,  0x0800,  0x07fc,  0x01ff,  0x0200,
	0x0201
	},
	{
	226,   5130,  0xae,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x01,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0x7e,  0x00,  0x00,  0x0d,  0x0d,  0x53,  0x00,  0xeb,  0x00,
	0x00,  0x0d,  0x0d,  0x63,  0x00,  0xeb,  0x0808,  0x0804,  0x0800,  0x01fe,  0x01ff,
	0x0200
	},
	{
	228,   5140,  0xb1,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x02,  0x02,  0x0d,
	0x00,  0x0d,  0x00,  0x7e,  0x00,  0x00,  0x0d,  0x0d,  0x53,  0x00,  0xea,  0x00,
	0x00,  0x0d,  0x0d,  0x63,  0x00,  0xea,  0x080c,  0x0808,  0x0804,  0x01fd,  0x01fe,
	0x01ff
	},
	{
	32,   5160,  0xb8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x04,  0x02,  0x0d,
	0x00,  0x0c,  0x00,  0x7d,  0x00,  0x00,  0x0d,  0x0d,  0x53,  0x00,  0xda,  0x00,
	0x00,  0x0d,  0x0d,  0x63,  0x00,  0xda,  0x0814,  0x0810,  0x080c,  0x01fb,  0x01fc,
	0x01fd
	},
	{
	34,   5170,  0xbb,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x05,  0x02,  0x0d,
	0x00,  0x0c,  0x00,  0x7d,  0x00,  0x00,  0x0d,  0x0d,  0x53,  0x00,  0xda,  0x00,
	0x00,  0x0d,  0x0d,  0x63,  0x00,  0xda,  0x0818,  0x0814,  0x0810,  0x01fa,  0x01fb,
	0x01fc
	},
	{
	36,   5180,  0xbe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x06,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7d,  0x00,  0x00,  0x0d,  0x0c,  0x53,  0x00,  0xd9,  0x00,
	0x00,  0x0d,  0x0c,  0x63,  0x00,  0xd9,  0x081c,  0x0818,  0x0814,  0x01f9,  0x01fa,
	0x01fb
	},
	{
	38,   5190,  0xc2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x07,  0x02,  0x0c,
	0x00,  0x0c,  0x00,  0x7d,  0x00,  0x00,  0x0d,  0x0c,  0x53,  0x00,  0xd9,  0x00,
	0x00,  0x0d,  0x0c,  0x63,  0x00,  0xd9,  0x0820,  0x081c,  0x0818,  0x01f8,  0x01f9,
	0x01fa
	},
	{
	40,   5200,  0xc5,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x08,  0x02,  0x0c,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0d,  0x0c,  0x43,  0x00,  0xc9,  0x00,
	0x00,  0x0d,  0x0c,  0x53,  0x00,  0xc9,  0x0824,  0x0820,  0x081c,  0x01f7,  0x01f8,
	0x01f9
	},
	{
	42,   5210,  0xc8,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x09,  0x02,  0x0c,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0d,  0x0c,  0x43,  0x00,  0xc9,  0x00,
	0x00,  0x0d,  0x0c,  0x53,  0x00,  0xc9,  0x0828,  0x0824,  0x0820,  0x01f6,  0x01f7,
	0x01f8
	},
	{
	44,   5220,  0xcc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0a,  0x02,  0x0c,
	0x00,  0x0b,  0x00,  0x7d,  0x00,  0x00,  0x0d,  0x0c,  0x43,  0x00,  0xc8,  0x00,
	0x00,  0x0d,  0x0c,  0x53,  0x00,  0xc8,  0x082c,  0x0828,  0x0824,  0x01f5,  0x01f6,
	0x01f7
	},
	{
	46,   5230,  0xcf,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0b,  0x02,  0x0c,
	0x00,  0x0b,  0x00,  0x7c,  0x00,  0x00,  0x0d,  0x0c,  0x43,  0x00,  0xb8,  0x00,
	0x00,  0x0d,  0x0c,  0x53,  0x00,  0xb8,  0x0830,  0x082c,  0x0828,  0x01f4,  0x01f5,
	0x01f6
	},
	{
	48,   5240,  0xd2,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0c,  0x02,  0x0c,
	0x00,  0x0b,  0x00,  0x7c,  0x00,  0x00,  0x0d,  0x0c,  0x43,  0x00,  0xb8,  0x00,
	0x00,  0x0d,  0x0c,  0x53,  0x00,  0xb8,  0x0834,  0x0830,  0x082c,  0x01f3,  0x01f4,
	0x01f5
	},
	{
	50,   5250,  0xd6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0d,  0x02,  0x0c,
	0x00,  0x0a,  0x00,  0x7c,  0x00,  0x00,  0x0d,  0x0b,  0x43,  0x00,  0xb8,  0x00,
	0x00,  0x0d,  0x0b,  0x53,  0x00,  0xb8,  0x0838,  0x0834,  0x0830,  0x01f2,  0x01f3,
	0x01f4
	},
	{
	52,   5260,  0xd9,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0e,  0x02,  0x0b,
	0x00,  0x0a,  0x00,  0x7c,  0x00,  0x00,  0x0c,  0x0b,  0x43,  0x00,  0xb7,  0x00,
	0x00,  0x0c,  0x0b,  0x53,  0x00,  0xb7,  0x083c,  0x0838,  0x0834,  0x01f1,  0x01f2,
	0x01f3
	},
	{
	54,   5270,  0xdc,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x0f,  0x02,  0x0b,
	0x00,  0x0a,  0x00,  0x7c,  0x00,  0x00,  0x0c,  0x0b,  0x43,  0x00,  0xa7,  0x00,
	0x00,  0x0c,  0x0b,  0x53,  0x00,  0xa7,  0x0840,  0x083c,  0x0838,  0x01f0,  0x01f1,
	0x01f2
	},
	{
	56,   5280,  0xe0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x10,  0x02,  0x0b,
	0x00,  0x0a,  0x00,  0x7c,  0x00,  0x00,  0x0c,  0x0b,  0x43,  0x00,  0xa7,  0x00,
	0x00,  0x0c,  0x0b,  0x53,  0x00,  0xa7,  0x0844,  0x0840,  0x083c,  0x01f0,  0x01f0,
	0x01f1
	},
	{
	58,   5290,  0xe3,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x11,  0x02,  0x0b,
	0x00,  0x0a,  0x00,  0x7b,  0x00,  0x00,  0x0c,  0x0a,  0x33,  0x00,  0xa7,  0x00,
	0x00,  0x0c,  0x0a,  0x53,  0x00,  0xa7,  0x0848,  0x0844,  0x0840,  0x01ef,  0x01f0,
	0x01f0
	},
	{
	60,   5300,  0xe6,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x12,  0x02,  0x0b,
	0x00,  0x0a,  0x00,  0x7b,  0x00,  0x00,  0x0b,  0x0a,  0x33,  0x00,  0x96,  0x00,
	0x00,  0x0b,  0x0a,  0x43,  0x00,  0x96,  0x084c,  0x0848,  0x0844,  0x01ee,  0x01ef,
	0x01f0
	},
	{
	62,   5310,  0xea,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x13,  0x02,  0x0b,
	0x00,  0x0a,  0x00,  0x7b,  0x00,  0x00,  0x0b,  0x0a,  0x33,  0x00,  0x96,  0x00,
	0x00,  0x0b,  0x0a,  0x43,  0x00,  0x96,  0x0850,  0x084c,  0x0848,  0x01ed,  0x01ee,
	0x01ef
	},
	{
	64,   5320,  0xed,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x14,  0x02,  0x0b,
	0x00,  0x0a,  0x00,  0x7b,  0x00,  0x00,  0x0b,  0x0a,  0x33,  0x00,  0x96,  0x00,
	0x00,  0x0b,  0x0a,  0x43,  0x00,  0x96,  0x0854,  0x0850,  0x084c,  0x01ec,  0x01ed,
	0x01ee
	},
	{
	66,   5330,  0xf0,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x15,  0x02,  0x0b,
	0x00,  0x09,  0x00,  0x7b,  0x00,  0x00,  0x0b,  0x09,  0x33,  0x00,  0x95,  0x00,
	0x00,  0x0b,  0x09,  0x43,  0x00,  0x95,  0x0858,  0x0854,  0x0850,  0x01eb,  0x01ec,
	0x01ed
	},
	{
	68,   5340,  0xf4,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x16,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x7a,  0x00,  0x00,  0x0b,  0x09,  0x33,  0x00,  0x95,  0x00,
	0x00,  0x0b,  0x09,  0x43,  0x00,  0x95,  0x085c,  0x0858,  0x0854,  0x01ea,  0x01eb,
	0x01ec
	},
	{
	70,   5350,  0xf7,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x17,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x7a,  0x00,  0x00,  0x0b,  0x09,  0x33,  0x00,  0x95,  0x00,
	0x00,  0x0b,  0x09,  0x43,  0x00,  0x95,  0x0860,  0x085c,  0x0858,  0x01e9,  0x01ea,
	0x01eb
	},
	{
	72,   5360,  0xfa,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x18,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x7a,  0x00,  0x00,  0x0b,  0x09,  0x33,  0x00,  0x85,  0x00,
	0x00,  0x0b,  0x09,  0x43,  0x00,  0x85,  0x0864,  0x0860,  0x085c,  0x01e8,  0x01e9,
	0x01ea
	},
	{
	74,   5370,  0xfe,  0x16,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x19,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x7a,  0x00,  0x00,  0x0b,  0x08,  0x33,  0x00,  0x84,  0x00,
	0x00,  0x0b,  0x08,  0x43,  0x00,  0x84,  0x0868,  0x0864,  0x0860,  0x01e7,  0x01e8,
	0x01e9
	},
	{
	76,   5380,  0x01,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1a,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x7a,  0x00,  0x00,  0x0b,  0x08,  0x33,  0x00,  0x84,  0x00,
	0x00,  0x0b,  0x08,  0x43,  0x00,  0x84,  0x086c,  0x0868,  0x0864,  0x01e6,  0x01e7,
	0x01e8
	},
	{
	78,   5390,  0x04,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1b,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x79,  0x00,  0x00,  0x0b,  0x08,  0x23,  0x00,  0x84,  0x00,
	0x00,  0x0b,  0x08,  0x43,  0x00,  0x84,  0x0870,  0x086c,  0x0868,  0x01e5,  0x01e6,
	0x01e7
	},
	{
	80,   5400,  0x08,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1c,  0x02,  0x0a,
	0x00,  0x09,  0x00,  0x79,  0x00,  0x00,  0x0a,  0x08,  0x23,  0x00,  0x73,  0x00,
	0x00,  0x0a,  0x08,  0x33,  0x00,  0x73,  0x0874,  0x0870,  0x086c,  0x01e5,  0x01e5,
	0x01e6
	},
	{
	82,   5410,  0x0b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1d,  0x02,  0x0a,
	0x00,  0x08,  0x00,  0x79,  0x00,  0x00,  0x0a,  0x07,  0x23,  0x00,  0x73,  0x00,
	0x00,  0x0a,  0x07,  0x33,  0x00,  0x73,  0x0878,  0x0874,  0x0870,  0x01e4,  0x01e5,
	0x01e5
	},
	{
	84,   5420,  0x0e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1e,  0x02,  0x09,
	0x00,  0x08,  0x00,  0x79,  0x00,  0x00,  0x0a,  0x07,  0x23,  0x00,  0x73,  0x00,
	0x00,  0x0a,  0x07,  0x33,  0x00,  0x73,  0x087c,  0x0878,  0x0874,  0x01e3,  0x01e4,
	0x01e5
	},
	{
	86,   5430,  0x12,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x1f,  0x02,  0x09,
	0x00,  0x08,  0x00,  0x79,  0x00,  0x00,  0x0a,  0x07,  0x23,  0x00,  0x73,  0x00,
	0x00,  0x0a,  0x07,  0x33,  0x00,  0x73,  0x0880,  0x087c,  0x0878,  0x01e2,  0x01e3,
	0x01e4
	},
	{
	88,   5440,  0x15,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x20,  0x02,  0x09,
	0x00,  0x08,  0x00,  0x79,  0x00,  0x00,  0x0a,  0x07,  0x23,  0x00,  0x63,  0x00,
	0x00,  0x0a,  0x07,  0x33,  0x00,  0x63,  0x0884,  0x0880,  0x087c,  0x01e1,  0x01e2,
	0x01e3
	},
	{
	90,   5450,  0x18,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x21,  0x02,  0x09,
	0x00,  0x08,  0x00,  0x78,  0x00,  0x00,  0x0a,  0x06,  0x23,  0x00,  0x63,  0x00,
	0x00,  0x0a,  0x06,  0x33,  0x00,  0x63,  0x0888,  0x0884,  0x0880,  0x01e0,  0x01e1,
	0x01e2
	},
	{
	92,   5460,  0x1c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x22,  0x02,  0x09,
	0x00,  0x08,  0x00,  0x78,  0x00,  0x00,  0x0a,  0x06,  0x13,  0x00,  0x52,  0x00,
	0x00,  0x0a,  0x06,  0x33,  0x00,  0x52,  0x088c,  0x0888,  0x0884,  0x01df,  0x01e0,
	0x01e1
	},
	{
	94,   5470,  0x1f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x23,  0x02,  0x09,
	0x00,  0x08,  0x00,  0x78,  0x00,  0x00,  0x0a,  0x06,  0x13,  0x00,  0x52,  0x00,
	0x00,  0x0a,  0x06,  0x33,  0x00,  0x52,  0x0890,  0x088c,  0x0888,  0x01de,  0x01df,
	0x01e0
	},
	{
	96,   5480,  0x22,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x24,  0x02,  0x09,
	0x00,  0x08,  0x00,  0x78,  0x00,  0x00,  0x0a,  0x05,  0x13,  0x00,  0x52,  0x00,
	0x00,  0x0a,  0x05,  0x33,  0x00,  0x52,  0x0894,  0x0890,  0x088c,  0x01dd,  0x01de,
	0x01df
	},
	{
	98,   5490,  0x26,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x25,  0x02,  0x09,
	0x00,  0x08,  0x00,  0x78,  0x00,  0x00,  0x0a,  0x05,  0x13,  0x00,  0x52,  0x00,
	0x00,  0x0a,  0x05,  0x33,  0x00,  0x52,  0x0898,  0x0894,  0x0890,  0x01dd,  0x01dd,
	0x01de
	},
	{
	100,   5500,  0x29,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x26,  0x02,  0x09,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x05,  0x03,  0x00,  0x42,  0x00,
	0x00,  0x09,  0x05,  0x23,  0x00,  0x42,  0x089c,  0x0898,  0x0894,  0x01dc,  0x01dd,
	0x01dd
	},
	{
	102,   5510,  0x2c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x27,  0x02,  0x09,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x05,  0x03,  0x00,  0x42,  0x00,
	0x00,  0x09,  0x05,  0x23,  0x00,  0x42,  0x08a0,  0x089c,  0x0898,  0x01db,  0x01dc,
	0x01dd
	},
	{
	104,   5520,  0x30,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x28,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x04,  0x03,  0x00,  0x41,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x41,  0x08a4,  0x08a0,  0x089c,  0x01da,  0x01db,
	0x01dc
	},
	{
	106,   5530,  0x33,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x29,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x04,  0x03,  0x00,  0x41,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x41,  0x08a8,  0x08a4,  0x08a0,  0x01d9,  0x01da,
	0x01db
	},
	{
	108,   5540,  0x36,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2a,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x09,  0x04,  0x03,  0x00,  0x41,  0x00,
	0x00,  0x09,  0x04,  0x23,  0x00,  0x41,  0x08ac,  0x08a8,  0x08a4,  0x01d8,  0x01d9,
	0x01da
	},
	{
	110,   5550,  0x3a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2b,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x77,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x41,  0x00,
	0x00,  0x08,  0x03,  0x23,  0x00,  0x41,  0x08b0,  0x08ac,  0x08a8,  0x01d7,  0x01d8,
	0x01d9
	},
	{
	112,   5560,  0x3d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2c,  0x02,  0x08,
	0x00,  0x07,  0x00,  0x76,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x41,  0x00,
	0x00,  0x08,  0x03,  0x23,  0x00,  0x41,  0x08b4,  0x08b0,  0x08ac,  0x01d7,  0x01d7,
	0x01d8
	},
	{
	114,   5570,  0x40,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2d,  0x02,  0x08,
	0x00,  0x06,  0x00,  0x76,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x41,  0x00,
	0x00,  0x08,  0x03,  0x23,  0x00,  0x41,  0x08b8,  0x08b4,  0x08b0,  0x01d6,  0x01d7,
	0x01d7
	},
	{
	116,   5580,  0x44,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2e,  0x02,  0x08,
	0x00,  0x06,  0x00,  0x76,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x41,  0x00,
	0x00,  0x08,  0x03,  0x23,  0x00,  0x41,  0x08bc,  0x08b8,  0x08b4,  0x01d5,  0x01d6,
	0x01d7
	},
	{
	118,   5590,  0x47,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x2f,  0x02,  0x08,
	0x00,  0x06,  0x00,  0x76,  0x00,  0x00,  0x08,  0x03,  0x03,  0x00,  0x41,  0x00,
	0x00,  0x08,  0x03,  0x23,  0x00,  0x41,  0x08c0,  0x08bc,  0x08b8,  0x01d4,  0x01d5,
	0x01d6
	},
	{
	120,   5600,  0x4a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x30,  0x02,  0x08,
	0x00,  0x06,  0x00,  0x76,  0x00,  0x00,  0x07,  0x02,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x07,  0x02,  0x13,  0x00,  0x30,  0x08c4,  0x08c0,  0x08bc,  0x01d3,  0x01d4,
	0x01d5
	},
	{
	122,   5610,  0x4e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x31,  0x02,  0x08,
	0x00,  0x06,  0x00,  0x76,  0x00,  0x00,  0x07,  0x02,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x07,  0x02,  0x13,  0x00,  0x30,  0x08c8,  0x08c4,  0x08c0,  0x01d2,  0x01d3,
	0x01d4
	},
	{
	124,   5620,  0x51,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x32,  0x02,  0x07,
	0x00,  0x06,  0x00,  0x76,  0x00,  0x00,  0x07,  0x02,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x07,  0x02,  0x13,  0x00,  0x30,  0x08cc,  0x08c8,  0x08c4,  0x01d2,  0x01d2,
	0x01d3
	},
	{
	126,   5630,  0x54,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x33,  0x02,  0x07,
	0x00,  0x06,  0x00,  0x76,  0x00,  0x00,  0x07,  0x02,  0x03,  0x00,  0x30,  0x00,
	0x00,  0x07,  0x02,  0x13,  0x00,  0x30,  0x08d0,  0x08cc,  0x08c8,  0x01d1,  0x01d2,
	0x01d2
	},
	{
	128,   5640,  0x58,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x34,  0x02,  0x07,
	0x00,  0x06,  0x00,  0x75,  0x00,  0x00,  0x07,  0x02,  0x03,  0x00,  0x20,  0x00,
	0x00,  0x07,  0x02,  0x13,  0x00,  0x20,  0x08d4,  0x08d0,  0x08cc,  0x01d0,  0x01d1,
	0x01d2
	},
	{
	130,   5650,  0x5b,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x35,  0x02,  0x07,
	0x00,  0x06,  0x00,  0x75,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x20,  0x00,
	0x00,  0x06,  0x01,  0x13,  0x00,  0x20,  0x08d8,  0x08d4,  0x08d0,  0x01cf,  0x01d0,
	0x01d1
	},
	{
	132,   5660,  0x5e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x36,  0x02,  0x07,
	0x00,  0x06,  0x00,  0x75,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x10,  0x00,
	0x00,  0x06,  0x01,  0x13,  0x00,  0x10,  0x08dc,  0x08d8,  0x08d4,  0x01ce,  0x01cf,
	0x01d0
	},
	{
	134,   5670,  0x62,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x37,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x75,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x10,  0x00,
	0x00,  0x06,  0x01,  0x13,  0x00,  0x10,  0x08e0,  0x08dc,  0x08d8,  0x01ce,  0x01ce,
	0x01cf
	},
	{
	136,   5680,  0x65,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x38,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x75,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x10,  0x00,
	0x00,  0x06,  0x01,  0x13,  0x00,  0x10,  0x08e4,  0x08e0,  0x08dc,  0x01cd,  0x01ce,
	0x01ce
	},
	{
	138,   5690,  0x68,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x39,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x75,  0x00,  0x00,  0x06,  0x01,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x06,  0x01,  0x13,  0x00,  0x00,  0x08e8,  0x08e4,  0x08e0,  0x01cc,  0x01cd,
	0x01ce
	},
	{
	140,   5700,  0x6c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3a,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x74,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x08ec,  0x08e8,  0x08e4,  0x01cb,  0x01cc,
	0x01cd
	},
	{
	142,   5710,  0x6f,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3b,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x74,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x08f0,  0x08ec,  0x08e8,  0x01ca,  0x01cb,
	0x01cc
	},
	{
	144,   5720,  0x72,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3c,  0x02,  0x07,
	0x00,  0x05,  0x00,  0x74,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x08f4,  0x08f0,  0x08ec,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	145,   5725,  0x74,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x79,  0x04,  0x06,
	0x00,  0x05,  0x00,  0x74,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x08f6,  0x08f2,  0x08ee,  0x01c9,  0x01ca,
	0x01cb
	},
	{
	146,   5730,  0x76,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3d,  0x02,  0x06,
	0x00,  0x05,  0x00,  0x74,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x08f8,  0x08f4,  0x08f0,  0x01c9,  0x01c9,
	0x01ca
	},
	{
	147,   5735,  0x77,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7b,  0x04,  0x06,
	0x00,  0x05,  0x00,  0x74,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x08fa,  0x08f6,  0x08f2,  0x01c8,  0x01c9,
	0x01ca
	},
	{
	148,   5740,  0x79,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3e,  0x02,  0x06,
	0x00,  0x05,  0x00,  0x74,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x08fc,  0x08f8,  0x08f4,  0x01c8,  0x01c9,
	0x01c9
	},
	{
	149,   5745,  0x7b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7d,  0x04,  0x06,
	0x00,  0x04,  0x00,  0x74,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x08fe,  0x08fa,  0x08f6,  0x01c8,  0x01c8,
	0x01c9
	},
	{
	150,   5750,  0x7c,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x3f,  0x02,  0x06,
	0x00,  0x04,  0x00,  0x74,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x0900,  0x08fc,  0x08f8,  0x01c7,  0x01c8,
	0x01c9
	},
	{
	151,   5755,  0x7e,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x7f,  0x04,  0x06,
	0x00,  0x04,  0x00,  0x74,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x0902,  0x08fe,  0x08fa,  0x01c7,  0x01c8,
	0x01c8
	},
	{
	152,   5760,  0x80,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x40,  0x02,  0x06,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x0904,  0x0900,  0x08fc,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	153,   5765,  0x81,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x81,  0x04,  0x06,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x0906,  0x0902,  0x08fe,  0x01c6,  0x01c7,
	0x01c8
	},
	{
	154,   5770,  0x83,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x41,  0x02,  0x06,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x0908,  0x0904,  0x0900,  0x01c6,  0x01c6,
	0x01c7
	},
	{
	155,   5775,  0x85,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x83,  0x04,  0x06,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x090a,  0x0906,  0x0902,  0x01c5,  0x01c6,
	0x01c7
	},
	{
	156,   5780,  0x86,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x42,  0x02,  0x06,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x090c,  0x0908,  0x0904,  0x01c5,  0x01c6,
	0x01c6
	},
	{
	157,   5785,  0x88,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x85,  0x04,  0x05,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x090e,  0x090a,  0x0906,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	158,   5790,  0x8a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x43,  0x02,  0x05,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x0910,  0x090c,  0x0908,  0x01c4,  0x01c5,
	0x01c6
	},
	{
	159,   5795,  0x8b,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x87,  0x04,  0x05,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x0912,  0x090e,  0x090a,  0x01c4,  0x01c4,
	0x01c5
	},
	{
	160,   5800,  0x8d,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x44,  0x02,  0x05,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x0914,  0x0910,  0x090c,  0x01c3,  0x01c4,
	0x01c5
	},
	{
	161,   5805,  0x8f,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x89,  0x04,  0x05,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x01,  0x03,  0x00,  0x00,  0x0916,  0x0912,  0x090e,  0x01c3,  0x01c4,
	0x01c4
	},
	{
	162,   5810,  0x90,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x45,  0x02,  0x05,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0918,  0x0914,  0x0910,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	163,   5815,  0x92,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8b,  0x04,  0x05,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x091a,  0x0916,  0x0912,  0x01c2,  0x01c3,
	0x01c4
	},
	{
	164,   5820,  0x94,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x46,  0x02,  0x05,
	0x00,  0x04,  0x00,  0x73,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x091c,  0x0918,  0x0914,  0x01c2,  0x01c2,
	0x01c3
	},
	{
	165,   5825,  0x95,  0x17,  0x20,  0x14,  0x08,  0x08,  0x30,  0x8d,  0x04,  0x05,
	0x00,  0x04,  0x00,  0x72,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x091e,  0x091a,  0x0916,  0x01c1,  0x01c2,
	0x01c3
	},
	{
	166,   5830,  0x97,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x47,  0x02,  0x05,
	0x00,  0x03,  0x00,  0x72,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0920,  0x091c,  0x0918,  0x01c1,  0x01c2,
	0x01c2
	},
	{
	168,   5840,  0x9a,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x48,  0x02,  0x05,
	0x00,  0x03,  0x00,  0x72,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0924,  0x0920,  0x091c,  0x01c0,  0x01c1,
	0x01c2
	},
	{
	170,   5850,  0x9e,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x49,  0x02,  0x04,
	0x00,  0x03,  0x00,  0x72,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0928,  0x0924,  0x0920,  0x01bf,  0x01c0,
	0x01c1
	},
	{
	172,   5860,  0xa1,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4a,  0x02,  0x04,
	0x00,  0x03,  0x00,  0x72,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x092c,  0x0928,  0x0924,  0x01bf,  0x01bf,
	0x01c0
	},
	{
	174,   5870,  0xa4,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4b,  0x02,  0x04,
	0x00,  0x03,  0x00,  0x71,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0930,  0x092c,  0x0928,  0x01be,  0x01bf,
	0x01bf
	},
	{
	176,   5880,  0xa8,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4c,  0x02,  0x03,
	0x00,  0x02,  0x00,  0x71,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0934,  0x0930,  0x092c,  0x01bd,  0x01be,
	0x01bf
	},
	{
	178,   5890,  0xab,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4d,  0x02,  0x03,
	0x00,  0x02,  0x00,  0x71,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x0938,  0x0934,  0x0930,  0x01bc,  0x01bd,
	0x01be
	},
	{
	180,   5900,  0xae,  0x17,  0x10,  0x0c,  0x0c,  0x0c,  0x30,  0x4e,  0x02,  0x03,
	0x00,  0x02,  0x00,  0x71,  0x00,  0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x00,
	0x00,  0x05,  0x00,  0x03,  0x00,  0x00,  0x093c,  0x0938,  0x0934,  0x01bc,  0x01bc,
	0x01bd
	},
	{
	1,   2412,  0x48,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x6c,  0x09,  0x0f,
	0x06,  0x00,  0x04,  0x00,  0x31,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x31,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03c9,  0x03c5,  0x03c1,  0x043a,  0x043f,
	0x0443
	},
	{
	2,   2417,  0x4b,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x71,  0x09,  0x0f,
	0x06,  0x00,  0x04,  0x00,  0x31,  0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x31,
	0x73,  0x00,  0x00,  0x00,  0xf0,  0x00,  0x03cb,  0x03c7,  0x03c3,  0x0438,  0x043d,
	0x0441
	},
	{
	3,   2422,  0x4e,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x76,  0x09,  0x0f,
	0x06,  0x00,  0x03,  0x00,  0x31,  0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x31,
	0x73,  0x00,  0x00,  0x00,  0xe0,  0x00,  0x03cd,  0x03c9,  0x03c5,  0x0436,  0x043a,
	0x043f
	},
	{
	4,   2427,  0x52,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x7b,  0x09,  0x0f,
	0x06,  0x00,  0x03,  0x00,  0x11,  0x63,  0x00,  0x00,  0x00,  0xd0,  0x00,  0x11,
	0x63,  0x00,  0x00,  0x00,  0xd0,  0x00,  0x03cf,  0x03cb,  0x03c7,  0x0434,  0x0438,
	0x043d
	},
	{
	5,   2432,  0x55,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x80,  0x09,  0x0f,
	0x05,  0x00,  0x03,  0x00,  0x11,  0x63,  0x00,  0x00,  0x00,  0xd0,  0x00,  0x11,
	0x63,  0x00,  0x00,  0x00,  0xd0,  0x00,  0x03d1,  0x03cd,  0x03c9,  0x0431,  0x0436,
	0x043a
	},
	{
	6,   2437,  0x58,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x85,  0x09,  0x0f,
	0x05,  0x00,  0x02,  0x00,  0x11,  0x63,  0x00,  0x00,  0x00,  0xc0,  0x00,  0x11,
	0x63,  0x00,  0x00,  0x00,  0xc0,  0x00,  0x03d3,  0x03cf,  0x03cb,  0x042f,  0x0434,
	0x0438
	},
	{
	7,   2442,  0x5c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8a,  0x09,  0x0f,
	0x05,  0x00,  0x02,  0x00,  0x11,  0x53,  0x00,  0x00,  0x00,  0xc0,  0x00,  0x11,
	0x53,  0x00,  0x00,  0x00,  0xc0,  0x00,  0x03d5,  0x03d1,  0x03cd,  0x042d,  0x0431,
	0x0436
	},
	{
	8,   2447,  0x5f,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x8f,  0x09,  0x0f,
	0x05,  0x00,  0x02,  0x00,  0x11,  0x53,  0x00,  0x00,  0x00,  0xb0,  0x00,  0x11,
	0x53,  0x00,  0x00,  0x00,  0xb0,  0x00,  0x03d7,  0x03d3,  0x03cf,  0x042b,  0x042f,
	0x0434
	},
	{
	9,   2452,  0x62,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x94,  0x09,  0x0f,
	0x05,  0x00,  0x02,  0x00,  0x11,  0x53,  0x00,  0x00,  0x00,  0xa0,  0x00,  0x11,
	0x43,  0x00,  0x00,  0x00,  0xa0,  0x00,  0x03d9,  0x03d5,  0x03d1,  0x0429,  0x042d,
	0x0431
	},
	{
	10,   2457,  0x66,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x99,  0x09,  0x0f,
	0x04,  0x00,  0x01,  0x00,  0x11,  0x43,  0x00,  0x00,  0x00,  0x90,  0x00,  0x11,
	0x43,  0x00,  0x00,  0x00,  0x90,  0x00,  0x03db,  0x03d7,  0x03d3,  0x0427,  0x042b,
	0x042f
	},
	{
	11,   2462,  0x69,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0x9e,  0x09,  0x0f,
	0x04,  0x00,  0x01,  0x00,  0x11,  0x43,  0x00,  0x00,  0x00,  0x80,  0x00,  0x11,
	0x43,  0x00,  0x00,  0x00,  0x80,  0x00,  0x03dd,  0x03d9,  0x03d5,  0x0424,  0x0429,
	0x042d
	},
	{
	12,   2467,  0x6c,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa3,  0x09,  0x0f,
	0x04,  0x00,  0x01,  0x00,  0x11,  0x43,  0x00,  0x00,  0x00,  0x80,  0x00,  0x11,
	0x33,  0x00,  0x00,  0x00,  0x80,  0x00,  0x03df,  0x03db,  0x03d7,  0x0422,  0x0427,
	0x042b
	},
	{
	13,   2472,  0x70,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xa8,  0x09,  0x0f,
	0x04,  0x00,  0x01,  0x00,  0x11,  0x43,  0x00,  0x00,  0x00,  0x70,  0x00,  0x11,
	0x33,  0x00,  0x00,  0x00,  0x70,  0x00,  0x03e1,  0x03dd,  0x03d9,  0x0420,  0x0424,
	0x0429
	},
	{
	14,   2484,  0x78,  0x16,  0x30,  0x1b,  0x0a,  0x0a,  0x30,  0xb4,  0x09,  0x0f,
	0x03,  0x00,  0x01,  0x00,  0x11,  0x33,  0x00,  0x00,  0x00,  0x60,  0x00,  0x11,
	0x33,  0x00,  0x00,  0x00,  0x60,  0x00,  0x03e6,  0x03e2,  0x03de,  0x041b,  0x041f,
	0x0424
	}
};


/* %%%%%% radio reg */

/* Init values for 2055 B0 regs (autogenerated by 2055_regs_tcl2c.tcl)
 *   Entries: addr, init value A, init value G, do_init A, do_init G.
 *   Last line (addr FF is dummy as delimiter. This table has dual use
 *   between dumping and initializing.
 */
radio_regs_t regs_2055[] = {
	{ 0x02,          0x80,          0x80,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,          0x27,          0x27,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,          0x27,          0x27,   0,   0  },
	{ 0x07,          0x7f,          0x7f,   1,   1  },
	{ 0x08,           0x7,           0x7,   1,   1  },
	{ 0x09,          0x7f,          0x7f,   1,   1  },
	{ 0x0A,           0x7,           0x7,   1,   1  },
	{ 0x0B,          0x15,          0x15,   0,   0  },
	{ 0x0C,          0x15,          0x15,   0,   0  },
	{ 0x0D,          0x4f,          0x4f,   1,   1  },
	{ 0x0E,           0x5,           0x5,   1,   1  },
	{ 0x0F,          0x4f,          0x4f,   1,   1  },
	{ 0x10,           0x5,           0x5,   1,   1  },
	{ 0x11,          0xd0,          0xd0,   0,   0  },
	{ 0x12,           0x2,           0x2,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,          0x40,          0x40,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,          0xc0,          0xc0,   0,   0  },
	{ 0x1E,          0xff,          0xff,   0,   0  },
	{ 0x1F,          0xc0,          0xc0,   0,   0  },
	{ 0x20,          0xff,          0xff,   0,   0  },
	{ 0x21,          0xc0,          0xc0,   0,   0  },
	{ 0x22,             0,             0,   0,   0  },
	{ 0x23,          0x2c,          0x2c,   0,   0  },
	{ 0x24,             0,             0,   0,   0  },
	{ 0x25,             0,             0,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,             0,             0,   0,   0  },
	{ 0x28,             0,             0,   0,   0  },
	{ 0x29,             0,             0,   0,   0  },
	{ 0x2A,             0,             0,   0,   0  },
	{ 0x2B,             0,             0,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,          0xa4,          0xa4,   0,   0  },
	{ 0x2E,          0x38,          0x38,   0,   0  },
	{ 0x2F,             0,             0,   0,   0  },
	{ 0x30,           0x4,           0x4,   1,   1  },
	{ 0x31,             0,             0,   0,   0  },
	{ 0x32,           0xa,           0xa,   0,   0  },
	{ 0x33,          0x87,          0x87,   0,   0  },
	{ 0x34,           0x9,           0x9,   0,   0  },
	{ 0x35,          0x70,          0x70,   0,   0  },
	{ 0x36,          0x11,          0x11,   0,   0  },
	{ 0x37,          0x18,          0x18,   1,   1  },
	{ 0x38,           0x6,           0x6,   0,   0  },
	{ 0x39,           0x4,           0x4,   1,   1  },
	{ 0x3A,           0x6,           0x6,   0,   0  },
	{ 0x3B,          0x9e,          0x9e,   0,   0  },
	{ 0x3C,           0x9,           0x9,   0,   0  },
	{ 0x3D,          0xc8,          0xc8,   1,   1  },
	{ 0x3E,          0x88,          0x88,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,             0,             0,   0,   0  },
	{ 0x42,           0x1,           0x1,   0,   0  },
	{ 0x43,           0x2,           0x2,   0,   0  },
	{ 0x44,          0x96,          0x96,   0,   0  },
	{ 0x45,          0x3e,          0x3e,   0,   0  },
	{ 0x46,          0x3e,          0x3e,   0,   0  },
	{ 0x47,          0x13,          0x13,   0,   0  },
	{ 0x48,           0x2,           0x2,   0,   0  },
	{ 0x49,          0x15,          0x15,   0,   0  },
	{ 0x4A,           0x7,           0x7,   0,   0  },
	{ 0x4B,             0,             0,   0,   0  },
	{ 0x4C,             0,             0,   0,   0  },
	{ 0x4D,             0,             0,   0,   0  },
	{ 0x4E,             0,             0,   0,   0  },
	{ 0x4F,             0,             0,   0,   0  },
	{ 0x50,           0x8,           0x8,   0,   0  },
	{ 0x51,           0x8,           0x8,   0,   0  },
	{ 0x52,           0x6,           0x6,   0,   0  },
	{ 0x53,          0x84,          0x84,   1,   1  },
	{ 0x54,          0xc3,          0xc3,   0,   0  },
	{ 0x55,          0x8f,          0x8f,   0,   0  },
	{ 0x56,          0xff,          0xff,   0,   0  },
	{ 0x57,          0xff,          0xff,   0,   0  },
	{ 0x58,          0x88,          0x88,   0,   0  },
	{ 0x59,          0x88,          0x88,   0,   0  },
	{ 0x5A,             0,             0,   0,   0  },
	{ 0x5B,          0xcc,          0xcc,   0,   0  },
	{ 0x5C,           0x6,           0x6,   0,   0  },
	{ 0x5D,          0x80,          0x80,   0,   0  },
	{ 0x5E,          0x80,          0x80,   0,   0  },
	{ 0x5F,          0xf8,          0xf8,   0,   0  },
	{ 0x60,          0x88,          0x88,   0,   0  },
	{ 0x61,          0x88,          0x88,   0,   0  },
	{ 0x62,          0x88,           0x8,   1,   1  },
	{ 0x63,          0x88,          0x88,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,           0x1,           0x1,   1,   1  },
	{ 0x66,          0x8a,          0x8a,   0,   0  },
	{ 0x67,           0x8,           0x8,   0,   0  },
	{ 0x68,          0x83,          0x83,   0,   0  },
	{ 0x69,           0x6,           0x6,   0,   0  },
	{ 0x6A,          0xa0,          0xa0,   0,   0  },
	{ 0x6B,           0xa,           0xa,   0,   0  },
	{ 0x6C,          0x87,          0x87,   1,   1  },
	{ 0x6D,          0x2a,          0x2a,   0,   0  },
	{ 0x6E,          0x2a,          0x2a,   0,   0  },
	{ 0x6F,          0x2a,          0x2a,   0,   0  },
	{ 0x70,          0x2a,          0x2a,   0,   0  },
	{ 0x71,          0x18,          0x18,   0,   0  },
	{ 0x72,          0x6a,          0x6a,   1,   1  },
	{ 0x73,          0xab,          0xab,   1,   1  },
	{ 0x74,          0x13,          0x13,   1,   1  },
	{ 0x75,          0xc1,          0xc1,   1,   1  },
	{ 0x76,          0xaa,          0xaa,   1,   1  },
	{ 0x77,          0x87,          0x87,   1,   1  },
	{ 0x78,             0,             0,   0,   0  },
	{ 0x79,           0x6,           0x6,   0,   0  },
	{ 0x7A,           0x7,           0x7,   0,   0  },
	{ 0x7B,           0x7,           0x7,   0,   0  },
	{ 0x7C,          0x15,          0x15,   0,   0  },
	{ 0x7D,          0x55,          0x55,   0,   0  },
	{ 0x7E,          0x97,          0x97,   1,   1  },
	{ 0x7F,           0x8,           0x8,   0,   0  },
	{ 0x80,          0x14,          0x14,   1,   1  },
	{ 0x81,          0x33,          0x33,   0,   0  },
	{ 0x82,          0x88,          0x88,   0,   0  },
	{ 0x83,           0x6,           0x6,   0,   0  },
	{ 0x84,           0x3,           0x3,   1,   1  },
	{ 0x85,           0xa,           0xa,   0,   0  },
	{ 0x86,           0x3,           0x3,   1,   1  },
	{ 0x87,          0x2a,          0x2a,   0,   0  },
	{ 0x88,          0xa4,          0xa4,   0,   0  },
	{ 0x89,          0x18,          0x18,   0,   0  },
	{ 0x8A,          0x28,          0x28,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,          0x4a,          0x4a,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,          0xf8,          0xf8,   0,   0  },
	{ 0x8F,          0x88,          0x88,   0,   0  },
	{ 0x90,          0x88,          0x88,   0,   0  },
	{ 0x91,          0x88,           0x8,   1,   1  },
	{ 0x92,          0x88,          0x88,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,           0x1,           0x1,   1,   1  },
	{ 0x95,          0x8a,          0x8a,   0,   0  },
	{ 0x96,           0x8,           0x8,   0,   0  },
	{ 0x97,          0x83,          0x83,   0,   0  },
	{ 0x98,           0x6,           0x6,   0,   0  },
	{ 0x99,          0xa0,          0xa0,   0,   0  },
	{ 0x9A,           0xa,           0xa,   0,   0  },
	{ 0x9B,          0x87,          0x87,   1,   1  },
	{ 0x9C,          0x2a,          0x2a,   0,   0  },
	{ 0x9D,          0x2a,          0x2a,   0,   0  },
	{ 0x9E,          0x2a,          0x2a,   0,   0  },
	{ 0x9F,          0x2a,          0x2a,   0,   0  },
	{ 0xA0,          0x18,          0x18,   0,   0  },
	{ 0xA1,          0x6a,          0x6a,   1,   1  },
	{ 0xA2,          0xab,          0xab,   1,   1  },
	{ 0xA3,          0x13,          0x13,   1,   1  },
	{ 0xA4,          0xc1,          0xc1,   1,   1  },
	{ 0xA5,          0xaa,          0xaa,   1,   1  },
	{ 0xA6,          0x87,          0x87,   1,   1  },
	{ 0xA7,             0,             0,   0,   0  },
	{ 0xA8,           0x6,           0x6,   0,   0  },
	{ 0xA9,           0x7,           0x7,   0,   0  },
	{ 0xAA,           0x7,           0x7,   0,   0  },
	{ 0xAB,          0x15,          0x15,   0,   0  },
	{ 0xAC,          0x55,          0x55,   0,   0  },
	{ 0xAD,          0x97,          0x97,   1,   1  },
	{ 0xAE,           0x8,           0x8,   0,   0  },
	{ 0xAF,          0x14,          0x14,   1,   1  },
	{ 0xB0,          0x33,          0x33,   0,   0  },
	{ 0xB1,          0x88,          0x88,   0,   0  },
	{ 0xB2,           0x6,           0x6,   0,   0  },
	{ 0xB3,           0x3,           0x3,   1,   1  },
	{ 0xB4,           0xa,           0xa,   0,   0  },
	{ 0xB5,           0x3,           0x3,   1,   1  },
	{ 0xB6,          0x2a,          0x2a,   0,   0  },
	{ 0xB7,          0xa4,          0xa4,   0,   0  },
	{ 0xB8,          0x18,          0x18,   0,   0  },
	{ 0xB9,          0x28,          0x28,   0,   0  },
	{ 0xBA,             0,             0,   0,   0  },
	{ 0xBB,          0x4a,          0x4a,   0,   0  },
	{ 0xBC,             0,             0,   0,   0  },
	{ 0xBD,          0x71,          0x71,   0,   0  },
	{ 0xBE,          0x72,          0x72,   0,   0  },
	{ 0xBF,          0x73,          0x73,   0,   0  },
	{ 0xC0,          0x74,          0x74,   0,   0  },
	{ 0xC1,          0x75,          0x75,   0,   0  },
	{ 0xC2,          0x76,          0x76,   0,   0  },
	{ 0xC3,          0x77,          0x77,   0,   0  },
	{ 0xC4,          0x78,          0x78,   0,   0  },
	{ 0xC5,          0x79,          0x79,   0,   0  },
	{ 0xC6,          0x7a,          0x7a,   0,   0  },
	{ 0xC7,             0,             0,   0,   0  },
	{ 0xC8,             0,             0,   0,   0  },
	{ 0xC9,             0,             0,   0,   0  },
	{ 0xCA,             0,             0,   0,   0  },
	{ 0xCB,             0,             0,   0,   0  },
	{ 0xCC,             0,             0,   0,   0  },
	{ 0xCD,             0,             0,   0,   0  },
	{ 0xCE,           0x6,           0x6,   0,   0  },
	{ 0xCF,             0,             0,   0,   0  },
	{ 0xD0,             0,             0,   0,   0  },
	{ 0xD1,          0x18,          0x18,   0,   0  },
	{ 0xD2,          0x88,          0x88,   0,   0  },
	{ 0xD3,             0,             0,   0,   0  },
	{ 0xD4,             0,             0,   0,   0  },
	{ 0xD5,             0,             0,   0,   0  },
	{ 0xD6,             0,             0,   0,   0  },
	{ 0xD7,             0,             0,   0,   0  },
	{ 0xD8,             0,             0,   0,   0  },
	{ 0xD9,             0,             0,   0,   0  },
	{ 0xDA,           0x6,           0x6,   0,   0  },
	{ 0xDB,             0,             0,   0,   0  },
	{ 0xDC,             0,             0,   0,   0  },
	{ 0xDD,          0x18,          0x18,   0,   0  },
	{ 0xDE,          0x88,          0x88,   0,   0  },
	{ 0xDF,             0,             0,   0,   0  },
	{ 0xE0,             0,             0,   0,   0  },
	{ 0xE1,             0,             0,   0,   0  },
	{ 0xE2,             0,             0,   0,   0  },
	{ 0xFFFF,          0,             0,   0,   0  },
	};


/* 2056 A0 register initialization tables */
radio_regs_t regs_SYN_2056[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,           0x1,           0x1,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,          0x60,          0x60,   0,   0  },
	{ 0x23,           0x6,           0x6,   0,   0  },
	{ 0x24,           0xc,           0xc,   0,   0  },
	{ 0x25,             0,             0,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,             0,             0,   0,   0  },
	{ 0x28,           0x1,           0x1,   0,   0  },
	{ 0x29,             0,             0,   0,   0  },
	{ 0x2A,             0,             0,   0,   0  },
	{ 0x2B,             0,             0,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,           0xd,           0xd,   0,   0  },
	{ 0x2F,          0x1f,          0x1f,   0,   0  },
	{ 0x30,          0x15,          0x15,   0,   0  },
	{ 0x31,           0xf,           0xf,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,             0,             0,   0,   0  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,             0,             0,   0,   0  },
	{ 0x38,             0,             0,   0,   0  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,             0,             0,   0,   0  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x13,          0x13,   0,   0  },
	{ 0x3D,           0xf,           0xf,   0,   0  },
	{ 0x3E,          0x18,          0x18,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,          0x20,          0x20,   0,   0  },
	{ 0x42,          0x20,          0x20,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x77,          0x77,   0,   0  },
	{ 0x45,           0x7,           0x7,   0,   0  },
	{ 0x46,           0x1,           0x1,   0,   0  },
	{ 0x47,           0x4,           0x4,   0,   0  },
	{ 0x48,           0xf,           0xf,   0,   0  },
	{ 0x49,          0x30,          0x30,   0,   0  },
	{ 0x4A,          0x32,          0x32,   0,   0  },
	{ 0x4B,           0xd,           0xd,   0,   0  },
	{ 0x4C,           0xd,           0xd,   0,   0  },
	{ 0x4D,           0x4,           0x4,   0,   0  },
	{ 0x4E,           0x6,           0x6,   0,   0  },
	{ 0x4F,           0x1,           0x1,   0,   0  },
	{ 0x50,          0x1c,          0x1c,   0,   0  },
	{ 0x51,           0x2,           0x2,   0,   0  },
	{ 0x52,           0x2,           0x2,   0,   0  },
	{ 0x53,          0xf7,          0xf7,   1,   1  },
	{ 0x54,          0xb4,          0xb4,   0,   0  },
	{ 0x55,          0xd2,          0xd2,   0,   0  },
	{ 0x56,             0,             0,   0,   0  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,           0x4,           0x4,   0,   0  },
	{ 0x59,          0x96,          0x96,   0,   0  },
	{ 0x5A,          0x3e,          0x3e,   0,   0  },
	{ 0x5B,          0x3e,          0x3e,   0,   0  },
	{ 0x5C,          0x13,          0x13,   0,   0  },
	{ 0x5D,           0x2,           0x2,   0,   0  },
	{ 0x5E,             0,             0,   0,   0  },
	{ 0x5F,           0x7,           0x7,   0,   0  },
	{ 0x60,           0x7,           0x7,   1,   1  },
	{ 0x61,           0x8,           0x8,   0,   0  },
	{ 0x62,           0x3,           0x3,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,          0x40,          0x40,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,           0x1,           0x1,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,          0x60,          0x60,   0,   0  },
	{ 0x71,          0x66,          0x66,   0,   0  },
	{ 0x72,           0xc,           0xc,   0,   0  },
	{ 0x73,          0x66,          0x66,   0,   0  },
	{ 0x74,          0x8f,          0x8f,   1,   1  },
	{ 0x75,             0,             0,   0,   0  },
	{ 0x76,          0xcc,          0xcc,   0,   0  },
	{ 0x77,           0x1,           0x1,   0,   0  },
	{ 0x78,          0x66,          0x66,   0,   0  },
	{ 0x79,          0x66,          0x66,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,          0xff,          0xff,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0x95,             0,             0,   0,   0  },
	{ 0x96,             0,             0,   0,   0  },
	{ 0x97,             0,             0,   0,   0  },
	{ 0x98,             0,             0,   0,   0  },
	{ 0x99,             0,             0,   0,   0  },
	{ 0x9A,             0,             0,   0,   0  },
	{ 0x9B,             0,             0,   0,   0  },
	{ 0x9C,             0,             0,   0,   0  },
	{ 0x9D,             0,             0,   0,   0  },
	{ 0x9E,             0,             0,   0,   0  },
	{ 0x9F,           0x6,           0x6,   0,   0  },
	{ 0xA0,          0x66,          0x66,   0,   0  },
	{ 0xA1,          0x66,          0x66,   0,   0  },
	{ 0xA2,          0x66,          0x66,   0,   0  },
	{ 0xA3,          0x66,          0x66,   0,   0  },
	{ 0xA4,          0x66,          0x66,   0,   0  },
	{ 0xA5,          0x66,          0x66,   0,   0  },
	{ 0xA6,          0x66,          0x66,   0,   0  },
	{ 0xA7,          0x66,          0x66,   0,   0  },
	{ 0xA8,          0x66,          0x66,   0,   0  },
	{ 0xA9,          0x66,          0x66,   0,   0  },
	{ 0xAA,          0x66,          0x66,   0,   0  },
	{ 0xAB,          0x66,          0x66,   0,   0  },
	{ 0xAC,          0x66,          0x66,   0,   0  },
	{ 0xAD,          0x66,          0x66,   0,   0  },
	{ 0xAE,          0x66,          0x66,   0,   0  },
	{ 0xAF,          0x66,          0x66,   0,   0  },
	{ 0xB0,          0x66,          0x66,   0,   0  },
	{ 0xB1,          0x66,          0x66,   0,   0  },
	{ 0xB2,          0x66,          0x66,   0,   0  },
	{ 0xB3,           0xa,           0xa,   0,   0  },
	{ 0xB4,             0,             0,   0,   0  },
	{ 0xB5,             0,             0,   0,   0  },
	{ 0xB6,             0,             0,   0,   0  },
	{ 0xFFFF,             0,             0,   0,   0  }
	};

radio_regs_t regs_TX_2056[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,          0x88,          0x88,   0,   0  },
	{ 0x22,          0x88,          0x88,   0,   0  },
	{ 0x23,          0x88,          0x88,   0,   0  },
	{ 0x24,          0x88,          0x88,   0,   0  },
	{ 0x25,           0xc,           0xc,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,           0x3,           0x3,   0,   0  },
	{ 0x28,             0,             0,   0,   0  },
	{ 0x29,           0x3,           0x3,   0,   0  },
	{ 0x2A,          0x37,          0x37,   0,   0  },
	{ 0x2B,           0x3,           0x3,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,           0x1,           0x1,   0,   0  },
	{ 0x2F,           0x1,           0x1,   0,   0  },
	{ 0x30,             0,             0,   0,   0  },
	{ 0x31,             0,             0,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,          0x11,          0x11,   0,   0  },
	{ 0x34,          0x11,          0x11,   0,   0  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,           0x3,           0x3,   0,   0  },
	{ 0x38,           0xf,           0xf,   0,   0  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,          0x2d,          0x2d,   0,   0  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x6e,          0x6e,   0,   0  },
	{ 0x3D,          0xf0,          0xf0,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,           0x3,           0x3,   0,   0  },
	{ 0x42,           0x3,           0x3,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x1e,          0x1e,   0,   0  },
	{ 0x45,             0,             0,   0,   0  },
	{ 0x46,          0x6e,          0x6e,   0,   0  },
	{ 0x47,          0xf0,          0xf0,   1,   1  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,           0x2,           0x2,   0,   0  },
	{ 0x4A,          0xff,          0xff,   1,   1  },
	{ 0x4B,           0xc,           0xc,   0,   0  },
	{ 0x4C,             0,             0,   0,   0  },
	{ 0x4D,          0x38,          0x38,   0,   0  },
	{ 0x4E,          0x70,          0x70,   1,   1  },
	{ 0x4F,           0x2,           0x2,   0,   0  },
	{ 0x50,          0x88,          0x88,   0,   0  },
	{ 0x51,           0xc,           0xc,   0,   0  },
	{ 0x52,             0,             0,   0,   0  },
	{ 0x53,           0x8,           0x8,   0,   0  },
	{ 0x54,          0x70,          0x70,   1,   1  },
	{ 0x55,           0x2,           0x2,   0,   0  },
	{ 0x56,          0xff,          0xff,   1,   1  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,          0x83,          0x83,   0,   0  },
	{ 0x59,          0x77,          0x77,   1,   1  },
	{ 0x5A,             0,             0,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,          0x88,          0x88,   0,   0  },
	{ 0x5D,             0,             0,   0,   0  },
	{ 0x5E,           0x8,           0x8,   0,   0  },
	{ 0x5F,          0x77,          0x77,   1,   1  },
	{ 0x60,           0x1,           0x1,   0,   0  },
	{ 0x61,             0,             0,   0,   0  },
	{ 0x62,           0x7,           0x7,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,           0x7,           0x7,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,          0x74,          0x74,   1,   1  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,           0xa,           0xa,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,           0x2,           0x2,   0,   0  },
	{ 0x72,             0,             0,   0,   0  },
	{ 0x73,             0,             0,   0,   0  },
	{ 0x74,           0xe,           0xe,   0,   0  },
	{ 0x75,           0xe,           0xe,   0,   0  },
	{ 0x76,           0xe,           0xe,   0,   0  },
	{ 0x77,          0x13,          0x13,   0,   0  },
	{ 0x78,          0x13,          0x13,   0,   0  },
	{ 0x79,          0x1b,          0x1b,   0,   0  },
	{ 0x7A,          0x1b,          0x1b,   0,   0  },
	{ 0x7B,          0x55,          0x55,   0,   0  },
	{ 0x7C,          0x5b,          0x5b,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0xFFFF,             0,             0,   0,   0  }
};

radio_regs_t regs_RX_2056[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,           0x3,           0x3,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,             0,             0,   0,   0  },
	{ 0x23,          0x90,          0x90,   0,   0  },
	{ 0x24,          0x55,          0x55,   0,   0  },
	{ 0x25,          0x15,          0x15,   0,   0  },
	{ 0x26,           0x5,           0x5,   0,   0  },
	{ 0x27,          0x15,          0x15,   0,   0  },
	{ 0x28,           0x5,           0x5,   0,   0  },
	{ 0x29,          0x20,          0x20,   0,   0  },
	{ 0x2A,          0x11,          0x11,   0,   0  },
	{ 0x2B,          0x90,          0x90,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,          0x88,          0x88,   0,   0  },
	{ 0x2E,          0x32,          0x32,   0,   0  },
	{ 0x2F,          0x77,          0x77,   0,   0  },
	{ 0x30,          0x17,          0x17,   1,   1  },
	{ 0x31,          0xff,          0xff,   1,   1  },
	{ 0x32,          0x20,          0x20,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,          0x88,          0x88,   0,   0  },
	{ 0x35,          0x32,          0x32,   0,   0  },
	{ 0x36,          0x77,          0x77,   0,   0  },
	{ 0x37,          0x17,          0x17,   1,   1  },
	{ 0x38,          0xf0,          0xf0,   1,   1  },
	{ 0x39,          0x20,          0x20,   0,   0  },
	{ 0x3A,           0x8,           0x8,   0,   0  },
	{ 0x3B,          0x99,          0x99,   0,   0  },
	{ 0x3C,             0,             0,   0,   0  },
	{ 0x3D,          0x44,          0x44,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,          0x44,          0x44,   0,   0  },
	{ 0x40,           0xf,           0xf,   1,   1  },
	{ 0x41,           0x6,           0x6,   0,   0  },
	{ 0x42,           0x4,           0x4,   0,   0  },
	{ 0x43,          0x50,          0x50,   1,   1  },
	{ 0x44,           0x8,           0x8,   0,   0  },
	{ 0x45,          0x99,          0x99,   0,   0  },
	{ 0x46,             0,             0,   0,   0  },
	{ 0x47,          0x11,          0x11,   0,   0  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,          0x44,          0x44,   0,   0  },
	{ 0x4A,           0x7,           0x7,   0,   0  },
	{ 0x4B,           0x6,           0x6,   0,   0  },
	{ 0x4C,           0x4,           0x4,   0,   0  },
	{ 0x4D,             0,             0,   0,   0  },
	{ 0x4E,             0,             0,   0,   0  },
	{ 0x4F,          0x66,          0x66,   0,   0  },
	{ 0x50,          0x66,          0x66,   0,   0  },
	{ 0x51,          0x57,          0x57,   0,   0  },
	{ 0x52,          0x57,          0x57,   0,   0  },
	{ 0x53,          0x44,          0x44,   0,   0  },
	{ 0x54,             0,             0,   0,   0  },
	{ 0x55,             0,             0,   0,   0  },
	{ 0x56,           0x8,           0x8,   0,   0  },
	{ 0x57,           0x8,           0x8,   0,   0  },
	{ 0x58,           0x7,           0x7,   0,   0  },
	{ 0x59,          0x22,          0x22,   0,   0  },
	{ 0x5A,          0x22,          0x22,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,          0x23,          0x23,   0,   0  },
	{ 0x5D,           0x7,           0x7,   0,   0  },
	{ 0x5E,          0x55,          0x55,   0,   0  },
	{ 0x5F,          0x23,          0x23,   0,   0  },
	{ 0x60,          0x41,          0x41,   0,   0  },
	{ 0x61,           0x1,           0x1,   0,   0  },
	{ 0x62,           0xa,           0xa,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,           0xc,           0xc,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,             0,             0,   0,   0  },
	{ 0x72,          0x22,          0x22,   0,   0  },
	{ 0x73,          0x22,          0x22,   0,   0  },
	{ 0x74,           0x2,           0x2,   0,   0  },
	{ 0x75,           0xa,           0xa,   0,   0  },
	{ 0x76,           0x1,           0x1,   0,   0  },
	{ 0x77,          0x22,          0x22,   0,   0  },
	{ 0x78,          0x30,          0x30,   0,   0  },
	{ 0x79,             0,             0,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0xFFFF,             0,             0,   0,   0  }
};

/* 2056 A1 register initialization tables */
radio_regs_t regs_SYN_2056_A1[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,           0x1,           0x1,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,          0x60,          0x60,   0,   0  },
	{ 0x23,           0x6,           0x6,   0,   0  },
	{ 0x24,           0xc,           0xc,   0,   0  },
	{ 0x25,             0,             0,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,             0,             0,   0,   0  },
	{ 0x28,           0x1,           0x1,   0,   0  },
	{ 0x29,             0,             0,   0,   0  },
	{ 0x2A,             0,             0,   0,   0  },
	{ 0x2B,             0,             0,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,           0xd,           0xd,   0,   0  },
	{ 0x2F,          0x1f,          0x1f,   0,   0  },
	{ 0x30,          0x15,          0x15,   0,   0  },
	{ 0x31,           0xf,           0xf,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,             0,             0,   0,   0  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,             0,             0,   0,   0  },
	{ 0x38,             0,             0,   0,   0  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,             0,             0,   0,   0  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x13,          0x13,   0,   0  },
	{ 0x3D,           0xf,           0xf,   0,   0  },
	{ 0x3E,          0x18,          0x18,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,          0x20,          0x20,   0,   0  },
	{ 0x42,          0x20,          0x20,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x77,          0x77,   0,   0  },
	{ 0x45,           0x7,           0x7,   0,   0  },
	{ 0x46,           0x1,           0x1,   0,   0  },
	{ 0x47,           0x4,           0x4,   0,   0  },
	{ 0x48,           0xf,           0xf,   0,   0  },
	{ 0x49,          0x30,          0x30,   0,   0  },
	{ 0x4A,          0x32,          0x32,   0,   0  },
	{ 0x4B,           0xd,           0xd,   0,   0  },
	{ 0x4C,           0xd,           0xd,   0,   0  },
	{ 0x4D,           0x4,           0x4,   0,   0  },
	{ 0x4E,           0x6,           0x6,   0,   0  },
	{ 0x4F,           0x1,           0x1,   0,   0  },
	{ 0x50,          0x1c,          0x1c,   0,   0  },
	{ 0x51,           0x2,           0x2,   0,   0  },
	{ 0x52,           0x2,           0x2,   0,   0  },
	{ 0x53,          0xf7,          0xf7,   1,   1  },
	{ 0x54,          0xb4,          0xb4,   0,   0  },
	{ 0x55,          0xd2,          0xd2,   0,   0  },
	{ 0x56,             0,             0,   0,   0  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,           0x4,           0x4,   0,   0  },
	{ 0x59,          0x96,          0x96,   0,   0  },
	{ 0x5A,          0x3e,          0x3e,   0,   0  },
	{ 0x5B,          0x3e,          0x3e,   0,   0  },
	{ 0x5C,          0x13,          0x13,   0,   0  },
	{ 0x5D,           0x2,           0x2,   0,   0  },
	{ 0x5E,             0,             0,   0,   0  },
	{ 0x5F,           0x7,           0x7,   0,   0  },
	{ 0x60,           0x7,           0x7,   1,   1  },
	{ 0x61,           0x8,           0x8,   0,   0  },
	{ 0x62,           0x3,           0x3,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,          0x40,          0x40,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,           0x1,           0x1,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,          0x60,          0x60,   0,   0  },
	{ 0x71,          0x66,          0x66,   0,   0  },
	{ 0x72,           0xc,           0xc,   0,   0  },
	{ 0x73,          0x66,          0x66,   0,   0  },
	{ 0x74,          0x8f,          0x8f,   1,   1  },
	{ 0x75,             0,             0,   0,   0  },
	{ 0x76,          0xcc,          0xcc,   0,   0  },
	{ 0x77,           0x1,           0x1,   0,   0  },
	{ 0x78,          0x66,          0x66,   0,   0  },
	{ 0x79,          0x66,          0x66,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,          0xff,          0xff,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0x95,             0,             0,   0,   0  },
	{ 0x96,             0,             0,   0,   0  },
	{ 0x97,             0,             0,   0,   0  },
	{ 0x98,             0,             0,   0,   0  },
	{ 0x99,             0,             0,   0,   0  },
	{ 0x9A,             0,             0,   0,   0  },
	{ 0x9B,             0,             0,   0,   0  },
	{ 0x9C,             0,             0,   0,   0  },
	{ 0x9D,             0,             0,   0,   0  },
	{ 0x9E,             0,             0,   0,   0  },
	{ 0x9F,           0x6,           0x6,   0,   0  },
	{ 0xA0,          0x66,          0x66,   0,   0  },
	{ 0xA1,          0x66,          0x66,   0,   0  },
	{ 0xA2,          0x66,          0x66,   0,   0  },
	{ 0xA3,          0x66,          0x66,   0,   0  },
	{ 0xA4,          0x66,          0x66,   0,   0  },
	{ 0xA5,          0x66,          0x66,   0,   0  },
	{ 0xA6,          0x66,          0x66,   0,   0  },
	{ 0xA7,          0x66,          0x66,   0,   0  },
	{ 0xA8,          0x66,          0x66,   0,   0  },
	{ 0xA9,          0x66,          0x66,   0,   0  },
	{ 0xAA,          0x66,          0x66,   0,   0  },
	{ 0xAB,          0x66,          0x66,   0,   0  },
	{ 0xAC,          0x66,          0x66,   0,   0  },
	{ 0xAD,          0x66,          0x66,   0,   0  },
	{ 0xAE,          0x66,          0x66,   0,   0  },
	{ 0xAF,          0x66,          0x66,   0,   0  },
	{ 0xB0,          0x66,          0x66,   0,   0  },
	{ 0xB1,          0x66,          0x66,   0,   0  },
	{ 0xB2,          0x66,          0x66,   0,   0  },
	{ 0xB3,           0xa,           0xa,   0,   0  },
	{ 0xB4,             0,             0,   0,   0  },
	{ 0xB5,             0,             0,   0,   0  },
	{ 0xB6,             0,             0,   0,   0  },
	{ 0xFFFF,             0,             0,   0,   0  }
	};

radio_regs_t regs_TX_2056_A1[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,          0x88,          0x88,   0,   0  },
	{ 0x22,          0x88,          0x88,   0,   0  },
	{ 0x23,          0x88,          0x88,   0,   0  },
	{ 0x24,          0x88,          0x88,   0,   0  },
	{ 0x25,           0xc,           0xc,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,           0x3,           0x3,   0,   0  },
	{ 0x28,             0,             0,   0,   0  },
	{ 0x29,           0x3,           0x3,   0,   0  },
	{ 0x2A,          0x37,          0x37,   0,   0  },
	{ 0x2B,           0x3,           0x3,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,           0x1,           0x1,   0,   0  },
	{ 0x2F,           0x1,           0x1,   0,   0  },
	{ 0x30,             0,             0,   0,   0  },
	{ 0x31,             0,             0,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,          0x11,          0x11,   0,   0  },
	{ 0x34,          0x11,          0x11,   0,   0  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,           0x3,           0x3,   0,   0  },
	{ 0x38,           0xf,           0xf,   0,   0  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,          0x2d,          0x2d,   0,   0  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x6e,          0x6e,   0,   0  },
	{ 0x3D,          0xf0,          0xf0,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,           0x3,           0x3,   0,   0  },
	{ 0x42,           0x3,           0x3,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x1e,          0x1e,   0,   0  },
	{ 0x45,             0,             0,   0,   0  },
	{ 0x46,          0x6e,          0x6e,   0,   0  },
	{ 0x47,          0xf0,          0xf0,   1,   1  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,           0x2,           0x2,   0,   0  },
	{ 0x4A,          0xff,          0xff,   1,   1  },
	{ 0x4B,           0xc,           0xc,   0,   0  },
	{ 0x4C,             0,             0,   0,   0  },
	{ 0x4D,          0x38,          0x38,   0,   0  },
	{ 0x4E,          0x70,          0x70,   1,   1  },
	{ 0x4F,           0x2,           0x2,   0,   0  },
	{ 0x50,          0x88,          0x88,   0,   0  },
	{ 0x51,           0xc,           0xc,   0,   0  },
	{ 0x52,             0,             0,   0,   0  },
	{ 0x53,           0x8,           0x8,   0,   0  },
	{ 0x54,          0x70,          0x70,   1,   1  },
	{ 0x55,           0x2,           0x2,   0,   0  },
	{ 0x56,          0xff,          0xff,   1,   1  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,          0x83,          0x83,   0,   0  },
	{ 0x59,          0x77,          0x77,   1,   1  },
	{ 0x5A,             0,             0,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,          0x88,          0x88,   0,   0  },
	{ 0x5D,             0,             0,   0,   0  },
	{ 0x5E,           0x8,           0x8,   0,   0  },
	{ 0x5F,          0x77,          0x77,   1,   1  },
	{ 0x60,           0x1,           0x1,   0,   0  },
	{ 0x61,             0,             0,   0,   0  },
	{ 0x62,           0x7,           0x7,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,           0x7,           0x7,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,          0x72,          0x72,   1,   1  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,           0xa,           0xa,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,           0x2,           0x2,   0,   0  },
	{ 0x72,             0,             0,   0,   0  },
	{ 0x73,             0,             0,   0,   0  },
	{ 0x74,           0xe,           0xe,   0,   0  },
	{ 0x75,           0xe,           0xe,   0,   0  },
	{ 0x76,           0xe,           0xe,   0,   0  },
	{ 0x77,          0x13,          0x13,   0,   0  },
	{ 0x78,          0x13,          0x13,   0,   0  },
	{ 0x79,          0x1b,          0x1b,   0,   0  },
	{ 0x7A,          0x1b,          0x1b,   0,   0  },
	{ 0x7B,          0x55,          0x55,   0,   0  },
	{ 0x7C,          0x5b,          0x5b,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0xFFFF,             0,             0,   0,   0  }
};

radio_regs_t regs_RX_2056_A1[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,           0x3,           0x3,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,             0,             0,   0,   0  },
	{ 0x23,          0x90,          0x90,   0,   0  },
	{ 0x24,          0x55,          0x55,   0,   0  },
	{ 0x25,          0x15,          0x15,   0,   0  },
	{ 0x26,           0x5,           0x5,   0,   0  },
	{ 0x27,          0x15,          0x15,   0,   0  },
	{ 0x28,           0x5,           0x5,   0,   0  },
	{ 0x29,          0x20,          0x20,   0,   0  },
	{ 0x2A,          0x11,          0x11,   0,   0  },
	{ 0x2B,          0x90,          0x90,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,          0x88,          0x88,   0,   0  },
	{ 0x2E,          0x32,          0x32,   0,   0  },
	{ 0x2F,          0x77,          0x77,   0,   0  },
	{ 0x30,          0x17,          0x17,   1,   1  },
	{ 0x31,          0xff,          0xff,   1,   1  },
	{ 0x32,          0x20,          0x20,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,          0x88,          0x88,   0,   0  },
	{ 0x35,          0x32,          0x32,   0,   0  },
	{ 0x36,          0x77,          0x77,   0,   0  },
	{ 0x37,          0x17,          0x17,   1,   1  },
	{ 0x38,          0xf0,          0xf0,   1,   1  },
	{ 0x39,          0x20,          0x20,   0,   0  },
	{ 0x3A,           0x8,           0x8,   0,   0  },
	{ 0x3B,          0x55,          0x55,   1,   1  },
	{ 0x3C,             0,             0,   0,   0  },
	{ 0x3D,          0x44,          0x44,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,          0x44,          0x44,   0,   0  },
	{ 0x40,           0xf,           0xf,   1,   1  },
	{ 0x41,           0x6,           0x6,   0,   0  },
	{ 0x42,           0x4,           0x4,   0,   0  },
	{ 0x43,          0x50,          0x50,   1,   1  },
	{ 0x44,           0x8,           0x8,   0,   0  },
	{ 0x45,          0x55,          0x55,   1,   1  },
	{ 0x46,             0,             0,   0,   0  },
	{ 0x47,          0x11,          0x11,   0,   0  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,          0x44,          0x44,   0,   0  },
	{ 0x4A,           0x7,           0x7,   0,   0  },
	{ 0x4B,           0x6,           0x6,   0,   0  },
	{ 0x4C,           0x4,           0x4,   0,   0  },
	{ 0x4D,             0,             0,   0,   0  },
	{ 0x4E,             0,             0,   0,   0  },
	{ 0x4F,          0x26,          0x26,   1,   1  },
	{ 0x50,          0x26,          0x26,   1,   1  },
	{ 0x51,           0xf,           0xf,   1,   1  },
	{ 0x52,           0xf,           0xf,   1,   1  },
	{ 0x53,          0x44,          0x44,   0,   0  },
	{ 0x54,             0,             0,   0,   0  },
	{ 0x55,             0,             0,   0,   0  },
	{ 0x56,           0x8,           0x8,   0,   0  },
	{ 0x57,           0x8,           0x8,   0,   0  },
	{ 0x58,           0x7,           0x7,   0,   0  },
	{ 0x59,          0x22,          0x22,   0,   0  },
	{ 0x5A,          0x22,          0x22,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,          0x2f,          0x2f,   1,   1  },
	{ 0x5D,           0x7,           0x7,   0,   0  },
	{ 0x5E,          0x55,          0x55,   0,   0  },
	{ 0x5F,          0x23,          0x23,   0,   0  },
	{ 0x60,          0x41,          0x41,   0,   0  },
	{ 0x61,           0x1,           0x1,   0,   0  },
	{ 0x62,           0xa,           0xa,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,           0xc,           0xc,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,             0,             0,   0,   0  },
	{ 0x72,          0x22,          0x22,   0,   0  },
	{ 0x73,          0x22,          0x22,   0,   0  },
	{ 0x74,             0,             0,   1,   1  },
	{ 0x75,           0xa,           0xa,   0,   0  },
	{ 0x76,           0x1,           0x1,   0,   0  },
	{ 0x77,          0x22,          0x22,   0,   0  },
	{ 0x78,          0x30,          0x30,   0,   0  },
	{ 0x79,             0,             0,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0xFFFF,             0,             0,   0,   0  }
};

/* 2056 rev5 register initialization tables */
radio_regs_t regs_SYN_2056_rev5[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,           0x1,           0x1,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,          0x60,          0x60,   0,   0  },
	{ 0x23,           0x6,           0x6,   0,   0  },
	{ 0x24,           0xc,           0xc,   0,   0  },
	{ 0x25,             0,             0,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,             0,             0,   0,   0  },
	{ 0x28,           0x1,           0x1,   0,   0  },
	{ 0x29,             0,             0,   0,   0  },
	{ 0x2A,             0,             0,   0,   0  },
	{ 0x2B,             0,             0,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,             0,             0,   0,   0  },
	{ 0x2F,          0x1f,          0x1f,   0,   0  },
	{ 0x30,          0x15,          0x15,   0,   0  },
	{ 0x31,           0xf,           0xf,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,             0,             0,   0,   0  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,             0,             0,   0,   0  },
	{ 0x38,             0,             0,   0,   0  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,             0,             0,   0,   0  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x13,          0x13,   0,   0  },
	{ 0x3D,           0xf,           0xf,   0,   0  },
	{ 0x3E,          0x18,          0x18,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,          0x20,          0x20,   0,   0  },
	{ 0x42,          0x20,          0x20,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x77,          0x77,   0,   0  },
	{ 0x45,           0x7,           0x7,   0,   0  },
	{ 0x46,           0x1,           0x1,   0,   0  },
	{ 0x47,           0x4,           0x4,   0,   0  },
	{ 0x48,           0xf,           0xf,   0,   0  },
	{ 0x49,          0x30,          0x30,   0,   0  },
	{ 0x4A,          0x32,          0x32,   0,   0  },
	{ 0x4B,           0xd,           0xd,   0,   0  },
	{ 0x4C,           0xd,           0xd,   0,   0  },
	{ 0x4D,           0x4,           0x4,   0,   0  },
	{ 0x4E,           0x6,           0x6,   0,   0  },
	{ 0x4F,           0x1,           0x1,   0,   0  },
	{ 0x50,          0x1c,          0x1c,   0,   0  },
	{ 0x51,           0x2,           0x2,   0,   0  },
	{ 0x52,           0x2,           0x2,   0,   0  },
	{ 0x53,          0xf7,          0xf7,   1,   1  },
	{ 0x54,          0xb4,          0xb4,   0,   0  },
	{ 0x55,          0xd2,          0xd2,   0,   0  },
	{ 0x56,             0,             0,   0,   0  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,           0x4,           0x4,   0,   0  },
	{ 0x59,          0x96,          0x96,   0,   0  },
	{ 0x5A,          0x3e,          0x3e,   0,   0  },
	{ 0x5B,          0x3e,          0x3e,   0,   0  },
	{ 0x5C,          0x13,          0x13,   0,   0  },
	{ 0x5D,           0x2,           0x2,   0,   0  },
	{ 0x5E,             0,             0,   0,   0  },
	{ 0x5F,           0x7,           0x7,   0,   0  },
	{ 0x60,           0x7,           0x7,   1,   1  },
	{ 0x61,           0x8,           0x8,   0,   0  },
	{ 0x62,           0x3,           0x3,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,          0x40,          0x40,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,           0x1,           0x1,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,          0x60,          0x60,   0,   0  },
	{ 0x71,          0x66,          0x66,   0,   0  },
	{ 0x72,           0xc,           0xc,   0,   0  },
	{ 0x73,          0x66,          0x66,   0,   0  },
	{ 0x74,          0x8f,          0x8f,   1,   1  },
	{ 0x75,             0,             0,   0,   0  },
	{ 0x76,          0xcc,          0xcc,   0,   0  },
	{ 0x77,           0x1,           0x1,   0,   0  },
	{ 0x78,          0x66,          0x66,   0,   0  },
	{ 0x79,          0x66,          0x66,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,          0xff,          0xff,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0x95,             0,             0,   0,   0  },
	{ 0x96,             0,             0,   0,   0  },
	{ 0x97,             0,             0,   0,   0  },
	{ 0x98,             0,             0,   0,   0  },
	{ 0x99,             0,             0,   0,   0  },
	{ 0x9A,             0,             0,   0,   0  },
	{ 0x9B,             0,             0,   0,   0  },
	{ 0x9C,             0,             0,   0,   0  },
	{ 0x9D,             0,             0,   0,   0  },
	{ 0x9E,             0,             0,   0,   0  },
	{ 0x9F,           0x6,           0x6,   0,   0  },
	{ 0xA0,          0x66,          0x66,   0,   0  },
	{ 0xA1,          0x66,          0x66,   0,   0  },
	{ 0xA2,          0x66,          0x66,   0,   0  },
	{ 0xA3,          0x66,          0x66,   0,   0  },
	{ 0xA4,          0x66,          0x66,   0,   0  },
	{ 0xA5,          0x66,          0x66,   0,   0  },
	{ 0xA6,          0x66,          0x66,   0,   0  },
	{ 0xA7,          0x66,          0x66,   0,   0  },
	{ 0xA8,          0x66,          0x66,   0,   0  },
	{ 0xA9,          0x66,          0x66,   0,   0  },
	{ 0xAA,          0x66,          0x66,   0,   0  },
	{ 0xAB,          0x66,          0x66,   0,   0  },
	{ 0xAC,          0x66,          0x66,   0,   0  },
	{ 0xAD,          0x66,          0x66,   0,   0  },
	{ 0xAE,          0x66,          0x66,   0,   0  },
	{ 0xAF,          0x66,          0x66,   0,   0  },
	{ 0xB0,          0x66,          0x66,   0,   0  },
	{ 0xB1,          0x66,          0x66,   0,   0  },
	{ 0xB2,          0x66,          0x66,   0,   0  },
	{ 0xB3,           0xa,           0xa,   0,   0  },
	{ 0xB4,             0,             0,   0,   0  },
	{ 0xB5,             0,             0,   0,   0  },
	{ 0xB6,             0,             0,   0,   0  },
	{ 0xFFFF,           0,             0,   0,   0  }
};

radio_regs_t regs_TX_2056_rev5[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,          0x88,          0x88,   0,   0  },
	{ 0x22,          0x88,          0x88,   0,   0  },
	{ 0x23,          0x88,          0x88,   0,   0  },
	{ 0x24,          0x88,          0x88,   0,   0  },
	{ 0x25,           0xc,           0xc,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,           0x3,           0x3,   0,   0  },
	{ 0x28,             0,             0,   0,   0  },
	{ 0x29,           0x3,           0x3,   0,   0  },
	{ 0x2A,          0x37,          0x37,   0,   0  },
	{ 0x2B,           0x3,           0x3,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,           0x1,           0x1,   0,   0  },
	{ 0x2F,           0x1,           0x1,   0,   0  },
	{ 0x30,             0,             0,   0,   0  },
	{ 0x31,             0,             0,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,          0x11,          0x11,   0,   0  },
	{ 0x34,          0x11,          0x11,   0,   0  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,           0x3,           0x3,   0,   0  },
	{ 0x38,           0xf,           0xf,   0,   0  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,          0x2d,          0x2d,   0,   0  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x6e,          0x6e,   0,   0  },
	{ 0x3D,          0xf0,          0xf0,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,           0x3,           0x3,   0,   0  },
	{ 0x42,           0x3,           0x3,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x1e,          0x1e,   0,   0  },
	{ 0x45,             0,             0,   0,   0  },
	{ 0x46,          0x6e,          0x6e,   0,   0  },
	{ 0x47,          0xf0,          0xf0,   1,   1  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,           0x2,           0x2,   0,   0  },
	{ 0x4A,          0xff,          0xff,   1,   1  },
	{ 0x4B,           0xc,           0xc,   0,   0  },
	{ 0x4C,             0,             0,   0,   0  },
	{ 0x4D,          0x38,          0x38,   0,   0  },
	{ 0x4E,          0x70,          0x70,   1,   1  },
	{ 0x4F,           0x2,           0x2,   0,   0  },
	{ 0x50,          0x88,          0x88,   0,   0  },
	{ 0x51,           0xc,           0xc,   0,   0  },
	{ 0x52,             0,             0,   0,   0  },
	{ 0x53,           0x8,           0x8,   0,   0  },
	{ 0x54,          0x70,          0x70,   1,   1  },
	{ 0x55,           0x2,           0x2,   0,   0  },
	{ 0x56,          0xff,          0xff,   1,   1  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,          0x83,          0x83,   0,   0  },
	{ 0x59,          0x77,          0x77,   1,   1  },
	{ 0x5A,             0,             0,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,          0x88,          0x88,   0,   0  },
	{ 0x5D,             0,             0,   0,   0  },
	{ 0x5E,           0x8,           0x8,   0,   0  },
	{ 0x5F,          0x77,          0x77,   1,   1  },
	{ 0x60,           0x1,           0x1,   0,   0  },
	{ 0x61,             0,             0,   0,   0  },
	{ 0x62,           0x7,           0x7,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,           0x7,           0x7,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   1,   1  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,           0xa,           0xa,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,           0x2,           0x2,   0,   0  },
	{ 0x72,             0,             0,   0,   0  },
	{ 0x73,             0,             0,   0,   0  },
	{ 0x74,           0xe,           0xe,   0,   0  },
	{ 0x75,           0xe,           0xe,   0,   0  },
	{ 0x76,           0xe,           0xe,   0,   0  },
	{ 0x77,          0x13,          0x13,   0,   0  },
	{ 0x78,          0x13,          0x13,   0,   0  },
	{ 0x79,          0x1b,          0x1b,   0,   0  },
	{ 0x7A,          0x1b,          0x1b,   0,   0  },
	{ 0x7B,          0x55,          0x55,   0,   0  },
	{ 0x7C,          0x5b,          0x5b,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,          0x70,          0x70,   0,   0  },
	{ 0x94,          0x70,          0x70,   0,   0  },
	{ 0x95,          0x71,          0x71,   1,   1  },
	{ 0x96,          0x71,          0x71,   1,   1  },
	{ 0x97,          0x72,          0x72,   1,   1  },
	{ 0x98,          0x73,          0x73,   1,   1  },
	{ 0x99,          0x74,          0x74,   1,   1  },
	{ 0x9A,          0x75,          0x75,   1,   1  },
	{ 0xFFFF,           0,             0,   0,   0  }
};

radio_regs_t regs_RX_2056_rev5[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,           0x3,           0x3,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,             0,             0,   0,   0  },
	{ 0x23,          0x90,          0x90,   0,   0  },
	{ 0x24,          0x55,          0x55,   0,   0  },
	{ 0x25,          0x15,          0x15,   0,   0  },
	{ 0x26,           0x5,           0x5,   0,   0  },
	{ 0x27,          0x15,          0x15,   0,   0  },
	{ 0x28,           0x5,           0x5,   0,   0  },
	{ 0x29,          0x20,          0x20,   0,   0  },
	{ 0x2A,          0x11,          0x11,   0,   0  },
	{ 0x2B,          0x90,          0x90,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,          0x88,          0x88,   0,   0  },
	{ 0x2E,          0x32,          0x32,   0,   0  },
	{ 0x2F,          0x77,          0x77,   0,   0  },
	{ 0x30,          0x17,          0x17,   1,   1  },
	{ 0x31,          0xff,          0xff,   1,   1  },
	{ 0x32,          0x20,          0x20,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,          0x88,          0x88,   0,   0  },
	{ 0x35,          0x32,          0x32,   0,   0  },
	{ 0x36,          0x77,          0x77,   0,   0  },
	{ 0x37,          0x17,          0x17,   1,   1  },
	{ 0x38,          0xf0,          0xf0,   1,   1  },
	{ 0x39,          0x20,          0x20,   0,   0  },
	{ 0x3A,           0x8,           0x8,   0,   0  },
	{ 0x3B,          0x55,          0x55,   1,   1  },
	{ 0x3C,             0,             0,   0,   0  },
	{ 0x3D,          0x88,          0x88,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,             0,             0,   1,   1  },
	{ 0x40,           0x7,           0x7,   1,   1  },
	{ 0x41,           0x6,           0x6,   0,   0  },
	{ 0x42,           0x4,           0x4,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,           0x8,           0x8,   0,   0  },
	{ 0x45,          0x55,          0x55,   1,   1  },
	{ 0x46,             0,             0,   0,   0  },
	{ 0x47,          0x11,          0x11,   0,   0  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,             0,             0,   1,   1  },
	{ 0x4A,           0x7,           0x7,   0,   0  },
	{ 0x4B,           0x6,           0x6,   0,   0  },
	{ 0x4C,           0x4,           0x4,   0,   0  },
	{ 0x4D,             0,             0,   0,   0  },
	{ 0x4E,             0,             0,   0,   0  },
	{ 0x4F,          0x26,          0x26,   1,   1  },
	{ 0x50,          0x26,          0x26,   1,   1  },
	{ 0x51,           0xf,           0xf,   1,   1  },
	{ 0x52,           0xf,           0xf,   1,   1  },
	{ 0x53,          0x44,          0x44,   0,   0  },
	{ 0x54,             0,             0,   0,   0  },
	{ 0x55,             0,             0,   0,   0  },
	{ 0x56,           0x8,           0x8,   0,   0  },
	{ 0x57,           0x8,           0x8,   0,   0  },
	{ 0x58,           0x7,           0x7,   0,   0  },
	{ 0x59,          0x22,          0x22,   0,   0  },
	{ 0x5A,          0x22,          0x22,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,           0x4,           0x4,   1,   1  },
	{ 0x5D,           0x7,           0x7,   0,   0  },
	{ 0x5E,          0x55,          0x55,   0,   0  },
	{ 0x5F,          0x23,          0x23,   0,   0  },
	{ 0x60,          0x41,          0x41,   0,   0  },
	{ 0x61,           0x1,           0x1,   0,   0  },
	{ 0x62,           0xa,           0xa,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,           0xc,           0xc,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,             0,             0,   0,   0  },
	{ 0x72,          0x22,          0x22,   0,   0  },
	{ 0x73,          0x22,          0x22,   0,   0  },
	{ 0x74,             0,             0,   1,   1  },
	{ 0x75,           0xa,           0xa,   0,   0  },
	{ 0x76,           0x1,           0x1,   0,   0  },
	{ 0x77,          0x22,          0x22,   0,   0  },
	{ 0x78,          0x30,          0x30,   0,   0  },
	{ 0x79,             0,             0,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0xFFFF,           0,             0,   0,   0  }
};

/* 2056 rev6 register initialization tables */
radio_regs_t regs_SYN_2056_rev6[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,           0x1,           0x1,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,          0x60,          0x60,   0,   0  },
	{ 0x23,           0x6,           0x6,   0,   0  },
	{ 0x24,           0xc,           0xc,   0,   0  },
	{ 0x25,             0,             0,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,             0,             0,   0,   0  },
	{ 0x28,           0x1,           0x1,   0,   0  },
	{ 0x29,             0,             0,   0,   0  },
	{ 0x2A,             0,             0,   0,   0  },
	{ 0x2B,             0,             0,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,             0,             0,   0,   0  },
	{ 0x2F,          0x1f,          0x1f,   0,   0  },
	{ 0x30,          0x15,          0x15,   0,   0  },
	{ 0x31,           0xf,           0xf,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,             0,             0,   0,   0  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,             0,             0,   0,   0  },
	{ 0x38,             0,             0,   0,   0  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,             0,             0,   0,   0  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x13,          0x13,   0,   0  },
	{ 0x3D,           0xf,           0xf,   0,   0  },
	{ 0x3E,          0x18,          0x18,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,          0x20,          0x20,   0,   0  },
	{ 0x42,          0x20,          0x20,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x77,          0x77,   0,   0  },
	{ 0x45,           0x7,           0x7,   0,   0  },
	{ 0x46,           0x1,           0x1,   0,   0  },
	{ 0x47,           0x4,           0x4,   0,   0  },
	{ 0x48,           0xf,           0xf,   0,   0  },
	{ 0x49,          0x30,          0x30,   0,   0  },
	{ 0x4A,          0x32,          0x32,   0,   0  },
	{ 0x4B,           0xd,           0xd,   0,   0  },
	{ 0x4C,           0xd,           0xd,   0,   0  },
	{ 0x4D,           0x4,           0x4,   0,   0  },
	{ 0x4E,           0x6,           0x6,   0,   0  },
	{ 0x4F,           0x1,           0x1,   0,   0  },
	{ 0x50,          0x1c,          0x1c,   0,   0  },
	{ 0x51,           0x2,           0x2,   0,   0  },
	{ 0x52,           0x2,           0x2,   0,   0  },
	{ 0x53,          0xf7,          0xf7,   1,   1  },
	{ 0x54,          0xb4,          0xb4,   0,   0  },
	{ 0x55,          0xd2,          0xd2,   0,   0  },
	{ 0x56,             0,             0,   0,   0  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,           0x4,           0x4,   0,   0  },
	{ 0x59,          0x96,          0x96,   0,   0  },
	{ 0x5A,          0x3e,          0x3e,   0,   0  },
	{ 0x5B,          0x3e,          0x3e,   0,   0  },
	{ 0x5C,          0x13,          0x13,   0,   0  },
	{ 0x5D,           0x2,           0x2,   0,   0  },
	{ 0x5E,             0,             0,   0,   0  },
	{ 0x5F,           0x7,           0x7,   0,   0  },
	{ 0x60,           0x7,           0x7,   1,   1  },
	{ 0x61,           0x8,           0x8,   0,   0  },
	{ 0x62,           0x3,           0x3,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,          0x40,          0x40,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,           0x1,           0x1,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,          0x60,          0x60,   0,   0  },
	{ 0x71,          0x66,          0x66,   0,   0  },
	{ 0x72,           0xc,           0xc,   0,   0  },
	{ 0x73,          0x66,          0x66,   0,   0  },
	{ 0x74,          0x8f,          0x8f,   1,   1  },
	{ 0x75,             0,             0,   0,   0  },
	{ 0x76,          0xcc,          0xcc,   0,   0  },
	{ 0x77,           0x1,           0x1,   0,   0  },
	{ 0x78,          0x66,          0x66,   0,   0  },
	{ 0x79,          0x66,          0x66,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,          0xff,          0xff,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0x95,             0,             0,   0,   0  },
	{ 0x96,             0,             0,   0,   0  },
	{ 0x97,             0,             0,   0,   0  },
	{ 0x98,             0,             0,   0,   0  },
	{ 0x99,             0,             0,   0,   0  },
	{ 0x9A,             0,             0,   0,   0  },
	{ 0x9B,             0,             0,   0,   0  },
	{ 0x9C,             0,             0,   0,   0  },
	{ 0x9D,             0,             0,   0,   0  },
	{ 0x9E,             0,             0,   0,   0  },
	{ 0x9F,           0x6,           0x6,   0,   0  },
	{ 0xA0,          0x66,          0x66,   0,   0  },
	{ 0xA1,          0x66,          0x66,   0,   0  },
	{ 0xA2,          0x66,          0x66,   0,   0  },
	{ 0xA3,          0x66,          0x66,   0,   0  },
	{ 0xA4,          0x66,          0x66,   0,   0  },
	{ 0xA5,          0x66,          0x66,   0,   0  },
	{ 0xA6,          0x66,          0x66,   0,   0  },
	{ 0xA7,          0x66,          0x66,   0,   0  },
	{ 0xA8,          0x66,          0x66,   0,   0  },
	{ 0xA9,          0x66,          0x66,   0,   0  },
	{ 0xAA,          0x66,          0x66,   0,   0  },
	{ 0xAB,          0x66,          0x66,   0,   0  },
	{ 0xAC,          0x66,          0x66,   0,   0  },
	{ 0xAD,          0x66,          0x66,   0,   0  },
	{ 0xAE,          0x66,          0x66,   0,   0  },
	{ 0xAF,          0x66,          0x66,   0,   0  },
	{ 0xB0,          0x66,          0x66,   0,   0  },
	{ 0xB1,          0x66,          0x66,   0,   0  },
	{ 0xB2,          0x66,          0x66,   0,   0  },
	{ 0xB3,           0xa,           0xa,   0,   0  },
	{ 0xB4,             0,             0,   0,   0  },
	{ 0xB5,             0,             0,   0,   0  },
	{ 0xB6,             0,             0,   0,   0  },
	{ 0xFFFF,           0,             0,   0,   0  }
};

radio_regs_t regs_TX_2056_rev6[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,          0x88,          0x88,   0,   0  },
	{ 0x22,          0x88,          0x88,   0,   0  },
	{ 0x23,          0x88,          0x88,   0,   0  },
	{ 0x24,          0x88,          0x88,   0,   0  },
	{ 0x25,           0xc,           0xc,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,           0x3,           0x3,   0,   0  },
	{ 0x28,             0,             0,   0,   0  },
	{ 0x29,           0x3,           0x3,   0,   0  },
	{ 0x2A,          0x37,          0x37,   0,   0  },
	{ 0x2B,           0x3,           0x3,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,           0x1,           0x1,   0,   0  },
	{ 0x2F,           0x1,           0x1,   0,   0  },
	{ 0x30,             0,             0,   0,   0  },
	{ 0x31,             0,             0,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,          0x11,          0x11,   0,   0  },
	{ 0x34,          0xee,          0xee,   1,   1  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,           0x3,           0x3,   0,   0  },
	{ 0x38,          0x50,          0x50,   1,   1  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,          0x50,          0x50,   1,   1  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x6e,          0x6e,   0,   0  },
	{ 0x3D,          0xf0,          0xf0,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,           0x3,           0x3,   0,   0  },
	{ 0x42,           0x3,           0x3,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x1e,          0x1e,   0,   0  },
	{ 0x45,             0,             0,   0,   0  },
	{ 0x46,          0x6e,          0x6e,   0,   0  },
	{ 0x47,          0xf0,          0xf0,   1,   1  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,           0x2,           0x2,   0,   0  },
	{ 0x4A,          0xff,          0xff,   1,   1  },
	{ 0x4B,           0xc,           0xc,   0,   0  },
	{ 0x4C,             0,             0,   0,   0  },
	{ 0x4D,          0x38,          0x38,   0,   0  },
	{ 0x4E,          0x70,          0x70,   1,   1  },
	{ 0x4F,           0x2,           0x2,   0,   0  },
	{ 0x50,          0x88,          0x88,   0,   0  },
	{ 0x51,           0xc,           0xc,   0,   0  },
	{ 0x52,             0,             0,   0,   0  },
	{ 0x53,           0x8,           0x8,   0,   0  },
	{ 0x54,          0x70,          0x70,   1,   1  },
	{ 0x55,           0x2,           0x2,   0,   0  },
	{ 0x56,          0xff,          0xff,   1,   1  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,          0x83,          0x83,   0,   0  },
	{ 0x59,          0x77,          0x77,   1,   1  },
	{ 0x5A,             0,             0,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,          0x88,          0x88,   0,   0  },
	{ 0x5D,             0,             0,   0,   0  },
	{ 0x5E,           0x8,           0x8,   0,   0  },
	{ 0x5F,          0x77,          0x77,   1,   1  },
	{ 0x60,           0x1,           0x1,   0,   0  },
	{ 0x61,             0,             0,   0,   0  },
	{ 0x62,           0x7,           0x7,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,           0x7,           0x7,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   1,   1  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,           0xa,           0xa,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,           0x2,           0x2,   0,   0  },
	{ 0x72,             0,             0,   0,   0  },
	{ 0x73,             0,             0,   0,   0  },
	{ 0x74,           0xe,           0xe,   0,   0  },
	{ 0x75,           0xe,           0xe,   0,   0  },
	{ 0x76,           0xe,           0xe,   0,   0  },
	{ 0x77,          0x13,          0x13,   0,   0  },
	{ 0x78,          0x13,          0x13,   0,   0  },
	{ 0x79,          0x1b,          0x1b,   0,   0  },
	{ 0x7A,          0x1b,          0x1b,   0,   0  },
	{ 0x7B,          0x55,          0x55,   0,   0  },
	{ 0x7C,          0x5b,          0x5b,   0,   0  },
	{ 0x7D,          0x30,          0x30,   1,   1  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,          0x70,          0x70,   0,   0  },
	{ 0x94,          0x70,          0x70,   0,   0  },
	{ 0x95,          0x70,          0x70,   0,   0  },
	{ 0x96,          0x70,          0x70,   0,   0  },
	{ 0x97,          0x70,          0x70,   0,   0  },
	{ 0x98,          0x70,          0x70,   0,   0  },
	{ 0x99,          0x70,          0x70,   0,   0  },
	{ 0x9A,          0x70,          0x70,   0,   0  },
	{ 0xFFFF,           0,             0,   0,   0  }
};


radio_regs_t regs_RX_2056_rev6[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,           0x3,           0x3,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,             0,             0,   0,   0  },
	{ 0x23,          0x90,          0x90,   0,   0  },
	{ 0x24,          0x55,          0x55,   0,   0  },
	{ 0x25,          0x15,          0x15,   0,   0  },
	{ 0x26,           0x5,           0x5,   0,   0  },
	{ 0x27,          0x15,          0x15,   0,   0  },
	{ 0x28,           0x5,           0x5,   0,   0  },
	{ 0x29,          0x20,          0x20,   0,   0  },
	{ 0x2A,          0x11,          0x11,   0,   0  },
	{ 0x2B,          0x90,          0x90,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,          0x88,          0x88,   0,   0  },
	{ 0x2E,          0x32,          0x32,   0,   0  },
	{ 0x2F,          0x77,          0x77,   0,   0  },
	{ 0x30,          0x17,          0x17,   1,   1  },
	{ 0x31,          0xff,          0xff,   1,   1  },
	{ 0x32,          0x20,          0x20,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,          0x88,          0x88,   0,   0  },
	{ 0x35,          0x32,          0x32,   0,   0  },
	{ 0x36,          0x77,          0x77,   0,   0  },
	{ 0x37,          0x17,          0x17,   1,   1  },
	{ 0x38,          0xf0,          0xf0,   1,   1  },
	{ 0x39,          0x20,          0x20,   0,   0  },
	{ 0x3A,           0x8,           0x8,   0,   0  },
	{ 0x3B,          0x55,          0x55,   1,   1  },
	{ 0x3C,             0,             0,   0,   0  },
	{ 0x3D,          0x88,          0x88,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,          0x44,          0x44,   0,   0  },
	{ 0x40,           0x7,           0x7,   1,   1  },
	{ 0x41,           0x6,           0x6,   0,   0  },
	{ 0x42,           0x4,           0x4,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,           0x8,           0x8,   0,   0  },
	{ 0x45,          0x55,          0x55,   1,   1  },
	{ 0x46,             0,             0,   0,   0  },
	{ 0x47,          0x11,          0x11,   0,   0  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,          0x44,          0x44,   0,   0  },
	{ 0x4A,           0x7,           0x7,   0,   0  },
	{ 0x4B,           0x6,           0x6,   0,   0  },
	{ 0x4C,           0x4,           0x4,   0,   0  },
	{ 0x4D,             0,             0,   0,   0  },
	{ 0x4E,             0,             0,   0,   0  },
	{ 0x4F,          0x26,          0x26,   1,   1  },
	{ 0x50,          0x26,          0x26,   1,   1  },
	{ 0x51,           0xf,           0xf,   1,   1  },
	{ 0x52,           0xf,           0xf,   1,   1  },
	{ 0x53,          0x44,          0x44,   0,   0  },
	{ 0x54,             0,             0,   0,   0  },
	{ 0x55,             0,             0,   0,   0  },
	{ 0x56,           0x8,           0x8,   0,   0  },
	{ 0x57,           0x8,           0x8,   0,   0  },
	{ 0x58,           0x7,           0x7,   0,   0  },
	{ 0x59,          0x22,          0x22,   0,   0  },
	{ 0x5A,          0x22,          0x22,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,           0x4,           0x4,   1,   1  },
	{ 0x5D,           0x7,           0x7,   0,   0  },
	{ 0x5E,          0x55,          0x55,   0,   0  },
	{ 0x5F,          0x23,          0x23,   0,   0  },
	{ 0x60,          0x41,          0x41,   0,   0  },
	{ 0x61,           0x1,           0x1,   0,   0  },
	{ 0x62,           0xa,           0xa,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,           0xc,           0xc,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,             0,             0,   0,   0  },
	{ 0x72,          0x22,          0x22,   0,   0  },
	{ 0x73,          0x22,          0x22,   0,   0  },
	{ 0x74,             0,             0,   1,   1  },
	{ 0x75,           0xa,           0xa,   0,   0  },
	{ 0x76,           0x1,           0x1,   0,   0  },
	{ 0x77,          0x22,          0x22,   0,   0  },
	{ 0x78,          0x30,          0x30,   0,   0  },
	{ 0x79,             0,             0,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,           0x5,           0x5,   1,   1  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0xFFFF,           0,             0,   0,   0  }
};

/* 2056 rev7 register initialization tables */
radio_regs_t regs_SYN_2056_rev7[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,           0x1,           0x1,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,          0x60,          0x60,   0,   0  },
	{ 0x23,           0x6,           0x6,   0,   0  },
	{ 0x24,           0xc,           0xc,   0,   0  },
	{ 0x25,             0,             0,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,             0,             0,   0,   0  },
	{ 0x28,           0x1,           0x1,   0,   0  },
	{ 0x29,             0,             0,   0,   0  },
	{ 0x2A,             0,             0,   0,   0  },
	{ 0x2B,             0,             0,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,             0,             0,   0,   0  },
	{ 0x2F,          0x1f,          0x1f,   0,   0  },
	{ 0x30,          0x15,          0x15,   0,   0  },
	{ 0x31,           0xf,           0xf,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,             0,             0,   0,   0  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,             0,             0,   0,   0  },
	{ 0x38,             0,             0,   0,   0  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,             0,             0,   0,   0  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x13,          0x13,   0,   0  },
	{ 0x3D,           0xf,           0xf,   0,   0  },
	{ 0x3E,          0x18,          0x18,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,          0x20,          0x20,   0,   0  },
	{ 0x42,          0x20,          0x20,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x77,          0x77,   0,   0  },
	{ 0x45,           0x7,           0x7,   0,   0  },
	{ 0x46,           0x1,           0x1,   0,   0  },
	{ 0x47,           0x4,           0x4,   0,   0  },
	{ 0x48,           0xf,           0xf,   0,   0  },
	{ 0x49,          0x30,          0x30,   0,   0  },
	{ 0x4A,          0x32,          0x32,   0,   0  },
	{ 0x4B,           0xd,           0xd,   0,   0  },
	{ 0x4C,           0xd,           0xd,   0,   0  },
	{ 0x4D,           0x4,           0x4,   0,   0  },
	{ 0x4E,           0x6,           0x6,   0,   0  },
	{ 0x4F,           0x1,           0x1,   0,   0  },
	{ 0x50,          0x1c,          0x1c,   0,   0  },
	{ 0x51,           0x2,           0x2,   0,   0  },
	{ 0x52,           0x2,           0x2,   0,   0  },
	{ 0x53,          0xf7,          0xf7,   1,   1  },
	{ 0x54,          0xb4,          0xb4,   0,   0  },
	{ 0x55,          0xd2,          0xd2,   0,   0  },
	{ 0x56,             0,             0,   0,   0  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,           0x4,           0x4,   0,   0  },
	{ 0x59,          0x96,          0x96,   0,   0  },
	{ 0x5A,          0x3e,          0x3e,   0,   0  },
	{ 0x5B,          0x3e,          0x3e,   0,   0  },
	{ 0x5C,          0x13,          0x13,   0,   0  },
	{ 0x5D,           0x2,           0x2,   0,   0  },
	{ 0x5E,             0,             0,   0,   0  },
	{ 0x5F,           0x7,           0x7,   0,   0  },
	{ 0x60,           0x7,           0x7,   1,   1  },
	{ 0x61,           0x8,           0x8,   0,   0  },
	{ 0x62,           0x3,           0x3,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,          0x40,          0x40,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,           0x1,           0x1,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,          0x60,          0x60,   0,   0  },
	{ 0x71,          0x66,          0x66,   0,   0  },
	{ 0x72,           0xc,           0xc,   0,   0  },
	{ 0x73,          0x66,          0x66,   0,   0  },
	{ 0x74,          0x8f,          0x8f,   1,   1  },
	{ 0x75,             0,             0,   0,   0  },
	{ 0x76,          0xcc,          0xcc,   0,   0  },
	{ 0x77,           0x1,           0x1,   0,   0  },
	{ 0x78,          0x66,          0x66,   0,   0  },
	{ 0x79,          0x66,          0x66,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,          0xff,          0xff,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0x95,             0,             0,   0,   0  },
	{ 0x96,             0,             0,   0,   0  },
	{ 0x97,             0,             0,   0,   0  },
	{ 0x98,             0,             0,   0,   0  },
	{ 0x99,             0,             0,   0,   0  },
	{ 0x9A,             0,             0,   0,   0  },
	{ 0x9B,             0,             0,   0,   0  },
	{ 0x9C,             0,             0,   0,   0  },
	{ 0x9D,             0,             0,   0,   0  },
	{ 0x9E,             0,             0,   0,   0  },
	{ 0x9F,           0x6,           0x6,   0,   0  },
	{ 0xA0,          0x66,          0x66,   0,   0  },
	{ 0xA1,          0x66,          0x66,   0,   0  },
	{ 0xA2,          0x66,          0x66,   0,   0  },
	{ 0xA3,          0x66,          0x66,   0,   0  },
	{ 0xA4,          0x66,          0x66,   0,   0  },
	{ 0xA5,          0x66,          0x66,   0,   0  },
	{ 0xA6,          0x66,          0x66,   0,   0  },
	{ 0xA7,          0x66,          0x66,   0,   0  },
	{ 0xA8,          0x66,          0x66,   0,   0  },
	{ 0xA9,          0x66,          0x66,   0,   0  },
	{ 0xAA,          0x66,          0x66,   0,   0  },
	{ 0xAB,          0x66,          0x66,   0,   0  },
	{ 0xAC,          0x66,          0x66,   0,   0  },
	{ 0xAD,          0x66,          0x66,   0,   0  },
	{ 0xAE,          0x66,          0x66,   0,   0  },
	{ 0xAF,          0x66,          0x66,   0,   0  },
	{ 0xB0,          0x66,          0x66,   0,   0  },
	{ 0xB1,          0x66,          0x66,   0,   0  },
	{ 0xB2,          0x66,          0x66,   0,   0  },
	{ 0xB3,           0xa,           0xa,   0,   0  },
	{ 0xB4,             0,             0,   0,   0  },
	{ 0xB5,             0,             0,   0,   0  },
	{ 0xB6,             0,             0,   0,   0  },
	{ 0xFFFF,           0,             0,   0,   0  },
	};

radio_regs_t regs_TX_2056_rev7[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,          0x88,          0x88,   0,   0  },
	{ 0x22,          0x88,          0x88,   0,   0  },
	{ 0x23,          0x88,          0x88,   0,   0  },
	{ 0x24,          0x88,          0x88,   0,   0  },
	{ 0x25,           0xc,           0xc,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,           0x3,           0x3,   0,   0  },
	{ 0x28,             0,             0,   0,   0  },
	{ 0x29,           0x3,           0x3,   0,   0  },
	{ 0x2A,          0x37,          0x37,   0,   0  },
	{ 0x2B,           0x3,           0x3,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,           0x1,           0x1,   0,   0  },
	{ 0x2F,           0x1,           0x1,   0,   0  },
	{ 0x30,             0,             0,   0,   0  },
	{ 0x31,             0,             0,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,          0x11,          0x11,   0,   0  },
	{ 0x34,          0xee,          0xee,   1,   1  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,           0x3,           0x3,   0,   0  },
	{ 0x38,          0x50,          0x50,   1,   1  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,          0x50,          0x50,   1,   1  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x6e,          0x6e,   0,   0  },
	{ 0x3D,          0xf0,          0xf0,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,           0x3,           0x3,   0,   0  },
	{ 0x42,           0x3,           0x3,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x1e,          0x1e,   0,   0  },
	{ 0x45,             0,             0,   0,   0  },
	{ 0x46,          0x6e,          0x6e,   0,   0  },
	{ 0x47,          0xf0,          0xf0,   1,   1  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,           0x2,           0x2,   0,   0  },
	{ 0x4A,          0xff,          0xff,   1,   1  },
	{ 0x4B,           0xc,           0xc,   0,   0  },
	{ 0x4C,             0,             0,   0,   0  },
	{ 0x4D,          0x38,          0x38,   0,   0  },
	{ 0x4E,          0x70,          0x70,   1,   1  },
	{ 0x4F,           0x2,           0x2,   0,   0  },
	{ 0x50,          0x88,          0x88,   0,   0  },
	{ 0x51,           0xc,           0xc,   0,   0  },
	{ 0x52,             0,             0,   0,   0  },
	{ 0x53,           0x8,           0x8,   0,   0  },
	{ 0x54,          0x70,          0x70,   1,   1  },
	{ 0x55,           0x2,           0x2,   0,   0  },
	{ 0x56,          0xff,          0xff,   1,   1  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,          0x83,          0x83,   0,   0  },
	{ 0x59,          0x77,          0x77,   1,   1  },
	{ 0x5A,             0,             0,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,          0x88,          0x88,   0,   0  },
	{ 0x5D,             0,             0,   0,   0  },
	{ 0x5E,           0x8,           0x8,   0,   0  },
	{ 0x5F,          0x77,          0x77,   1,   1  },
	{ 0x60,           0x1,           0x1,   0,   0  },
	{ 0x61,             0,             0,   0,   0  },
	{ 0x62,           0x7,           0x7,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,           0x7,           0x7,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   1,   1  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,           0xa,           0xa,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,           0x2,           0x2,   0,   0  },
	{ 0x72,             0,             0,   0,   0  },
	{ 0x73,             0,             0,   0,   0  },
	{ 0x74,           0xe,           0xe,   0,   0  },
	{ 0x75,           0xe,           0xe,   0,   0  },
	{ 0x76,           0xe,           0xe,   0,   0  },
	{ 0x77,          0x13,          0x13,   0,   0  },
	{ 0x78,          0x13,          0x13,   0,   0  },
	{ 0x79,          0x1b,          0x1b,   0,   0  },
	{ 0x7A,          0x1b,          0x1b,   0,   0  },
	{ 0x7B,          0x55,          0x55,   0,   0  },
	{ 0x7C,          0x5b,          0x5b,   0,   0  },
	{ 0x7D,          0x30,          0x30,   1,   1  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,          0x70,          0x70,   0,   0  },
	{ 0x94,          0x70,          0x70,   0,   0  },
	{ 0x95,          0x71,          0x71,   1,   1  },
	{ 0x96,          0x71,          0x71,   1,   1  },
	{ 0x97,          0x72,          0x72,   1,   1  },
	{ 0x98,          0x73,          0x73,   1,   1  },
	{ 0x99,          0x74,          0x74,   1,   1  },
	{ 0x9A,          0x75,          0x75,   1,   1  },
	{ 0xFFFF,           0,             0,   0,   0  },
	};

radio_regs_t regs_RX_2056_rev7[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,           0x3,           0x3,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,             0,             0,   0,   0  },
	{ 0x23,          0x90,          0x90,   0,   0  },
	{ 0x24,          0x55,          0x55,   0,   0  },
	{ 0x25,          0x15,          0x15,   0,   0  },
	{ 0x26,           0x5,           0x5,   0,   0  },
	{ 0x27,          0x15,          0x15,   0,   0  },
	{ 0x28,           0x5,           0x5,   0,   0  },
	{ 0x29,          0x20,          0x20,   0,   0  },
	{ 0x2A,          0x11,          0x11,   0,   0  },
	{ 0x2B,          0x90,          0x90,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,          0x88,          0x88,   0,   0  },
	{ 0x2E,          0x32,          0x32,   0,   0  },
	{ 0x2F,          0x77,          0x77,   0,   0  },
	{ 0x30,          0x17,          0x17,   1,   1  },
	{ 0x31,          0xff,          0xff,   1,   1  },
	{ 0x32,          0x20,          0x20,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,          0x88,          0x88,   0,   0  },
	{ 0x35,          0x32,          0x32,   0,   0  },
	{ 0x36,          0x77,          0x77,   0,   0  },
	{ 0x37,          0x17,          0x17,   1,   1  },
	{ 0x38,          0xf0,          0xf0,   1,   1  },
	{ 0x39,          0x20,          0x20,   0,   0  },
	{ 0x3A,           0x8,           0x8,   0,   0  },
	{ 0x3B,          0x55,          0x55,   1,   1  },
	{ 0x3C,             0,             0,   0,   0  },
	{ 0x3D,          0x88,          0x88,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,             0,             0,   1,   1  },
	{ 0x40,           0x7,           0x7,   1,   1  },
	{ 0x41,           0x6,           0x6,   0,   0  },
	{ 0x42,           0x4,           0x4,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,           0x8,           0x8,   0,   0  },
	{ 0x45,          0x55,          0x55,   1,   1  },
	{ 0x46,             0,             0,   0,   0  },
	{ 0x47,          0x11,          0x11,   0,   0  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,             0,             0,   1,   1  },
	{ 0x4A,           0x7,           0x7,   0,   0  },
	{ 0x4B,           0x6,           0x6,   0,   0  },
	{ 0x4C,           0x4,           0x4,   0,   0  },
	{ 0x4D,             0,             0,   0,   0  },
	{ 0x4E,             0,             0,   0,   0  },
	{ 0x4F,          0x26,          0x26,   1,   1  },
	{ 0x50,          0x26,          0x26,   1,   1  },
	{ 0x51,           0xf,           0xf,   1,   1  },
	{ 0x52,           0xf,           0xf,   1,   1  },
	{ 0x53,          0x44,          0x44,   0,   0  },
	{ 0x54,             0,             0,   0,   0  },
	{ 0x55,             0,             0,   0,   0  },
	{ 0x56,           0x8,           0x8,   0,   0  },
	{ 0x57,           0x8,           0x8,   0,   0  },
	{ 0x58,           0x7,           0x7,   0,   0  },
	{ 0x59,          0x22,          0x22,   0,   0  },
	{ 0x5A,          0x22,          0x22,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,           0x4,           0x4,   1,   1  },
	{ 0x5D,           0x7,           0x7,   0,   0  },
	{ 0x5E,          0x55,          0x55,   0,   0  },
	{ 0x5F,          0x23,          0x23,   0,   0  },
	{ 0x60,          0x41,          0x41,   0,   0  },
	{ 0x61,           0x1,           0x1,   0,   0  },
	{ 0x62,           0xa,           0xa,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,           0xc,           0xc,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,             0,             0,   0,   0  },
	{ 0x72,          0x22,          0x22,   0,   0  },
	{ 0x73,          0x22,          0x22,   0,   0  },
	{ 0x74,             0,             0,   1,   1  },
	{ 0x75,           0xa,           0xa,   0,   0  },
	{ 0x76,           0x1,           0x1,   0,   0  },
	{ 0x77,          0x22,          0x22,   0,   0  },
	{ 0x78,          0x30,          0x30,   0,   0  },
	{ 0x79,             0,             0,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0xFFFF,           0,             0,   0,   0  },
	};

/* 2056 rev8 register initialization tables */
radio_regs_t regs_SYN_2056_rev8[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,           0x1,           0x1,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,          0x60,          0x60,   0,   0  },
	{ 0x23,           0x6,           0x6,   0,   0  },
	{ 0x24,           0xc,           0xc,   0,   0  },
	{ 0x25,             0,             0,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,             0,             0,   0,   0  },
	{ 0x28,           0x1,           0x1,   0,   0  },
	{ 0x29,             0,             0,   0,   0  },
	{ 0x2A,             0,             0,   0,   0  },
	{ 0x2B,             0,             0,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,             0,             0,   0,   0  },
	{ 0x2F,          0x1f,          0x1f,   0,   0  },
	{ 0x30,          0x15,          0x15,   0,   0  },
	{ 0x31,           0xf,           0xf,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,             0,             0,   0,   0  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,             0,             0,   0,   0  },
	{ 0x38,             0,             0,   0,   0  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,             0,             0,   0,   0  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x13,          0x13,   0,   0  },
	{ 0x3D,           0xf,           0xf,   0,   0  },
	{ 0x3E,          0x18,          0x18,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,          0x20,          0x20,   0,   0  },
	{ 0x42,          0x20,          0x20,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x77,          0x77,   0,   0  },
	{ 0x45,           0x7,           0x7,   0,   0  },
	{ 0x46,           0x1,           0x1,   0,   0  },
	{ 0x47,           0x4,           0x4,   0,   0  },
	{ 0x48,           0xf,           0xf,   0,   0  },
	{ 0x49,          0x30,          0x30,   0,   0  },
	{ 0x4A,          0x32,          0x32,   0,   0  },
	{ 0x4B,           0xd,           0xd,   0,   0  },
	{ 0x4C,           0xd,           0xd,   0,   0  },
	{ 0x4D,           0x4,           0x4,   0,   0  },
	{ 0x4E,           0x6,           0x6,   0,   0  },
	{ 0x4F,           0x1,           0x1,   0,   0  },
	{ 0x50,          0x1c,          0x1c,   0,   0  },
	{ 0x51,           0x2,           0x2,   0,   0  },
	{ 0x52,           0x2,           0x2,   0,   0  },
	{ 0x53,          0xf7,          0xf7,   1,   1  },
	{ 0x54,          0xb4,          0xb4,   0,   0  },
	{ 0x55,          0xd2,          0xd2,   0,   0  },
	{ 0x56,             0,             0,   0,   0  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,           0x4,           0x4,   0,   0  },
	{ 0x59,          0x96,          0x96,   0,   0  },
	{ 0x5A,          0x3e,          0x3e,   0,   0  },
	{ 0x5B,          0x3e,          0x3e,   0,   0  },
	{ 0x5C,          0x13,          0x13,   0,   0  },
	{ 0x5D,           0x2,           0x2,   0,   0  },
	{ 0x5E,             0,             0,   0,   0  },
	{ 0x5F,           0x7,           0x7,   0,   0  },
	{ 0x60,           0x7,           0x7,   1,   1  },
	{ 0x61,           0x8,           0x8,   0,   0  },
	{ 0x62,           0x3,           0x3,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,          0x40,          0x40,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,           0x1,           0x1,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,          0x60,          0x60,   0,   0  },
	{ 0x71,          0x66,          0x66,   0,   0  },
	{ 0x72,           0xc,           0xc,   0,   0  },
	{ 0x73,          0x66,          0x66,   0,   0  },
	{ 0x74,          0x8f,          0x8f,   1,   1  },
	{ 0x75,             0,             0,   0,   0  },
	{ 0x76,          0xcc,          0xcc,   0,   0  },
	{ 0x77,           0x1,           0x1,   0,   0  },
	{ 0x78,          0x66,          0x66,   0,   0  },
	{ 0x79,          0x66,          0x66,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,          0xff,          0xff,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0x95,             0,             0,   0,   0  },
	{ 0x96,             0,             0,   0,   0  },
	{ 0x97,             0,             0,   0,   0  },
	{ 0x98,             0,             0,   0,   0  },
	{ 0x99,             0,             0,   0,   0  },
	{ 0x9A,             0,             0,   0,   0  },
	{ 0x9B,             0,             0,   0,   0  },
	{ 0x9C,             0,             0,   0,   0  },
	{ 0x9D,             0,             0,   0,   0  },
	{ 0x9E,             0,             0,   0,   0  },
	{ 0x9F,           0x6,           0x6,   0,   0  },
	{ 0xA0,          0x66,          0x66,   0,   0  },
	{ 0xA1,          0x66,          0x66,   0,   0  },
	{ 0xA2,          0x66,          0x66,   0,   0  },
	{ 0xA3,          0x66,          0x66,   0,   0  },
	{ 0xA4,          0x66,          0x66,   0,   0  },
	{ 0xA5,          0x66,          0x66,   0,   0  },
	{ 0xA6,          0x66,          0x66,   0,   0  },
	{ 0xA7,          0x66,          0x66,   0,   0  },
	{ 0xA8,          0x66,          0x66,   0,   0  },
	{ 0xA9,          0x66,          0x66,   0,   0  },
	{ 0xAA,          0x66,          0x66,   0,   0  },
	{ 0xAB,          0x66,          0x66,   0,   0  },
	{ 0xAC,          0x66,          0x66,   0,   0  },
	{ 0xAD,          0x66,          0x66,   0,   0  },
	{ 0xAE,          0x66,          0x66,   0,   0  },
	{ 0xAF,          0x66,          0x66,   0,   0  },
	{ 0xB0,          0x66,          0x66,   0,   0  },
	{ 0xB1,          0x66,          0x66,   0,   0  },
	{ 0xB2,          0x66,          0x66,   0,   0  },
	{ 0xB3,           0xa,           0xa,   0,   0  },
	{ 0xB4,             0,             0,   0,   0  },
	{ 0xB5,             0,             0,   0,   0  },
	{ 0xB6,             0,             0,   0,   0  },
	{ 0xFFFF,           0,             0,   0,   0  },
	};

radio_regs_t regs_TX_2056_rev8[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,          0x88,          0x88,   0,   0  },
	{ 0x22,          0x88,          0x88,   0,   0  },
	{ 0x23,          0x88,          0x88,   0,   0  },
	{ 0x24,          0x88,          0x88,   0,   0  },
	{ 0x25,           0xc,           0xc,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,           0x3,           0x3,   0,   0  },
	{ 0x28,             0,             0,   0,   0  },
	{ 0x29,           0x3,           0x3,   0,   0  },
	{ 0x2A,          0x37,          0x37,   0,   0  },
	{ 0x2B,           0x3,           0x3,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,           0x1,           0x1,   0,   0  },
	{ 0x2F,           0x1,           0x1,   0,   0  },
	{ 0x30,             0,             0,   0,   0  },
	{ 0x31,             0,             0,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,          0x11,          0x11,   0,   0  },
	{ 0x34,          0xee,          0xee,   1,   1  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,           0x3,           0x3,   0,   0  },
	{ 0x38,          0x50,          0x50,   1,   1  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,          0x50,          0x50,   1,   1  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x6e,          0x6e,   0,   0  },
	{ 0x3D,          0xf0,          0xf0,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,           0x3,           0x3,   0,   0  },
	{ 0x42,           0x3,           0x3,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x1e,          0x1e,   0,   0  },
	{ 0x45,             0,             0,   0,   0  },
	{ 0x46,          0x6e,          0x6e,   0,   0  },
	{ 0x47,          0xf0,          0xf0,   1,   1  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,           0x2,           0x2,   0,   0  },
	{ 0x4A,          0xff,          0xff,   1,   1  },
	{ 0x4B,           0xc,           0xc,   0,   0  },
	{ 0x4C,             0,             0,   0,   0  },
	{ 0x4D,          0x38,          0x38,   0,   0  },
	{ 0x4E,          0x70,          0x70,   1,   1  },
	{ 0x4F,           0x2,           0x2,   0,   0  },
	{ 0x50,          0x88,          0x88,   0,   0  },
	{ 0x51,           0xc,           0xc,   0,   0  },
	{ 0x52,             0,             0,   0,   0  },
	{ 0x53,           0x8,           0x8,   0,   0  },
	{ 0x54,          0x70,          0x70,   1,   1  },
	{ 0x55,           0x2,           0x2,   0,   0  },
	{ 0x56,          0xff,          0xff,   1,   1  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,          0x83,          0x83,   0,   0  },
	{ 0x59,          0x77,          0x77,   1,   1  },
	{ 0x5A,             0,             0,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,          0x88,          0x88,   0,   0  },
	{ 0x5D,             0,             0,   0,   0  },
	{ 0x5E,           0x8,           0x8,   0,   0  },
	{ 0x5F,          0x77,          0x77,   1,   1  },
	{ 0x60,           0x1,           0x1,   0,   0  },
	{ 0x61,             0,             0,   0,   0  },
	{ 0x62,           0x7,           0x7,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,           0x7,           0x7,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   1,   1  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,           0xa,           0xa,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,           0x2,           0x2,   0,   0  },
	{ 0x72,             0,             0,   0,   0  },
	{ 0x73,             0,             0,   0,   0  },
	{ 0x74,           0xe,           0xe,   0,   0  },
	{ 0x75,           0xe,           0xe,   0,   0  },
	{ 0x76,           0xe,           0xe,   0,   0  },
	{ 0x77,          0x13,          0x13,   0,   0  },
	{ 0x78,          0x13,          0x13,   0,   0  },
	{ 0x79,          0x1b,          0x1b,   0,   0  },
	{ 0x7A,          0x1b,          0x1b,   0,   0  },
	{ 0x7B,          0x55,          0x55,   0,   0  },
	{ 0x7C,          0x5b,          0x5b,   0,   0  },
	{ 0x7D,          0x30,          0x30,   1,   1  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,          0x70,          0x70,   0,   0  },
	{ 0x94,          0x70,          0x70,   0,   0  },
	{ 0x95,          0x70,          0x70,   0,   0  },
	{ 0x96,          0x70,          0x70,   0,   0  },
	{ 0x97,          0x70,          0x70,   0,   0  },
	{ 0x98,          0x70,          0x70,   0,   0  },
	{ 0x99,          0x70,          0x70,   0,   0  },
	{ 0x9A,          0x70,          0x70,   0,   0  },
	{ 0xFFFF,           0,             0,   0,   0  },
	};

radio_regs_t regs_RX_2056_rev8[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,           0x3,           0x3,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,             0,             0,   0,   0  },
	{ 0x23,          0x90,          0x90,   0,   0  },
	{ 0x24,          0x55,          0x55,   0,   0  },
	{ 0x25,          0x15,          0x15,   0,   0  },
	{ 0x26,           0x5,           0x5,   0,   0  },
	{ 0x27,          0x15,          0x15,   0,   0  },
	{ 0x28,           0x5,           0x5,   0,   0  },
	{ 0x29,          0x20,          0x20,   0,   0  },
	{ 0x2A,          0x11,          0x11,   0,   0  },
	{ 0x2B,          0x90,          0x90,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,          0x88,          0x88,   0,   0  },
	{ 0x2E,          0x32,          0x32,   0,   0  },
	{ 0x2F,          0x77,          0x77,   0,   0  },
	{ 0x30,          0x17,          0x17,   1,   1  },
	{ 0x31,          0xff,          0xff,   1,   1  },
	{ 0x32,          0x20,          0x20,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,          0x88,          0x88,   0,   0  },
	{ 0x35,          0x32,          0x32,   0,   0  },
	{ 0x36,          0x77,          0x77,   0,   0  },
	{ 0x37,          0x17,          0x17,   1,   1  },
	{ 0x38,          0xf0,          0xf0,   1,   1  },
	{ 0x39,          0x20,          0x20,   0,   0  },
	{ 0x3A,           0x8,           0x8,   0,   0  },
	{ 0x3B,          0x55,          0x55,   1,   1  },
	{ 0x3C,             0,             0,   0,   0  },
	{ 0x3D,          0x88,          0x88,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,          0x44,          0x44,   0,   0  },
	{ 0x40,           0x7,           0x7,   1,   1  },
	{ 0x41,           0x6,           0x6,   0,   0  },
	{ 0x42,           0x4,           0x4,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,           0x8,           0x8,   0,   0  },
	{ 0x45,          0x55,          0x55,   1,   1  },
	{ 0x46,             0,             0,   0,   0  },
	{ 0x47,          0x11,          0x11,   0,   0  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,          0x44,          0x44,   0,   0  },
	{ 0x4A,           0x7,           0x7,   0,   0  },
	{ 0x4B,           0x6,           0x6,   0,   0  },
	{ 0x4C,           0x4,           0x4,   0,   0  },
	{ 0x4D,             0,             0,   0,   0  },
	{ 0x4E,             0,             0,   0,   0  },
	{ 0x4F,          0x26,          0x26,   1,   1  },
	{ 0x50,          0x26,          0x26,   1,   1  },
	{ 0x51,           0xf,           0xf,   1,   1  },
	{ 0x52,           0xf,           0xf,   1,   1  },
	{ 0x53,          0x44,          0x44,   0,   0  },
	{ 0x54,             0,             0,   0,   0  },
	{ 0x55,             0,             0,   0,   0  },
	{ 0x56,           0x8,           0x8,   0,   0  },
	{ 0x57,           0x8,           0x8,   0,   0  },
	{ 0x58,           0x7,           0x7,   0,   0  },
	{ 0x59,          0x22,          0x22,   0,   0  },
	{ 0x5A,          0x22,          0x22,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,           0x4,           0x4,   1,   1  },
	{ 0x5D,           0x7,           0x7,   0,   0  },
	{ 0x5E,          0x55,          0x55,   0,   0  },
	{ 0x5F,          0x23,          0x23,   0,   0  },
	{ 0x60,          0x41,          0x41,   0,   0  },
	{ 0x61,           0x1,           0x1,   0,   0  },
	{ 0x62,           0xa,           0xa,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,           0xc,           0xc,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,             0,             0,   0,   0  },
	{ 0x72,          0x22,          0x22,   0,   0  },
	{ 0x73,          0x22,          0x22,   0,   0  },
	{ 0x74,             0,             0,   1,   1  },
	{ 0x75,           0xa,           0xa,   0,   0  },
	{ 0x76,           0x1,           0x1,   0,   0  },
	{ 0x77,          0x22,          0x22,   0,   0  },
	{ 0x78,          0x30,          0x30,   0,   0  },
	{ 0x79,             0,             0,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,           0x5,           0x5,   1,   1  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0xFFFF,           0,             0,   0,   0  },
	};


radio_regs_t regs_SYN_2056_rev11[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,           0x1,           0x1,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,          0x60,          0x60,   0,   0  },
	{ 0x23,           0x6,           0x6,   0,   0  },
	{ 0x24,           0xc,           0xc,   0,   0  },
	{ 0x25,             0,             0,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,             0,             0,   0,   0  },
	{ 0x28,           0x1,           0x1,   0,   0  },
	{ 0x29,             0,             0,   0,   0  },
	{ 0x2A,             0,             0,   0,   0  },
	{ 0x2B,             0,             0,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,             0,             0,   0,   0  },
	{ 0x2F,          0x1f,          0x1f,   0,   0  },
	{ 0x30,          0x15,          0x15,   0,   0  },
	{ 0x31,           0xf,           0xf,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,             0,             0,   0,   0  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,             0,             0,   0,   0  },
	{ 0x38,             0,             0,   0,   0  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,             0,             0,   0,   0  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x13,          0x13,   0,   0  },
	{ 0x3D,           0xf,           0xf,   0,   0  },
	{ 0x3E,          0x18,          0x18,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,          0x20,          0x20,   0,   0  },
	{ 0x42,          0x20,          0x20,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x77,          0x77,   0,   0  },
	{ 0x45,           0x7,           0x7,   0,   0  },
	{ 0x46,           0x1,           0x1,   0,   0  },
	{ 0x47,           0x6,           0x6,   1,   1  },
	{ 0x48,           0xf,           0xf,   0,   0  },
	{ 0x49,          0x3f,          0x3f,   1,   1  },
	{ 0x4A,          0x32,          0x32,   0,   0  },
	{ 0x4B,           0x6,           0x6,   1,   1  },
	{ 0x4C,           0x6,           0x6,   1,   1  },
	{ 0x4D,           0x4,           0x4,   0,   0  },
	{ 0x4E,          0x2b,          0x2b,   1,   1  },
	{ 0x4F,           0x1,           0x1,   0,   0  },
	{ 0x50,          0x1c,          0x1c,   0,   0  },
	{ 0x51,           0x2,           0x2,   0,   0  },
	{ 0x52,           0x2,           0x2,   0,   0  },
	{ 0x53,          0xf7,          0xf7,   1,   1  },
	{ 0x54,          0xb4,          0xb4,   0,   0  },
	{ 0x55,          0xd2,          0xd2,   0,   0  },
	{ 0x56,             0,             0,   0,   0  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,           0x4,           0x4,   0,   0  },
	{ 0x59,          0x96,          0x96,   0,   0  },
	{ 0x5A,          0x3e,          0x3e,   0,   0  },
	{ 0x5B,          0x3e,          0x3e,   0,   0  },
	{ 0x5C,          0x13,          0x13,   0,   0  },
	{ 0x5D,           0x2,           0x2,   0,   0  },
	{ 0x5E,             0,             0,   0,   0  },
	{ 0x5F,           0x7,           0x7,   0,   0  },
	{ 0x60,           0x7,           0x7,   1,   1  },
	{ 0x61,           0x8,           0x8,   0,   0  },
	{ 0x62,           0x3,           0x3,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,          0x40,          0x40,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,           0x1,           0x1,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,          0x60,          0x60,   0,   0  },
	{ 0x71,          0x66,          0x66,   0,   0  },
	{ 0x72,           0xc,           0xc,   0,   0  },
	{ 0x73,          0x66,          0x66,   0,   0  },
	{ 0x74,          0x8f,          0x8f,   1,   1  },
	{ 0x75,             0,             0,   0,   0  },
	{ 0x76,          0xcc,          0xcc,   0,   0  },
	{ 0x77,           0x1,           0x1,   0,   0  },
	{ 0x78,          0x66,          0x66,   0,   0  },
	{ 0x79,          0x66,          0x66,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,             0,             0,   0,   0  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,          0xff,          0xff,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0x95,             0,             0,   0,   0  },
	{ 0x96,             0,             0,   0,   0  },
	{ 0x97,             0,             0,   0,   0  },
	{ 0x98,             0,             0,   0,   0  },
	{ 0x99,             0,             0,   0,   0  },
	{ 0x9A,             0,             0,   0,   0  },
	{ 0x9B,             0,             0,   0,   0  },
	{ 0x9C,             0,             0,   0,   0  },
	{ 0x9D,             0,             0,   0,   0  },
	{ 0x9E,             0,             0,   0,   0  },
	{ 0x9F,           0x6,           0x6,   0,   0  },
	{ 0xA0,          0x66,          0x66,   0,   0  },
	{ 0xA1,          0x66,          0x66,   0,   0  },
	{ 0xA2,          0x66,          0x66,   0,   0  },
	{ 0xA3,          0x66,          0x66,   0,   0  },
	{ 0xA4,          0x66,          0x66,   0,   0  },
	{ 0xA5,          0x66,          0x66,   0,   0  },
	{ 0xA6,          0x66,          0x66,   0,   0  },
	{ 0xA7,          0x66,          0x66,   0,   0  },
	{ 0xA8,          0x66,          0x66,   0,   0  },
	{ 0xA9,          0x66,          0x66,   0,   0  },
	{ 0xAA,          0x66,          0x66,   0,   0  },
	{ 0xAB,          0x66,          0x66,   0,   0  },
	{ 0xAC,          0x66,          0x66,   0,   0  },
	{ 0xAD,          0x66,          0x66,   0,   0  },
	{ 0xAE,          0x66,          0x66,   0,   0  },
	{ 0xAF,          0x66,          0x66,   0,   0  },
	{ 0xB0,          0x66,          0x66,   0,   0  },
	{ 0xB1,          0x66,          0x66,   0,   0  },
	{ 0xB2,          0x66,          0x66,   0,   0  },
	{ 0xB3,           0xa,           0xa,   0,   0  },
	{ 0xB4,             0,             0,   0,   0  },
	{ 0xB5,             0,             0,   0,   0  },
	{ 0xB6,             0,             0,   0,   0  },
	{ 0xFFFF,             0,             0,   0,   0  },
	};

radio_regs_t regs_TX_2056_rev11[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,             0,             0,   0,   0  },
	{ 0x21,          0x88,          0x88,   0,   0  },
	{ 0x22,          0x88,          0x88,   0,   0  },
	{ 0x23,          0x88,          0x88,   0,   0  },
	{ 0x24,          0x88,          0x88,   0,   0  },
	{ 0x25,           0xc,           0xc,   0,   0  },
	{ 0x26,             0,             0,   0,   0  },
	{ 0x27,           0x3,           0x3,   0,   0  },
	{ 0x28,             0,             0,   0,   0  },
	{ 0x29,           0x3,           0x3,   0,   0  },
	{ 0x2A,          0x37,          0x37,   0,   0  },
	{ 0x2B,           0x3,           0x3,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,             0,             0,   0,   0  },
	{ 0x2E,           0x1,           0x1,   0,   0  },
	{ 0x2F,           0x1,           0x1,   0,   0  },
	{ 0x30,             0,             0,   0,   0  },
	{ 0x31,             0,             0,   0,   0  },
	{ 0x32,             0,             0,   0,   0  },
	{ 0x33,          0x11,          0x11,   0,   0  },
	{ 0x34,          0xee,          0xee,   1,   1  },
	{ 0x35,             0,             0,   0,   0  },
	{ 0x36,             0,             0,   0,   0  },
	{ 0x37,           0x3,           0x3,   0,   0  },
	{ 0x38,          0x50,          0x50,   1,   1  },
	{ 0x39,             0,             0,   0,   0  },
	{ 0x3A,          0x50,          0x50,   1,   1  },
	{ 0x3B,             0,             0,   0,   0  },
	{ 0x3C,          0x6e,          0x6e,   0,   0  },
	{ 0x3D,          0xf0,          0xf0,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,             0,             0,   0,   0  },
	{ 0x40,             0,             0,   0,   0  },
	{ 0x41,           0x3,           0x3,   0,   0  },
	{ 0x42,           0x3,           0x3,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,          0x1e,          0x1e,   0,   0  },
	{ 0x45,             0,             0,   0,   0  },
	{ 0x46,          0x6e,          0x6e,   0,   0  },
	{ 0x47,          0xf0,          0xf0,   1,   1  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,           0x2,           0x2,   0,   0  },
	{ 0x4A,          0xff,          0xff,   1,   1  },
	{ 0x4B,           0xc,           0xc,   0,   0  },
	{ 0x4C,             0,             0,   0,   0  },
	{ 0x4D,          0x38,          0x38,   0,   0  },
	{ 0x4E,          0x70,          0x70,   1,   1  },
	{ 0x4F,           0x2,           0x2,   0,   0  },
	{ 0x50,          0x88,          0x88,   0,   0  },
	{ 0x51,           0xc,           0xc,   0,   0  },
	{ 0x52,             0,             0,   0,   0  },
	{ 0x53,           0x8,           0x8,   0,   0  },
	{ 0x54,          0x70,          0x70,   1,   1  },
	{ 0x55,           0x2,           0x2,   0,   0  },
	{ 0x56,          0xff,          0xff,   1,   1  },
	{ 0x57,             0,             0,   0,   0  },
	{ 0x58,          0x83,          0x83,   0,   0  },
	{ 0x59,          0x77,          0x77,   1,   1  },
	{ 0x5A,             0,             0,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,          0x88,          0x88,   0,   0  },
	{ 0x5D,             0,             0,   0,   0  },
	{ 0x5E,           0x8,           0x8,   0,   0  },
	{ 0x5F,          0x77,          0x77,   1,   1  },
	{ 0x60,           0x1,           0x1,   0,   0  },
	{ 0x61,             0,             0,   0,   0  },
	{ 0x62,           0x7,           0x7,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,           0x7,           0x7,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   1,   1  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,           0xa,           0xa,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,             0,             0,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,           0x2,           0x2,   0,   0  },
	{ 0x72,             0,             0,   0,   0  },
	{ 0x73,             0,             0,   0,   0  },
	{ 0x74,           0xe,           0xe,   0,   0  },
	{ 0x75,           0xe,           0xe,   0,   0  },
	{ 0x76,           0xe,           0xe,   0,   0  },
	{ 0x77,          0x13,          0x13,   0,   0  },
	{ 0x78,          0x13,          0x13,   0,   0  },
	{ 0x79,          0x1b,          0x1b,   0,   0  },
	{ 0x7A,          0x1b,          0x1b,   0,   0  },
	{ 0x7B,          0x55,          0x55,   0,   0  },
	{ 0x7C,          0x5b,          0x5b,   0,   0  },
	{ 0x7D,          0x30,          0x30,   1,   1  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,          0x70,          0x70,   0,   0  },
	{ 0x94,          0x70,          0x70,   0,   0  },
	{ 0x95,          0x70,          0x70,   0,   0  },
	{ 0x96,          0x70,          0x70,   0,   0  },
	{ 0x97,          0x70,          0x70,   0,   0  },
	{ 0x98,          0x70,          0x70,   0,   0  },
	{ 0x99,          0x70,          0x70,   0,   0  },
	{ 0x9A,          0x70,          0x70,   0,   0  },
	{ 0xFFFF,             0,             0,   0,   0  },
	};

radio_regs_t regs_RX_2056_rev11[] = {
	{ 0x02,             0,             0,   0,   0  },
	{ 0x03,             0,             0,   0,   0  },
	{ 0x04,             0,             0,   0,   0  },
	{ 0x05,             0,             0,   0,   0  },
	{ 0x06,             0,             0,   0,   0  },
	{ 0x07,             0,             0,   0,   0  },
	{ 0x08,             0,             0,   0,   0  },
	{ 0x09,             0,             0,   0,   0  },
	{ 0x0A,             0,             0,   0,   0  },
	{ 0x0B,             0,             0,   0,   0  },
	{ 0x0C,             0,             0,   0,   0  },
	{ 0x0D,             0,             0,   0,   0  },
	{ 0x0E,             0,             0,   0,   0  },
	{ 0x0F,             0,             0,   0,   0  },
	{ 0x10,             0,             0,   0,   0  },
	{ 0x11,             0,             0,   0,   0  },
	{ 0x12,             0,             0,   0,   0  },
	{ 0x13,             0,             0,   0,   0  },
	{ 0x14,             0,             0,   0,   0  },
	{ 0x15,             0,             0,   0,   0  },
	{ 0x16,             0,             0,   0,   0  },
	{ 0x17,             0,             0,   0,   0  },
	{ 0x18,             0,             0,   0,   0  },
	{ 0x19,             0,             0,   0,   0  },
	{ 0x1A,             0,             0,   0,   0  },
	{ 0x1B,             0,             0,   0,   0  },
	{ 0x1C,             0,             0,   0,   0  },
	{ 0x1D,             0,             0,   0,   0  },
	{ 0x1E,             0,             0,   0,   0  },
	{ 0x1F,             0,             0,   0,   0  },
	{ 0x20,           0x3,           0x3,   0,   0  },
	{ 0x21,             0,             0,   0,   0  },
	{ 0x22,             0,             0,   0,   0  },
	{ 0x23,          0x90,          0x90,   0,   0  },
	{ 0x24,          0x55,          0x55,   0,   0  },
	{ 0x25,          0x15,          0x15,   0,   0  },
	{ 0x26,           0x5,           0x5,   0,   0  },
	{ 0x27,          0x15,          0x15,   0,   0  },
	{ 0x28,           0x5,           0x5,   0,   0  },
	{ 0x29,          0x20,          0x20,   0,   0  },
	{ 0x2A,          0x11,          0x11,   0,   0  },
	{ 0x2B,          0x90,          0x90,   0,   0  },
	{ 0x2C,             0,             0,   0,   0  },
	{ 0x2D,          0x88,          0x88,   0,   0  },
	{ 0x2E,          0x32,          0x32,   0,   0  },
	{ 0x2F,          0x77,          0x77,   0,   0  },
	{ 0x30,          0x17,          0x17,   1,   1  },
	{ 0x31,          0xff,          0xff,   1,   1  },
	{ 0x32,          0x20,          0x20,   0,   0  },
	{ 0x33,             0,             0,   0,   0  },
	{ 0x34,          0x88,          0x88,   0,   0  },
	{ 0x35,          0x32,          0x32,   0,   0  },
	{ 0x36,          0x77,          0x77,   0,   0  },
	{ 0x37,          0x17,          0x17,   1,   1  },
	{ 0x38,          0xf0,          0xf0,   1,   1  },
	{ 0x39,          0x20,          0x20,   0,   0  },
	{ 0x3A,           0x8,           0x8,   0,   0  },
	{ 0x3B,          0x55,          0x55,   1,   1  },
	{ 0x3C,             0,             0,   0,   0  },
	{ 0x3D,          0x88,          0x88,   1,   1  },
	{ 0x3E,             0,             0,   0,   0  },
	{ 0x3F,          0x44,          0x44,   0,   0  },
	{ 0x40,           0x7,           0x7,   1,   1  },
	{ 0x41,           0x6,           0x6,   0,   0  },
	{ 0x42,           0x4,           0x4,   0,   0  },
	{ 0x43,             0,             0,   0,   0  },
	{ 0x44,           0x8,           0x8,   0,   0  },
	{ 0x45,          0x55,          0x55,   1,   1  },
	{ 0x46,             0,             0,   0,   0  },
	{ 0x47,          0x11,          0x11,   0,   0  },
	{ 0x48,             0,             0,   0,   0  },
	{ 0x49,          0x44,          0x44,   0,   0  },
	{ 0x4A,           0x7,           0x7,   0,   0  },
	{ 0x4B,           0x6,           0x6,   0,   0  },
	{ 0x4C,           0x4,           0x4,   0,   0  },
	{ 0x4D,             0,             0,   0,   0  },
	{ 0x4E,             0,             0,   0,   0  },
	{ 0x4F,          0x26,          0x26,   1,   1  },
	{ 0x50,          0x26,          0x26,   1,   1  },
	{ 0x51,           0xf,           0xf,   1,   1  },
	{ 0x52,           0xf,           0xf,   1,   1  },
	{ 0x53,          0x44,          0x44,   0,   0  },
	{ 0x54,             0,             0,   0,   0  },
	{ 0x55,             0,             0,   0,   0  },
	{ 0x56,           0x8,           0x8,   0,   0  },
	{ 0x57,           0x8,           0x8,   0,   0  },
	{ 0x58,           0x7,           0x7,   0,   0  },
	{ 0x59,          0x22,          0x22,   0,   0  },
	{ 0x5A,          0x22,          0x22,   0,   0  },
	{ 0x5B,           0x2,           0x2,   0,   0  },
	{ 0x5C,           0x4,           0x4,   1,   1  },
	{ 0x5D,           0x7,           0x7,   0,   0  },
	{ 0x5E,          0x55,          0x55,   0,   0  },
	{ 0x5F,          0x23,          0x23,   0,   0  },
	{ 0x60,          0x41,          0x41,   0,   0  },
	{ 0x61,           0x1,           0x1,   0,   0  },
	{ 0x62,           0xa,           0xa,   0,   0  },
	{ 0x63,             0,             0,   0,   0  },
	{ 0x64,             0,             0,   0,   0  },
	{ 0x65,             0,             0,   0,   0  },
	{ 0x66,             0,             0,   0,   0  },
	{ 0x67,             0,             0,   0,   0  },
	{ 0x68,             0,             0,   0,   0  },
	{ 0x69,             0,             0,   0,   0  },
	{ 0x6A,             0,             0,   0,   0  },
	{ 0x6B,           0xc,           0xc,   0,   0  },
	{ 0x6C,             0,             0,   0,   0  },
	{ 0x6D,             0,             0,   0,   0  },
	{ 0x6E,             0,             0,   0,   0  },
	{ 0x6F,             0,             0,   0,   0  },
	{ 0x70,             0,             0,   0,   0  },
	{ 0x71,             0,             0,   0,   0  },
	{ 0x72,          0x22,          0x22,   0,   0  },
	{ 0x73,          0x22,          0x22,   0,   0  },
	{ 0x74,             0,             0,   1,   1  },
	{ 0x75,           0xa,           0xa,   0,   0  },
	{ 0x76,           0x1,           0x1,   0,   0  },
	{ 0x77,          0x22,          0x22,   0,   0  },
	{ 0x78,          0x30,          0x30,   0,   0  },
	{ 0x79,             0,             0,   0,   0  },
	{ 0x7A,             0,             0,   0,   0  },
	{ 0x7B,             0,             0,   0,   0  },
	{ 0x7C,             0,             0,   0,   0  },
	{ 0x7D,           0x5,           0x5,   1,   1  },
	{ 0x7E,             0,             0,   0,   0  },
	{ 0x7F,             0,             0,   0,   0  },
	{ 0x80,             0,             0,   0,   0  },
	{ 0x81,             0,             0,   0,   0  },
	{ 0x82,             0,             0,   0,   0  },
	{ 0x83,             0,             0,   0,   0  },
	{ 0x84,             0,             0,   0,   0  },
	{ 0x85,             0,             0,   0,   0  },
	{ 0x86,             0,             0,   0,   0  },
	{ 0x87,             0,             0,   0,   0  },
	{ 0x88,             0,             0,   0,   0  },
	{ 0x89,             0,             0,   0,   0  },
	{ 0x8A,             0,             0,   0,   0  },
	{ 0x8B,             0,             0,   0,   0  },
	{ 0x8C,             0,             0,   0,   0  },
	{ 0x8D,             0,             0,   0,   0  },
	{ 0x8E,             0,             0,   0,   0  },
	{ 0x8F,             0,             0,   0,   0  },
	{ 0x90,             0,             0,   0,   0  },
	{ 0x91,             0,             0,   0,   0  },
	{ 0x92,             0,             0,   0,   0  },
	{ 0x93,             0,             0,   0,   0  },
	{ 0x94,             0,             0,   0,   0  },
	{ 0xFFFF,             0,             0,   0,   0  },
	};

/* 2057 rev4 (43226A0) register initialization tables */
radio_20xx_regs_t regs_2057_rev4[] = {
	{ 0x00,          0x84,    0  },
	{ 0x01,             0,    0  },
	{ 0x02,          0x60,    0  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    1  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0x7c,    0  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0xf7,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x4,    0  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,           0xd,    0  },
	{ 0x28,           0xd,    0  },
	{ 0x29,          0x30,    0  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x27,    0  },
	{ 0x31,             0,    1  },
	{ 0x32,             0,    1  },
	{ 0x33,             0,    1  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x26,    1  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3A,          0x66,    0  },
	{ 0x3B,          0x66,    0  },
	{ 0x3C,          0xff,    1  },
	{ 0x3D,          0xff,    1  },
	{ 0x3E,          0xff,    1  },
	{ 0x3F,          0xff,    1  },
	{ 0x40,          0x16,    0  },
	{ 0x41,           0x7,    0  },
	{ 0x42,          0x19,    0  },
	{ 0x43,           0x7,    0  },
	{ 0x44,           0x6,    0  },
	{ 0x45,           0x3,    0  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x48,          0x33,    0  },
	{ 0x49,           0x5,    0  },
	{ 0x4A,          0x77,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x75,    0  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0xa8,    0  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x30,    0  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    1  },
	{ 0x63,          0x19,    0  },
	{ 0x64,          0x62,    0  },
	{ 0x65,             0,    0  },
	{ 0x66,          0x11,    0  },
	{ 0x69,             0,    0  },
	{ 0x6A,          0x7e,    0  },
	{ 0x6B,          0x3f,    0  },
	{ 0x6C,          0x7f,    0  },
	{ 0x6D,          0x78,    0  },
	{ 0x6E,          0xc8,    0  },
	{ 0x6F,          0x88,    0  },
	{ 0x70,           0x8,    0  },
	{ 0x71,           0xf,    0  },
	{ 0x72,          0xbc,    0  },
	{ 0x73,           0x8,    0  },
	{ 0x74,          0x60,    0  },
	{ 0x75,          0x1e,    0  },
	{ 0x76,          0x70,    0  },
	{ 0x77,             0,    0  },
	{ 0x78,             0,    0  },
	{ 0x79,             0,    0  },
	{ 0x7A,          0x33,    0  },
	{ 0x7B,          0x1e,    0  },
	{ 0x7C,          0x62,    0  },
	{ 0x7D,          0x11,    0  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,          0x9c,    0  },
	{ 0x82,           0xa,    0  },
	{ 0x83,          0x9d,    0  },
	{ 0x84,           0xa,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,          0x40,    0  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    1  },
	{ 0x8B,          0x10,    1  },
	{ 0x8C,          0xf0,    1  },
	{ 0x8D,             0,    0  },
	{ 0x8E,             0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    1  },
	{ 0x92,          0x36,    1  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0x9B,             0,    0  },
	{ 0x9C,          0x87,    0  },
	{ 0x9D,          0x11,    0  },
	{ 0x9E,             0,    0  },
	{ 0x9F,          0x33,    0  },
	{ 0xA0,          0x88,    0  },
	{ 0xA1,          0xe1,    0  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    1  },
	{ 0xA5,          0x6d,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    1  },
	{ 0xA9,           0xc,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    1  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    0  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC1,             0,    0  },
	{ 0xC2,             0,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,             0,    0  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,             0,    0  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCC,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x75,    0  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0xa8,    0  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x30,    0  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,          0x19,    0  },
	{ 0xE9,          0x62,    0  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0x11,    0  },
	{ 0xEE,             0,    0  },
	{ 0xEF,          0x7e,    0  },
	{ 0xF0,          0x3f,    0  },
	{ 0xF1,          0x7f,    0  },
	{ 0xF2,          0x78,    0  },
	{ 0xF3,          0xc8,    0  },
	{ 0xF4,          0x88,    0  },
	{ 0xF5,           0x8,    0  },
	{ 0xF6,           0xf,    0  },
	{ 0xF7,          0xbc,    0  },
	{ 0xF8,           0x8,    0  },
	{ 0xF9,          0x60,    0  },
	{ 0xFA,          0x1e,    0  },
	{ 0xFB,          0x70,    0  },
	{ 0xFC,             0,    0  },
	{ 0xFD,             0,    0  },
	{ 0xFE,             0,    0  },
	{ 0xFF,          0x33,    0  },
	{ 0x100,          0x1e,    0  },
	{ 0x101,          0x62,    0  },
	{ 0x102,          0x11,    0  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,          0x9c,    0  },
	{ 0x107,           0xa,    0  },
	{ 0x108,          0x9d,    0  },
	{ 0x109,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0x40,    0  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    1  },
	{ 0x110,          0x10,    1  },
	{ 0x111,          0xf0,    1  },
	{ 0x112,             0,    0  },
	{ 0x113,             0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    1  },
	{ 0x117,          0x36,    1  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x120,             0,    0  },
	{ 0x121,          0x87,    0  },
	{ 0x122,          0x11,    0  },
	{ 0x123,             0,    0  },
	{ 0x124,          0x33,    0  },
	{ 0x125,          0x88,    0  },
	{ 0x126,          0xe1,    0  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    1  },
	{ 0x12A,          0x6d,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    1  },
	{ 0x12E,           0xc,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    1  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x146,             0,    0  },
	{ 0x147,             0,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,             0,    0  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,             0,    0  },
	{ 0x14E,             0,    0  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x151,             0,    0  },
	{ 0x152,             0,    0  },
	{ 0x153,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    1  },
	{ 0x15F,             0,    1  },
	{ 0x160,             0,    1  },
	{ 0x161,             0,    1  },
	{ 0x162,             0,    1  },
	{ 0x163,             0,    1  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,           0x2,    1  },
	{ 0x16A,             0,    1  },
	{ 0x16B,             0,    1  },
	{ 0x16C,             0,    1  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17A,          0x21,    0  },
	{ 0x17B,          0x21,    0  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x17F,          0xaa,    0  },
	{ 0x180,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19A,          0x21,    0  },
	{ 0x19B,          0x21,    0  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x19F,          0xaa,    0  },
	{ 0x1A0,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    1  },
	{ 0x1A5,             0,    1  },
	{ 0x1A6,             0,    1  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    1  },
	{ 0x1AB,             0,    1  },
	{ 0x1AC,             0,    1  },
	{ 0xFFFF,            0,    0  },
	};

/* 2057 rev5 (5357a0) register initialization tables */
radio_20xx_regs_t regs_2057_rev5[] = {
	{ 0x00,             0,    1  },
	{ 0x01,          0x57,    1  },
	{ 0x02,          0x20,    1  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    0  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0x7c,    0  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0x87,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x6,    1  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,           0xd,    0  },
	{ 0x28,           0xd,    0  },
	{ 0x29,          0x30,    0  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x27,    0  },
	{ 0x31,             0,    1  },
	{ 0x32,             0,    1  },
	{ 0x33,             0,    1  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x20,    0  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3C,          0xff,    0  },
	{ 0x3D,          0xff,    0  },
	{ 0x40,          0x16,    0  },
	{ 0x41,           0x7,    0  },
	{ 0x45,           0x3,    0  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x70,    1  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0x88,    1  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x20,    1  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    1  },
	{ 0x63,           0xf,    1  },
	{ 0x64,           0xf,    1  },
	{ 0x65,             0,    0  },
	{ 0x66,          0x11,    0  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,           0x1,    1  },
	{ 0x82,           0xa,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,          0x40,    0  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    0  },
	{ 0x8B,          0x10,    0  },
	{ 0x8C,          0xf0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    1  },
	{ 0x92,          0x36,    1  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0xA1,          0x20,    1  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    0  },
	{ 0xA5,          0x6c,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    0  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    0  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,             0,    0  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,             0,    0  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x70,    1  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0x88,    1  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x20,    1  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,           0xf,    1  },
	{ 0xE9,           0xf,    1  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0x11,    0  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,           0x1,    1  },
	{ 0x107,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0x40,    0  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    0  },
	{ 0x110,          0x10,    0  },
	{ 0x111,          0xf0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    1  },
	{ 0x117,          0x36,    1  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x126,          0x20,    1  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    0  },
	{ 0x12A,          0x6c,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,             0,    0  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,             0,    0  },
	{ 0x14E,             0,    0  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    1  },
	{ 0x15F,             0,    1  },
	{ 0x160,             0,    1  },
	{ 0x161,             0,    1  },
	{ 0x162,             0,    1  },
	{ 0x163,             0,    1  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    1  },
	{ 0x16B,             0,    1  },
	{ 0x16C,             0,    1  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17B,          0x21,    0  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19B,          0x21,    0  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    1  },
	{ 0x1A5,             0,    1  },
	{ 0x1A6,             0,    1  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    1  },
	{ 0x1AB,             0,    1  },
	{ 0x1AC,             0,    1  },
	{ 0x1AD,          0x84,    0  },
	{ 0x1AE,          0x60,    0  },
	{ 0x1AF,          0x47,    0  },
	{ 0x1B0,          0x47,    0  },
	{ 0x1B1,             0,    0  },
	{ 0x1B2,             0,    0  },
	{ 0x1B3,             0,    0  },
	{ 0x1B4,             0,    0  },
	{ 0x1B5,             0,    0  },
	{ 0x1B6,             0,    0  },
	{ 0x1B7,           0xc,    1  },
	{ 0x1B8,             0,    0  },
	{ 0x1B9,             0,    0  },
	{ 0x1BA,             0,    0  },
	{ 0x1BB,             0,    0  },
	{ 0x1BC,             0,    0  },
	{ 0x1BD,             0,    0  },
	{ 0x1BE,             0,    0  },
	{ 0x1BF,             0,    0  },
	{ 0x1C0,             0,    0  },
	{ 0x1C1,           0x1,    1  },
	{ 0x1C2,          0x80,    1  },
	{ 0x1C3,             0,    0  },
	{ 0x1C4,             0,    0  },
	{ 0x1C5,             0,    0  },
	{ 0x1C6,             0,    0  },
	{ 0x1C7,             0,    0  },
	{ 0x1C8,             0,    0  },
	{ 0x1C9,             0,    0  },
	{ 0x1CA,             0,    0  },
	{ 0xFFFF,             0,    0  }
};

/* 2057 rev5v1 (5357b0) register initialization tables */
radio_20xx_regs_t regs_2057_rev5v1[] = {
	{ 0x00,          0x15,    0  },
	{ 0x01,          0x57,    0  },
	{ 0x02,          0x20,    0  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    0  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0x7c,    0  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0x87,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x3,    1  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,           0xd,    0  },
	{ 0x28,           0xd,    0  },
	{ 0x29,          0x30,    0  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x27,    0  },
	{ 0x31,             0,    0  },
	{ 0x32,             0,    0  },
	{ 0x33,             0,    0  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x20,    0  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3C,          0xff,    0  },
	{ 0x3D,          0xff,    0  },
	{ 0x40,          0x16,    0  },
	{ 0x41,           0x7,    0  },
	{ 0x45,           0x3,    0  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x70,    1  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0x88,    0  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x20,    0  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    0  },
	{ 0x63,           0xf,    0  },
	{ 0x64,           0xf,    0  },
	{ 0x65,             0,    0  },
	{ 0x66,          0x11,    0  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,           0x1,    0  },
	{ 0x82,           0xa,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,          0x40,    0  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    0  },
	{ 0x8B,          0x10,    0  },
	{ 0x8C,          0xf0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    0  },
	{ 0x92,          0x36,    0  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0xA1,          0x20,    1  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    0  },
	{ 0xA5,          0x6c,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    0  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    0  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,          0x10,    1  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,           0x1,    0  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x70,    1  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0x88,    0  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x20,    0  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,           0xf,    0  },
	{ 0xE9,           0xf,    0  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0x11,    0  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,           0x1,    0  },
	{ 0x107,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0x40,    0  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    0  },
	{ 0x110,          0x10,    0  },
	{ 0x111,          0xf0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    0  },
	{ 0x117,          0x36,    0  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x126,          0x20,    1  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    0  },
	{ 0x12A,          0x6c,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,          0x10,    1  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,             0,    0  },
	{ 0x14E,           0x1,    0  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    0  },
	{ 0x15F,             0,    0  },
	{ 0x160,             0,    0  },
	{ 0x161,             0,    0  },
	{ 0x162,             0,    0  },
	{ 0x163,             0,    0  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    0  },
	{ 0x16B,             0,    0  },
	{ 0x16C,             0,    0  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17B,           0x1,    1  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19B,           0x1,    1  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    0  },
	{ 0x1A5,             0,    0  },
	{ 0x1A6,             0,    0  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    0  },
	{ 0x1AB,             0,    0  },
	{ 0x1AC,             0,    0  },
	{ 0x1AD,          0x84,    0  },
	{ 0x1AE,          0x60,    0  },
	{ 0x1AF,          0x47,    0  },
	{ 0x1B0,          0x47,    0  },
	{ 0x1B1,             0,    0  },
	{ 0x1B2,             0,    0  },
	{ 0x1B3,             0,    0  },
	{ 0x1B4,             0,    0  },
	{ 0x1B5,             0,    0  },
	{ 0x1B6,             0,    0  },
	{ 0x1B7,           0xc,    1  },
	{ 0x1B8,             0,    0  },
	{ 0x1B9,             0,    0  },
	{ 0x1BA,             0,    0  },
	{ 0x1BB,             0,    0  },
	{ 0x1BC,             0,    0  },
	{ 0x1BD,             0,    0  },
	{ 0x1BE,             0,    0  },
	{ 0x1BF,             0,    0  },
	{ 0x1C0,             0,    0  },
	{ 0x1C1,           0x1,    1  },
	{ 0x1C2,          0x80,    1  },
	{ 0x1C3,             0,    0  },
	{ 0x1C4,             0,    0  },
	{ 0x1C5,             0,    0  },
	{ 0x1C6,             0,    0  },
	{ 0x1C7,             0,    0  },
	{ 0x1C8,             0,    0  },
	{ 0x1C9,             0,    0  },
	{ 0x1CA,             0,    0  },
	{ 0xFFFF,            0,    0  }
};

/* 2057 rev7 (43236a0) register initialization tables */
radio_20xx_regs_t regs_2057_rev7[] = {
	{ 0x00,             0,    1  },
	{ 0x01,          0x57,    1  },
	{ 0x02,          0x20,    1  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    0  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0x7c,    0  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0x87,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x6,    0  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,           0xd,    0  },
	{ 0x28,           0xd,    0  },
	{ 0x29,          0x30,    0  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x27,    0  },
	{ 0x31,             0,    1  },
	{ 0x32,             0,    1  },
	{ 0x33,             0,    1  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x20,    0  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3A,          0x66,    0  },
	{ 0x3B,          0x66,    0  },
	{ 0x3C,          0xff,    0  },
	{ 0x3D,          0xff,    0  },
	{ 0x3E,          0xff,    0  },
	{ 0x3F,          0xff,    0  },
	{ 0x40,          0x16,    0  },
	{ 0x41,           0x7,    0  },
	{ 0x42,          0x29,    0  },
	{ 0x43,           0x7,    0  },
	{ 0x44,           0x6,    0  },
	{ 0x45,           0x3,    0  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x48,          0x88,    0  },
	{ 0x49,           0x5,    0  },
	{ 0x4A,          0x77,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x70,    1  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0x88,    1  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x20,    1  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    1  },
	{ 0x63,           0xf,    1  },
	{ 0x64,          0x13,    1  },
	{ 0x65,             0,    0  },
	{ 0x66,          0xee,    1  },
	{ 0x69,             0,    0  },
	{ 0x6A,          0x7e,    0  },
	{ 0x6B,          0x3f,    0  },
	{ 0x6C,          0x7f,    0  },
	{ 0x6D,          0x78,    0  },
	{ 0x6E,          0x58,    1  },
	{ 0x6F,          0x88,    0  },
	{ 0x70,           0x8,    0  },
	{ 0x71,           0xf,    0  },
	{ 0x72,          0xbc,    0  },
	{ 0x73,           0x8,    0  },
	{ 0x74,          0x60,    0  },
	{ 0x75,          0x13,    1  },
	{ 0x76,          0x70,    0  },
	{ 0x77,             0,    0  },
	{ 0x78,             0,    0  },
	{ 0x79,             0,    0  },
	{ 0x7A,          0x33,    0  },
	{ 0x7B,          0x13,    1  },
	{ 0x7C,          0x14,    1  },
	{ 0x7D,          0xee,    1  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,           0x1,    1  },
	{ 0x82,           0xa,    0  },
	{ 0x83,          0x9d,    0  },
	{ 0x84,           0xa,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,          0x40,    0  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    0  },
	{ 0x8B,          0x10,    0  },
	{ 0x8C,          0xf0,    0  },
	{ 0x8D,             0,    0  },
	{ 0x8E,             0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    1  },
	{ 0x92,          0x36,    1  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0x9B,             0,    0  },
	{ 0x9C,          0x87,    0  },
	{ 0x9D,          0x11,    0  },
	{ 0x9E,             0,    0  },
	{ 0x9F,          0x33,    0  },
	{ 0xA0,          0x88,    0  },
	{ 0xA1,          0x20,    1  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    0  },
	{ 0xA5,          0x6c,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    0  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    0  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC1,             0,    0  },
	{ 0xC2,             0,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,             0,    0  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,             0,    0  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCC,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x70,    1  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0x88,    1  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x20,    1  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,           0xf,    1  },
	{ 0xE9,          0x13,    1  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0xee,    1  },
	{ 0xEE,             0,    0  },
	{ 0xEF,          0x7e,    0  },
	{ 0xF0,          0x3f,    0  },
	{ 0xF1,          0x7f,    0  },
	{ 0xF2,          0x78,    0  },
	{ 0xF3,          0x58,    1  },
	{ 0xF4,          0x88,    0  },
	{ 0xF5,           0x8,    0  },
	{ 0xF6,           0xf,    0  },
	{ 0xF7,          0xbc,    0  },
	{ 0xF8,           0x8,    0  },
	{ 0xF9,          0x60,    0  },
	{ 0xFA,          0x13,    1  },
	{ 0xFB,          0x70,    0  },
	{ 0xFC,             0,    0  },
	{ 0xFD,             0,    0  },
	{ 0xFE,             0,    0  },
	{ 0xFF,          0x33,    0  },
	{ 0x100,          0x13,    1  },
	{ 0x101,          0x14,    1  },
	{ 0x102,          0xee,    1  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,           0x1,    1  },
	{ 0x107,           0xa,    0  },
	{ 0x108,          0x9d,    0  },
	{ 0x109,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0x40,    0  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    0  },
	{ 0x110,          0x10,    0  },
	{ 0x111,          0xf0,    0  },
	{ 0x112,             0,    0  },
	{ 0x113,             0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    1  },
	{ 0x117,          0x36,    1  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x120,             0,    0  },
	{ 0x121,          0x87,    0  },
	{ 0x122,          0x11,    0  },
	{ 0x123,             0,    0  },
	{ 0x124,          0x33,    0  },
	{ 0x125,          0x88,    0  },
	{ 0x126,          0x20,    1  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    0  },
	{ 0x12A,          0x6c,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x146,             0,    0  },
	{ 0x147,             0,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,             0,    0  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,             0,    0  },
	{ 0x14E,             0,    0  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x151,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    1  },
	{ 0x15F,             0,    1  },
	{ 0x160,             0,    1  },
	{ 0x161,             0,    1  },
	{ 0x162,             0,    1  },
	{ 0x163,             0,    1  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    1  },
	{ 0x16B,             0,    1  },
	{ 0x16C,             0,    1  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17A,          0x21,    0  },
	{ 0x17B,           0x1,    1  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x17F,          0xaa,    0  },
	{ 0x180,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19A,          0x21,    0  },
	{ 0x19B,           0x1,    1  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x19F,          0xaa,    0  },
	{ 0x1A0,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    1  },
	{ 0x1A5,             0,    1  },
	{ 0x1A6,             0,    1  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    1  },
	{ 0x1AB,             0,    1  },
	{ 0x1AC,             0,    1  },
	{ 0x1AD,          0x84,    0  },
	{ 0x1AE,          0x60,    0  },
	{ 0x1AF,          0x47,    0  },
	{ 0x1B0,          0x47,    0  },
	{ 0x1B1,             0,    0  },
	{ 0x1B2,             0,    0  },
	{ 0x1B3,             0,    0  },
	{ 0x1B4,             0,    0  },
	{ 0x1B5,             0,    0  },
	{ 0x1B6,             0,    0  },
	{ 0x1B7,           0x5,    1  },
	{ 0x1B8,             0,    0  },
	{ 0x1B9,             0,    0  },
	{ 0x1BA,             0,    0  },
	{ 0x1BB,             0,    0  },
	{ 0x1BC,             0,    0  },
	{ 0x1BD,             0,    0  },
	{ 0x1BE,             0,    0  },
	{ 0x1BF,             0,    0  },
	{ 0x1C0,             0,    0  },
	{ 0x1C1,             0,    0  },
	{ 0x1C2,          0xa0,    1  },
	{ 0x1C3,             0,    0  },
	{ 0x1C4,             0,    0  },
	{ 0x1C5,             0,    0  },
	{ 0x1C6,             0,    0  },
	{ 0x1C7,             0,    0  },
	{ 0x1C8,             0,    0  },
	{ 0x1C9,             0,    0  },
	{ 0x1CA,             0,    0  },
	{ 0xFFFF,            0,    0  }
};

/* 2057 rev7v1 (43236b0) register initialization tables */
radio_20xx_regs_t regs_2057_rev7v1[] = {
	{ 0x00,          0x17,    1  },
	{ 0x01,          0x57,    1  },
	{ 0x02,          0x20,    1  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    0  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0x7c,    0  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0x87,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x6,    0  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,           0xd,    0  },
	{ 0x28,           0xd,    0  },
	{ 0x29,          0x30,    0  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x27,    0  },
	{ 0x31,             0,    1  },
	{ 0x32,             0,    1  },
	{ 0x33,             0,    1  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x20,    0  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3A,          0x66,    0  },
	{ 0x3B,          0x66,    0  },
	{ 0x3C,          0xff,    0  },
	{ 0x3D,          0xff,    0  },
	{ 0x3E,          0xff,    0  },
	{ 0x3F,          0xff,    0  },
	{ 0x40,          0x16,    0  },
	{ 0x41,           0x7,    0  },
	{ 0x42,          0x19,    0  },
	{ 0x43,           0x7,    0  },
	{ 0x44,           0x6,    0  },
	{ 0x45,           0x1,    1  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x48,          0x33,    0  },
	{ 0x49,           0x5,    0  },
	{ 0x4A,          0x77,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x70,    1  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0x88,    1  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x20,    1  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    1  },
	{ 0x63,           0xf,    1  },
	{ 0x64,          0x13,    1  },
	{ 0x65,             0,    0  },
	{ 0x66,          0xee,    1  },
	{ 0x69,             0,    0  },
	{ 0x6A,          0x7e,    0  },
	{ 0x6B,          0x3f,    0  },
	{ 0x6C,          0x7f,    0  },
	{ 0x6D,          0x78,    0  },
	{ 0x6E,          0x58,    1  },
	{ 0x6F,          0x88,    0  },
	{ 0x70,           0x8,    0  },
	{ 0x71,           0xf,    0  },
	{ 0x72,          0xbc,    0  },
	{ 0x73,           0x8,    0  },
	{ 0x74,          0x60,    0  },
	{ 0x75,          0x13,    1  },
	{ 0x76,          0x70,    0  },
	{ 0x77,             0,    0  },
	{ 0x78,             0,    0  },
	{ 0x79,             0,    0  },
	{ 0x7A,          0x33,    0  },
	{ 0x7B,          0x13,    1  },
	{ 0x7C,          0x14,    1  },
	{ 0x7D,          0xee,    1  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,           0x1,    1  },
	{ 0x82,           0xa,    0  },
	{ 0x83,          0x9d,    0  },
	{ 0x84,           0xa,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,          0x40,    0  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    0  },
	{ 0x8B,          0x10,    0  },
	{ 0x8C,          0xf0,    0  },
	{ 0x8D,             0,    0  },
	{ 0x8E,             0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    1  },
	{ 0x92,          0x36,    1  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0x9B,             0,    0  },
	{ 0x9C,          0x87,    0  },
	{ 0x9D,          0x11,    0  },
	{ 0x9E,             0,    0  },
	{ 0x9F,          0x33,    0  },
	{ 0xA0,          0x88,    0  },
	{ 0xA1,          0x20,    1  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    0  },
	{ 0xA5,          0x6c,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    0  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    0  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC1,             0,    0  },
	{ 0xC2,             0,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,          0x10,    1  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,           0x1,    1  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCC,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x70,    1  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0x88,    1  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x20,    1  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,           0xf,    1  },
	{ 0xE9,          0x13,    1  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0xee,    1  },
	{ 0xEE,             0,    0  },
	{ 0xEF,          0x7e,    0  },
	{ 0xF0,          0x3f,    0  },
	{ 0xF1,          0x7f,    0  },
	{ 0xF2,          0x78,    0  },
	{ 0xF3,          0x58,    1  },
	{ 0xF4,          0x88,    0  },
	{ 0xF5,           0x8,    0  },
	{ 0xF6,           0xf,    0  },
	{ 0xF7,          0xbc,    0  },
	{ 0xF8,           0x8,    0  },
	{ 0xF9,          0x60,    0  },
	{ 0xFA,          0x13,    1  },
	{ 0xFB,          0x70,    0  },
	{ 0xFC,             0,    0  },
	{ 0xFD,             0,    0  },
	{ 0xFE,             0,    0  },
	{ 0xFF,          0x33,    0  },
	{ 0x100,          0x13,    1  },
	{ 0x101,          0x14,    1  },
	{ 0x102,          0xee,    1  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,           0x1,    1  },
	{ 0x107,           0xa,    0  },
	{ 0x108,          0x9d,    0  },
	{ 0x109,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0x40,    0  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    0  },
	{ 0x110,          0x10,    0  },
	{ 0x111,          0xf0,    0  },
	{ 0x112,             0,    0  },
	{ 0x113,             0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    1  },
	{ 0x117,          0x36,    1  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x120,             0,    0  },
	{ 0x121,          0x87,    0  },
	{ 0x122,          0x11,    0  },
	{ 0x123,             0,    0  },
	{ 0x124,          0x33,    0  },
	{ 0x125,          0x88,    0  },
	{ 0x126,          0x20,    1  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    0  },
	{ 0x12A,          0x6c,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x146,             0,    0  },
	{ 0x147,             0,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,          0x10,    1  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,             0,    0  },
	{ 0x14E,           0x1,    1  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x151,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    1  },
	{ 0x15F,             0,    1  },
	{ 0x160,             0,    1  },
	{ 0x161,             0,    1  },
	{ 0x162,             0,    1  },
	{ 0x163,             0,    1  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    1  },
	{ 0x16B,             0,    1  },
	{ 0x16C,             0,    1  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17A,          0x21,    0  },
	{ 0x17B,           0x1,    1  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x17F,          0xaa,    0  },
	{ 0x180,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19A,          0x21,    0  },
	{ 0x19B,           0x1,    1  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x19F,          0xaa,    0  },
	{ 0x1A0,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    1  },
	{ 0x1A5,             0,    1  },
	{ 0x1A6,             0,    1  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    1  },
	{ 0x1AB,             0,    1  },
	{ 0x1AC,             0,    1  },
	{ 0x1AD,          0x84,    0  },
	{ 0x1AE,          0x60,    0  },
	{ 0x1AF,          0x47,    0  },
	{ 0x1B0,          0x47,    0  },
	{ 0x1B1,             0,    0  },
	{ 0x1B2,             0,    0  },
	{ 0x1B3,             0,    0  },
	{ 0x1B4,             0,    0  },
	{ 0x1B5,             0,    0  },
	{ 0x1B6,             0,    0  },
	{ 0x1B7,           0x5,    1  },
	{ 0x1B8,             0,    0  },
	{ 0x1B9,             0,    0  },
	{ 0x1BA,             0,    0  },
	{ 0x1BB,             0,    0  },
	{ 0x1BC,             0,    0  },
	{ 0x1BD,             0,    0  },
	{ 0x1BE,             0,    0  },
	{ 0x1BF,             0,    0  },
	{ 0x1C0,             0,    0  },
	{ 0x1C1,             0,    0  },
	{ 0x1C2,          0xa0,    1  },
	{ 0x1C3,             0,    0  },
	{ 0x1C4,             0,    0  },
	{ 0x1C5,             0,    0  },
	{ 0x1C6,             0,    0  },
	{ 0x1C7,             0,    0  },
	{ 0x1C8,             0,    0  },
	{ 0x1C9,             0,    0  },
	{ 0x1CA,             0,    0  },
	{ 0xFFFF,            0,    0  },
	};

/* 2057 rev7v2 (43236b1) register initialization tables */

radio_20xx_regs_t regs_2057_rev7v2[] = {
	{ 0x45,           0x1,    1  },
	{ 0x51,          0x70,    1  },
	{ 0x59,          0x88,    1  },
	{ 0x5C,          0x20,    1  },
	{ 0x62,          0x33,    1  },
	{ 0x63,          0x12,    1  },
	{ 0x64,          0x12,    1  },
	{ 0x66,          0xff,    1  },
	{ 0x6E,          0x58,    1  },
	{ 0x75,          0x13,    1  },
	{ 0x7B,          0x13,    1  },
	{ 0x7C,          0x14,    1  },
	{ 0x7D,          0xee,    1  },
	{ 0x81,           0x1,    1  },
	{ 0x91,          0x3f,    1  },
	{ 0x92,          0x36,    1  },
	{ 0xA1,          0x20,    1  },
	{ 0xC4,          0x10,    1  },
	{ 0xC9,           0x1,    1  },
	{ 0xD6,          0x70,    1  },
	{ 0xDE,          0x88,    1  },
	{ 0xE1,          0x20,    1  },
	{ 0xE8,          0x12,    1  },
	{ 0xE9,          0x12,    1  },
	{ 0xEB,          0xff,    1  },
	{ 0xF3,          0x58,    1  },
	{ 0xFA,          0x13,    1  },
	{ 0x100,          0x13,    1  },
	{ 0x101,          0x14,    1  },
	{ 0x102,          0xee,    1  },
	{ 0x106,           0x1,    1  },
	{ 0x116,          0x3f,    1  },
	{ 0x117,          0x36,    1  },
	{ 0x126,          0x20,    1  },
	{ 0x149,          0x10,    1  },
	{ 0x14E,           0x1,    1  },
	{ 0x17B,           0x2,    1  },
	{ 0x19B,           0x2,    1  },
	{ 0x1B7,           0x5,    1  },
	{ 0x1C2,          0xa0,    1  },
	{ 0xFFFF,            0,    0  }
};

/* 2057 rev8 (6362b0) register initialization tables */
radio_20xx_regs_t regs_2057_rev8[] = {
	{ 0x00,           0x8,    0  },
	{ 0x01,          0x57,    0  },
	{ 0x02,          0x20,    0  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    0  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0x7c,    0  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0x87,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x6,    0  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,           0xd,    0  },
	{ 0x28,           0xd,    0  },
	{ 0x29,          0x30,    0  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x27,    0  },
	{ 0x31,             0,    0  },
	{ 0x32,             0,    0  },
	{ 0x33,             0,    0  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x20,    0  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3A,          0x66,    0  },
	{ 0x3B,          0x66,    0  },
	{ 0x3C,          0xff,    0  },
	{ 0x3D,          0xff,    0  },
	{ 0x3E,          0xff,    0  },
	{ 0x3F,          0xff,    0  },
	{ 0x40,          0x16,    0  },
	{ 0x41,           0x7,    0  },
	{ 0x42,          0x19,    0  },
	{ 0x43,           0x7,    0  },
	{ 0x44,           0x6,    0  },
	{ 0x45,           0x3,    0  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x48,          0x33,    0  },
	{ 0x49,           0x5,    0  },
	{ 0x4A,          0x77,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x70,    1  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0x88,    1  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x20,    1  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    1  },
	{ 0x63,           0xf,    1  },
	{ 0x64,          0x13,    1  },
	{ 0x65,             0,    0  },
	{ 0x66,          0xee,    1  },
	{ 0x69,             0,    0  },
	{ 0x6A,          0x7e,    0  },
	{ 0x6B,          0x3f,    0  },
	{ 0x6C,          0x7f,    0  },
	{ 0x6D,          0x78,    0  },
	{ 0x6E,          0x58,    1  },
	{ 0x6F,          0x88,    0  },
	{ 0x70,           0x8,    0  },
	{ 0x71,           0xf,    0  },
	{ 0x72,          0xbc,    0  },
	{ 0x73,           0x8,    0  },
	{ 0x74,          0x60,    0  },
	{ 0x75,          0x1a,    1  },
	{ 0x76,          0x70,    0  },
	{ 0x77,             0,    0  },
	{ 0x78,             0,    0  },
	{ 0x79,             0,    0  },
	{ 0x7A,          0x33,    0  },
	{ 0x7B,          0x1a,    1  },
	{ 0x7C,          0x14,    1  },
	{ 0x7D,          0xee,    1  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,           0x1,    1  },
	{ 0x82,           0xa,    0  },
	{ 0x83,          0x9d,    0  },
	{ 0x84,           0xa,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,          0x40,    0  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    0  },
	{ 0x8B,          0x10,    0  },
	{ 0x8C,          0xf0,    0  },
	{ 0x8D,             0,    0  },
	{ 0x8E,             0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    1  },
	{ 0x92,          0x36,    1  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0x9B,             0,    0  },
	{ 0x9C,          0x87,    0  },
	{ 0x9D,          0x11,    0  },
	{ 0x9E,             0,    0  },
	{ 0x9F,          0x33,    0  },
	{ 0xA0,          0x88,    0  },
	{ 0xA1,          0x20,    1  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    0  },
	{ 0xA5,          0x6c,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    0  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    0  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC1,             0,    0  },
	{ 0xC2,             0,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,             0,    0  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,           0x1,    1  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCC,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x70,    1  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0x88,    1  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x20,    1  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,           0xf,    1  },
	{ 0xE9,          0x13,    1  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0xee,    1  },
	{ 0xEE,             0,    0  },
	{ 0xEF,          0x7e,    0  },
	{ 0xF0,          0x3f,    0  },
	{ 0xF1,          0x7f,    0  },
	{ 0xF2,          0x78,    0  },
	{ 0xF3,          0x58,    1  },
	{ 0xF4,          0x88,    0  },
	{ 0xF5,           0x8,    0  },
	{ 0xF6,           0xf,    0  },
	{ 0xF7,          0xbc,    0  },
	{ 0xF8,           0x8,    0  },
	{ 0xF9,          0x60,    0  },
	{ 0xFA,          0x1a,    1  },
	{ 0xFB,          0x70,    0  },
	{ 0xFC,             0,    0  },
	{ 0xFD,             0,    0  },
	{ 0xFE,             0,    0  },
	{ 0xFF,          0x33,    0  },
	{ 0x100,          0x1a,    1  },
	{ 0x101,          0x14,    1  },
	{ 0x102,          0xee,    1  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,           0x1,    1  },
	{ 0x107,           0xa,    0  },
	{ 0x108,          0x9d,    0  },
	{ 0x109,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0x40,    0  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    0  },
	{ 0x110,          0x10,    0  },
	{ 0x111,          0xf0,    0  },
	{ 0x112,             0,    0  },
	{ 0x113,             0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    1  },
	{ 0x117,          0x36,    1  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x120,             0,    0  },
	{ 0x121,          0x87,    0  },
	{ 0x122,          0x11,    0  },
	{ 0x123,             0,    0  },
	{ 0x124,          0x33,    0  },
	{ 0x125,          0x88,    0  },
	{ 0x126,          0x20,    1  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    0  },
	{ 0x12A,          0x6c,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x146,             0,    0  },
	{ 0x147,             0,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,             0,    0  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,             0,    0  },
	{ 0x14E,           0x1,    1  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x151,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    0  },
	{ 0x15F,             0,    0  },
	{ 0x160,             0,    0  },
	{ 0x161,             0,    0  },
	{ 0x162,             0,    0  },
	{ 0x163,             0,    0  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    0  },
	{ 0x16B,             0,    0  },
	{ 0x16C,             0,    0  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17A,          0x21,    0  },
	{ 0x17B,           0x2,    1  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x17F,          0xaa,    0  },
	{ 0x180,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19A,          0x21,    0  },
	{ 0x19B,           0x2,    1  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x19F,          0xaa,    0  },
	{ 0x1A0,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    0  },
	{ 0x1A5,             0,    0  },
	{ 0x1A6,             0,    0  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    0  },
	{ 0x1AB,             0,    0  },
	{ 0x1AC,             0,    0  },
	{ 0x1AD,          0x84,    0  },
	{ 0x1AE,          0x60,    0  },
	{ 0x1AF,          0x47,    0  },
	{ 0x1B0,          0x47,    0  },
	{ 0x1B1,             0,    0  },
	{ 0x1B2,             0,    0  },
	{ 0x1B3,             0,    0  },
	{ 0x1B4,             0,    0  },
	{ 0x1B5,             0,    0  },
	{ 0x1B6,             0,    0  },
	{ 0x1B7,           0x5,    1  },
	{ 0x1B8,             0,    0  },
	{ 0x1B9,             0,    0  },
	{ 0x1BA,             0,    0  },
	{ 0x1BB,             0,    0  },
	{ 0x1BC,             0,    0  },
	{ 0x1BD,             0,    0  },
	{ 0x1BE,             0,    0  },
	{ 0x1BF,             0,    0  },
	{ 0x1C0,             0,    0  },
	{ 0x1C1,             0,    0  },
	{ 0x1C2,          0xa0,    1  },
	{ 0x1C3,             0,    0  },
	{ 0x1C4,             0,    0  },
	{ 0x1C5,             0,    0  },
	{ 0x1C6,             0,    0  },
	{ 0x1C7,             0,    0  },
	{ 0x1C8,             0,    0  },
	{ 0x1C9,             0,    0  },
	{ 0x1CA,             0,    0  },
	{ 0xFFFF,            0,    0  }
};

/* LCNXN: 2057 rev9 (43228a0) register initialization tables */
radio_20xx_regs_t regs_2057_rev9[] = {
	{ 0x00,           0x9,    0  },
	{ 0x01,          0x57,    0  },
	{ 0x02,          0x20,    0  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    0  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0x7c,    0  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0x87,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x6,    0  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,          0x1f,    1  },
	{ 0x28,           0xa,    1  },
	{ 0x29,          0x2f,    1  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x27,    0  },
	{ 0x31,             0,    0  },
	{ 0x32,             0,    0  },
	{ 0x33,             0,    0  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x20,    0  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3A,          0x66,    0  },
	{ 0x3B,          0x66,    0  },
	{ 0x3C,          0xff,    0  },
	{ 0x3D,          0xff,    0  },
	{ 0x3E,          0xff,    0  },
	{ 0x3F,          0xff,    0  },
	{ 0x40,          0x16,    0  },
	{ 0x41,           0x7,    0  },
	{ 0x42,          0x1f,    1  },
	{ 0x43,           0x7,    0  },
	{ 0x44,           0x6,    0  },
	{ 0x45,           0x3,    0  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x48,          0x3f,    1  },
	{ 0x49,           0x5,    0  },
	{ 0x4A,          0x77,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x70,    0  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0x88,    0  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x41,    1  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    0  },
	{ 0x63,          0x14,    1  },
	{ 0x64,          0x12,    1  },
	{ 0x65,             0,    0  },
	{ 0x66,          0xff,    1  },
	{ 0x69,             0,    0  },
	{ 0x6A,          0x7e,    0  },
	{ 0x6B,          0x3f,    0  },
	{ 0x6C,          0x7f,    0  },
	{ 0x6D,          0x78,    0  },
	{ 0x6E,          0x58,    0  },
	{ 0x6F,          0x88,    0  },
	{ 0x70,           0x8,    0  },
	{ 0x71,           0xf,    0  },
	{ 0x72,          0xbc,    0  },
	{ 0x73,           0x8,    0  },
	{ 0x74,          0xa3,    1  },
	{ 0x75,          0x13,    0  },
	{ 0x76,          0x70,    0  },
	{ 0x77,             0,    0  },
	{ 0x78,             0,    0  },
	{ 0x79,             0,    0  },
	{ 0x7A,          0x33,    0  },
	{ 0x7B,          0x14,    1  },
	{ 0x7C,          0x14,    1  },
	{ 0x7D,          0xee,    1  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,           0x1,    0  },
	{ 0x82,           0xa,    0  },
	{ 0x83,          0x9d,    0  },
	{ 0x84,           0xa,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,          0xc0,    1  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    0  },
	{ 0x8B,          0x10,    0  },
	{ 0x8C,          0xf0,    0  },
	{ 0x8D,             0,    0  },
	{ 0x8E,             0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    0  },
	{ 0x92,          0x36,    0  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0x9B,             0,    0  },
	{ 0x9C,          0x87,    0  },
	{ 0x9D,          0x11,    0  },
	{ 0x9E,             0,    0  },
	{ 0x9F,          0x33,    0  },
	{ 0xA0,          0x88,    0  },
	{ 0xA1,          0x20,    0  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    0  },
	{ 0xA5,          0x6c,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    0  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    0  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC1,             0,    0  },
	{ 0xC2,             0,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,          0x10,    1  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,           0x1,    1  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCC,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x70,    0  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0x88,    0  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x41,    1  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,          0x14,    1  },
	{ 0xE9,          0x12,    1  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0xff,    1  },
	{ 0xEE,             0,    0  },
	{ 0xEF,          0x7e,    0  },
	{ 0xF0,          0x3f,    0  },
	{ 0xF1,          0x7f,    0  },
	{ 0xF2,          0x78,    0  },
	{ 0xF3,          0x58,    0  },
	{ 0xF4,          0x88,    0  },
	{ 0xF5,           0xa,    1  },
	{ 0xF6,           0xf,    0  },
	{ 0xF7,          0xbc,    0  },
	{ 0xF8,           0x9,    1  },
	{ 0xF9,          0xa3,    1  },
	{ 0xFA,          0x13,    0  },
	{ 0xFB,          0x70,    0  },
	{ 0xFC,             0,    0  },
	{ 0xFD,             0,    0  },
	{ 0xFE,             0,    0  },
	{ 0xFF,          0x33,    0  },
	{ 0x100,          0x14,    1  },
	{ 0x101,          0x10,    1  },
	{ 0x102,          0xee,    1  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,           0x1,    0  },
	{ 0x107,           0xa,    0  },
	{ 0x108,          0x9d,    0  },
	{ 0x109,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0xc0,    1  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    0  },
	{ 0x110,          0x10,    0  },
	{ 0x111,          0xf0,    0  },
	{ 0x112,             0,    0  },
	{ 0x113,             0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    0  },
	{ 0x117,          0x36,    0  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x120,             0,    0  },
	{ 0x121,          0x87,    0  },
	{ 0x122,          0x11,    0  },
	{ 0x123,             0,    0  },
	{ 0x124,          0x33,    0  },
	{ 0x125,          0x88,    0  },
	{ 0x126,          0x20,    0  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    0  },
	{ 0x12A,          0x6c,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x146,             0,    0  },
	{ 0x147,             0,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,          0x10,    1  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,             0,    0  },
	{ 0x14E,           0x1,    1  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x151,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    0  },
	{ 0x15F,             0,    0  },
	{ 0x160,             0,    0  },
	{ 0x161,             0,    0  },
	{ 0x162,             0,    0  },
	{ 0x163,             0,    0  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    0  },
	{ 0x16B,             0,    0  },
	{ 0x16C,             0,    0  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17A,          0x21,    0  },
	{ 0x17B,          0x21,    0  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x17F,          0xaa,    0  },
	{ 0x180,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19A,          0x21,    0  },
	{ 0x19B,          0x21,    0  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x19F,          0xaa,    0  },
	{ 0x1A0,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    0  },
	{ 0x1A5,             0,    0  },
	{ 0x1A6,             0,    0  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    0  },
	{ 0x1AB,             0,    0  },
	{ 0x1AC,             0,    0  },
	{ 0x1AD,          0x84,    0  },
	{ 0x1AE,          0x60,    0  },
	{ 0x1AF,          0x47,    0  },
	{ 0x1B0,          0x47,    0  },
	{ 0x1B1,             0,    0  },
	{ 0x1B2,             0,    0  },
	{ 0x1B3,             0,    0  },
	{ 0x1B4,             0,    0  },
	{ 0x1B5,             0,    0  },
	{ 0x1B6,             0,    0  },
	{ 0x1B7,           0x5,    1  },
	{ 0x1B8,             0,    0  },
	{ 0x1B9,             0,    0  },
	{ 0x1BA,             0,    0  },
	{ 0x1BB,             0,    0  },
	{ 0x1BC,             0,    0  },
	{ 0x1BD,             0,    0  },
	{ 0x1BE,             0,    0  },
	{ 0x1BF,             0,    0  },
	{ 0x1C0,             0,    0  },
	{ 0x1C1,             0,    0  },
	{ 0x1C2,          0xa0,    1  },
	{ 0x1C3,             0,    0  },
	{ 0x1C4,             0,    0  },
	{ 0x1C5,             0,    0  },
	{ 0x1C6,             0,    0  },
	{ 0x1C7,             0,    0  },
	{ 0x1C8,             0,    0  },
	{ 0x1C9,             0,    0  },
	{ 0x1CA,             0,    0  },
	{ 0x1CB,             0,    0  },
	{ 0xFFFF,            0,    0  }
};

/* 2057 rev10 (43237a0) register initialization tables */
radio_20xx_regs_t regs_2057_rev10[] = {
	{ 0x51,          0x70,    1  },
	{ 0x59,          0x88,    1  },
	{ 0x5C,          0x20,    1  },
	{ 0x62,          0x33,    1  },
	{ 0x63,           0xf,    1  },
	{ 0x64,          0x13,    1  },
	{ 0x66,          0xee,    1  },
	{ 0x6E,          0x58,    1  },
	{ 0x75,          0x13,    1  },
	{ 0x7B,          0x13,    1  },
	{ 0x7C,          0x14,    1  },
	{ 0x7D,          0xee,    1  },
	{ 0x81,           0x1,    1  },
	{ 0x91,          0x3f,    1  },
	{ 0x92,          0x36,    1  },
	{ 0xA1,          0x20,    1  },
	{ 0xC4,          0x10,    1  },
	{ 0xC9,           0x1,    1  },
	{ 0xD6,          0x70,    1  },
	{ 0xDE,          0x88,    1  },
	{ 0xE1,          0x20,    1  },
	{ 0xE8,           0xf,    1  },
	{ 0xE9,          0x13,    1  },
	{ 0xEB,          0xee,    1  },
	{ 0xF3,          0x58,    1  },
	{ 0xFA,          0x13,    1  },
	{ 0x100,          0x13,    1  },
	{ 0x101,          0x14,    1  },
	{ 0x102,          0xee,    1  },
	{ 0x106,           0x1,    1  },
	{ 0x116,          0x3f,    1  },
	{ 0x117,          0x36,    1  },
	{ 0x126,          0x20,    1  },
	{ 0x149,          0x10,    1  },
	{ 0x14E,           0x1,    1  },
	{ 0x17B,           0x1,    1  },
	{ 0x19B,           0x1,    1  },
	{ 0x1B7,           0x5,    1  },
	{ 0x1C2,          0xa0,    1  },
	{ 0xFFFF,            0,    0  }
};

/* 2057 rev11 (43239a0)) register initialization tables */
radio_20xx_regs_t regs_2057_rev11[] = {
	{ 0x00,           0xb,    0  },
	{ 0x01,          0x57,    0  },
	{ 0x02,          0x20,    0  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    0  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0x7c,    0  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0x87,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x6,    0  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,           0xd,    0  },
	{ 0x28,           0xd,    0  },
	{ 0x29,          0x30,    0  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x27,    0  },
	{ 0x31,             0,    0  },
	{ 0x32,             0,    0  },
	{ 0x33,             0,    0  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x20,    0  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3A,          0x66,    0  },
	{ 0x3B,          0x66,    0  },
	{ 0x3C,          0xff,    0  },
	{ 0x3D,          0xff,    0  },
	{ 0x3E,          0xff,    0  },
	{ 0x3F,          0xff,    0  },
	{ 0x40,          0x16,    0  },
	{ 0x41,           0x7,    0  },
	{ 0x42,          0x29,    1  },
	{ 0x43,           0x7,    0  },
	{ 0x44,           0x6,    0  },
	{ 0x45,           0x3,    0  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x48,          0x88,    1  },
	{ 0x49,           0x5,    0  },
	{ 0x4A,          0x77,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x70,    0  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0x88,    0  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x20,    0  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    0  },
	{ 0x63,          0x14,    1  },
	{ 0x64,          0x12,    1  },
	{ 0x65,             0,    0  },
	{ 0x66,          0xff,    1  },
	{ 0x69,             0,    0  },
	{ 0x6A,          0x7e,    0  },
	{ 0x6B,          0x3f,    0  },
	{ 0x6C,          0x7f,    0  },
	{ 0x6D,          0x78,    0  },
	{ 0x6E,          0x58,    0  },
	{ 0x6F,          0x88,    0  },
	{ 0x70,           0x8,    0  },
	{ 0x71,           0xf,    0  },
	{ 0x72,          0xbc,    0  },
	{ 0x73,           0x8,    0  },
	{ 0x74,          0x60,    0  },
	{ 0x75,          0x13,    0  },
	{ 0x76,          0x70,    0  },
	{ 0x77,             0,    0  },
	{ 0x78,             0,    0  },
	{ 0x79,             0,    0  },
	{ 0x7A,          0x33,    0  },
	{ 0x7B,          0x13,    0  },
	{ 0x7C,          0x14,    1  },
	{ 0x7D,          0xee,    1  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,           0x1,    0  },
	{ 0x82,           0xa,    0  },
	{ 0x83,          0x9d,    0  },
	{ 0x84,           0xa,    0  },
	{ 0x85,             0,    1  },
	{ 0x86,          0x40,    0  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    0  },
	{ 0x8B,          0x10,    1  },
	{ 0x8C,          0xf0,    0  },
	{ 0x8D,             0,    0  },
	{ 0x8E,             0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    0  },
	{ 0x92,          0x36,    0  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0x9B,             0,    0  },
	{ 0x9C,          0x87,    0  },
	{ 0x9D,          0x11,    0  },
	{ 0x9E,             0,    0  },
	{ 0x9F,          0x33,    0  },
	{ 0xA0,          0x88,    0  },
	{ 0xA1,          0x20,    0  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    0  },
	{ 0xA5,          0x6c,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    0  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    0  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC1,             0,    0  },
	{ 0xC2,             0,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,          0x10,    1  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,             0,    0  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCC,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x70,    0  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0x88,    0  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x20,    0  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,          0x14,    1  },
	{ 0xE9,          0x12,    1  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0x11,    0  },
	{ 0xEE,             0,    0  },
	{ 0xEF,          0x7e,    0  },
	{ 0xF0,          0x3f,    0  },
	{ 0xF1,          0x7f,    0  },
	{ 0xF2,          0x78,    0  },
	{ 0xF3,          0x58,    0  },
	{ 0xF4,          0x88,    0  },
	{ 0xF5,           0x8,    0  },
	{ 0xF6,           0xf,    0  },
	{ 0xF7,          0xbc,    0  },
	{ 0xF8,           0x8,    0  },
	{ 0xF9,          0x60,    0  },
	{ 0xFA,          0x13,    0  },
	{ 0xFB,          0x70,    0  },
	{ 0xFC,             0,    0  },
	{ 0xFD,             0,    0  },
	{ 0xFE,             0,    0  },
	{ 0xFF,          0x33,    0  },
	{ 0x100,          0x14,    1  },
	{ 0x101,          0x10,    1  },
	{ 0x102,          0xee,    1  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,           0x1,    0  },
	{ 0x107,           0xa,    0  },
	{ 0x108,          0x9d,    0  },
	{ 0x109,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0x40,    0  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    0  },
	{ 0x110,          0x10,    0  },
	{ 0x111,          0xf0,    0  },
	{ 0x112,             0,    0  },
	{ 0x113,             0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    0  },
	{ 0x117,          0x36,    0  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x120,             0,    0  },
	{ 0x121,          0x87,    0  },
	{ 0x122,          0x11,    0  },
	{ 0x123,             0,    0  },
	{ 0x124,          0x33,    0  },
	{ 0x125,          0x88,    0  },
	{ 0x126,          0x20,    0  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    0  },
	{ 0x12A,          0x6c,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x146,             0,    0  },
	{ 0x147,             0,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,          0x10,    1  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,             0,    0  },
	{ 0x14E,             0,    0  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x151,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    0  },
	{ 0x15F,             0,    0  },
	{ 0x160,             0,    0  },
	{ 0x161,             0,    0  },
	{ 0x162,             0,    0  },
	{ 0x163,             0,    0  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    0  },
	{ 0x16B,             0,    0  },
	{ 0x16C,             0,    0  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17A,          0x21,    0  },
	{ 0x17B,          0x21,    0  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x17F,          0xaa,    0  },
	{ 0x180,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19A,          0x21,    0  },
	{ 0x19B,          0x21,    0  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x19F,          0xaa,    0  },
	{ 0x1A0,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    0  },
	{ 0x1A5,             0,    0  },
	{ 0x1A6,             0,    0  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    0  },
	{ 0x1AB,             0,    0  },
	{ 0x1AC,             0,    0  },
	{ 0x1AD,          0x84,    0  },
	{ 0x1AE,          0x60,    0  },
	{ 0x1AF,          0x47,    0  },
	{ 0x1B0,          0x47,    0  },
	{ 0x1B1,             0,    0  },
	{ 0x1B2,             0,    0  },
	{ 0x1B3,             0,    0  },
	{ 0x1B4,             0,    0  },
	{ 0x1B5,             0,    0  },
	{ 0x1B6,             0,    0  },
	{ 0x1B7,           0x5,    1  },
	{ 0x1B8,             0,    0  },
	{ 0x1B9,             0,    0  },
	{ 0x1BA,             0,    0  },
	{ 0x1BB,             0,    0  },
	{ 0x1BC,             0,    0  },
	{ 0x1BD,             0,    0  },
	{ 0x1BE,             0,    0  },
	{ 0x1BF,             0,    0  },
	{ 0x1C0,             0,    0  },
	{ 0x1C1,             0,    0  },
	{ 0x1C2,          0xa0,    1  },
	{ 0x1C3,             0,    0  },
	{ 0x1C4,             0,    0  },
	{ 0x1C5,             0,    0  },
	{ 0x1C6,             0,    0  },
	{ 0x1C7,             0,    0  },
	{ 0x1C8,             0,    0  },
	{ 0x1C9,             0,    0  },
	{ 0x1CA,             0,    0  },
	{ 0x1CB,             0,    0  },
	{ 0x1CC,             0,    0  },
	{ 0xFFFF,            0,    0  }
};

/* 2057 rev12 (BCM63268B0) register initialization tables */
radio_20xx_regs_t regs_2057_rev12[] = {
	{ 0x00,           0xc,    0  },
	{ 0x01,          0x57,    0  },
	{ 0x02,          0x20,    0  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    0  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0x7c,    0  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0x87,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x6,    0  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,           0xd,    0  },
	{ 0x28,           0xd,    0  },
	{ 0x29,          0x30,    0  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x27,    0  },
	{ 0x31,             0,    0  },
	{ 0x32,             0,    0  },
	{ 0x33,             0,    0  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x20,    0  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3A,          0x66,    0  },
	{ 0x3B,          0x66,    0  },
	{ 0x3C,          0xff,    0  },
	{ 0x3D,          0xff,    0  },
	{ 0x3E,          0xff,    0  },
	{ 0x3F,          0xff,    0  },
	{ 0x40,          0x16,    0  },
	{ 0x41,           0x7,    0  },
	{ 0x42,          0x19,    0  },
	{ 0x43,           0x7,    0  },
	{ 0x44,           0x6,    0  },
	{ 0x45,           0x3,    0  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x48,          0x33,    0  },
	{ 0x49,           0x5,    0  },
	{ 0x4A,          0x77,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x70,    1  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0x88,    1  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x20,    1  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    1  },
	{ 0x63,           0xf,    1  },
	{ 0x64,          0x13,    1  },
	{ 0x65,             0,    0  },
	{ 0x66,          0xee,    1  },
	{ 0x69,             0,    0  },
	{ 0x6A,          0x7e,    0  },
	{ 0x6B,          0x3f,    0  },
	{ 0x6C,          0x7f,    0  },
	{ 0x6D,          0x78,    0  },
	{ 0x6E,          0x58,    1  },
	{ 0x6F,          0x88,    0  },
	{ 0x70,           0x8,    0  },
	{ 0x71,           0xf,    0  },
	{ 0x72,          0xbc,    0  },
	{ 0x73,           0x8,    0  },
	{ 0x74,          0x60,    0  },
	{ 0x75,          0x1a,    1  },
	{ 0x76,          0x70,    0  },
	{ 0x77,             0,    0  },
	{ 0x78,             0,    0  },
	{ 0x79,             0,    0  },
	{ 0x7A,          0x33,    0  },
	{ 0x7B,          0x1a,    1  },
	{ 0x7C,          0x14,    1  },
	{ 0x7D,          0xee,    1  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,           0x1,    1  },
	{ 0x82,           0xa,    0  },
	{ 0x83,          0x9d,    0  },
	{ 0x84,           0xa,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,          0x40,    0  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    0  },
	{ 0x8B,          0x10,    0  },
	{ 0x8C,          0xf0,    0  },
	{ 0x8D,             0,    0  },
	{ 0x8E,             0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    1  },
	{ 0x92,          0x36,    1  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0x9B,             0,    0  },
	{ 0x9C,          0x87,    0  },
	{ 0x9D,          0x11,    0  },
	{ 0x9E,             0,    0  },
	{ 0x9F,          0x33,    0  },
	{ 0xA0,          0x88,    0  },
	{ 0xA1,          0x20,    1  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    0  },
	{ 0xA5,          0x6c,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    0  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    0  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC1,             0,    0  },
	{ 0xC2,             0,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,             0,    0  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,           0x1,    1  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCC,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x70,    1  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0x88,    1  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x20,    1  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,           0xf,    1  },
	{ 0xE9,          0x13,    1  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0xee,    1  },
	{ 0xEE,             0,    0  },
	{ 0xEF,          0x7e,    0  },
	{ 0xF0,          0x3f,    0  },
	{ 0xF1,          0x7f,    0  },
	{ 0xF2,          0x78,    0  },
	{ 0xF3,          0x58,    1  },
	{ 0xF4,          0x88,    0  },
	{ 0xF5,           0x8,    0  },
	{ 0xF6,           0xf,    0  },
	{ 0xF7,          0xbc,    0  },
	{ 0xF8,           0x8,    0  },
	{ 0xF9,          0x60,    0  },
	{ 0xFA,          0x1a,    1  },
	{ 0xFB,          0x70,    0  },
	{ 0xFC,             0,    0  },
	{ 0xFD,             0,    0  },
	{ 0xFE,             0,    0  },
	{ 0xFF,          0x33,    0  },
	{ 0x100,          0x1a,    1  },
	{ 0x101,          0x14,    1  },
	{ 0x102,          0xee,    1  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,           0x1,    1  },
	{ 0x107,           0xa,    0  },
	{ 0x108,          0x9d,    0  },
	{ 0x109,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0x40,    0  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    0  },
	{ 0x110,          0x10,    0  },
	{ 0x111,          0xf0,    0  },
	{ 0x112,             0,    0  },
	{ 0x113,             0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    1  },
	{ 0x117,          0x36,    1  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x120,             0,    0  },
	{ 0x121,          0x87,    0  },
	{ 0x122,          0x11,    0  },
	{ 0x123,             0,    0  },
	{ 0x124,          0x33,    0  },
	{ 0x125,          0x88,    0  },
	{ 0x126,          0x20,    1  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    0  },
	{ 0x12A,          0x6c,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x146,             0,    0  },
	{ 0x147,             0,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,             0,    0  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,             0,    0  },
	{ 0x14E,           0x1,    1  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x151,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    0  },
	{ 0x15F,             0,    0  },
	{ 0x160,             0,    0  },
	{ 0x161,             0,    0  },
	{ 0x162,             0,    0  },
	{ 0x163,             0,    0  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    0  },
	{ 0x16B,             0,    0  },
	{ 0x16C,             0,    0  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17A,          0x21,    0  },
	{ 0x17B,           0x2,    1  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x17F,          0xaa,    0  },
	{ 0x180,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19A,          0x21,    0  },
	{ 0x19B,           0x2,    1  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x19F,          0xaa,    0  },
	{ 0x1A0,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    0  },
	{ 0x1A5,             0,    0  },
	{ 0x1A6,             0,    0  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    0  },
	{ 0x1AB,             0,    0  },
	{ 0x1AC,             0,    0  },
	{ 0x1AD,          0x84,    0  },
	{ 0x1AE,          0x60,    0  },
	{ 0x1AF,          0x47,    0  },
	{ 0x1B0,          0x47,    0  },
	{ 0x1B1,             0,    0  },
	{ 0x1B2,             0,    0  },
	{ 0x1B3,             0,    0  },
	{ 0x1B4,             0,    0  },
	{ 0x1B5,             0,    0  },
	{ 0x1B6,             0,    0  },
	{ 0x1B7,           0x5,    1  },
	{ 0x1B8,             0,    0  },
	{ 0x1B9,             0,    0  },
	{ 0x1BA,             0,    0  },
	{ 0x1BB,             0,    0  },
	{ 0x1BC,             0,    0  },
	{ 0x1BD,             0,    0  },
	{ 0x1BE,             0,    0  },
	{ 0x1BF,             0,    0  },
	{ 0x1C0,             0,    0  },
	{ 0x1C1,             0,    0  },
	{ 0x1C2,          0xa0,    1  },
	{ 0x1C3,             0,    0  },
	{ 0x1C4,             0,    0  },
	{ 0x1C5,             0,    0  },
	{ 0x1C6,             0,    0  },
	{ 0x1C7,             0,    0  },
	{ 0x1C8,             0,    0  },
	{ 0x1C9,             0,    0  },
	{ 0x1CA,             0,    0  },
	{ 0xFFFF,            0,    0  }
};

/* LCNXN: 2057 rev13 (53572a0) register initialization tables */
radio_20xx_regs_t regs_2057_rev13[] = {
	{ 0x00,           0xd,    0  },
	{ 0x01,          0x57,    0  },
	{ 0x02,          0x20,    0  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    0  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0x7c,    0  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0x87,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x3,    1  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,           0xd,    0  },
	{ 0x28,           0xd,    0  },
	{ 0x29,          0x30,    0  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x27,    0  },
	{ 0x31,             0,    0  },
	{ 0x32,             0,    0  },
	{ 0x33,             0,    0  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x20,    0  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3A,          0x66,    0  },
	{ 0x3B,          0x66,    0  },
	{ 0x3C,          0xff,    0  },
	{ 0x3D,          0xff,    0  },
	{ 0x3E,          0xff,    0  },
	{ 0x3F,          0xff,    0  },
	{ 0x40,          0x16,    0  },
	{ 0x41,           0x7,    0  },
	{ 0x42,          0x19,    0  },
	{ 0x43,           0x7,    0  },
	{ 0x44,           0x6,    0  },
	{ 0x45,           0x3,    0  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x48,          0x33,    0  },
	{ 0x49,           0x5,    0  },
	{ 0x4A,          0x77,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x70,    1  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0x88,    0  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x20,    0  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    0  },
	{ 0x63,           0xf,    0  },
	{ 0x64,           0xf,    0  },
	{ 0x65,             0,    0  },
	{ 0x66,          0x11,    0  },
	{ 0x69,             0,    0  },
	{ 0x6A,          0x7e,    0  },
	{ 0x6B,          0x3f,    0  },
	{ 0x6C,          0x7f,    0  },
	{ 0x6D,          0x78,    0  },
	{ 0x6E,          0x58,    0  },
	{ 0x6F,          0x88,    0  },
	{ 0x70,           0x8,    0  },
	{ 0x71,           0xf,    0  },
	{ 0x72,          0xbc,    0  },
	{ 0x73,           0x8,    0  },
	{ 0x74,          0x60,    0  },
	{ 0x75,          0x13,    0  },
	{ 0x76,          0x70,    0  },
	{ 0x77,             0,    0  },
	{ 0x78,             0,    0  },
	{ 0x79,             0,    0  },
	{ 0x7A,          0x33,    0  },
	{ 0x7B,          0x13,    0  },
	{ 0x7C,           0xf,    0  },
	{ 0x7D,          0x11,    0  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,           0x1,    0  },
	{ 0x82,           0xa,    0  },
	{ 0x83,          0x9d,    0  },
	{ 0x84,           0xa,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,          0x40,    0  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    0  },
	{ 0x8B,          0x10,    0  },
	{ 0x8C,          0xf0,    0  },
	{ 0x8D,             0,    0  },
	{ 0x8E,             0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    0  },
	{ 0x92,          0x36,    0  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0x9B,             0,    0  },
	{ 0x9C,          0x87,    0  },
	{ 0x9D,          0x11,    0  },
	{ 0x9E,             0,    0  },
	{ 0x9F,          0x33,    0  },
	{ 0xA0,          0x88,    0  },
	{ 0xA1,          0x20,    1  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    0  },
	{ 0xA5,          0x6c,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    0  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    0  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC1,             0,    0  },
	{ 0xC2,             0,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,          0x10,    1  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,           0x1,    0  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCC,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x70,    1  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0x88,    0  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x20,    0  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,           0xf,    0  },
	{ 0xE9,           0xf,    0  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0x11,    0  },
	{ 0xEE,             0,    0  },
	{ 0xEF,          0x7e,    0  },
	{ 0xF0,          0x3f,    0  },
	{ 0xF1,          0x7f,    0  },
	{ 0xF2,          0x78,    0  },
	{ 0xF3,          0x58,    0  },
	{ 0xF4,          0x88,    0  },
	{ 0xF5,           0x8,    0  },
	{ 0xF6,           0xf,    0  },
	{ 0xF7,          0xbc,    0  },
	{ 0xF8,           0x8,    0  },
	{ 0xF9,          0x60,    0  },
	{ 0xFA,          0x13,    0  },
	{ 0xFB,          0x70,    0  },
	{ 0xFC,             0,    0  },
	{ 0xFD,             0,    0  },
	{ 0xFE,             0,    0  },
	{ 0xFF,          0x33,    0  },
	{ 0x100,          0x13,    0  },
	{ 0x101,           0xf,    0  },
	{ 0x102,          0x11,    0  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,           0x1,    0  },
	{ 0x107,           0xa,    0  },
	{ 0x108,          0x9d,    0  },
	{ 0x109,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0x40,    0  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    0  },
	{ 0x110,          0x10,    0  },
	{ 0x111,          0xf0,    0  },
	{ 0x112,             0,    0  },
	{ 0x113,             0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    0  },
	{ 0x117,          0x36,    0  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x120,             0,    0  },
	{ 0x121,          0x87,    0  },
	{ 0x122,          0x11,    0  },
	{ 0x123,             0,    0  },
	{ 0x124,          0x33,    0  },
	{ 0x125,          0x88,    0  },
	{ 0x126,          0x20,    1  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    0  },
	{ 0x12A,          0x6c,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x146,             0,    0  },
	{ 0x147,             0,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,          0x10,    1  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,             0,    0  },
	{ 0x14E,           0x1,    0  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x151,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    0  },
	{ 0x15F,             0,    0  },
	{ 0x160,             0,    0  },
	{ 0x161,             0,    0  },
	{ 0x162,             0,    0  },
	{ 0x163,             0,    0  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    0  },
	{ 0x16B,             0,    0  },
	{ 0x16C,             0,    0  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17A,          0x21,    0  },
	{ 0x17B,          0x21,    0  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x17F,          0xaa,    0  },
	{ 0x180,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19A,          0x21,    0  },
	{ 0x19B,          0x21,    0  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x19F,          0xaa,    0  },
	{ 0x1A0,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    0  },
	{ 0x1A5,             0,    0  },
	{ 0x1A6,             0,    0  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    0  },
	{ 0x1AB,             0,    0  },
	{ 0x1AC,             0,    0  },
	{ 0x1AD,          0x84,    0  },
	{ 0x1AE,          0x60,    0  },
	{ 0x1AF,          0x47,    0  },
	{ 0x1B0,          0x47,    0  },
	{ 0x1B1,             0,    0  },
	{ 0x1B2,             0,    0  },
	{ 0x1B3,             0,    0  },
	{ 0x1B4,             0,    0  },
	{ 0x1B5,             0,    0  },
	{ 0x1B6,             0,    0  },
	{ 0x1B7,           0xc,    1  },
	{ 0x1B8,             0,    0  },
	{ 0x1B9,             0,    0  },
	{ 0x1BA,             0,    0  },
	{ 0x1BB,             0,    0  },
	{ 0x1BC,             0,    0  },
	{ 0x1BD,             0,    0  },
	{ 0x1BE,             0,    0  },
	{ 0x1BF,             0,    0  },
	{ 0x1C0,             0,    0  },
	{ 0x1C1,           0x1,    1  },
	{ 0x1C2,          0x80,    1  },
	{ 0x1C3,             0,    0  },
	{ 0x1C4,             0,    0  },
	{ 0x1C5,             0,    0  },
	{ 0x1C6,             0,    0  },
	{ 0x1C7,             0,    0  },
	{ 0x1C8,             0,    0  },
	{ 0x1C9,             0,    0  },
	{ 0x1CA,             0,    0  },
	{ 0xFFFF,            0,    0  }
};

/* LCNXN: 2057 rev14 (43217 itr) register initialization tables */
radio_20xx_regs_t regs_2057_rev14[] = {
	{ 0x00,           0xe,    0  },
	{ 0x01,          0x57,    0  },
	{ 0x02,          0x20,    0  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    0  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0xfc,    1  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0x87,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x6,    0  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,           0xd,    0  },
	{ 0x28,           0xd,    0  },
	{ 0x29,          0x30,    0  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x24,    1  },
	{ 0x31,             0,    0  },
	{ 0x32,             0,    0  },
	{ 0x33,             0,    0  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x20,    0  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3A,          0x66,    0  },
	{ 0x3B,          0x66,    0  },
	{ 0x3C,          0xff,    0  },
	{ 0x3D,          0xff,    0  },
	{ 0x3E,          0xff,    0  },
	{ 0x3F,          0xff,    0  },
	{ 0x40,          0x1c,    1  },
	{ 0x41,           0x7,    0  },
	{ 0x42,          0x19,    0  },
	{ 0x43,           0x7,    0  },
	{ 0x44,           0x6,    0  },
	{ 0x45,           0x3,    0  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x48,          0x33,    0  },
	{ 0x49,           0x5,    0  },
	{ 0x4A,          0x77,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x70,    0  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0x88,    0  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x20,    0  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    0  },
	{ 0x63,           0xf,    0  },
	{ 0x64,           0xf,    0  },
	{ 0x65,             0,    0  },
	{ 0x66,          0x11,    0  },
	{ 0x69,             0,    0  },
	{ 0x6A,          0x7e,    0  },
	{ 0x6B,          0x3f,    0  },
	{ 0x6C,          0x7f,    0  },
	{ 0x6D,          0x78,    0  },
	{ 0x6E,          0x58,    0  },
	{ 0x6F,          0x88,    0  },
	{ 0x70,           0x8,    0  },
	{ 0x71,           0xf,    0  },
	{ 0x72,          0xbc,    0  },
	{ 0x73,           0x8,    0  },
	{ 0x74,          0x60,    0  },
	{ 0x75,          0x13,    0  },
	{ 0x76,          0x70,    0  },
	{ 0x77,             0,    0  },
	{ 0x78,             0,    0  },
	{ 0x79,             0,    0  },
	{ 0x7A,          0x33,    0  },
	{ 0x7B,          0x13,    0  },
	{ 0x7C,           0xf,    0  },
	{ 0x7D,          0x11,    0  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,           0x1,    0  },
	{ 0x82,           0x8,    1  },
	{ 0x83,          0x9d,    0  },
	{ 0x84,           0xa,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,          0x40,    0  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    0  },
	{ 0x8B,          0x10,    0  },
	{ 0x8C,          0xf0,    0  },
	{ 0x8D,             0,    0  },
	{ 0x8E,             0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    0  },
	{ 0x92,          0x36,    0  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0x9B,             0,    0  },
	{ 0x9C,          0x87,    0  },
	{ 0x9D,          0x11,    0  },
	{ 0x9E,             0,    0  },
	{ 0x9F,          0x33,    0  },
	{ 0xA0,          0x88,    0  },
	{ 0xA1,          0x20,    0  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    0  },
	{ 0xA5,          0x6c,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    0  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    1  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC1,             0,    0  },
	{ 0xC2,             0,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,             0,    0  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,           0x1,    1  },
	{ 0xC9,           0x1,    1  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCC,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x70,    0  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0x88,    0  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x20,    0  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,           0xf,    0  },
	{ 0xE9,           0xf,    0  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0x11,    0  },
	{ 0xEE,             0,    0  },
	{ 0xEF,          0x7e,    0  },
	{ 0xF0,          0x3f,    0  },
	{ 0xF1,          0x7f,    0  },
	{ 0xF2,          0x78,    0  },
	{ 0xF3,          0x58,    0  },
	{ 0xF4,          0x88,    0  },
	{ 0xF5,           0x8,    0  },
	{ 0xF6,           0xf,    0  },
	{ 0xF7,          0xbc,    0  },
	{ 0xF8,           0x8,    0  },
	{ 0xF9,          0x60,    0  },
	{ 0xFA,          0x13,    0  },
	{ 0xFB,          0x70,    0  },
	{ 0xFC,             0,    0  },
	{ 0xFD,             0,    0  },
	{ 0xFE,             0,    0  },
	{ 0xFF,          0x33,    0  },
	{ 0x100,          0x13,    0  },
	{ 0x101,           0xf,    0  },
	{ 0x102,          0x11,    0  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,           0x1,    0  },
	{ 0x107,           0x8,    1  },
	{ 0x108,          0x9d,    0  },
	{ 0x109,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0x40,    0  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    0  },
	{ 0x110,          0x10,    0  },
	{ 0x111,          0xf0,    0  },
	{ 0x112,             0,    0  },
	{ 0x113,             0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    0  },
	{ 0x117,          0x36,    0  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x120,             0,    0  },
	{ 0x121,          0x87,    0  },
	{ 0x122,          0x11,    0  },
	{ 0x123,             0,    0  },
	{ 0x124,          0x33,    0  },
	{ 0x125,          0x88,    0  },
	{ 0x126,          0x20,    0  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    0  },
	{ 0x12A,          0x6c,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x146,             0,    0  },
	{ 0x147,             0,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,             0,    0  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,           0x1,    1  },
	{ 0x14E,           0x1,    1  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x151,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    0  },
	{ 0x15F,             0,    0  },
	{ 0x160,             0,    0  },
	{ 0x161,             0,    0  },
	{ 0x162,             0,    0  },
	{ 0x163,             0,    0  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    0  },
	{ 0x16B,             0,    0  },
	{ 0x16C,             0,    0  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17A,          0x21,    0  },
	{ 0x17B,          0x21,    0  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x17F,          0xaa,    0  },
	{ 0x180,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19A,          0x21,    0  },
	{ 0x19B,          0x21,    0  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x19F,          0xaa,    0  },
	{ 0x1A0,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    0  },
	{ 0x1A5,             0,    0  },
	{ 0x1A6,             0,    0  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    0  },
	{ 0x1AB,             0,    0  },
	{ 0x1AC,             0,    0  },
	{ 0x1AD,          0x84,    0  },
	{ 0x1AE,          0x60,    0  },
	{ 0x1AF,          0x40,    1  },
	{ 0x1B0,          0x40,    1  },
	{ 0x1B1,             0,    0  },
	{ 0x1B2,             0,    0  },
	{ 0x1B3,             0,    0  },
	{ 0x1B4,             0,    0  },
	{ 0x1B5,             0,    0  },
	{ 0x1B6,             0,    0  },
	{ 0x1B7,             0,    0  },
	{ 0x1B8,             0,    0  },
	{ 0x1B9,             0,    0  },
	{ 0x1BA,             0,    0  },
	{ 0x1BB,             0,    0  },
	{ 0x1BC,             0,    0  },
	{ 0x1BD,             0,    0  },
	{ 0x1BE,             0,    0  },
	{ 0x1BF,             0,    0  },
	{ 0x1C0,             0,    0  },
	{ 0x1C1,             0,    0  },
	{ 0x1C2,             0,    0  },
	{ 0x1C3,             0,    0  },
	{ 0x1C4,             0,    0  },
	{ 0x1C5,             0,    0  },
	{ 0x1C6,             0,    0  },
	{ 0x1C7,             0,    0  },
	{ 0x1C8,             0,    0  },
	{ 0x1C9,             0,    0  },
	{ 0x1CA,             0,    0  },
	{ 0x1CB,             0,    0  },
	{ 0x1CC,           0x1,    1  },
	{ 0x1CD,             0,    0  },
	{ 0x1CE,             0,    0  },
	{ 0x1CF,          0x10,    1  },
	{ 0x1D0,           0xf,    1  },
	{ 0x1D1,             0,    0  },
	{ 0x1D2,             0,    0  },
	{ 0x1D3,          0x10,    1  },
	{ 0x1D4,           0xf,    1  },
	{ 0xFFFF,            0,    0  }
};


/* LCNXN: 2057 rev14 (43217 etr) register initialization tables */
radio_20xx_regs_t regs_2057_rev14v1[] = {
	{ 0x00,          0x1e,    0  },
	{ 0x01,          0x57,    0  },
	{ 0x02,          0x20,    0  },
	{ 0x03,          0x1f,    0  },
	{ 0x04,           0x4,    0  },
	{ 0x05,           0x2,    0  },
	{ 0x06,           0x1,    0  },
	{ 0x07,           0x1,    0  },
	{ 0x08,           0x1,    0  },
	{ 0x09,          0x69,    0  },
	{ 0x0A,          0x66,    0  },
	{ 0x0B,           0x6,    0  },
	{ 0x0C,          0x18,    0  },
	{ 0x0D,           0x3,    0  },
	{ 0x0E,          0x20,    0  },
	{ 0x0F,          0x20,    0  },
	{ 0x10,             0,    0  },
	{ 0x11,          0x7c,    0  },
	{ 0x12,          0x42,    0  },
	{ 0x13,          0xbd,    0  },
	{ 0x14,           0x7,    0  },
	{ 0x15,          0x87,    0  },
	{ 0x16,           0x8,    0  },
	{ 0x17,          0x17,    0  },
	{ 0x18,           0x7,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,           0x2,    0  },
	{ 0x1B,          0x13,    0  },
	{ 0x1C,          0x3e,    0  },
	{ 0x1D,          0x3e,    0  },
	{ 0x1E,          0x96,    0  },
	{ 0x1F,           0x4,    0  },
	{ 0x20,             0,    0  },
	{ 0x21,             0,    0  },
	{ 0x22,          0x17,    0  },
	{ 0x23,           0x6,    0  },
	{ 0x24,           0x1,    0  },
	{ 0x25,           0x6,    0  },
	{ 0x26,           0x4,    0  },
	{ 0x27,           0xd,    0  },
	{ 0x28,           0xd,    0  },
	{ 0x29,          0x30,    0  },
	{ 0x2A,          0x32,    0  },
	{ 0x2B,           0x8,    0  },
	{ 0x2C,          0x1c,    0  },
	{ 0x2D,           0x2,    0  },
	{ 0x2E,           0x4,    0  },
	{ 0x2F,          0x7f,    0  },
	{ 0x30,          0x27,    0  },
	{ 0x31,             0,    0  },
	{ 0x32,             0,    0  },
	{ 0x33,             0,    0  },
	{ 0x34,             0,    0  },
	{ 0x35,          0x20,    0  },
	{ 0x36,          0x18,    0  },
	{ 0x37,           0x7,    0  },
	{ 0x38,          0x66,    0  },
	{ 0x39,          0x66,    0  },
	{ 0x3A,          0x66,    0  },
	{ 0x3B,          0x66,    0  },
	{ 0x3C,          0xff,    0  },
	{ 0x3D,          0xff,    0  },
	{ 0x3E,          0xff,    0  },
	{ 0x3F,          0xff,    0  },
	{ 0x40,          0x16,    0  },
	{ 0x41,           0x7,    0  },
	{ 0x42,          0x19,    0  },
	{ 0x43,           0x7,    0  },
	{ 0x44,           0x6,    0  },
	{ 0x45,           0x3,    0  },
	{ 0x46,           0x1,    0  },
	{ 0x47,           0x7,    0  },
	{ 0x48,          0x33,    0  },
	{ 0x49,           0x5,    0  },
	{ 0x4A,          0x77,    0  },
	{ 0x4B,          0x66,    0  },
	{ 0x4C,          0x66,    0  },
	{ 0x4D,             0,    0  },
	{ 0x4E,           0x4,    0  },
	{ 0x4F,           0xc,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,          0x70,    0  },
	{ 0x56,           0x7,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,          0x88,    0  },
	{ 0x5A,             0,    0  },
	{ 0x5B,          0x1f,    0  },
	{ 0x5C,          0x20,    0  },
	{ 0x5D,           0x1,    0  },
	{ 0x5E,          0x30,    0  },
	{ 0x5F,          0x70,    0  },
	{ 0x60,             0,    0  },
	{ 0x61,             0,    0  },
	{ 0x62,          0x33,    0  },
	{ 0x63,           0xf,    0  },
	{ 0x64,           0xf,    0  },
	{ 0x65,             0,    0  },
	{ 0x66,          0x11,    0  },
	{ 0x69,             0,    0  },
	{ 0x6A,          0x7e,    0  },
	{ 0x6B,          0x3f,    0  },
	{ 0x6C,          0x7f,    0  },
	{ 0x6D,          0x78,    0  },
	{ 0x6E,          0x58,    0  },
	{ 0x6F,          0x88,    0  },
	{ 0x70,           0x8,    0  },
	{ 0x71,           0xf,    0  },
	{ 0x72,          0xbc,    0  },
	{ 0x73,           0x8,    0  },
	{ 0x74,          0x60,    0  },
	{ 0x75,          0x13,    0  },
	{ 0x76,          0x70,    0  },
	{ 0x77,             0,    0  },
	{ 0x78,             0,    0  },
	{ 0x79,             0,    0  },
	{ 0x7A,          0x33,    0  },
	{ 0x7B,          0x13,    0  },
	{ 0x7C,           0xf,    0  },
	{ 0x7D,          0x11,    0  },
	{ 0x80,          0x3c,    0  },
	{ 0x81,           0x1,    0  },
	{ 0x82,           0x8,    1  },
	{ 0x83,          0x9d,    0  },
	{ 0x84,           0xa,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,          0x40,    0  },
	{ 0x87,          0x40,    0  },
	{ 0x88,          0x88,    0  },
	{ 0x89,          0x10,    0  },
	{ 0x8A,          0xf0,    0  },
	{ 0x8B,          0x10,    0  },
	{ 0x8C,          0xf0,    0  },
	{ 0x8D,             0,    0  },
	{ 0x8E,             0,    0  },
	{ 0x8F,          0x10,    0  },
	{ 0x90,          0x55,    0  },
	{ 0x91,          0x3f,    0  },
	{ 0x92,          0x36,    0  },
	{ 0x93,             0,    0  },
	{ 0x94,             0,    0  },
	{ 0x95,             0,    0  },
	{ 0x96,          0x87,    0  },
	{ 0x97,          0x11,    0  },
	{ 0x98,             0,    0  },
	{ 0x99,          0x33,    0  },
	{ 0x9A,          0x88,    0  },
	{ 0x9B,             0,    0  },
	{ 0x9C,          0x87,    0  },
	{ 0x9D,          0x11,    0  },
	{ 0x9E,             0,    0  },
	{ 0x9F,          0x33,    0  },
	{ 0xA0,          0x88,    0  },
	{ 0xA1,          0x20,    0  },
	{ 0xA2,          0x3f,    0  },
	{ 0xA3,          0x44,    0  },
	{ 0xA4,          0x8c,    0  },
	{ 0xA5,          0x6c,    0  },
	{ 0xA6,          0x22,    0  },
	{ 0xA7,          0xbe,    0  },
	{ 0xA8,          0x55,    0  },
	{ 0xAA,           0xc,    0  },
	{ 0xAB,          0xaa,    0  },
	{ 0xAC,           0x2,    0  },
	{ 0xAD,             0,    0  },
	{ 0xAE,          0x10,    0  },
	{ 0xAF,           0x1,    0  },
	{ 0xB0,             0,    0  },
	{ 0xB1,             0,    0  },
	{ 0xB2,          0x80,    0  },
	{ 0xB3,          0x60,    0  },
	{ 0xB4,          0x44,    0  },
	{ 0xB5,          0x55,    0  },
	{ 0xB6,           0x1,    0  },
	{ 0xB7,          0x55,    0  },
	{ 0xB8,           0x1,    0  },
	{ 0xB9,           0x5,    0  },
	{ 0xBA,          0x55,    0  },
	{ 0xBB,          0x55,    0  },
	{ 0xC1,             0,    0  },
	{ 0xC2,             0,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,            10,    1  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,           0x1,    1  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCC,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,          0x5e,    0  },
	{ 0xCF,           0xc,    0  },
	{ 0xD0,           0xc,    0  },
	{ 0xD1,           0xc,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,          0x2b,    0  },
	{ 0xD4,           0xc,    0  },
	{ 0xD5,             0,    0  },
	{ 0xD6,          0x70,    0  },
	{ 0xDB,           0x7,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,          0x88,    0  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x1f,    0  },
	{ 0xE1,          0x20,    0  },
	{ 0xE2,           0x1,    0  },
	{ 0xE3,          0x30,    0  },
	{ 0xE4,          0x70,    0  },
	{ 0xE5,             0,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,          0x33,    0  },
	{ 0xE8,           0xf,    0  },
	{ 0xE9,           0xf,    0  },
	{ 0xEA,             0,    0  },
	{ 0xEB,          0x11,    0  },
	{ 0xEE,             0,    0  },
	{ 0xEF,          0x7e,    0  },
	{ 0xF0,          0x3f,    0  },
	{ 0xF1,          0x7f,    0  },
	{ 0xF2,          0x78,    0  },
	{ 0xF3,          0x58,    0  },
	{ 0xF4,          0x88,    0  },
	{ 0xF5,           0x8,    0  },
	{ 0xF6,           0xf,    0  },
	{ 0xF7,          0xbc,    0  },
	{ 0xF8,           0x8,    0  },
	{ 0xF9,          0x60,    0  },
	{ 0xFA,          0x13,    0  },
	{ 0xFB,          0x70,    0  },
	{ 0xFC,             0,    0  },
	{ 0xFD,             0,    0  },
	{ 0xFE,             0,    0  },
	{ 0xFF,          0x33,    0  },
	{ 0x100,          0x13,    0  },
	{ 0x101,           0xf,    0  },
	{ 0x102,          0x11,    0  },
	{ 0x105,          0x3c,    0  },
	{ 0x106,           0x1,    0  },
	{ 0x107,           0x8,    1  },
	{ 0x108,          0x9d,    0  },
	{ 0x109,           0xa,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,          0x40,    0  },
	{ 0x10C,          0x40,    0  },
	{ 0x10D,          0x88,    0  },
	{ 0x10E,          0x10,    0  },
	{ 0x10F,          0xf0,    0  },
	{ 0x110,          0x10,    0  },
	{ 0x111,          0xf0,    0  },
	{ 0x112,             0,    0  },
	{ 0x113,             0,    0  },
	{ 0x114,          0x10,    0  },
	{ 0x115,          0x55,    0  },
	{ 0x116,          0x3f,    0  },
	{ 0x117,          0x36,    0  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,          0x87,    0  },
	{ 0x11C,          0x11,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,          0x33,    0  },
	{ 0x11F,          0x88,    0  },
	{ 0x120,             0,    0  },
	{ 0x121,          0x87,    0  },
	{ 0x122,          0x11,    0  },
	{ 0x123,             0,    0  },
	{ 0x124,          0x33,    0  },
	{ 0x125,          0x88,    0  },
	{ 0x126,          0x20,    0  },
	{ 0x127,          0x3f,    0  },
	{ 0x128,          0x44,    0  },
	{ 0x129,          0x8c,    0  },
	{ 0x12A,          0x6c,    0  },
	{ 0x12B,          0x22,    0  },
	{ 0x12C,          0xbe,    0  },
	{ 0x12D,          0x55,    0  },
	{ 0x12F,           0xc,    0  },
	{ 0x130,          0xaa,    0  },
	{ 0x131,           0x2,    0  },
	{ 0x132,             0,    0  },
	{ 0x133,          0x10,    0  },
	{ 0x134,           0x1,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,             0,    0  },
	{ 0x137,          0x80,    0  },
	{ 0x138,          0x60,    0  },
	{ 0x139,          0x44,    0  },
	{ 0x13A,          0x55,    0  },
	{ 0x13B,           0x1,    0  },
	{ 0x13C,          0x55,    0  },
	{ 0x13D,           0x1,    0  },
	{ 0x13E,           0x5,    0  },
	{ 0x13F,          0x55,    0  },
	{ 0x140,          0x55,    0  },
	{ 0x146,             0,    0  },
	{ 0x147,             0,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,            10,    1  },
	{ 0x14A,             0,    0  },
	{ 0x14B,             0,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,             0,    0  },
	{ 0x14E,           0x1,    1  },
	{ 0x14F,             0,    0  },
	{ 0x150,             0,    0  },
	{ 0x151,             0,    0  },
	{ 0x154,           0xc,    0  },
	{ 0x155,           0xc,    0  },
	{ 0x156,           0xc,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,          0x2b,    0  },
	{ 0x159,          0x84,    0  },
	{ 0x15A,          0x15,    0  },
	{ 0x15B,           0xf,    0  },
	{ 0x15C,             0,    0  },
	{ 0x15D,             0,    0  },
	{ 0x15E,             0,    0  },
	{ 0x15F,             0,    0  },
	{ 0x160,             0,    0  },
	{ 0x161,             0,    0  },
	{ 0x162,             0,    0  },
	{ 0x163,             0,    0  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    0  },
	{ 0x16B,             0,    0  },
	{ 0x16C,             0,    0  },
	{ 0x16D,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,          0x77,    0  },
	{ 0x172,          0x77,    0  },
	{ 0x173,          0x77,    0  },
	{ 0x174,          0x77,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,           0x3,    0  },
	{ 0x177,          0x37,    0  },
	{ 0x178,           0x3,    0  },
	{ 0x179,             0,    0  },
	{ 0x17A,          0x21,    0  },
	{ 0x17B,          0x21,    0  },
	{ 0x17C,             0,    0  },
	{ 0x17D,          0xaa,    0  },
	{ 0x17E,             0,    0  },
	{ 0x17F,          0xaa,    0  },
	{ 0x180,             0,    0  },
	{ 0x190,             0,    0  },
	{ 0x191,          0x77,    0  },
	{ 0x192,          0x77,    0  },
	{ 0x193,          0x77,    0  },
	{ 0x194,          0x77,    0  },
	{ 0x195,             0,    0  },
	{ 0x196,           0x3,    0  },
	{ 0x197,          0x37,    0  },
	{ 0x198,           0x3,    0  },
	{ 0x199,             0,    0  },
	{ 0x19A,          0x21,    0  },
	{ 0x19B,          0x21,    0  },
	{ 0x19C,             0,    0  },
	{ 0x19D,          0xaa,    0  },
	{ 0x19E,             0,    0  },
	{ 0x19F,          0xaa,    0  },
	{ 0x1A0,             0,    0  },
	{ 0x1A1,           0x2,    0  },
	{ 0x1A2,           0xf,    0  },
	{ 0x1A3,           0xf,    0  },
	{ 0x1A4,             0,    0  },
	{ 0x1A5,             0,    0  },
	{ 0x1A6,             0,    0  },
	{ 0x1A7,           0x2,    0  },
	{ 0x1A8,           0xf,    0  },
	{ 0x1A9,           0xf,    0  },
	{ 0x1AA,             0,    0  },
	{ 0x1AB,             0,    0  },
	{ 0x1AC,             0,    0  },
	{ 0x1AD,          0x84,    0  },
	{ 0x1AE,          0x60,    0  },
	{ 0x1AF,          0x40,    1  },
	{ 0x1B0,          0x40,    1  },
	{ 0x1B1,             0,    0  },
	{ 0x1B2,             0,    0  },
	{ 0x1B3,             0,    0  },
	{ 0x1B4,             0,    0  },
	{ 0x1B5,             0,    0  },
	{ 0x1B6,             0,    0  },
	{ 0x1B7,           0x5,    1  },
	{ 0x1B8,             0,    0  },
	{ 0x1B9,             0,    0  },
	{ 0x1BA,             0,    0  },
	{ 0x1BB,             0,    0  },
	{ 0x1BC,             0,    0  },
	{ 0x1BD,             0,    0  },
	{ 0x1BE,             0,    0  },
	{ 0x1BF,             0,    0  },
	{ 0x1C0,             0,    0  },
	{ 0x1C1,             0,    0  },
	{ 0x1C2,          0xa0,    1  },
	{ 0x1C3,             0,    0  },
	{ 0x1C4,             0,    0  },
	{ 0x1C5,             0,    0  },
	{ 0x1C6,             0,    0  },
	{ 0x1C7,             0,    0  },
	{ 0x1C8,             0,    0  },
	{ 0x1C9,             0,    0  },
	{ 0x1CA,             0,    0  },
	{ 0x1CB,             0,    0  },
	{ 0x1CC,          0x6c,    1  },
	{ 0x1CD,             0,    0  },
	{ 0x1CE,             0,    0  },
	{ 0x1CF,             0,    0  },
	{ 0x1D0,             0,    0  },
	{ 0x1D1,             0,    0  },
	{ 0x1D2,             0,    0  },
	{ 0x1D3,             0,    0  },
	{ 0x1D4,             0,    0  },
	{ 0xFFFF,            0,    0  }
};

/* FIXME4324A0 */
/* LCNXN_REV3: JTAG20671 rev0 register initialization tables */
radio_20671_regs_t regs_20671_rev0[] = {
	{ 0x00,             0,    0  },
	{ 0x01,         0x22e,    0  },
	{ 0x02,          0x75,    0  },
	{ 0x03,        0x8380,    0  },
	{ 0x04,        0x1414,    0  },
	{ 0x05,        0x3838,    0  },
	{ 0x06,          0x37,    0  },
	{ 0x07,             0,    0  },
	{ 0x08,         0x210,    0  },
	{ 0x0F,           0x1,    0  },
	{ 0x10,             0,    0  },
	{ 0x12,         0xf80,    0  },
	{ 0x13,         0xf54,    0  },
	{ 0x14,             0,    0  },
	{ 0x15,             0,    0  },
	{ 0x16,             0,    0  },
	{ 0x17,             0,    0  },
	{ 0x18,             0,    0  },
	{ 0x19,             0,    0  },
	{ 0x1A,             0,    0  },
	{ 0x1B,             0,    0  },
	{ 0x1C,             0,    0  },
	{ 0x1D,             0,    0  },
	{ 0x1E,          0x14,    0  },
	{ 0x1F,         0x280,    0  },
	{ 0x20,          0x44,    0  },
	{ 0x21,        0x1558,    0  },
	{ 0x22,         0x114,    0  },
	{ 0x23,         0x114,    0  },
	{ 0x24,             0,    0  },
	{ 0x25,             0,    0  },
	{ 0x26,             0,    0  },
	{ 0x27,             0,    0  },
	{ 0x28,         0x200,    0  },
	{ 0x29,         0x180,    0  },
	{ 0x2A,        0x5008,    0  },
	{ 0x2B,        0x3600,    0  },
	{ 0x2C,          0x77,    0  },
	{ 0x2D,          0x42,    0  },
	{ 0x2E,          0x88,    0  },
	{ 0x2F,        0x6060,    0  },
	{ 0x30,             0,    0  },
	{ 0x31,        0x3404,    0  },
	{ 0x32,         0x330,    0  },
	{ 0x33,             0,    0  },
	{ 0x34,          0x74,    0  },
	{ 0x35,        0x7774,    0  },
	{ 0x36,        0x6060,    0  },
	{ 0x37,         0x110,    0  },
	{ 0x38,         0x140,    0  },
	{ 0x39,          0x88,    0  },
	{ 0x3A,         0x140,    0  },
	{ 0x3B,          0x88,    0  },
	{ 0x3C,             0,    0  },
	{ 0x3D,             0,    0  },
	{ 0x3E,             0,    0  },
	{ 0x3F,             0,    0  },
	{ 0x40,             0,    0  },
	{ 0x41,             0,    0  },
	{ 0x42,        0x4420,    0  },
	{ 0x43,         0x842,    0  },
	{ 0x44,           0xc,    0  },
	{ 0x45,        0x6666,    0  },
	{ 0x46,        0x8100,    0  },
	{ 0x47,         0xc78,    0  },
	{ 0x48,             0,    0  },
	{ 0x49,           0x3,    0  },
	{ 0x4A,             0,    0  },
	{ 0x4B,          0x44,    0  },
	{ 0x4C,         0xc00,    0  },
	{ 0x4D,         0xc00,    0  },
	{ 0x4E,        0x4c00,    0  },
	{ 0x4F,             0,    0  },
	{ 0x50,             0,    0  },
	{ 0x51,             0,    0  },
	{ 0x52,           0x2,    0  },
	{ 0x53,             0,    0  },
	{ 0x54,             0,    0  },
	{ 0x55,             0,    0  },
	{ 0x56,             0,    0  },
	{ 0x57,             0,    0  },
	{ 0x58,             0,    0  },
	{ 0x59,             0,    0  },
	{ 0x5A,             0,    0  },
	{ 0x5B,             0,    0  },
	{ 0x5C,        0x2370,    0  },
	{ 0x5D,        0xffff,    0  },
	{ 0x5E,         0x46f,    0  },
	{ 0x5F,         0x58c,    0  },
	{ 0x60,          0x77,    0  },
	{ 0x61,          0x77,    0  },
	{ 0x62,          0x77,    0  },
	{ 0x63,          0x77,    0  },
	{ 0x64,          0x3c,    0  },
	{ 0x65,           0x4,    0  },
	{ 0x66,        0x1414,    0  },
	{ 0x67,         0xb07,    0  },
	{ 0x68,         0x8a0,    0  },
	{ 0x69,        0x4000,    0  },
	{ 0x6A,         0xf0f,    0  },
	{ 0x6B,           0x7,    0  },
	{ 0x6C,        0x7f32,    0  },
	{ 0x6D,         0x70b,    0  },
	{ 0x6E,             0,    0  },
	{ 0x6F,          0x74,    0  },
	{ 0x70,         0x707,    0  },
	{ 0x71,        0xd032,    0  },
	{ 0x72,        0x500a,    0  },
	{ 0x73,             0,    0  },
	{ 0x74,         0xac5,    0  },
	{ 0x75,         0x707,    0  },
	{ 0x76,             0,    0  },
	{ 0x77,        0x8088,    0  },
	{ 0x78,        0x8048,    0  },
	{ 0x79,        0x2020,    0  },
	{ 0x7A,        0x8080,    0  },
	{ 0x7B,        0x4848,    0  },
	{ 0x7D,             0,    0  },
	{ 0x7E,        0x8088,    0  },
	{ 0x7F,        0x8048,    0  },
	{ 0x80,        0x2020,    0  },
	{ 0x81,        0x8080,    0  },
	{ 0x82,             0,    0  },
	{ 0x83,             0,    0  },
	{ 0x84,             0,    0  },
	{ 0x85,             0,    0  },
	{ 0x86,             0,    0  },
	{ 0x87,        0x1f80,    0  },
	{ 0x88,        0x7e88,    0  },
	{ 0x89,         0x204,    0  },
	{ 0x8A,        0x8002,    0  },
	{ 0x8B,          0x80,    0  },
	{ 0x8C,             0,    0  },
	{ 0x8D,        0x1100,    0  },
	{ 0x8E,        0x1240,    0  },
	{ 0x8F,         0x750,    0  },
	{ 0x90,        0x7041,    1  },
	{ 0x91,         0x5ea,    1  },
	{ 0x92,           0xf,    0  },
	{ 0x93,        0x30fa,    1  },
	{ 0x94,          0x27,    1  },
	{ 0x95,        0x1818,    1  },
	{ 0x96,        0x1818,    1  },
	{ 0x97,           0x5,    1  },
	{ 0x98,         0x50e,    1  },
	{ 0x99,         0x780,    0  },
	{ 0x9A,         0x877,    0  },
	{ 0x9B,         0xc30,    0  },
	{ 0x9C,         0x280,    1  },
	{ 0x9D,           0x4,    0  },
	{ 0x9E,             0,    0  },
	{ 0x9F,        0xdd31,    1  },
	{ 0xA0,        0x5c60,    0  },
	{ 0xA1,        0x5c02,    0  },
	{ 0xA2,        0x1d09,    1  },
	{ 0xA3,        0x4000,    0  },
	{ 0xA4,         0x40a,    0  },
	{ 0xA5,             0,    0  },
	{ 0xA6,          0xbd,    1  },
	{ 0xA7,        0x4e08,    1  },
	{ 0xA8,             0,    0  },
	{ 0xA9,             0,    0  },
	{ 0xAA,        0x3000,    0  },
	{ 0xAB,        0x3004,    0  },
	{ 0xAC,        0x4444,    0  },
	{ 0xAD,          0xaa,    0  },
	{ 0xAE,         0x800,    0  },
	{ 0xAF,             0,    0  },
	{ 0xB0,        0x3333,    0  },
	{ 0xB1,        0x3334,    0  },
	{ 0xB2,        0x4444,    0  },
	{ 0xB3,          0xaa,    0  },
	{ 0xB4,         0x777,    0  },
	{ 0xB5,             0,    0  },
	{ 0xB6,             0,    0  },
	{ 0xB7,             0,    0  },
	{ 0xB8,          0x85,    0  },
	{ 0xB9,        0x2000,    0  },
	{ 0xBA,             0,    0  },
	{ 0xBB,           0x2,    0  },
	{ 0xBC,             0,    0  },
	{ 0xBD,        0x8888,    0  },
	{ 0xBE,        0x8888,    0  },
	{ 0xBF,        0x8888,    0  },
	{ 0xC0,        0x8888,    0  },
	{ 0xC1,             0,    0  },
	{ 0xC2,             0,    0  },
	{ 0xC3,             0,    0  },
	{ 0xC4,             0,    0  },
	{ 0xC5,             0,    0  },
	{ 0xC6,             0,    0  },
	{ 0xC7,             0,    0  },
	{ 0xC8,             0,    0  },
	{ 0xC9,             0,    0  },
	{ 0xCA,             0,    0  },
	{ 0xCB,             0,    0  },
	{ 0xCC,             0,    0  },
	{ 0xCD,             0,    0  },
	{ 0xCE,             0,    0  },
	{ 0xCF,             0,    0  },
	{ 0xD0,             0,    0  },
	{ 0xD1,             0,    0  },
	{ 0xD2,             0,    0  },
	{ 0xD3,           0x7,    0  },
	{ 0xD6,         0x300,    0  },
	{ 0xD7,        0x1414,    0  },
	{ 0xD8,        0x3838,    0  },
	{ 0xD9,          0x37,    0  },
	{ 0xDC,             0,    0  },
	{ 0xDD,             0,    0  },
	{ 0xDE,             0,    0  },
	{ 0xDF,             0,    0  },
	{ 0xE0,          0x14,    0  },
	{ 0xE1,         0x280,    0  },
	{ 0xE2,          0x44,    0  },
	{ 0xE3,        0x1558,    0  },
	{ 0xE4,         0x114,    0  },
	{ 0xE5,         0x114,    0  },
	{ 0xE6,             0,    0  },
	{ 0xE7,             0,    0  },
	{ 0xE8,             0,    0  },
	{ 0xE9,             0,    0  },
	{ 0xEA,         0x200,    0  },
	{ 0xEB,         0x180,    0  },
	{ 0xEC,        0x5008,    0  },
	{ 0xED,        0x3600,    0  },
	{ 0xEE,          0x77,    0  },
	{ 0xEF,          0x42,    0  },
	{ 0xF0,          0x88,    0  },
	{ 0xF1,        0x6060,    0  },
	{ 0xF2,             0,    0  },
	{ 0xF3,        0x3404,    0  },
	{ 0xF4,         0x330,    0  },
	{ 0xF5,             0,    0  },
	{ 0xF6,          0x74,    0  },
	{ 0xF7,        0x7774,    0  },
	{ 0xF8,        0x6060,    0  },
	{ 0xF9,         0x110,    0  },
	{ 0xFA,         0x140,    0  },
	{ 0xFB,          0x88,    0  },
	{ 0xFC,         0x140,    0  },
	{ 0xFD,          0x88,    0  },
	{ 0xFE,             0,    0  },
	{ 0xFF,             0,    0  },
	{ 0x100,             0,    0  },
	{ 0x101,             0,    0  },
	{ 0x102,             0,    0  },
	{ 0x103,             0,    0  },
	{ 0x104,        0x4420,    0  },
	{ 0x105,         0x842,    0  },
	{ 0x106,           0xc,    0  },
	{ 0x107,        0x6666,    0  },
	{ 0x108,        0x8100,    0  },
	{ 0x109,         0xc78,    0  },
	{ 0x10A,             0,    0  },
	{ 0x10B,           0x3,    0  },
	{ 0x10C,             0,    0  },
	{ 0x10D,          0x44,    0  },
	{ 0x10E,         0xc00,    0  },
	{ 0x10F,         0xc00,    0  },
	{ 0x110,        0x4c00,    0  },
	{ 0x111,             0,    0  },
	{ 0x112,             0,    0  },
	{ 0x113,             0,    0  },
	{ 0x114,           0x2,    0  },
	{ 0x115,             0,    0  },
	{ 0x116,             0,    0  },
	{ 0x117,             0,    0  },
	{ 0x118,             0,    0  },
	{ 0x119,             0,    0  },
	{ 0x11A,             0,    0  },
	{ 0x11B,             0,    0  },
	{ 0x11C,             0,    0  },
	{ 0x11D,             0,    0  },
	{ 0x11E,        0x2370,    0  },
	{ 0x11F,        0xffff,    0  },
	{ 0x120,         0x46f,    0  },
	{ 0x121,         0x58c,    0  },
	{ 0x122,          0x77,    0  },
	{ 0x123,          0x77,    0  },
	{ 0x124,          0x77,    0  },
	{ 0x125,          0x77,    0  },
	{ 0x126,          0x3c,    0  },
	{ 0x127,           0x4,    0  },
	{ 0x128,        0x1414,    0  },
	{ 0x129,         0xb07,    0  },
	{ 0x12A,         0x8a0,    0  },
	{ 0x12B,        0x4000,    0  },
	{ 0x12C,         0xf0f,    0  },
	{ 0x12D,           0x7,    0  },
	{ 0x12E,        0x7f32,    0  },
	{ 0x12F,         0x70b,    0  },
	{ 0x130,             0,    0  },
	{ 0x131,          0x74,    0  },
	{ 0x132,         0x707,    0  },
	{ 0x133,        0xd032,    0  },
	{ 0x134,        0x500a,    0  },
	{ 0x135,             0,    0  },
	{ 0x136,         0xac5,    0  },
	{ 0x137,         0x707,    0  },
	{ 0x138,             0,    0  },
	{ 0x139,        0x8088,    0  },
	{ 0x13A,        0x8048,    0  },
	{ 0x13B,        0x2020,    0  },
	{ 0x13C,        0x8080,    0  },
	{ 0x13D,        0x4848,    0  },
	{ 0x13F,             0,    0  },
	{ 0x140,        0x8088,    0  },
	{ 0x141,        0x8048,    0  },
	{ 0x142,        0x2020,    0  },
	{ 0x143,        0x8080,    0  },
	{ 0x144,             0,    0  },
	{ 0x145,             0,    0  },
	{ 0x146,             0,    0  },
	{ 0x147,             0,    0  },
	{ 0x148,             0,    0  },
	{ 0x149,             0,    0  },
	{ 0x14A,        0x4444,    0  },
	{ 0x14B,          0xaa,    0  },
	{ 0x14C,             0,    0  },
	{ 0x14D,        0x3000,    0  },
	{ 0x14E,        0x3000,    0  },
	{ 0x14F,        0x4444,    0  },
	{ 0x150,          0xaa,    0  },
	{ 0x151,         0x700,    0  },
	{ 0x152,             0,    0  },
	{ 0x153,             0,    0  },
	{ 0x154,             0,    0  },
	{ 0x155,          0x85,    0  },
	{ 0x156,        0x2000,    0  },
	{ 0x157,             0,    0  },
	{ 0x158,           0x2,    0  },
	{ 0x159,             0,    0  },
	{ 0x15A,        0x8888,    0  },
	{ 0x15B,        0x8888,    0  },
	{ 0x15C,        0x8888,    0  },
	{ 0x15D,        0x8888,    0  },
	{ 0x15E,             0,    0  },
	{ 0x15F,             0,    0  },
	{ 0x160,             0,    0  },
	{ 0x161,             0,    0  },
	{ 0x162,             0,    0  },
	{ 0x163,             0,    0  },
	{ 0x164,             0,    0  },
	{ 0x165,             0,    0  },
	{ 0x166,             0,    0  },
	{ 0x167,             0,    0  },
	{ 0x168,             0,    0  },
	{ 0x169,             0,    0  },
	{ 0x16A,             0,    0  },
	{ 0x16B,             0,    0  },
	{ 0x16C,             0,    0  },
	{ 0x16D,             0,    0  },
	{ 0x16E,             0,    0  },
	{ 0x16F,             0,    0  },
	{ 0x170,             0,    0  },
	{ 0x171,             0,    0  },
	{ 0x172,             0,    0  },
	{ 0x173,             0,    0  },
	{ 0x174,        0x8000,    0  },
	{ 0x175,             0,    0  },
	{ 0x176,             0,    0  },
	{ 0x177,             0,    0  },
	{ 0x178,             0,    0  },
	{ 0x179,             0,    0  },
	{ 0x17A,             0,    0  },
	{ 0x17B,             0,    0  },
	{ 0x17C,             0,    0  },
	{ 0x17D,             0,    0  },
	{ 0x17E,             0,    0  },
	{ 0x17F,             0,    0  },
	{ 0x180,             0,    0  },
	{ 0x181,             0,    0  },
	{ 0x182,             0,    0  },
	{ 0x183,             0,    0  },
	{ 0x184,             0,    0  },
	{ 0x185,             0,    0  },
	{ 0x186,             0,    0  },
	{ 0x187,             0,    0  },
	{ 0x188,             0,    0  },
	{ 0x189,             0,    0  },
	{ 0x18A,             0,    0  },
	{ 0x18C,             0,    0  },
	{ 0x18D,             0,    0  },
	{ 0x18E,           0x7,    0  },
	{ 0x18F,             0,    0  },
	{ 0xFFFF,            0,    0  }
};

/* %%%%%% tx gain table */
/* Default LNA gain values for the NPHY */
static int16 nphy_def_lnagains[] = {-2, 10, 19, 25};

/* Slope and Y-intercept of the LNA gain line */
static int32 nphy_lnagain_est0[] = {-315, 40370}; /* 13 bit precision (-.0384, 4.9280) */
static int32 nphy_lnagain_est1[] = {-224, 23242}; /* 13 bit precision (-.0273, 2.8372) */

static const uint16 tbl_iqcal_gainparams_nphy[2][NPHY_IQCAL_NUMGAINS][8] = {
	{ /* 2G table */
	{0x000, 0, 0, 2, 0x69, 0x69, 0x69, 0x69},
	{0x700, 7, 0, 0, 0x69, 0x69, 0x69, 0x69},
	{0x710, 7, 1, 0, 0x68, 0x68, 0x68, 0x68},
	{0x720, 7, 2, 0, 0x67, 0x67, 0x67, 0x67},
	{0x730, 7, 3, 0, 0x66, 0x66, 0x66, 0x66},
	{0x740, 7, 4, 0, 0x65, 0x65, 0x65, 0x65},
	{0x741, 7, 4, 1, 0x65, 0x65, 0x65, 0x65},
	{0x742, 7, 4, 2, 0x65, 0x65, 0x65, 0x65},
	{0x743, 7, 4, 3, 0x65, 0x65, 0x65, 0x65}
	},
	{ /* 5G table */
	{0x000, 7, 0, 0, 0x79, 0x79, 0x79, 0x79},
	{0x700, 7, 0, 0, 0x79, 0x79, 0x79, 0x79},
	{0x710, 7, 1, 0, 0x79, 0x79, 0x79, 0x79},
	{0x720, 7, 2, 0, 0x78, 0x78, 0x78, 0x78},
	{0x730, 7, 3, 0, 0x78, 0x78, 0x78, 0x78},
	{0x740, 7, 4, 0, 0x78, 0x78, 0x78, 0x78},
	{0x741, 7, 4, 1, 0x78, 0x78, 0x78, 0x78},
	{0x742, 7, 4, 2, 0x78, 0x78, 0x78, 0x78},
	{0x743, 7, 4, 3, 0x78, 0x78, 0x78, 0x78}
	}
};

static const uint32 nphy_tpc_txgain[] = {
	0x03cc2b44, 0x03cc2b42, 0x03cc2a44, 0x03cc2a42,
	0x03cc2944, 0x03c82b44, 0x03c82b42, 0x03c82a44,
	0x03c82a42, 0x03c82944, 0x03c82942, 0x03c82844,
	0x03c82842, 0x03c42b44, 0x03c42b42, 0x03c42a44,
	0x03c42a42, 0x03c42944, 0x03c42942, 0x03c42844,
	0x03c42842, 0x03c42744, 0x03c42742, 0x03c42644,
	0x03c42642, 0x03c42544, 0x03c42542, 0x03c42444,
	0x03c42442, 0x03c02b44, 0x03c02b42, 0x03c02a44,
	0x03c02a42, 0x03c02944, 0x03c02942, 0x03c02844,
	0x03c02842, 0x03c02744, 0x03c02742, 0x03b02b44,
	0x03b02b42, 0x03b02a44, 0x03b02a42, 0x03b02944,
	0x03b02942, 0x03b02844, 0x03b02842, 0x03b02744,
	0x03b02742, 0x03b02644, 0x03b02642, 0x03b02544,
	0x03b02542, 0x03a02b44, 0x03a02b42, 0x03a02a44,
	0x03a02a42, 0x03a02944, 0x03a02942, 0x03a02844,
	0x03a02842, 0x03a02744, 0x03a02742, 0x03902b44,
	0x03902b42, 0x03902a44, 0x03902a42, 0x03902944,
	0x03902942, 0x03902844, 0x03902842, 0x03902744,
	0x03902742, 0x03902644, 0x03902642, 0x03902544,
	0x03902542, 0x03802b44, 0x03802b42, 0x03802a44,
	0x03802a42, 0x03802944, 0x03802942, 0x03802844,
	0x03802842, 0x03802744, 0x03802742, 0x03802644,
	0x03802642, 0x03802544, 0x03802542, 0x03802444,
	0x03802442, 0x03802344, 0x03802342, 0x03802244,
	0x03802242, 0x03802144, 0x03802142, 0x03802044,
	0x03802042, 0x03801f44, 0x03801f42, 0x03801e44,
	0x03801e42, 0x03801d44, 0x03801d42, 0x03801c44,
	0x03801c42, 0x03801b44, 0x03801b42, 0x03801a44,
	0x03801a42, 0x03801944, 0x03801942, 0x03801844,
	0x03801842, 0x03801744, 0x03801742, 0x03801644,
	0x03801642, 0x03801544, 0x03801542, 0x03801444,
	0x03801442, 0x03801344, 0x03801342, 0x00002b00
	};
/*
 *  -- lo_scale compensates digital LO coeffs for changes
 *     in DAC gain based on tx_gain_entries table
 */
static const uint16 nphy_tpc_loscale[] = {
	256, 256, 271, 271, 287, 256, 256, 271,
	271, 287, 287, 304, 304, 256, 256, 271,
	271, 287, 287, 304, 304, 322, 322, 341,
	341, 362, 362, 383, 383, 256, 256, 271,
	271, 287, 287, 304, 304, 322, 322, 256,
	256, 271, 271, 287, 287, 304, 304, 322,
	322, 341, 341, 362, 362, 256, 256, 271,
	271, 287, 287, 304, 304, 322, 322, 256,
	256, 271, 271, 287, 287, 304, 304, 322,
	322, 341, 341, 362, 362, 256, 256, 271,
	271, 287, 287, 304, 304, 322, 322, 341,
	341, 362, 362, 383, 383, 406, 406, 430,
	430, 455, 455, 482, 482, 511, 511, 541,
	541, 573, 573, 607, 607, 643, 643, 681,
	681, 722, 722, 764, 764, 810, 810, 858,
	858, 908, 908, 962, 962, 1019, 1019, 256
	};

/* NPHY tx power gain table for BCM4322(2056)
 * use PAD to provide gross gain and bb_mult
 * for fine gain steps
 */


static uint32 nphy_tpc_txgain_ipa[] = {
	0x5ff7002d, 0x5ff7002b, 0x5ff7002a, 0x5ff70029,
	0x5ff70028, 0x5ff70027, 0x5ff70026, 0x5ff70025,
	0x5ef7002d, 0x5ef7002b, 0x5ef7002a, 0x5ef70029,
	0x5ef70028, 0x5ef70027, 0x5ef70026, 0x5ef70025,
	0x5df7002d, 0x5df7002b, 0x5df7002a, 0x5df70029,
	0x5df70028, 0x5df70027, 0x5df70026, 0x5df70025,
	0x5cf7002d, 0x5cf7002b, 0x5cf7002a, 0x5cf70029,
	0x5cf70028, 0x5cf70027, 0x5cf70026, 0x5cf70025,
	0x5bf7002d, 0x5bf7002b, 0x5bf7002a, 0x5bf70029,
	0x5bf70028, 0x5bf70027, 0x5bf70026, 0x5bf70025,
	0x5af7002d, 0x5af7002b, 0x5af7002a, 0x5af70029,
	0x5af70028, 0x5af70027, 0x5af70026, 0x5af70025,
	0x59f7002d, 0x59f7002b, 0x59f7002a, 0x59f70029,
	0x59f70028, 0x59f70027, 0x59f70026, 0x59f70025,
	0x58f7002d, 0x58f7002b, 0x58f7002a, 0x58f70029,
	0x58f70028, 0x58f70027, 0x58f70026, 0x58f70025,
	0x57f7002d, 0x57f7002b, 0x57f7002a, 0x57f70029,
	0x57f70028, 0x57f70027, 0x57f70026, 0x57f70025,
	0x56f7002d, 0x56f7002b, 0x56f7002a, 0x56f70029,
	0x56f70028, 0x56f70027, 0x56f70026, 0x56f70025,
	0x55f7002d, 0x55f7002b, 0x55f7002a, 0x55f70029,
	0x55f70028, 0x55f70027, 0x55f70026, 0x55f70025,
	0x54f7002d, 0x54f7002b, 0x54f7002a, 0x54f70029,
	0x54f70028, 0x54f70027, 0x54f70026, 0x54f70025,
	0x53f7002d, 0x53f7002b, 0x53f7002a, 0x53f70029,
	0x53f70028, 0x53f70027, 0x53f70026, 0x53f70025,
	0x52f7002d, 0x52f7002b, 0x52f7002a, 0x52f70029,
	0x52f70028, 0x52f70027, 0x52f70026, 0x52f70025,
	0x51f7002d, 0x51f7002b, 0x51f7002a, 0x51f70029,
	0x51f70028, 0x51f70027, 0x51f70026, 0x51f70025,
	0x50f7002d, 0x50f7002b, 0x50f7002a, 0x50f70029,
	0x50f70028, 0x50f70027, 0x50f70026, 0x50f70025
};

static uint32 nphy_tpc_txgain_ipa_rev5[] = {
	0x1ff7002d, 0x1ff7002b, 0x1ff7002a, 0x1ff70029,
	0x1ff70028, 0x1ff70027, 0x1ff70026, 0x1ff70025,
	0x1ef7002d, 0x1ef7002b, 0x1ef7002a, 0x1ef70029,
	0x1ef70028, 0x1ef70027, 0x1ef70026, 0x1ef70025,
	0x1df7002d, 0x1df7002b, 0x1df7002a, 0x1df70029,
	0x1df70028, 0x1df70027, 0x1df70026, 0x1df70025,
	0x1cf7002d, 0x1cf7002b, 0x1cf7002a, 0x1cf70029,
	0x1cf70028, 0x1cf70027, 0x1cf70026, 0x1cf70025,
	0x1bf7002d, 0x1bf7002b, 0x1bf7002a, 0x1bf70029,
	0x1bf70028, 0x1bf70027, 0x1bf70026, 0x1bf70025,
	0x1af7002d, 0x1af7002b, 0x1af7002a, 0x1af70029,
	0x1af70028, 0x1af70027, 0x1af70026, 0x1af70025,
	0x19f7002d, 0x19f7002b, 0x19f7002a, 0x19f70029,
	0x19f70028, 0x19f70027, 0x19f70026, 0x19f70025,
	0x18f7002d, 0x18f7002b, 0x18f7002a, 0x18f70029,
	0x18f70028, 0x18f70027, 0x18f70026, 0x18f70025,
	0x17f7002d, 0x17f7002b, 0x17f7002a, 0x17f70029,
	0x17f70028, 0x17f70027, 0x17f70026, 0x17f70025,
	0x16f7002d, 0x16f7002b, 0x16f7002a, 0x16f70029,
	0x16f70028, 0x16f70027, 0x16f70026, 0x16f70025,
	0x15f7002d, 0x15f7002b, 0x15f7002a, 0x15f70029,
	0x15f70028, 0x15f70027, 0x15f70026, 0x15f70025,
	0x14f7002d, 0x14f7002b, 0x14f7002a, 0x14f70029,
	0x14f70028, 0x14f70027, 0x14f70026, 0x14f70025,
	0x13f7002d, 0x13f7002b, 0x13f7002a, 0x13f70029,
	0x13f70028, 0x13f70027, 0x13f70026, 0x13f70025,
	0x12f7002d, 0x12f7002b, 0x12f7002a, 0x12f70029,
	0x12f70028, 0x12f70027, 0x12f70026, 0x12f70025,
	0x11f7002d, 0x11f7002b, 0x11f7002a, 0x11f70029,
	0x11f70028, 0x11f70027, 0x11f70026, 0x11f70025,
	0x10f7002d, 0x10f7002b, 0x10f7002a, 0x10f70029,
	0x10f70028, 0x10f70027, 0x10f70026, 0x10f70025
};

static uint32 nphy_tpc_txgain_ipa_rev6[] = {
	0x0ff7002d, 0x0ff7002b, 0x0ff7002a, 0x0ff70029,
	0x0ff70028, 0x0ff70027, 0x0ff70026, 0x0ff70025,
	0x0ef7002d, 0x0ef7002b, 0x0ef7002a, 0x0ef70029,
	0x0ef70028, 0x0ef70027, 0x0ef70026, 0x0ef70025,
	0x0df7002d, 0x0df7002b, 0x0df7002a, 0x0df70029,
	0x0df70028, 0x0df70027, 0x0df70026, 0x0df70025,
	0x0cf7002d, 0x0cf7002b, 0x0cf7002a, 0x0cf70029,
	0x0cf70028, 0x0cf70027, 0x0cf70026, 0x0cf70025,
	0x0bf7002d, 0x0bf7002b, 0x0bf7002a, 0x0bf70029,
	0x0bf70028, 0x0bf70027, 0x0bf70026, 0x0bf70025,
	0x0af7002d, 0x0af7002b, 0x0af7002a, 0x0af70029,
	0x0af70028, 0x0af70027, 0x0af70026, 0x0af70025,
	0x09f7002d, 0x09f7002b, 0x09f7002a, 0x09f70029,
	0x09f70028, 0x09f70027, 0x09f70026, 0x09f70025,
	0x08f7002d, 0x08f7002b, 0x08f7002a, 0x08f70029,
	0x08f70028, 0x08f70027, 0x08f70026, 0x08f70025,
	0x07f7002d, 0x07f7002b, 0x07f7002a, 0x07f70029,
	0x07f70028, 0x07f70027, 0x07f70026, 0x07f70025,
	0x06f7002d, 0x06f7002b, 0x06f7002a, 0x06f70029,
	0x06f70028, 0x06f70027, 0x06f70026, 0x06f70025,
	0x05f7002d, 0x05f7002b, 0x05f7002a, 0x05f70029,
	0x05f70028, 0x05f70027, 0x05f70026, 0x05f70025,
	0x04f7002d, 0x04f7002b, 0x04f7002a, 0x04f70029,
	0x04f70028, 0x04f70027, 0x04f70026, 0x04f70025,
	0x03f7002d, 0x03f7002b, 0x03f7002a, 0x03f70029,
	0x03f70028, 0x03f70027, 0x03f70026, 0x03f70025,
	0x02f7002d, 0x02f7002b, 0x02f7002a, 0x02f70029,
	0x02f70028, 0x02f70027, 0x02f70026, 0x02f70025,
	0x01f7002d, 0x01f7002b, 0x01f7002a, 0x01f70029,
	0x01f70028, 0x01f70027, 0x01f70026, 0x01f70025,
	0x00f7002d, 0x00f7002b, 0x00f7002a, 0x00f70029,
	0x00f70028, 0x00f70027, 0x00f70026, 0x00f70025
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev3[] = {
	0x70ff0040, 0x70f7003e, 0x70ef003b, 0x70e70039,
	0x70df0037, 0x70d70036, 0x70cf0033, 0x70c70032,
	0x70bf0031, 0x70b7002f, 0x70af002e, 0x70a7002d,
	0x709f002d, 0x7097002c, 0x708f002c, 0x7087002c,
	0x707f002b, 0x7077002c, 0x706f002c, 0x7067002d,
	0x705f002e, 0x705f002b, 0x705f0029, 0x7057002a,
	0x70570028, 0x704f002a, 0x7047002c, 0x7047002a,
	0x70470028, 0x70470026, 0x70470024, 0x70470022,
	0x7047001f, 0x70370027, 0x70370024, 0x70370022,
	0x70370020, 0x7037001f, 0x7037001d, 0x7037001b,
	0x7037001a, 0x70370018, 0x70370017, 0x7027001e,
	0x7027001d, 0x7027001a, 0x701f0024, 0x701f0022,
	0x701f0020, 0x701f001f, 0x701f001d, 0x701f001b,
	0x701f001a, 0x701f0018, 0x701f0017, 0x701f0015,
	0x701f0014, 0x701f0013, 0x701f0012, 0x701f0011,
	0x70170019, 0x70170018, 0x70170016, 0x70170015,
	0x70170014, 0x70170013, 0x70170012, 0x70170010,
	0x70170010, 0x7017000f, 0x700f001d, 0x700f001b,
	0x700f001a, 0x700f0018, 0x700f0017, 0x700f0015,
	0x700f0015, 0x700f0013, 0x700f0013, 0x700f0011,
	0x700f0010, 0x700f0010, 0x700f000f, 0x700f000e,
	0x700f000d, 0x700f000c, 0x700f000b, 0x700f000b,
	0x700f000b, 0x700f000a, 0x700f0009, 0x700f0009,
	0x700f0009, 0x700f0008, 0x700f0007, 0x700f0007,
	0x700f0006, 0x700f0006, 0x700f0006, 0x700f0006,
	0x700f0005, 0x700f0005, 0x700f0005, 0x700f0004,
	0x700f0004, 0x700f0004, 0x700f0004, 0x700f0004,
	0x700f0004, 0x700f0003, 0x700f0003, 0x700f0003,
	0x700f0003, 0x700f0002, 0x700f0002, 0x700f0002,
	0x700f0002, 0x700f0002, 0x700f0002, 0x700f0001,
	0x700f0001, 0x700f0001, 0x700f0001, 0x700f0001,
	0x700f0001, 0x700f0001, 0x700f0001, 0x700f0001
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev4n6[] = {
	0xf0ff0040, 0xf0f7003e, 0xf0ef003b, 0xf0e70039,
	0xf0df0037, 0xf0d70036, 0xf0cf0033, 0xf0c70032,
	0xf0bf0031, 0xf0b7002f, 0xf0af002e, 0xf0a7002d,
	0xf09f002d, 0xf097002c, 0xf08f002c, 0xf087002c,
	0xf07f002b, 0xf077002c, 0xf06f002c, 0xf067002d,
	0xf05f002e, 0xf05f002b, 0xf05f0029, 0xf057002a,
	0xf0570028, 0xf04f002a, 0xf047002c, 0xf047002a,
	0xf0470028, 0xf0470026, 0xf0470024, 0xf0470022,
	0xf047001f, 0xf0370027, 0xf0370024, 0xf0370022,
	0xf0370020, 0xf037001f, 0xf037001d, 0xf037001b,
	0xf037001a, 0xf0370018, 0xf0370017, 0xf027001e,
	0xf027001d, 0xf027001a, 0xf01f0024, 0xf01f0022,
	0xf01f0020, 0xf01f001f, 0xf01f001d, 0xf01f001b,
	0xf01f001a, 0xf01f0018, 0xf01f0017, 0xf01f0015,
	0xf01f0014, 0xf01f0013, 0xf01f0012, 0xf01f0011,
	0xf0170019, 0xf0170018, 0xf0170016, 0xf0170015,
	0xf0170014, 0xf0170013, 0xf0170012, 0xf0170010,
	0xf0170010, 0xf017000f, 0xf00f001d, 0xf00f001b,
	0xf00f001a, 0xf00f0018, 0xf00f0017, 0xf00f0015,
	0xf00f0015, 0xf00f0013, 0xf00f0013, 0xf00f0011,
	0xf00f0010, 0xf00f0010, 0xf00f000f, 0xf00f000e,
	0xf00f000d, 0xf00f000c, 0xf00f000b, 0xf00f000b,
	0xf00f000b, 0xf00f000a, 0xf00f0009, 0xf00f0009,
	0xf00f0009, 0xf00f0008, 0xf00f0007, 0xf00f0007,
	0xf00f0006, 0xf00f0006, 0xf00f0006, 0xf00f0006,
	0xf00f0005, 0xf00f0005, 0xf00f0005, 0xf00f0004,
	0xf00f0004, 0xf00f0004, 0xf00f0004, 0xf00f0004,
	0xf00f0004, 0xf00f0003, 0xf00f0003, 0xf00f0003,
	0xf00f0003, 0xf00f0002, 0xf00f0002, 0xf00f0002,
	0xf00f0002, 0xf00f0002, 0xf00f0002, 0xf00f0001,
	0xf00f0001, 0xf00f0001, 0xf00f0001, 0xf00f0001,
	0xf00f0001, 0xf00f0001, 0xf00f0001, 0xf00f0001
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev5[] = {
	0x30ff0031, 0x30e70031, 0x30e7002e, 0x30cf002e,
	0x30bf002e, 0x30af002e, 0x309f002f, 0x307f0033,
	0x307f0031, 0x307f002e, 0x3077002e, 0x306f002e,
	0x3067002e, 0x305f002f, 0x30570030, 0x3057002d,
	0x304f002e, 0x30470031, 0x3047002e, 0x3047002c,
	0x30470029, 0x303f002c, 0x303f0029, 0x3037002d,
	0x3037002a, 0x30370028, 0x302f002c, 0x302f002a,
	0x302f0028, 0x302f0026, 0x3027002c, 0x30270029,
	0x30270027, 0x30270025, 0x30270023, 0x301f002c,
	0x301f002a, 0x301f0028, 0x301f0025, 0x301f0024,
	0x301f0022, 0x301f001f, 0x3017002d, 0x3017002b,
	0x30170028, 0x30170026, 0x30170024, 0x30170022,
	0x30170020, 0x3017001e, 0x3017001d, 0x3017001b,
	0x3017001a, 0x30170018, 0x30170017, 0x30170015,
	0x300f002c, 0x300f0029, 0x300f0027, 0x300f0024,
	0x300f0022, 0x300f0021, 0x300f001f, 0x300f001d,
	0x300f001b, 0x300f001a, 0x300f0018, 0x300f0017,
	0x300f0016, 0x300f0015, 0x300f0115, 0x300f0215,
	0x300f0315, 0x300f0415, 0x300f0515, 0x300f0615,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev5v1[] = {
	0x707f0030, 0x707f002d, 0x707f002b, 0x7077002b,
	0x706f002b, 0x7067002b, 0x705f002c, 0x7057002d,
	0x7057002a, 0x704f002b, 0x7047002d, 0x7047002b,
	0x70470029, 0x70470026, 0x703f0029, 0x703f0027,
	0x7037002a, 0x70370027, 0x70370025, 0x702f0029,
	0x702f0027, 0x702f0025, 0x702f0023, 0x70270029,
	0x70270027, 0x70270025, 0x70270023, 0x70270021,
	0x701f0029, 0x701f0027, 0x701f0025, 0x701f0023,
	0x701f0021, 0x701f001f, 0x701f001d, 0x7017002a,
	0x70170028, 0x70170025, 0x70170023, 0x70170021,
	0x7017001f, 0x7017001e, 0x7017001c, 0x7017001b,
	0x70170019, 0x70170018, 0x70170017, 0x70170015,
	0x70170014, 0x700f0029, 0x700f0027, 0x700f0024,
	0x700f0022, 0x700f0020, 0x700f001f, 0x700f001d,
	0x700f001b, 0x700f0019, 0x700f0018, 0x700f0017,
	0x700f0015, 0x700f0015, 0x700f0013, 0x700f0113,
	0x700f0213, 0x700f0313, 0x700f0413, 0x700f0513,
	0x700f0613, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev5v2[] = {
	0x70ff002d, 0x70e7002d, 0x70e7002b, 0x70cf002b,
	0x70bf002b, 0x70af002b, 0x709f002c, 0x707f0030,
	0x707f002d, 0x707f002b, 0x7077002b, 0x706f002b,
	0x7067002b, 0x705f002c, 0x7057002d, 0x7057002a,
	0x704f002b, 0x7047002d, 0x7047002b, 0x70470029,
	0x70470026, 0x703f0029, 0x703f0027, 0x7037002a,
	0x70370027, 0x70370025, 0x702f0029, 0x702f0027,
	0x702f0025, 0x702f0023, 0x70270029, 0x70270027,
	0x70270025, 0x70270023, 0x70270021, 0x701f0029,
	0x701f0027, 0x701f0025, 0x701f0023, 0x701f0021,
	0x701f001f, 0x701f001d, 0x7017002a, 0x70170028,
	0x70170025, 0x70170023, 0x70170021, 0x7017001f,
	0x7017001e, 0x7017001c, 0x7017001b, 0x70170019,
	0x70170018, 0x70170017, 0x70170015, 0x70170014,
	0x700f0029, 0x700f0027, 0x700f0024, 0x700f0022,
	0x700f0020, 0x700f001f, 0x700f001d, 0x700f001b,
	0x700f0019, 0x700f0018, 0x700f0017, 0x700f0015,
	0x700f0015, 0x700f0013, 0x700f0113, 0x700f0213,
	0x700f0313, 0x700f0413, 0x700f0513, 0x700f0613,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev5v3[] = {
	0x70cf0029, 0x70c70028, 0x70bf0027, 0x70b70027,
	0x70af0027, 0x70a70027, 0x709f0027, 0x70970027,
	0x708f0027, 0x70870027, 0x707f0026, 0x70770027,
	0x706f0027, 0x70670029, 0x705f002a, 0x7057002b,
	0x70570029, 0x704f002b, 0x704f0029, 0x704f0027,
	0x70470029, 0x70470027, 0x703f002a, 0x703f0027,
	0x703f0025, 0x70370029, 0x70370027, 0x70370025,
	0x702f002a, 0x702f0028, 0x702f0025, 0x702f0023,
	0x7027002a, 0x70270027, 0x70270025, 0x70270023,
	0x70270021, 0x701f002b, 0x701f0028, 0x701f0026,
	0x701f0023, 0x701f0021, 0x701f0020, 0x701f001e,
	0x7017002b, 0x70170029, 0x70170027, 0x70170024,
	0x70170022, 0x70170020, 0x7017001f, 0x7017001d,
	0x7017001b, 0x70170019, 0x70170018, 0x70170017,
	0x70170015, 0x70170015, 0x700f0029, 0x700f0027,
	0x700f0025, 0x700f0023, 0x700f0021, 0x700f001f,
	0x700f001d, 0x700f001b, 0x700f001a, 0x700f0019,
	0x700f0017, 0x700f0016, 0x700f0015, 0x700f0013,
	0x700f0113, 0x700f0213, 0x700f0313, 0x700f0413,
	0x700f0513, 0x700f0613, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713
};


static uint32 nphy_tpc_txgain_ipa_2g_2057rev7[] = {
	0x70fe0031, 0x70e60031, 0x70e6002e, 0x70ce002e,
	0x70be002e, 0x70ae002e, 0x709e002f, 0x707e0033,
	0x707e0031, 0x707e002e, 0x7076002e, 0x706e002e,
	0x7066002e, 0x705e002f, 0x70560030, 0x7056002d,
	0x704e002e, 0x70460031, 0x7046002e, 0x7046002c,
	0x70460029, 0x703e002c, 0x703e0029, 0x7036002d,
	0x7036002a, 0x70360028, 0x702e002c, 0x702e002a,
	0x702e0028, 0x702e0026, 0x7026002c, 0x70260029,
	0x70260027, 0x70260025, 0x70260023, 0x701e002c,
	0x701e002a, 0x701e0028, 0x701e0025, 0x701e0024,
	0x701e0022, 0x701e001f, 0x7016002d, 0x7016002b,
	0x70160028, 0x70160026, 0x70160024, 0x70160022,
	0x70160020, 0x7016001e, 0x7016001d, 0x7016001b,
	0x7016001a, 0x70160018, 0x70160017, 0x70160015,
	0x700e002c, 0x700e0029, 0x700e0027, 0x700e0024,
	0x700e0022, 0x700e0021, 0x700e001f, 0x700e001d,
	0x700e001b, 0x700e001a, 0x700e0018, 0x700e0017,
	0x700e0016, 0x700e0015, 0x700e0115, 0x700e0215,
	0x700e0315, 0x700e0415, 0x700e0515, 0x700e0615,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev7_ver2[] = {
    0x607f0030, 0x60770031, 0x6077002e, 0x606f002f,
    0x60670031, 0x6067002e, 0x605f0030, 0x605f002d,
    0x6057002f, 0x6057002c, 0x6057002a, 0x604f002d,
    0x604f002a, 0x6047002e, 0x6047002b, 0x60470029,
    0x603f002c, 0x603f0029, 0x603f0027, 0x6037002c,
    0x60370029, 0x60370027, 0x602f002d, 0x602f002a,
    0x602f0028, 0x602f0026, 0x602f0024, 0x602f0022,
    0x60270028, 0x60270026, 0x60270024, 0x60270022,
    0x6027001f, 0x6027001e, 0x6027001d, 0x601f0024,
    0x601f0022, 0x601f0021, 0x601f001f, 0x601f001d,
    0x6017002a, 0x60170028, 0x60170026, 0x60170024,
    0x60170022, 0x6017001f, 0x6017001e, 0x6017001c,
    0x6017001a, 0x60170019, 0x60170018, 0x60170016,
    0x60170015, 0x600f002c, 0x600f0029, 0x600f0027,
    0x600f0024, 0x600f0022, 0x600f0021, 0x600f001f,
    0x600f001d, 0x600f001b, 0x600f001a, 0x600f0018,
    0x600f0017, 0x600f0015, 0x600f0015, 0x600f0115,
    0x600f0215, 0x600f0315, 0x600f0415, 0x600f0515,
    0x600f0615, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev8[] = {
	0x40ff0031, 0x40e70031, 0x40e7002e, 0x40cf002e,
	0x40bf002e, 0x40af002e, 0x409f002f, 0x407f0033,
	0x407f0031, 0x407f002e, 0x4077002e, 0x406f002e,
	0x4067002e, 0x405f002f, 0x40570030, 0x4057002d,
	0x404f002e, 0x40470031, 0x4047002e, 0x4047002c,
	0x40470029, 0x403f002c, 0x403f0029, 0x4037002d,
	0x4037002a, 0x40370028, 0x402f002c, 0x402f002a,
	0x402f0028, 0x402f0026, 0x4027002c, 0x40270029,
	0x40270027, 0x40270025, 0x40270023, 0x401f002c,
	0x401f002a, 0x401f0028, 0x401f0025, 0x401f0024,
	0x401f0022, 0x401f001f, 0x4017002d, 0x4017002b,
	0x40170028, 0x40170026, 0x40170024, 0x40170022,
	0x40170020, 0x4017001e, 0x4017001d, 0x4017001b,
	0x4017001a, 0x40170018, 0x40170017, 0x40170015,
	0x400f002c, 0x400f0029, 0x400f0027, 0x400f0024,
	0x400f0022, 0x400f0021, 0x400f001f, 0x400f001d,
	0x400f001b, 0x400f001a, 0x400f0018, 0x400f0017,
	0x400f0016, 0x400f0015, 0x400f0115, 0x400f0215,
	0x400f0315, 0x400f0415, 0x400f0515, 0x400f0615,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715
};
static uint32 nphy_tpc_txgain_ipa_2g_2057rev9[] = {
	0x60ff0031, 0x60e7002c, 0x60cf002a, 0x60c70029,
	0x60b70029, 0x60a70029, 0x609f002a, 0x6097002b,
	0x6087002e, 0x60770031, 0x606f0032, 0x60670034,
	0x60670031, 0x605f0033, 0x605f0031, 0x60570033,
	0x60570030, 0x6057002d, 0x6057002b, 0x604f002d,
	0x604f002b, 0x604f0029, 0x604f0026, 0x60470029,
	0x60470027, 0x603f0029, 0x603f0027, 0x603f0025,
	0x60370029, 0x60370027, 0x60370024, 0x602f002a,
	0x602f0028, 0x602f0026, 0x602f0024, 0x6027002a,
	0x60270028, 0x60270026, 0x60270024, 0x60270022,
	0x601f002b, 0x601f0029, 0x601f0027, 0x601f0024,
	0x601f0022, 0x601f0020, 0x601f001f, 0x601f001d,
	0x60170029, 0x60170027, 0x60170025, 0x60170023,
	0x60170021, 0x6017001f, 0x6017001d, 0x6017001c,
	0x6017001a, 0x60170018, 0x60170018, 0x60170016,
	0x60170015, 0x600f0029, 0x600f0027, 0x600f0025,
	0x600f0023, 0x600f0021, 0x600f001f, 0x600f001d,
	0x600f001c, 0x600f001a, 0x600f0019, 0x600f0018,
	0x600f0016, 0x600f0015, 0x600f0115, 0x600f0215,
	0x600f0315, 0x600f0415, 0x600f0515, 0x600f0615,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev11_ref[] = {
	0x60ff0031, 0x60ef002f, 0x60df002e, 0x60d7002c,
	0x60cf002b, 0x60bf002d, 0x60af002f, 0x60a7002f,
	0x609f002f, 0x609f002c, 0x6097002c, 0x608f002c,
	0x6087002c, 0x60770034, 0x60770031, 0x606f0032,
	0x60670034, 0x60670031, 0x605f0033, 0x605f0031,
	0x60570033, 0x60570030, 0x6057002d, 0x6057002b,
	0x604f002d, 0x604f002b, 0x604f0029, 0x604f0026,
	0x60470029, 0x60470027, 0x603f0029, 0x603f0027,
	0x603f0025, 0x60370029, 0x60370027, 0x60370024,
	0x602f002a, 0x602f0028, 0x602f0026, 0x602f0024,
	0x6027002a, 0x60270028, 0x60270026, 0x60270024,
	0x60270022, 0x601f002b, 0x601f0029, 0x601f0027,
	0x601f0024, 0x601f0022, 0x601f0020, 0x601f001f,
	0x601f001d, 0x60170029, 0x60170027, 0x60170025,
	0x60170023, 0x60170021, 0x6017001f, 0x6017001d,
	0x6017001c, 0x6017001a, 0x60170018, 0x60170018,
	0x60170016, 0x60170015, 0x600f0029, 0x600f0027,
	0x600f0025, 0x600f0023, 0x600f0021, 0x600f001f,
	0x600f001d, 0x600f001c, 0x600f001a, 0x600f0019,
	0x600f0018, 0x600f0016, 0x600f0015, 0x600f0115,
	0x600f0215, 0x600f0315, 0x600f0415, 0x600f0515,
	0x600f0615, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev11_mod[] = {
	0x60ff0031, 0x60f70030, 0x60ef002e, 0x60e7002f,
	0x60df002e, 0x60d7002d, 0x60cf002c, 0x60c7002c,
	0x60bf002b, 0x60b7002b, 0x60af002b, 0x60a7002b,
	0x609f002b, 0x6097002b, 0x608f002c, 0x6087002d,
	0x6087002a, 0x60870028, 0x60870026, 0x607f0029,
	0x6077002a, 0x606f002b, 0x6067002c, 0x605f002e,
	0x60570030, 0x6057002d, 0x6057002b, 0x604f002d,
	0x604f002b, 0x604f0028, 0x604f0026, 0x60470029,
	0x60470027, 0x603f002b, 0x603f0028, 0x603f0026,
	0x60370029, 0x60370027, 0x60370025, 0x602f002b,
	0x602f0029, 0x602f0027, 0x602f0024, 0x60270029,
	0x60270027, 0x60270024, 0x60270023, 0x60270021,
	0x6027001f, 0x601f002a, 0x601f0028, 0x601f0026,
	0x601f0024, 0x601f0022, 0x601f001f, 0x601f001e,
	0x6017002a, 0x60170028, 0x60170026, 0x60170024,
	0x60170022, 0x6017001f, 0x6017001e, 0x6017001c,
	0x6017001a, 0x60170019, 0x60170018, 0x60170016,
	0x600f002a, 0x600f0028, 0x600f0026, 0x600f0024,
	0x600f0022, 0x600f001f, 0x600f001e, 0x600f001c,
	0x600f001a, 0x600f0019, 0x600f0018, 0x600f0016,
	0x600f0015, 0x600f0014, 0x600f0013, 0x600f0012,
	0x600f0011, 0x600f0010, 0x600f000f, 0x600f000e,
	0x600f000e, 0x600f000d, 0x600f000c, 0x600f000b,
	0x600f000b, 0x600f000a, 0x600f0009, 0x600f0009,
	0x600f0009, 0x600f0008, 0x600f0007, 0x600f0007,
	0x600f0006, 0x600f0006, 0x600f0006, 0x600f0006,
	0x600f0005, 0x600f0005, 0x600f0005, 0x600f0004,
	0x600f0004, 0x600f0004, 0x600f0004, 0x600f0004,
	0x600f0004, 0x600f0003, 0x600f0003, 0x600f0003,
	0x600f0003, 0x600f0003, 0x600f0002, 0x600f0002,
	0x600f0002, 0x600f0002, 0x600f0002, 0x600f0001,
	0x600f0001, 0x600f0001, 0x600f0001, 0x600f0001
};

/* BCM63268 */
static uint32 nphy_tpc_txgain_ipa_2g_2057rev12[] = {
    0x40ff0031, 0x40f70030, 0x40ef002f, 0x40e7002f,
    0x40df002e, 0x40d7002e, 0x40cf002e, 0x40c7002e,
    0x40bf002e, 0x40b7002e, 0x40af002e, 0x40a7002e,
    0x409f002e, 0x4097002f, 0x408f0030, 0x40870031,
    0x4087002e, 0x4087002c, 0x40870029, 0x407f002c,
    0x4077002d, 0x406f002e, 0x40670030, 0x4067002d,
    0x405f002f, 0x405f002c, 0x4057002e, 0x4057002c,
    0x404f002e, 0x404f002c, 0x404f0029, 0x4047002d,
    0x4047002a, 0x40470028, 0x403f002c, 0x403f0029,
    0x4037002e, 0x4037002b, 0x40370029, 0x40370027,
    0x402f002c, 0x402f0029, 0x402f0027, 0x402f0025,
    0x4027002c, 0x4027002a, 0x40270028, 0x40270025,
    0x40270024, 0x401f002d, 0x401f002b, 0x401f0028,
    0x401f0026, 0x401f0024, 0x401f0022, 0x401f0020,
    0x401f001e, 0x4017002c, 0x40170029, 0x40170027,
    0x40170025, 0x40170023, 0x40170021, 0x4017001f,
    0x4017001d, 0x4017001c, 0x4017001a, 0x40170019,
    0x40170018, 0x40170016, 0x400f002c, 0x400f0029,
    0x400f0027, 0x400f0024, 0x400f0023, 0x400f0021,
    0x400f001f, 0x400f001d, 0x400f001c, 0x400f001a,
    0x400f0018, 0x400f0017, 0x400f0016, 0x400f0015,
    0x400f0115, 0x400f0215, 0x400f0315, 0x400f0415,
    0x400f0515, 0x400f0615, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev13[] = {
	0x70df002e, 0x70d7002d, 0x70cf002d, 0x70c7002c,
	0x70bf002c, 0x70b7002c, 0x70af002c, 0x70a7002b,
	0x709f002b, 0x7097002c, 0x708f002c, 0x7087002c,
	0x707f002c, 0x7077002c, 0x706f002d, 0x7067002e,
	0x705f0030, 0x705f002e, 0x70570030, 0x7057002d,
	0x704f0030, 0x704f002d, 0x704f002a, 0x7047002e,
	0x7047002b, 0x70470029, 0x703f002c, 0x703f0029,
	0x703f0027, 0x7037002c, 0x70370029, 0x70370027,
	0x702f002c, 0x702f0029, 0x702f0027, 0x702f0025,
	0x7027002c, 0x7027002a, 0x70270027, 0x70270025,
	0x70270023, 0x701f002c, 0x701f002a, 0x701f0028,
	0x701f0026, 0x701f0024, 0x701f0022, 0x701f001f,
	0x701f001e, 0x7017002b, 0x70170029, 0x70170027,
	0x70170024, 0x70170022, 0x70170020, 0x7017001f,
	0x7017001d, 0x7017001b, 0x7017001a, 0x70170018,
	0x70170017, 0x70170015, 0x700f002c, 0x700f0029,
	0x700f0027, 0x700f0024, 0x700f0022, 0x700f0021,
	0x700f001f, 0x700f001d, 0x700f001b, 0x700f001a,
	0x700f0018, 0x700f0017, 0x700f0015, 0x700f0015,
	0x700f0115, 0x700f0215, 0x700f0315, 0x700f0415,
	0x700f0515, 0x700f0615, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev14[] = {
	0x50df002e, 0x50cf002d, 0x50bf002c, 0x50b7002b,
	0x50af002a, 0x50a70029, 0x509f0029, 0x50970028,
	0x508f0027, 0x50870027, 0x507f0027, 0x50770027,
	0x506f0027, 0x50670027, 0x505f0028, 0x50570029,
	0x504f002b, 0x5047002e, 0x5047002b, 0x50470029,
	0x503f002c, 0x503f0029, 0x5037002c, 0x5037002a,
	0x50370028, 0x502f002d, 0x502f002b, 0x502f0028,
	0x502f0026, 0x5027002d, 0x5027002a, 0x50270028,
	0x50270026, 0x50270024, 0x501f002e, 0x501f002b,
	0x501f0029, 0x501f0027, 0x501f0024, 0x501f0022,
	0x501f0020, 0x501f001f, 0x5017002c, 0x50170029,
	0x50170027, 0x50170024, 0x50170022, 0x50170021,
	0x5017001f, 0x5017001d, 0x5017001b, 0x5017001a,
	0x50170018, 0x50170017, 0x50170015, 0x500f002c,
	0x500f002a, 0x500f0027, 0x500f0025, 0x500f0023,
	0x500f0022, 0x500f001f, 0x500f001e, 0x500f001c,
	0x500f001a, 0x500f0019, 0x500f0018, 0x500f0016,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015
};

static uint32 nphy_tpc_txgain_ipa_5g[] = {
	0x7ff70035, 0x7ff70033, 0x7ff70032, 0x7ff70031,
	0x7ff7002f, 0x7ff7002e, 0x7ff7002d, 0x7ff7002b,
	0x7ff7002a, 0x7ff70029, 0x7ff70028, 0x7ff70027,
	0x7ff70026, 0x7ff70024, 0x7ff70023, 0x7ff70022,
	0x7ef70028, 0x7ef70027, 0x7ef70026, 0x7ef70025,
	0x7ef70024, 0x7ef70023, 0x7df70028, 0x7df70027,
	0x7df70026, 0x7df70025, 0x7df70024, 0x7df70023,
	0x7df70022, 0x7cf70029, 0x7cf70028, 0x7cf70027,
	0x7cf70026, 0x7cf70025, 0x7cf70023, 0x7cf70022,
	0x7bf70029, 0x7bf70028, 0x7bf70026, 0x7bf70025,
	0x7bf70024, 0x7bf70023, 0x7bf70022, 0x7bf70021,
	0x7af70029, 0x7af70028, 0x7af70027, 0x7af70026,
	0x7af70025, 0x7af70024, 0x7af70023, 0x7af70022,
	0x79f70029, 0x79f70028, 0x79f70027, 0x79f70026,
	0x79f70025, 0x79f70024, 0x79f70023, 0x79f70022,
	0x78f70029, 0x78f70028, 0x78f70027, 0x78f70026,
	0x78f70025, 0x78f70024, 0x78f70023, 0x78f70022,
	0x77f70029, 0x77f70028, 0x77f70027, 0x77f70026,
	0x77f70025, 0x77f70024, 0x77f70023, 0x77f70022,
	0x76f70029, 0x76f70028, 0x76f70027, 0x76f70026,
	0x76f70024, 0x76f70023, 0x76f70022, 0x76f70021,
	0x75f70029, 0x75f70028, 0x75f70027, 0x75f70026,
	0x75f70025, 0x75f70024, 0x75f70023, 0x74f70029,
	0x74f70028, 0x74f70026, 0x74f70025, 0x74f70024,
	0x74f70023, 0x74f70022, 0x73f70029, 0x73f70027,
	0x73f70026, 0x73f70025, 0x73f70024, 0x73f70023,
	0x73f70022, 0x72f70028, 0x72f70027, 0x72f70026,
	0x72f70025, 0x72f70024, 0x72f70023, 0x72f70022,
	0x71f70028, 0x71f70027, 0x71f70026, 0x71f70025,
	0x71f70024, 0x71f70023, 0x70f70028, 0x70f70027,
	0x70f70026, 0x70f70024, 0x70f70023, 0x70f70022,
	0x70f70021, 0x70f70020, 0x70f70020, 0x70f7001f
};

static uint32 nphy_tpc_txgain_ipa_5g_2057rev9[] = {
	0x7f7f0053, 0x7f7f004b, 0x7f7f0044, 0x7f7f003f,
	0x7f7f0039, 0x7f7f0035, 0x7f7f0032, 0x7f7f0030,
	0x7f7f002d, 0x7e7f0030, 0x7e7f002d, 0x7d7f0032,
	0x7d7f002f, 0x7d7f002c, 0x7c7f0032, 0x7c7f0030,
	0x7c7f002d, 0x7b7f0030, 0x7b7f002e, 0x7b7f002b,
	0x7a7f0032, 0x7a7f0030, 0x7a7f002d, 0x7a7f002b,
	0x797f0030, 0x797f002e, 0x797f002b, 0x797f0029,
	0x787f0030, 0x787f002d, 0x787f002b, 0x777f0032,
	0x777f0030, 0x777f002d, 0x777f002b, 0x767f0031,
	0x767f002f, 0x767f002c, 0x767f002a, 0x757f0031,
	0x757f002f, 0x757f002c, 0x757f002a, 0x747f0030,
	0x747f002d, 0x747f002b, 0x737f0032, 0x737f002f,
	0x737f002c, 0x737f002a, 0x727f0030, 0x727f002d,
	0x727f002b, 0x727f0029, 0x717f0030, 0x717f002d,
	0x717f002b, 0x707f0031, 0x707f002f, 0x707f002c,
	0x707f002a, 0x707f0027, 0x707f0025, 0x707f0023,
	0x707f0021, 0x707f001f, 0x707f001d, 0x707f001c,
	0x707f001a, 0x707f0019, 0x707f0017, 0x707f0016,
	0x707f0015, 0x707f0014, 0x707f0012, 0x707f0012,
	0x707f0011, 0x707f0010, 0x707f000f, 0x707f000e,
	0x707f000d, 0x707f000d, 0x707f000c, 0x707f000b,
	0x707f000a, 0x707f000a, 0x707f0009, 0x707f0008,
	0x707f0008, 0x707f0008, 0x707f0008, 0x707f0007,
	0x707f0007, 0x707f0006, 0x707f0006, 0x707f0006,
	0x707f0005, 0x707f0005, 0x707f0005, 0x707f0004,
	0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0001, 0x707f0001, 0x707f0001,
	0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};
static uint32 nphy_tpc_txgain_ipa_5g_2057[] = {
	0x7f7f0044, 0x7f7f0040, 0x7f7f003c, 0x7f7f0039,
	0x7f7f0036, 0x7e7f003c, 0x7e7f0038, 0x7e7f0035,
	0x7d7f003c, 0x7d7f0039, 0x7d7f0036, 0x7d7f0033,
	0x7c7f003b, 0x7c7f0037, 0x7c7f0034, 0x7b7f003a,
	0x7b7f0036, 0x7b7f0033, 0x7a7f003c, 0x7a7f0039,
	0x7a7f0036, 0x7a7f0033, 0x797f003b, 0x797f0038,
	0x797f0035, 0x797f0032, 0x787f003b, 0x787f0038,
	0x787f0035, 0x787f0032, 0x777f003a, 0x777f0037,
	0x777f0034, 0x777f0031, 0x767f003a, 0x767f0036,
	0x767f0033, 0x767f0031, 0x757f003a, 0x757f0037,
	0x757f0034, 0x747f003c, 0x747f0039, 0x747f0036,
	0x747f0033, 0x737f003b, 0x737f0038, 0x737f0035,
	0x737f0032, 0x727f0039, 0x727f0036, 0x727f0033,
	0x727f0030, 0x717f003a, 0x717f0037, 0x717f0034,
	0x707f003b, 0x707f0038, 0x707f0035, 0x707f0032,
	0x707f002f, 0x707f002d, 0x707f002a, 0x707f0028,
	0x707f0025, 0x707f0023, 0x707f0021, 0x707f0020,
	0x707f001e, 0x707f001c, 0x707f001b, 0x707f0019,
	0x707f0018, 0x707f0016, 0x707f0015, 0x707f0014,
	0x707f0013, 0x707f0012, 0x707f0011, 0x707f0010,
	0x707f000f, 0x707f000e, 0x707f000d, 0x707f000d,
	0x707f000c, 0x707f000b, 0x707f000b, 0x707f000a,
	0x707f0009, 0x707f0009, 0x707f0008, 0x707f0008,
	0x707f0007, 0x707f0007, 0x707f0007, 0x707f0006,
	0x707f0006, 0x707f0006, 0x707f0005, 0x707f0005,
	0x707f0005, 0x707f0004, 0x707f0004, 0x707f0004,
	0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001,
	0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};

static uint32 nphy_tpc_txgain_ipa_5g_2057rev7[] = {
	0x7f7f0031, 0x7f7f002e, 0x7f7f002c, 0x7f7f002a,
	0x7f7f0027, 0x7e7f002e, 0x7e7f002c, 0x7e7f002a,
	0x7d7f0030, 0x7d7f002d, 0x7d7f002a, 0x7d7f0028,
	0x7c7f0030, 0x7c7f002d, 0x7c7f002b, 0x7b7f002e,
	0x7b7f002c, 0x7b7f002a, 0x7b7f0027, 0x7a7f002e,
	0x7a7f002c, 0x7a7f002a, 0x797f0030, 0x797f002e,
	0x797f002b, 0x797f0029, 0x787f002f, 0x787f002d,
	0x787f002a, 0x787f0027, 0x777f002f, 0x777f002d,
	0x777f002a, 0x767f0031, 0x767f002e, 0x767f002c,
	0x767f002a, 0x757f0030, 0x757f002e, 0x757f002b,
	0x757f0029, 0x747f0030, 0x747f002d, 0x747f002b,
	0x747f0029, 0x737f002f, 0x737f002d, 0x737f002a,
	0x727f0030, 0x727f002d, 0x727f002b, 0x727f0029,
	0x717f0030, 0x717f002e, 0x717f002b, 0x717f0029,
	0x707f002f, 0x707f002d, 0x707f002a, 0x707f0027,
	0x707f0026, 0x707f0023, 0x707f0021, 0x707f0020,
	0x707f001e, 0x707f001c, 0x707f001a, 0x707f0019,
	0x707f0018, 0x707f0016, 0x707f0015, 0x707f0014,
	0x707f0012, 0x707f0012, 0x707f0011, 0x707f000f,
	0x707f000f, 0x707f000e, 0x707f000d, 0x707f000c,
	0x707f000c, 0x707f000b, 0x707f000b, 0x707f000a,
	0x707f0009, 0x707f0009, 0x707f0008, 0x707f0008,
	0x707f0008, 0x707f0007, 0x707f0007, 0x707f0006,
	0x707f0006, 0x707f0005, 0x707f0005, 0x707f0005,
	0x707f0005, 0x707f0005, 0x707f0004, 0x707f0004,
	0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0001, 0x707f0001, 0x707f0001,
	0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};

static uint32 nphy_tpc_txgain_ipa_5g_2057rev7_sul[] = {
    0x7f7f0035, 0x7f7f0032, 0x7f7f0030, 0x7f7f002d,
    0x7f7f002b, 0x7e7f0032, 0x7e7f0030, 0x7e7f002d,
    0x7d7f0034, 0x7d7f0030, 0x7d7f002e, 0x7d7f002b,
    0x7c7f0035, 0x7c7f0031, 0x7c7f002f, 0x7b7f0032,
    0x7b7f0030, 0x7b7f002d, 0x7b7f002b, 0x7a7f0032,
    0x7a7f0030, 0x7a7f002d, 0x797f0035, 0x797f0032,
    0x797f002f, 0x797f002c, 0x787f0033, 0x787f0030,
    0x787f002d, 0x787f002b, 0x777f0033, 0x777f0030,
    0x777f002d, 0x767f0035, 0x767f0032, 0x767f0030,
    0x767f002d, 0x757f0035, 0x757f0032, 0x757f002f,
    0x757f002c, 0x747f0035, 0x747f0031, 0x747f002f,
    0x747f002c, 0x737f0033, 0x737f0030, 0x737f002d,
    0x727f0035, 0x727f0031, 0x727f002f, 0x727f002c,
    0x717f0035, 0x717f0032, 0x717f002f, 0x717f002c,
    0x707f0033, 0x707f0030, 0x707f002d, 0x707f002b,
    0x707f0029, 0x707f0026, 0x707f0024, 0x707f0022,
    0x707f0021, 0x707f001e, 0x707f001c, 0x707f001b,
    0x707f001a, 0x707f0018, 0x707f0017, 0x707f0016,
    0x707f0014, 0x707f0013, 0x707f0012, 0x707f0011,
    0x707f0010, 0x707f000f, 0x707f000e, 0x707f000d,
    0x707f000d, 0x707f000c, 0x707f000c, 0x707f000b,
    0x707f000a, 0x707f000a, 0x707f0009, 0x707f0008,
    0x707f0008, 0x707f0008, 0x707f0008, 0x707f0007,
    0x707f0007, 0x707f0006, 0x707f0006, 0x707f0005,
    0x707f0005, 0x707f0005, 0x707f0004, 0x707f0004,
    0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
    0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
    0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
    0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0001, 0x707f0001, 0x707f0001,
    0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};

static uint32 nphy_tpc_txgain_ipa_5g_2057rev8[] = {
	0x7f7f0031, 0x7f7f002e, 0x7f7f002c, 0x7f7f002a,
	0x7f7f0027, 0x7e7f002e, 0x7e7f002c, 0x7e7f002a,
	0x7d7f0030, 0x7d7f002d, 0x7d7f002a, 0x7d7f0028,
	0x7c7f0030, 0x7c7f002d, 0x7c7f002b, 0x7b7f002e,
	0x7b7f002c, 0x7b7f002a, 0x7b7f0027, 0x7a7f002e,
	0x7a7f002c, 0x7a7f002a, 0x797f0030, 0x797f002e,
	0x797f002b, 0x797f0029, 0x787f002f, 0x787f002d,
	0x787f002a, 0x787f0027, 0x777f002f, 0x777f002d,
	0x777f002a, 0x767f0031, 0x767f002e, 0x767f002c,
	0x767f002a, 0x757f0030, 0x757f002e, 0x757f002b,
	0x757f0029, 0x747f0030, 0x747f002d, 0x747f002b,
	0x747f0029, 0x737f002f, 0x737f002d, 0x737f002a,
	0x727f0030, 0x727f002d, 0x727f002b, 0x727f0029,
	0x717f0030, 0x717f002e, 0x717f002b, 0x717f0029,
	0x707f002f, 0x707f002d, 0x707f002a, 0x707f0027,
	0x707f0026, 0x707f0023, 0x707f0021, 0x707f0020,
	0x707f001e, 0x707f001c, 0x707f001a, 0x707f0019,
	0x707f0018, 0x707f0016, 0x707f0015, 0x707f0014,
	0x707f0012, 0x707f0012, 0x707f0011, 0x707f000f,
	0x707f000f, 0x707f000e, 0x707f000d, 0x707f000c,
	0x707f000c, 0x707f000b, 0x707f000b, 0x707f000a,
	0x707f0009, 0x707f0009, 0x707f0008, 0x707f0008,
	0x707f0008, 0x707f0007, 0x707f0007, 0x707f0006,
	0x707f0006, 0x707f0005, 0x707f0005, 0x707f0005,
	0x707f0005, 0x707f0005, 0x707f0004, 0x707f0004,
	0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0001, 0x707f0001, 0x707f0001,
	0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};

/* BCM63268 */
static uint32 nphy_tpc_txgain_ipa_5g_2057rev12[] = {
    0x7f7f0031, 0x7f7f002e, 0x7f7f002c, 0x7f7f002a,
    0x7f7f0027, 0x7e7f002e, 0x7e7f002c, 0x7e7f002a,
    0x7d7f0030, 0x7d7f002d, 0x7d7f002a, 0x7d7f0028,
    0x7c7f0030, 0x7c7f002d, 0x7c7f002b, 0x7b7f002e,
    0x7b7f002c, 0x7b7f002a, 0x7b7f0027, 0x7a7f002e,
    0x7a7f002c, 0x7a7f002a, 0x797f0030, 0x797f002e,
    0x797f002b, 0x797f0029, 0x787f002f, 0x787f002d,
    0x787f002a, 0x787f0027, 0x777f002f, 0x777f002d,
    0x777f002a, 0x767f0031, 0x767f002e, 0x767f002c,
    0x767f002a, 0x757f0030, 0x757f002e, 0x757f002b,
    0x757f0029, 0x747f0030, 0x747f002d, 0x747f002b,
    0x747f0029, 0x737f002f, 0x737f002d, 0x737f002a,
    0x727f0030, 0x727f002d, 0x727f002b, 0x727f0029,
    0x717f0030, 0x717f002e, 0x717f002b, 0x717f0029,
    0x707f002f, 0x707f002d, 0x707f002a, 0x707f0027,
    0x707f0026, 0x707f0023, 0x707f0021, 0x707f0020,
    0x707f001e, 0x707f001c, 0x707f001a, 0x707f0019,
    0x707f0018, 0x707f0016, 0x707f0015, 0x707f0014,
    0x707f0012, 0x707f0012, 0x707f0011, 0x707f000f,
    0x707f000f, 0x707f000e, 0x707f000d, 0x707f000c,
    0x707f000c, 0x707f000b, 0x707f000b, 0x707f000a,
    0x707f0009, 0x707f0009, 0x707f0008, 0x707f0008,
    0x707f0008, 0x707f0007, 0x707f0007, 0x707f0006,
    0x707f0006, 0x707f0005, 0x707f0005, 0x707f0005,
    0x707f0005, 0x707f0005, 0x707f0004, 0x707f0004,
    0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
    0x707f0003, 0x707f0003, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0001, 0x707f0001, 0x707f0001,
    0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};

/* rfpwr offset for 2G 43221 for pga gains 0 to 15 */
static int8 nphy_papd_pga_gain_delta_ipa_2g[] = {
	-114, -108, -98, -91, -84, -78, -70, -62,
	-54, -46, -39, -31, -23, -15, -8, 0};

/* papd rf pwr adjust for pga gains 0 through 15 */
/* in other words, pga gain in dB * 4, for pga gain value 0:15 */
static int8 nphy_papd_pga_gain_delta_ipa_5g[] = {
	-100, -95, -89, -83, -77, -70, -63, -56,
	-48, -41, -33, -25, -19, -12, -6, 0};

/* 2057 gain deltas tables below are generated in matlab from TCL by:
 *   > tmp = fliplr(round(-4*cumsum(fliplr([pad,pga]_gain_delta))));
 *   > [pad,pga]_gain_delta_drv = [tmp(2:end), 0];
 */

/* rfpwr offset for 2.4G 43226a0/a1 & 6362a0 for pga gains 0 to 31 */
static int16 nphy_papd_padgain_dlt_2g_2057rev3n4[] = {
	-159, -113, -86, -72, -62, -54, -48, -43,
	-39, -35, -31, -28, -25, -23, -20, -18,
	-17, -15, -13, -11, -10, -8, -7, -6,
	-5, -4, -3, -3, -2, -1, -1, 0};

/* rfpwr offset for 2.4G 5357a0 for pga gains 0 to 31 */
static int16 nphy_papd_padgain_dlt_2g_2057rev5[] = {
	-109, -109, -82, -68, -58, -50, -44, -39,
	-35, -31, -28, -26, -23, -21, -19, -17,
	-16, -14, -13, -11, -10, -9, -8, -7,
	-5, -5, -4, -3, -2, -1, -1, 0};

/* rfpwr offset for 2.4G 5357b1 for pad gains 0 to 31 */
static int16 nphy_papd_padgain_dlt_2g_2057rev5v1[] = {
	-125, -125, -125, -98, -84, -73, -66, -59,
	-53, -49, -45, -41, -37, -34, -31,
	-29, -26, -25, -23, -20, -19, -17,
	-15, -13, -11, -10, -8, -7,
	-5, -4, -3, -1};

/* rfpwr offset for 2.4G 43236a0, 43236b0, 43236b1, 43237a0 for pga gains 0 to 31 */
static int16 nphy_papd_padgain_dlt_2g_2057rev7[] = {
	-122, -122, -95, -80, -69, -61, -54, -49,
	-43, -39, -35, -32, -28, -26, -23, -21,
	-18, -16, -15, -13, -11, -10, -8, -7,
	-6, -5, -4, -3, -2, -1, -1, 0};

static int16 nphy_papd_padgain_dlt_2g_2057rev7_ver2[] = {
	-199, -135, -108, -93, -81, -73, -66,
	-61, -56, -51, -47, -44, -40, -37, -34,
	-31, -29, -27, -24, -22, -19, -17, -15,
	-13, -12, -10, -8, -6, -5, -3, -1, 0};

static int16 nphy_papd_padgain_dlt_2g_2057rev9_ver1[] = {
	-133, -133, -107, -92, -81, -73,
	-66, -61, -56, -52, -48, -44, -41, -37,
	-34, -31, -28, -25, -22, -19, -17, -14,
	-12, -10, -9, -7, -6, -4, -3, -2, -1, 0};

static int16 nphy_papd_padgain_dlt_2g_2057rev11[] = {
	-131, -131, -107, -93, -80, -74, -67,
	-62, -56, -52, -48, -44, -41, -38, -35,
	-32, -27, -25, -22, -20, -18, -16, -14,
	-12, -10, -9, -7, -6, -4, -3, -2, 0};

/* BCM63268 */
static int16 nphy_papd_padgain_dlt_2g_2057rev12[] = {
	-136, -136,  -111,   -96,   -85,   -77,   -70,   -64,
	-59,   -55,   -51,   -47,   -44,   -41,   -38,   -35,
	-30,   -28,   -25,   -23,   -21,   -18,   -16,   -14,
	-12,   -10,    -9,    -7,    -5,    -3,    -2,     0};

static int16 nphy_papd_padgain_dlt_2g_2057rev13[] = {
	-128, -128, -128, -102, -87, -77, -69,
	-62, -56, -52, -47, -43, -40, -37, -34,
	-31, -28, -27, -25, -22, -20, -18, -16,
	-14, -12, -11, -9, -8, -6, -5, -3, -2};

static int16 nphy_papd_padgain_dlt_2g_2057rev14[] = {
	-111, -111, -111, -84, -70, -59, -52, -45,
	-40, -36, -32, -29, -26, -23, -21, -18, -16,
	-15, -13, -11, -10,	-8, -7,	-6, -5,	-4,
	-4, -3,	-2, -2,	-1,	-1};

static int8 nphy_papd_pgagain_dlt_5g_2057[] = {
	-107, -101, -92, -85, -78, -71, -62, -55,
	-47, -39, -32, -24, -19, -12, -6, 0};

static int8 nphy_papd_pgagain_dlt_5g_2057rev7[] = {
	-110, -104, -95, -88, -81, -74, -66, -58,
	-50, -44, -36, -28, -23, -15, -8, 0};

static int8 nphy_papd_pgagain_dlt_5g_2057rev9[] = {
	-101, -94, -86, -79, -72, -65, -57,
	-50, -42, -35, -28, -21, -16, -9, -4, 0};

static uint8 pad_gain_codes_used_2057rev5[] = {
	14, 13, 12, 11, 10, 9, 8,  7,  6,  5,
	4,  3,  2, 1};

static uint8 pad_gain_codes_used_2057rev7[] = {
	15, 14, 13, 12, 11, 10, 9, 8, 7, 6,
	5,  4,  3,  2,  1 };

static uint8 pad_gain_codes_used_2057rev7_sul[] = {
	15, 14, 13, 12, 11, 10, 9, 8, 7, 6,
	5,  4,  3,  2,  1 };

/* 43239 */
static uint8 pad_gain_codes_used_2057rev11[] = {
	14, 13, 12, 11, 10, 9, 8, 7, 6, 5,
	4,  3,  2,  1 };

/* BCM63268 */
static uint8 pad_gain_codes_used_2057rev12[] = {
	15, 14, 13, 12, 11, 10, 9, 8, 7, 6,
	5,  4,  3,  2,  1 };

static uint8 pad_all_gain_codes_2057[] = {
	31, 30, 29, 28, 27, 26, 25, 24, 23, 22,
	21, 20, 19, 18, 17, 16, 15, 14, 13, 12,
	11, 10,  9,  8,  7,  6,  5,  4,  3,  2,
	1,  0};

static uint8 pga_all_gain_codes_2057[] = {
	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0};

static uint32 nphy_papd_scaltbl[] = {
	0x0ae2002f, 0x0a3b0032, 0x09a70035, 0x09220038,
	0x0887003c, 0x081f003f, 0x07a20043, 0x07340047,
	0x06d2004b, 0x067a004f, 0x06170054, 0x05bf0059,
	0x0571005e, 0x051e0064, 0x04d3006a, 0x04910070,
	0x044c0077, 0x040f007e, 0x03d90085, 0x03a1008d,
	0x036f0095, 0x033d009e, 0x030b00a8, 0x02e000b2,
	0x02b900bc, 0x029200c7, 0x026d00d3, 0x024900e0,
	0x022900ed, 0x020a00fb, 0x01ec010a, 0x01d0011a,
	0x01b7012a, 0x019e013c, 0x0187014f, 0x01720162,
	0x015d0177, 0x0149018e, 0x013701a5, 0x012601be,
	0x011501d9, 0x010501f5, 0x00f70212, 0x00e90232,
	0x00dc0253, 0x00d00276, 0x00c4029c, 0x00b902c3,
	0x00af02ed, 0x00a5031a, 0x009c0349, 0x0093037a,
	0x008b03af, 0x008303e7, 0x007c0422, 0x00750461,
	0x006e04a3, 0x006804ea, 0x00620534, 0x005d0583,
	0x005805d7, 0x0053062f, 0x004e068d, 0x004a06f1
};

/* EXTPA */
static uint32 nphy_tpc_txgain_rev3[] = {
	0x1f410044, 0x1f410042, 0x1f410040, 0x1f41003e,
	0x1f41003c, 0x1f41003b, 0x1f410039, 0x1f410037,
	0x1e410044, 0x1e410042, 0x1e410040, 0x1e41003e,
	0x1e41003c, 0x1e41003b, 0x1e410039, 0x1e410037,
	0x1d410044, 0x1d410042, 0x1d410040, 0x1d41003e,
	0x1d41003c, 0x1d41003b, 0x1d410039, 0x1d410037,
	0x1c410044, 0x1c410042, 0x1c410040, 0x1c41003e,
	0x1c41003c, 0x1c41003b, 0x1c410039, 0x1c410037,
	0x1b410044, 0x1b410042, 0x1b410040, 0x1b41003e,
	0x1b41003c, 0x1b41003b, 0x1b410039, 0x1b410037,
	0x1a410044, 0x1a410042, 0x1a410040, 0x1a41003e,
	0x1a41003c, 0x1a41003b, 0x1a410039, 0x1a410037,
	0x19410044, 0x19410042, 0x19410040, 0x1941003e,
	0x1941003c, 0x1941003b, 0x19410039, 0x19410037,
	0x18410044, 0x18410042, 0x18410040, 0x1841003e,
	0x1841003c, 0x1841003b, 0x18410039, 0x18410037,
	0x17410044, 0x17410042, 0x17410040, 0x1741003e,
	0x1741003c, 0x1741003b, 0x17410039, 0x17410037,
	0x16410044, 0x16410042, 0x16410040, 0x1641003e,
	0x1641003c, 0x1641003b, 0x16410039, 0x16410037,
	0x15410044, 0x15410042, 0x15410040, 0x1541003e,
	0x1541003c, 0x1541003b, 0x15410039, 0x15410037,
	0x14410044, 0x14410042, 0x14410040, 0x1441003e,
	0x1441003c, 0x1441003b, 0x14410039, 0x14410037,
	0x13410044, 0x13410042, 0x13410040, 0x1341003e,
	0x1341003c, 0x1341003b, 0x13410039, 0x13410037,
	0x12410044, 0x12410042, 0x12410040, 0x1241003e,
	0x1241003c, 0x1241003b, 0x12410039, 0x12410037,
	0x11410044, 0x11410042, 0x11410040, 0x1141003e,
	0x1141003c, 0x1141003b, 0x11410039, 0x11410037,
	0x10410044, 0x10410042, 0x10410040, 0x1041003e,
	0x1041003c, 0x1041003b, 0x10410039, 0x10410037
};

/*
 * This gain table is used on 47162 P96x hi power PA boards to prevent PA blowup.
 * The gain is backed off by 4 dB compared to the table above.
 */
static uint32 nphy_tpc_txgain_HiPwrEPA[] = {
	0x0f410044, 0x0f410042, 0x0f410040, 0x0f41003e,
	0x0f41003c, 0x0f41003b, 0x0f410039, 0x0f410037,
	0x0e410044, 0x0e410042, 0x0e410040, 0x0e41003e,
	0x0e41003c, 0x0e41003b, 0x0e410039, 0x0e410037,
	0x0d410044, 0x0d410042, 0x0d410040, 0x0d41003e,
	0x0d41003c, 0x0d41003b, 0x0d410039, 0x0d410037,
	0x0c410044, 0x0c410042, 0x0c410040, 0x0c41003e,
	0x0c41003c, 0x0c41003b, 0x0c410039, 0x0c410037,
	0x0b410044, 0x0b410042, 0x0b410040, 0x0b41003e,
	0x0b41003c, 0x0b41003b, 0x0b410039, 0x0b410037,
	0x0a410044, 0x0a410042, 0x0a410040, 0x0a41003e,
	0x0a41003c, 0x0a41003b, 0x0a410039, 0x0a410037,
	0x09410044, 0x09410042, 0x09410040, 0x0941003e,
	0x0941003c, 0x0941003b, 0x09410039, 0x09410037,
	0x08410044, 0x08410042, 0x08410040, 0x0841003e,
	0x0841003c, 0x0841003b, 0x08410039, 0x08410037,
	0x07410044, 0x07410042, 0x07410040, 0x0741003e,
	0x0741003c, 0x0741003b, 0x07410039, 0x07410037,
	0x06410044, 0x06410042, 0x06410040, 0x0641003e,
	0x0641003c, 0x0641003b, 0x06410039, 0x06410037,
	0x05410044, 0x05410042, 0x05410040, 0x0541003e,
	0x0541003c, 0x0541003b, 0x05410039, 0x05410037,
	0x04410044, 0x04410042, 0x04410040, 0x0441003e,
	0x0441003c, 0x0441003b, 0x04410039, 0x04410037,
	0x03410044, 0x03410042, 0x03410040, 0x0341003e,
	0x0341003c, 0x0341003b, 0x03410039, 0x03410037,
	0x02410044, 0x02410042, 0x02410040, 0x0241003e,
	0x0241003c, 0x0241003b, 0x02410039, 0x02410037,
	0x01410044, 0x01410042, 0x01410040, 0x0141003e,
	0x0141003c, 0x0141003b, 0x01410039, 0x01410037,
	0x00410044, 0x00410042, 0x00410040, 0x0041003e,
	0x0041003c, 0x0041003b, 0x00410039, 0x00410037
};

/* 6362A0 ExtPA gain table to front load the gains to counter the broadband noise introduced by the
 * TxBuf LPF = 1, gm = 0, intPA = 1 bbmult is kept as high as possible (max 66) throughout the gain
 * table PAD is varied as much as possible before varying bbmult.
 * Note: In this table, the gain codes are limited to having a minimum bbmult of 30 to avoid
 * quantization noise effects. Also, the 7 0.5 dB step-size attens of the DAC are used at the end
 * of the gain table.
 */
static uint32 nphy_tpc_txgain_epa_2057rev3[] = {
	0x80f90040, 0x80e10040, 0x80e1003c, 0x80c9003d,
	0x80b9003c, 0x80a9003d, 0x80a1003c, 0x8099003b,
	0x8091003b, 0x8089003a, 0x8081003a, 0x80790039,
	0x80710039, 0x8069003a, 0x8061003b, 0x8059003d,
	0x8051003f, 0x80490042, 0x8049003e, 0x8049003b,
	0x8041003e, 0x8041003b, 0x8039003e, 0x8039003b,
	0x80390038, 0x80390035, 0x8031003a, 0x80310036,
	0x80310033, 0x8029003a, 0x80290037, 0x80290034,
	0x80290031, 0x80210039, 0x80210036, 0x80210033,
	0x80210030, 0x8019003c, 0x80190039, 0x80190036,
	0x80190033, 0x80190030, 0x8019002d, 0x8019002b,
	0x80190028, 0x8011003a, 0x80110036, 0x80110033,
	0x80110030, 0x8011002e, 0x8011002b, 0x80110029,
	0x80110027, 0x80110024, 0x80110022, 0x80110020,
	0x8011001f, 0x8011001d, 0x8009003a, 0x80090037,
	0x80090034, 0x80090031, 0x8009002e, 0x8009002c,
	0x80090029, 0x80090027, 0x80090025, 0x80090023,
	0x80090021, 0x8009001f, 0x8009001d, 0x8009011d,
	0x8009021d, 0x8009031d, 0x8009041d, 0x8009051d,
	0x8009061d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d
};

/* 5357A0 ExtPA initial gain table
 * LPF = 0, gm = 1, intPA = 1. bbmult is kept as high as possible (max 66) throughout the gain table
 * PAD is varied as much as possible before varying bbmult
 */
static uint32 nphy_tpc_txgain_epa_2057rev5[] = {
	0x10f90040, 0x10e10040, 0x10e1003c, 0x10c9003d,
	0x10b9003c, 0x10a9003d, 0x10a1003c, 0x1099003b,
	0x1091003b, 0x1089003a, 0x1081003a, 0x10790039,
	0x10710039, 0x1069003a, 0x1061003b, 0x1059003d,
	0x1051003f, 0x10490042, 0x1049003e, 0x1049003b,
	0x1041003e, 0x1041003b, 0x1039003e, 0x1039003b,
	0x10390038, 0x10390035, 0x1031003a, 0x10310036,
	0x10310033, 0x1029003a, 0x10290037, 0x10290034,
	0x10290031, 0x10210039, 0x10210036, 0x10210033,
	0x10210030, 0x1019003c, 0x10190039, 0x10190036,
	0x10190033, 0x10190030, 0x1019002d, 0x1019002b,
	0x10190028, 0x1011003a, 0x10110036, 0x10110033,
	0x10110030, 0x1011002e, 0x1011002b, 0x10110029,
	0x10110027, 0x10110024, 0x10110022, 0x10110020,
	0x1011001f, 0x1011001d, 0x1009003a, 0x10090037,
	0x10090034, 0x10090031, 0x1009002e, 0x1009002c,
	0x10090029, 0x10090027, 0x10090025, 0x10090023,
	0x10090021, 0x1009001f, 0x1009001d, 0x1009001b,
	0x1009001a, 0x10090018, 0x10090017, 0x10090016,
	0x10090015, 0x10090013, 0x10090012, 0x10090011,
	0x10090010, 0x1009000f, 0x1009000f, 0x1009000e,
	0x1009000d, 0x1009000c, 0x1009000c, 0x1009000b,
	0x1009000a, 0x1009000a, 0x10090009, 0x10090009,
	0x10090008, 0x10090008, 0x10090007, 0x10090007,
	0x10090007, 0x10090006, 0x10090006, 0x10090005,
	0x10090005, 0x10090005, 0x10090005, 0x10090004,
	0x10090004, 0x10090004, 0x10090004, 0x10090003,
	0x10090003, 0x10090003, 0x10090003, 0x10090003,
	0x10090003, 0x10090002, 0x10090002, 0x10090002,
	0x10090002, 0x10090002, 0x10090002, 0x10090002,
	0x10090002, 0x10090002, 0x10090001, 0x10090001,
	0x10090001, 0x10090001, 0x10090001, 0x10090001
};

/* 5357B0 ExtPA gain table
 * LPF = 0, gm = 1, intPA = 1. bbmult capped at 51. PAD capped at gain code of 9 since the PAD is
 * center tuned instead of being off-tuned. The latter causes spectral asymmetry
 * PAD is varied as much as possible before varying bbmult
 * Note: In this table, the gain codes are limited to having a minium bbmult of 25 to avoid
 * quantization noise effects. Also, the 7 0.5 dB step-size attens of the DAC are used at the
 * end of the gain table.
 */
static uint32 nphy_tpc_txgain_epa_2057rev5v1[] = {
	0x10490031, 0x1049002e, 0x10410031, 0x1041002f,
	0x1041002c, 0x10390031, 0x1039002e, 0x10310033,
	0x10310030, 0x1031002d, 0x1031002b, 0x10290031,
	0x1029002f, 0x1029002c, 0x1029002a, 0x10210031,
	0x1021002f, 0x1021002c, 0x1021002a, 0x10210027,
	0x10210025, 0x10190031, 0x1019002e, 0x1019002b,
	0x10190029, 0x10190027, 0x10190024, 0x10190022,
	0x10110032, 0x1011002f, 0x1011002c, 0x1011002a,
	0x10110028, 0x10110025, 0x10110023, 0x10110021,
	0x1011001f, 0x1011001e, 0x1011001c, 0x1011001a,
	0x10110019, 0x10090033, 0x10090031, 0x1009002e,
	0x1009002b, 0x10090029, 0x10090027, 0x10090024,
	0x10090022, 0x10090020, 0x1009001f, 0x1009001d,
	0x1009001b, 0x1009001a, 0x1009011a, 0x1009021a,
	0x1009031a, 0x1009041a, 0x1009051a, 0x1009061a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a
};

/* 5357B1 ExtPA gain table
 * bbmult smoothing to avoid kinks at EVM 20Mhz / 40Mhz
 */
static uint32 nphy_tpc_txgain_epa_2057rev5v2[] = {
		0x104a0031, 0x104a002e, 0x104a002b, 0x104a0029,
		0x1042002c, 0x1042002a, 0x10420027, 0x10420025,
		0x10420023, 0x10420021, 0x1042001f, 0x10320029,
		0x10320026, 0x10320024, 0x10320022, 0x10320020,
		0x102a0025, 0x102a0023, 0x102a0021, 0x102a001f,
		0x10220025, 0x10220023, 0x10220021, 0x1022001f,
		0x1022011f, 0x1022021f, 0x1022031f, 0x101a0022,
		0x101a0020, 0x101a0120, 0x101a0220, 0x101a0320,
		0x101a0420, 0x101a0520, 0x101a0620, 0x101a0720,
		0x1012001f, 0x1012001e, 0x1012001c, 0x1012001a,
		0x10120019, 0x10120119, 0x10120219, 0x10120319,
		0x10120419, 0x10120519, 0x10120619, 0x100a0024,
		0x100a0022, 0x100a0020, 0x100a001f, 0x100a001d,
		0x100a001b, 0x100a001a, 0x100a011a, 0x100a021a,
		0x100a031a, 0x100a041a, 0x100a051a, 0x100a061a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a
};

/* 43217A0 High power ExtPA gain table
 */
static uint32 nphy_tpc_txgain_epa_2057rev7_2gv17[] = {
		0x10520033, 0x10520031, 0x1052002f, 0x104a0031,
		0x104a002e, 0x104a002b, 0x104a0029, 0x1042002c,
		0x1042002a, 0x10420027, 0x10420025, 0x10420023,
		0x10420021, 0x1042001f, 0x10320029, 0x10320026,
		0x10320024, 0x10320022, 0x10320020, 0x102a0025,
		0x102a0023, 0x102a0021, 0x102a001f, 0x10220025,
		0x10220023, 0x10220021, 0x1022001f, 0x1022011f,
		0x1022021f, 0x1022031f, 0x101a0022, 0x101a0020,
		0x101a0120, 0x101a0220, 0x101a0320, 0x101a0420,
		0x101a0520, 0x101a0620, 0x101a0720, 0x1012001f,
		0x1012001e, 0x1012001c, 0x1012001a, 0x10120019,
		0x10120119, 0x10120219, 0x10120319, 0x10120419,
		0x10120519, 0x10120619, 0x100a0024, 0x100a0022,
		0x100a0020, 0x100a001f, 0x100a001d, 0x100a001b,
		0x100a001a, 0x100a011a, 0x100a021a, 0x100a031a,
		0x100a041a, 0x100a051a, 0x100a061a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a
}; 

/* 5356C0 High power ExtPA gain table
 */
static uint32 nphy_tpc_txgain_epa_2057rev7_2gv2[] = {
		0x105a003f, 0x105a003a, 0x105a0036, 0x105a0032,
		0x10520033, 0x10520031, 0x1052002f, 0x104a0031,
		0x104a002e, 0x104a002b, 0x104a0029, 0x1042002c,
		0x1042002a, 0x10420027, 0x10420025, 0x10420023,
		0x10420021, 0x1042001f, 0x10320029, 0x10320026,
		0x10320024, 0x10320022, 0x10320020, 0x102a0025,
		0x102a0023, 0x102a0021, 0x102a001f, 0x10220025,
		0x10220023, 0x10220021, 0x1022001f, 0x1022011f,
		0x1022021f, 0x1022031f, 0x101a0022, 0x101a0020,
		0x101a0120, 0x101a0220, 0x101a0320, 0x101a0420,
		0x101a0520, 0x101a0620, 0x101a0720, 0x1012001f,
		0x1012001e, 0x1012001c, 0x1012001a, 0x10120019,
		0x10120119, 0x10120219, 0x10120319, 0x10120419,
		0x10120519, 0x10120619, 0x100a0024, 0x100a0022,
		0x100a0020, 0x100a001f, 0x100a001d, 0x100a001b,
		0x100a001a, 0x100a011a, 0x100a021a, 0x100a031a,
		0x100a041a, 0x100a051a, 0x100a061a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a
};

/* 43236A0 ExtPA gain table
 * LPF = 0, gm = 1, intPA = 1. bbmult is kept as high as possible (max 62) throughout the gain table
 * PAD is varied as much as possible before varying bbmult. Maximum PAD in the gain table is 9
 */
static uint32 nphy_tpc_txgain_epa_2057rev7[] = {
	0x1049003e, 0x1049003b, 0x1041003e, 0x1041003b,
	0x1039003e, 0x1039003b, 0x10390038, 0x10390035,
	0x1031003a, 0x10310036, 0x10310033, 0x1029003a,
	0x10290037, 0x10290034, 0x10290031, 0x10210039,
	0x10210036, 0x10210033, 0x10210030, 0x1019003c,
	0x10190039, 0x10190036, 0x10190033, 0x10190030,
	0x1019002d, 0x1019002b, 0x10190028, 0x1011003a,
	0x10110036, 0x10110033, 0x10110030, 0x1011002e,
	0x1011002b, 0x10110029, 0x10110027, 0x10110024,
	0x10110022, 0x10110020, 0x1011001f, 0x1011001d,
	0x1009003a, 0x10090037, 0x10090034, 0x10090031,
	0x1009002e, 0x1009002c, 0x10090029, 0x10090027,
	0x10090025, 0x10090023, 0x10090021, 0x1009001f,
	0x1009001d, 0x1009011d, 0x1009021d, 0x1009031d,
	0x1009041d, 0x1009051d, 0x1009061d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d
};

static uint32 nphy_tpc_2GHz_txgain_epa_20671rev0[] = {
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
};

static uint32 nphy_tpc_5GHz_txgain_epa_20671rev0[] = {
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
	0x5500000,
};

static uint32 nphy_tpc_5GHz_txgain_rev3[] = {
	0xcff70044, 0xcff70042, 0xcff70040, 0xcff7003e,
	0xcff7003c, 0xcff7003b, 0xcff70039, 0xcff70037,
	0xcef70044, 0xcef70042, 0xcef70040, 0xcef7003e,
	0xcef7003c, 0xcef7003b, 0xcef70039, 0xcef70037,
	0xcdf70044, 0xcdf70042, 0xcdf70040, 0xcdf7003e,
	0xcdf7003c, 0xcdf7003b, 0xcdf70039, 0xcdf70037,
	0xccf70044, 0xccf70042, 0xccf70040, 0xccf7003e,
	0xccf7003c, 0xccf7003b, 0xccf70039, 0xccf70037,
	0xcbf70044, 0xcbf70042, 0xcbf70040, 0xcbf7003e,
	0xcbf7003c, 0xcbf7003b, 0xcbf70039, 0xcbf70037,
	0xcaf70044, 0xcaf70042, 0xcaf70040, 0xcaf7003e,
	0xcaf7003c, 0xcaf7003b, 0xcaf70039, 0xcaf70037,
	0xc9f70044, 0xc9f70042, 0xc9f70040, 0xc9f7003e,
	0xc9f7003c, 0xc9f7003b, 0xc9f70039, 0xc9f70037,
	0xc8f70044, 0xc8f70042, 0xc8f70040, 0xc8f7003e,
	0xc8f7003c, 0xc8f7003b, 0xc8f70039, 0xc8f70037,
	0xc7f70044, 0xc7f70042, 0xc7f70040, 0xc7f7003e,
	0xc7f7003c, 0xc7f7003b, 0xc7f70039, 0xc7f70037,
	0xc6f70044, 0xc6f70042, 0xc6f70040, 0xc6f7003e,
	0xc6f7003c, 0xc6f7003b, 0xc6f70039, 0xc6f70037,
	0xc5f70044, 0xc5f70042, 0xc5f70040, 0xc5f7003e,
	0xc5f7003c, 0xc5f7003b, 0xc5f70039, 0xc5f70037,
	0xc4f70044, 0xc4f70042, 0xc4f70040, 0xc4f7003e,
	0xc4f7003c, 0xc4f7003b, 0xc4f70039, 0xc4f70037,
	0xc3f70044, 0xc3f70042, 0xc3f70040, 0xc3f7003e,
	0xc3f7003c, 0xc3f7003b, 0xc3f70039, 0xc3f70037,
	0xc2f70044, 0xc2f70042, 0xc2f70040, 0xc2f7003e,
	0xc2f7003c, 0xc2f7003b, 0xc2f70039, 0xc2f70037,
	0xc1f70044, 0xc1f70042, 0xc1f70040, 0xc1f7003e,
	0xc1f7003c, 0xc1f7003b, 0xc1f70039, 0xc1f70037,
	0xc0f70044, 0xc0f70042, 0xc0f70040, 0xc0f7003e,
	0xc0f7003c, 0xc0f7003b, 0xc0f70039, 0xc0f70037
};

static uint32 nphy_tpc_5GHz_txgain_rev4[] = {
	0x2ff20044, 0x2ff20042, 0x2ff20040, 0x2ff2003e,
	0x2ff2003c, 0x2ff2003b, 0x2ff20039, 0x2ff20037,
	0x2ef20044, 0x2ef20042, 0x2ef20040, 0x2ef2003e,
	0x2ef2003c, 0x2ef2003b, 0x2ef20039, 0x2ef20037,
	0x2df20044, 0x2df20042, 0x2df20040, 0x2df2003e,
	0x2df2003c, 0x2df2003b, 0x2df20039, 0x2df20037,
	0x2cf20044, 0x2cf20042, 0x2cf20040, 0x2cf2003e,
	0x2cf2003c, 0x2cf2003b, 0x2cf20039, 0x2cf20037,
	0x2bf20044, 0x2bf20042, 0x2bf20040, 0x2bf2003e,
	0x2bf2003c, 0x2bf2003b, 0x2bf20039, 0x2bf20037,
	0x2af20044, 0x2af20042, 0x2af20040, 0x2af2003e,
	0x2af2003c, 0x2af2003b, 0x2af20039, 0x2af20037,
	0x29f20044, 0x29f20042, 0x29f20040, 0x29f2003e,
	0x29f2003c, 0x29f2003b, 0x29f20039, 0x29f20037,
	0x28f20044, 0x28f20042, 0x28f20040, 0x28f2003e,
	0x28f2003c, 0x28f2003b, 0x28f20039, 0x28f20037,
	0x27f20044, 0x27f20042, 0x27f20040, 0x27f2003e,
	0x27f2003c, 0x27f2003b, 0x27f20039, 0x27f20037,
	0x26f20044, 0x26f20042, 0x26f20040, 0x26f2003e,
	0x26f2003c, 0x26f2003b, 0x26f20039, 0x26f20037,
	0x25f20044, 0x25f20042, 0x25f20040, 0x25f2003e,
	0x25f2003c, 0x25f2003b, 0x25f20039, 0x25f20037,
	0x24f20044, 0x24f20042, 0x24f20040, 0x24f2003e,
	0x24f2003c, 0x24f2003b, 0x24f20039, 0x24f20038,
	0x23f20041, 0x23f20040, 0x23f2003f, 0x23f2003e,
	0x23f2003c, 0x23f2003b, 0x23f20039, 0x23f20037,
	0x22f20044, 0x22f20042, 0x22f20040, 0x22f2003e,
	0x22f2003c, 0x22f2003b, 0x22f20039, 0x22f20037,
	0x21f20044, 0x21f20042, 0x21f20040, 0x21f2003e,
	0x21f2003c, 0x21f2003b, 0x21f20039, 0x21f20037,
	0x20d20043, 0x20d20041, 0x20d2003e, 0x20d2003c,
	0x20d2003a, 0x20d20038, 0x20d20036, 0x20d20034
};

static uint32 nphy_tpc_5GHz_txgain_rev5[] = {
	0x0f62004a, 0x0f620048, 0x0f620046, 0x0f620044,
	0x0f620042, 0x0f620040, 0x0f62003e, 0x0f62003c,
	0x0e620044, 0x0e620042, 0x0e620040, 0x0e62003e,
	0x0e62003c, 0x0e62003d, 0x0e62003b, 0x0e62003a,
	0x0d620043, 0x0d620041, 0x0d620040, 0x0d62003e,
	0x0d62003d, 0x0d62003c, 0x0d62003b, 0x0d62003a,
	0x0c620041, 0x0c620040, 0x0c62003f, 0x0c62003e,
	0x0c62003c, 0x0c62003b, 0x0c620039, 0x0c620037,
	0x0b620046, 0x0b620044, 0x0b620042, 0x0b620040,
	0x0b62003e, 0x0b62003c, 0x0b62003b, 0x0b62003a,
	0x0a620041, 0x0a620040, 0x0a62003e, 0x0a62003c,
	0x0a62003b, 0x0a62003a, 0x0a620039, 0x0a620038,
	0x0962003e, 0x0962003d, 0x0962003c, 0x0962003b,
	0x09620039, 0x09620037, 0x09620035, 0x09620033,
	0x08620044, 0x08620042, 0x08620040, 0x0862003e,
	0x0862003c, 0x0862003b, 0x0862003a, 0x08620039,
	0x07620043, 0x07620042, 0x07620040, 0x0762003f,
	0x0762003d, 0x0762003b, 0x0762003a, 0x07620039,
	0x0662003e, 0x0662003d, 0x0662003c, 0x0662003b,
	0x06620039, 0x06620037, 0x06620035, 0x06620033,
	0x05620046, 0x05620044, 0x05620042, 0x05620040,
	0x0562003e, 0x0562003c, 0x0562003b, 0x05620039,
	0x04620044, 0x04620042, 0x04620040, 0x0462003e,
	0x0462003c, 0x0462003b, 0x04620039, 0x04620038,
	0x0362003c, 0x0362003b, 0x0362003a, 0x03620039,
	0x03620038, 0x03620037, 0x03620035, 0x03620033,
	0x0262004c, 0x0262004a, 0x02620048, 0x02620047,
	0x02620046, 0x02620044, 0x02620043, 0x02620042,
	0x0162004a, 0x01620048, 0x01620046, 0x01620044,
	0x01620043, 0x01620042, 0x01620041, 0x01620040,
	0x00620042, 0x00620040, 0x0062003e, 0x0062003c,
	0x0062003b, 0x00620039, 0x00620037, 0x00620035
};

static uint32 nphy_tpc_5GHz_txgain_HiPwrEPA[] = {
	0x2ff10044, 0x2ff10042, 0x2ff10040, 0x2ff1003e,
	0x2ff1003c, 0x2ff1003b, 0x2ff10039, 0x2ff10037,
	0x2ef10044, 0x2ef10042, 0x2ef10040, 0x2ef1003e,
	0x2ef1003c, 0x2ef1003b, 0x2ef10039, 0x2ef10037,
	0x2df10044, 0x2df10042, 0x2df10040, 0x2df1003e,
	0x2df1003c, 0x2df1003b, 0x2df10039, 0x2df10037,
	0x2cf10044, 0x2cf10042, 0x2cf10040, 0x2cf1003e,
	0x2cf1003c, 0x2cf1003b, 0x2cf10039, 0x2cf10037,
	0x2bf10044, 0x2bf10042, 0x2bf10040, 0x2bf1003e,
	0x2bf1003c, 0x2bf1003b, 0x2bf10039, 0x2bf10037,
	0x2af10044, 0x2af10042, 0x2af10040, 0x2af1003e,
	0x2af1003c, 0x2af1003b, 0x2af10039, 0x2af10037,
	0x29f10044, 0x29f10042, 0x29f10040, 0x29f1003e,
	0x29f1003c, 0x29f1003b, 0x29f10039, 0x29f10037,
	0x28f10044, 0x28f10042, 0x28f10040, 0x28f1003e,
	0x28f1003c, 0x28f1003b, 0x28f10039, 0x28f10037,
	0x27f10044, 0x27f10042, 0x27f10040, 0x27f1003e,
	0x27f1003c, 0x27f1003b, 0x27f10039, 0x27f10037,
	0x26f10044, 0x26f10042, 0x26f10040, 0x26f1003e,
	0x26f1003c, 0x26f1003b, 0x26f10039, 0x26f10037,
	0x25f10044, 0x25f10042, 0x25f10040, 0x25f1003e,
	0x25f1003c, 0x25f1003b, 0x25f10039, 0x25f10037,
	0x24f10044, 0x24f10042, 0x24f10040, 0x24f1003e,
	0x24f1003c, 0x24f1003b, 0x24f10039, 0x24f10038,
	0x23f10041, 0x23f10040, 0x23f1003f, 0x23f1003e,
	0x23f1003c, 0x23f1003b, 0x23f10039, 0x23f10037,
	0x22f10044, 0x22f10042, 0x22f10040, 0x22f1003e,
	0x22f1003c, 0x22f1003b, 0x22f10039, 0x22f10037,
	0x21f10044, 0x21f10042, 0x21f10040, 0x21f1003e,
	0x21f1003c, 0x21f1003b, 0x21f10039, 0x21f10037,
	0x20d10043, 0x20d10041, 0x20d1003e, 0x20d1003c,
	0x20d1003a, 0x20d10038, 0x20d10036, 0x20d10034
};

/* External PA Gain Table for 43236+ */
static uint32 nphy_tpc_5GHz_txgain_epa_2057rev7[] = {
	0x2d59003c, 0x2d590039, 0x2d590035, 0x2c59003f,
	0x2c59003b, 0x2c590038, 0x2b59003d, 0x2b59003a,
	0x2b590037, 0x2b590034, 0x2a59003e, 0x2a59003b,
	0x2a590037, 0x29590040, 0x2959003d, 0x29590039,
	0x29590036, 0x2859003f, 0x2859003c, 0x28590039,
	0x28590035, 0x2759003f, 0x2759003c, 0x27590039,
	0x27490040, 0x2749003d, 0x27490039, 0x27490036,
	0x27490033, 0x2739003d, 0x27390039, 0x27390036,
	0x27390033, 0x2729003f, 0x2729003c, 0x27290039,
	0x27290035, 0x27290032, 0x27290030, 0x2729002d,
	0x27190040, 0x2719003d, 0x27190039, 0x27190036,
	0x27190033, 0x27190030, 0x2719002d, 0x2719002b,
	0x27190028, 0x27190026, 0x27190024, 0x27190022,
	0x2709003e, 0x2709003b, 0x27090037, 0x27090034,
	0x27090031, 0x2709002e, 0x2709002c, 0x27090029,
	0x27090027, 0x27090025, 0x27090023, 0x27090021,
	0x2709001f, 0x2709001d, 0x2709011d, 0x2709021d,
	0x2709031d, 0x2709041d, 0x2709051d, 0x2709061d,
	0x2709071d, 0x2609071d, 0x2509071d, 0x2409071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d
};

/* External PA Gain Table for brd type 0xF52A corresponding to CISCO E3200 */
static uint32 nphy_tpc_5GHz_txgain_epa_2057rev7_brdtype_0xF52A[] = {
	0x2f590048, 0x2f590044, 0x2f590040, 0x2f59003d,
	0x2f590039, 0x2e590044, 0x2e590040, 0x2e59003d,
	0x2e590039, 0x2d590042, 0x2d59003e, 0x2d59003b,
	0x2c590046, 0x2c590042, 0x2c59003f, 0x2c59003b,
	0x2b590040, 0x2b59003d, 0x2b590039, 0x2a590044,
	0x2a590040, 0x2a59003d, 0x2a590039, 0x29590043,
	0x2959003f, 0x2959003c, 0x28590045, 0x28590041,
	0x2859003d, 0x2859003a, 0x27590045, 0x27590041,
	0x2759003d, 0x2759003a, 0x26590044, 0x26590040,
	0x2659003d, 0x26590039, 0x25590043, 0x2559003f,
	0x2559003c, 0x24590046, 0x24590042, 0x2459003f,
	0x2459003b, 0x23590045, 0x23590041, 0x2359003d,
	0x2359003a, 0x22590042, 0x2259003f, 0x2259003b,
	0x21590047, 0x21590043, 0x2159003f, 0x2159003c,
	0x20590045, 0x20590041, 0x2059003d, 0x2059003a,
	0x20590037, 0x20590034, 0x20590031, 0x2059002e,
	0x2059002b, 0x20590029, 0x20590027, 0x20590024,
	0x20590022, 0x20590021, 0x2059001f, 0x2059001d,
	0x2059011d, 0x2059021d, 0x2059031d, 0x2059041d,
	0x2059051d, 0x2059061d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d
};

/* RFSEQ rev19 CMD */
/* FIX to avoid stack frame overflow - the vars are put up here as global static definitions */

static uint8 rfseq_RX2TX_events_lcnxn_rev3_ipa[] = {
	NPHY_REV19_RFSEQ_CMD_NOP,
	NPHY_REV19_RFSEQ_CMD_LOW_POWER_CONFIG,
	NPHY_REV19_RFSEQ_CMD_RXG_FBW,
	NPHY_REV19_RFSEQ_CMD_TR_SWITCH,
	NPHY_REV19_RFSEQ_CMD_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_RXPD_TXPD,
	NPHY_REV19_RFSEQ_CMD_TX_GAIN,
	NPHY_REV19_RFSEQ_CMD_CLR_RXTX_BIAS,
	NPHY_REV19_RFSEQ_CMD_INT_PA_PU,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_RX2TX_dlys_lcnxn_rev3_ipa[] = {8, 4, 6, 6, 4, 4, 16, 43, 1, 1};

static uint8 rfseq_RX2TX_events_lcnxn_rev3_epa[] = {
	NPHY_REV19_RFSEQ_CMD_NOP,
	NPHY_REV19_RFSEQ_CMD_LOW_POWER_CONFIG,
	NPHY_REV19_RFSEQ_CMD_RXG_FBW,
	NPHY_REV19_RFSEQ_CMD_TR_SWITCH,
	NPHY_REV19_RFSEQ_CMD_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_RXPD_TXPD,
	NPHY_REV19_RFSEQ_CMD_TX_GAIN,
	NPHY_REV19_RFSEQ_CMD_CLR_RXTX_BIAS,
	NPHY_REV19_RFSEQ_CMD_INT_PA_PU,
	NPHY_REV19_RFSEQ_CMD_EXT_PA,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_RX2TX_dlys_lcnxn_rev3_epa[] = {8, 4, 6, 6, 4, 4, 16, 43, 1, 1, 1};

static uint8 rfseq_RESET2RX_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_EXT_PA,
	NPHY_REV19_RFSEQ_CMD_INT_PA_PU,
	NPHY_REV19_RFSEQ_CMD_TX_GAIN,
	NPHY_REV19_RFSEQ_CMD_LOW_POWER_CONFIG,
	NPHY_REV19_RFSEQ_CMD_RXPD_TXPD,
	NPHY_REV19_RFSEQ_CMD_TR_SWITCH,
	NPHY_REV19_RFSEQ_CMD_RXG_FBW,
	NPHY_REV19_RFSEQ_CMD_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_CLR_RXTX_BIAS,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_RESET2RX_dlys_lcnxn_rev3[] = {8, 4, 2, 4, 2, 4, 4, 6, 2, 4, 4, 1};

static uint8 rfseq_TX2RX_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_EXT_PA,
	NPHY_REV19_RFSEQ_CMD_INT_PA_PU,
	NPHY_REV19_RFSEQ_CMD_TX_GAIN,
	NPHY_REV19_RFSEQ_CMD_LOW_POWER_CONFIG,
	NPHY_REV19_RFSEQ_CMD_RXPD_TXPD,
	NPHY_REV19_RFSEQ_CMD_TR_SWITCH,
	NPHY_REV19_RFSEQ_CMD_RXG_FBW,
	NPHY_REV19_RFSEQ_CMD_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_CLR_RXTX_BIAS,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_TX2RX_dlys_lcnxn_rev3[] = {8, 4, 2, 4, 2, 4, 4, 6, 2, 4, 4, 1};

static uint8 rfseq_UPDATEGAINH_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_LOW_POWER_CONFIG,
	NPHY_REV19_RFSEQ_CMD_RX_GAIN,
	NPHY_REV19_RFSEQ_CMD_OCL_TURN_ON_RSSI_CKTS,
	NPHY_REV19_RFSEQ_CMD_SET_LPF_H_HPC,
	NPHY_REV19_RFSEQ_CMD_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_UPDATEGAINH_dlys_lcnxn_rev3[] = {4, 2, 2, 2, 2, 4, 4, 1};

static uint8 rfseq_UPDATEGAINL_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_LOW_POWER_CONFIG,
	NPHY_REV19_RFSEQ_CMD_RX_GAIN,
	NPHY_REV19_RFSEQ_CMD_OCL_TURN_OFF_RSSI_CKTS,
	NPHY_REV19_RFSEQ_CMD_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_SET_LPF_M_HPC,
	NPHY_REV19_RFSEQ_CMD_SET_LPF_L_HPC,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_UPDATEGAINL_dlys_lcnxn_rev3[] = {4, 2, 2, 2, 2, 2, 4, 4, 1};

static uint8 rfseq_UPDATEGAINU_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_LOW_POWER_CONFIG,
	NPHY_REV19_RFSEQ_CMD_RX_GAIN,
	NPHY_REV19_RFSEQ_CMD_OCL_TURN_OFF_RSSI_CKTS,
	NPHY_REV19_RFSEQ_CMD_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_SET_LPF_L_HPC,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_UPDATEGAINU_dlys_lcnxn_rev3[] = {4, 2, 2, 2, 2, 4, 4, 1};

static uint8 rfseq_OCLWAKEONED_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_OCL_RXPD_TXPD_1,
	NPHY_REV19_RFSEQ_CMD_OCL_TR_SWITCH,
	NPHY_REV19_RFSEQ_CMD_OCL_RXG_FBW,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_RXTX_BIAS,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_OCLWAKEONED_dlys_lcnxn_rev3[] = {4, 4, 4, 4, 4, 4, 1, 1};

static uint8 rfseq_OCLWAKEONCLIP_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_OCL_RXPD_TXPD_1,
	NPHY_REV19_RFSEQ_CMD_OCL_RX_GAIN,
	NPHY_REV19_RFSEQ_CMD_OCL_SET_LPF_H_HPC,
	NPHY_REV19_RFSEQ_CMD_NOP,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_RXTX_BIAS,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_OCLWAKEONCLIP_dlys_lcnxn_rev3[] = {4, 2, 2, 2, 1, 4, 4, 1, 1};

static uint8 rfseq_OCLWAKEONCRSO_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_OCL_RXPD_TXPD_1,
	NPHY_REV19_RFSEQ_CMD_OCL_TURN_OFF_RSSI_CKTS,
	NPHY_REV19_RFSEQ_CMD_OCL_RX_GAIN,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_OCL_SET_LPF_M_HPC,
	NPHY_REV19_RFSEQ_CMD_OCL_SET_LPF_L_HPC,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_RXTX_BIAS,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_OCLWAKEONCRSO_dlys_lcnxn_rev3[] = {4, 2, 6, 18, 8, 1, 4, 4, 1, 1};

static uint8 rfseq_OCLWAKEONCRSC_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_OCL_RXPD_TXPD_1,
	NPHY_REV19_RFSEQ_CMD_OCL_TURN_OFF_RSSI_CKTS,
	NPHY_REV19_RFSEQ_CMD_OCL_RX_GAIN,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_OCL_SET_LPF_L_HPC,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_RXTX_BIAS,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_OCLWAKEONCRSC_dlys_lcnxn_rev3[] = {4, 2, 6, 18, 8, 4, 4, 1, 1};

static uint8 rfseq_OCLSHUTOFF_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_OCL_FORCE_RXPU,
	NPHY_REV19_RFSEQ_CMD_OCL_RXPD_TXPD_1,
	NPHY_REV19_RFSEQ_CMD_OCL_TURN_ON_RSSI_CKTS,
	NPHY_REV19_RFSEQ_CMD_OCL_TR_SWITCH,
	NPHY_REV19_RFSEQ_CMD_OCL_RXG_FBW,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_CLR_RXTX_BIAS1,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_OCLSHUTOFF_dlys_lcnxn_rev3[] = {4, 4, 2, 4, 6, 1, 4, 4, 1, 1};

static uint8 rfseq_RESET2OCLRX_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_EXT_PA,
	NPHY_REV19_RFSEQ_CMD_INT_PA_PU,
	NPHY_REV19_RFSEQ_CMD_TX_GAIN,
	NPHY_REV19_RFSEQ_CMD_OCL_RXPD_TXPD_1,
	NPHY_REV19_RFSEQ_CMD_OCL_TR_SWITCH,
	NPHY_REV19_RFSEQ_CMD_OCL_RXG_FBW,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_CLR_RXTX_BIAS1,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_RESET2OCLRX_dlys_lcnxn_rev3[] = {8, 4, 2, 2, 4, 4, 6, 4, 4, 1, 1};

static uint8 rfseq_TX2OCLRX_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_EXT_PA,
	NPHY_REV19_RFSEQ_CMD_INT_PA_PU,
	NPHY_REV19_RFSEQ_CMD_TX_GAIN,
	NPHY_REV19_RFSEQ_CMD_OCL_RXPD_TXPD_1,
	NPHY_REV19_RFSEQ_CMD_OCL_TR_SWITCH,
	NPHY_REV19_RFSEQ_CMD_OCL_RXG_FBW,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_HIQ_DIS,
	NPHY_REV19_RFSEQ_CMD_CLR_RXTX_BIAS1,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_TX2OCLRX_dlys_lcnxn_rev3[] = {8, 4, 2, 2, 4, 4, 6, 4, 4, 1, 1};

static uint8 rfseq_OCLWAKEONRIFS_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_OCL_RXPD_TXPD_1,
	NPHY_REV19_RFSEQ_CMD_OCL_TURN_ON_RSSI_CKTS,
	NPHY_REV19_RFSEQ_CMD_OCL_SET_LPF_H_HPC,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_RXTX_BIAS,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_RESET,
	NPHY_REV19_RFSEQ_CMD_SD_ADC_CLEAR_RESET,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_OCLWAKEONRIFS_dlys_lcnxn_rev3[] = {4, 2, 2, 4, 4, 1, 1};

static uint8 rfseq_SCDSHUTOFF_events_lcnxn_rev3[] = {
	NPHY_REV19_RFSEQ_CMD_OCL_RXPD_TXPD_1,
	NPHY_REV19_RFSEQ_CMD_OCL_CLR_RXTX_BIAS,
	NPHY_REV19_RFSEQ_CMD_END
};
static uint8 rfseq_SCDSHUTOFF_dlys_lcnxn_rev3[] = {4, 4, 1};


/* AntSwCtrlLUT mods for core1 on 535[78] and 47186:
 * mimophy_core1_ant1_[rx,tx] are the dedicated pins (not mimophy_core1_ant0_[rx,tx]
 */
/* to ensure 3rd switch is always in a defined state for boards with 3 antennas */

/* %%%%%% function declaration */

#ifdef	WL_PPR_SUBBAND
static	void	wlc_phy_init_poparam_tbl_nphy(phy_info_t *pi);
static	void	wlc_phy_txpwr_srom_read_poparam_nphy(phy_info_t *pi, uint8 current_channel_idx);
static	uint8	wlc_phy_locate_poparam_channel_index_nphy(phy_info_t *pi);
#endif /* WL_PPR_SUBBAND */

static bool wlc_phy_chan2freq_nphy(phy_info_t *pi, uint channel, int *f,
	chan_info_nphy_radio2057_t **t0, chan_info_nphy_radio205x_t **t1,
        chan_info_nphy_radio2057_rev5_t **t2, chan_info_nphy_2055_t **t3);
static void wlc_phy_chanspec_nphy_setup(phy_info_t *pi, chanspec_t chans, const nphy_sfo_cfg_t *c);

static void wlc_phy_adjust_rx_analpfbw_nphy(phy_info_t *pi, uint16 reduction_factr);
static void wlc_phy_adjust_min_noisevar_nphy(phy_info_t *pi, int ntones, int *, uint32 *buf);
static void wlc_phy_adjust_base_noisevar_nphy(phy_info_t *pi, int ntones,
                                              int *tone_id_buf, uint32 *base_nvar_delta_buf);
static void wlc_phy_adjust_crsminpwr_nphy(phy_info_t *pi, uint8 minpwr);
static void wlc_phy_txlpfbw_nphy(phy_info_t *pi);
static void wlc_phy_spurwar_nphy(phy_info_t *pi);

static void wlc_phy_radio_preinit_2055(phy_info_t *pi);
static void wlc_phy_radio_init_2055(phy_info_t *pi);
static void wlc_phy_radio_postinit_2055(phy_info_t *pi);
static void wlc_phy_radio_preinit_205x(phy_info_t *pi);
static void wlc_phy_radio_init_2056(phy_info_t *pi);
static void wlc_phy_radio_postinit_2056(phy_info_t *pi);
static void wlc_phy_radio_init_2057(phy_info_t *pi);
static void wlc_phy_radio_postinit_2057(phy_info_t *pi);
static void wlc_phy_workarounds_nphy(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_rev16(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_rev17(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_rev18(phy_info_t *pi);
static void wlc_phy_rfseq_nphy_rev19(phy_info_t *pi);
int32 wlc_phy_tempsense_nphy_rev16(phy_info_t *pi);
int32 wlc_phy_tempsense_nphy_rev17(phy_info_t *pi);
int32 wlc_phy_tempsense_nphy_rev18(phy_info_t *pi);
static void wlc_phy_chanspec_war_nphy_rev16(phy_info_t *pi);
static void wlc_phy_chanspec_war_nphy_rev18(phy_info_t *pi);
static void wlc_phy_aci_noise_store_values_rev16(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl_2057_rev3(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl_2057_rev5(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl_2057_rev6(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl_2057_rev7(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl_2057_rev9(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl_2057_rev11(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl_2057_rev13(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl_2057_rev14(phy_info_t *pi);
static void wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(phy_info_t *pi);
static uint8 wlc_phy_spuravoid_5357(phy_info_t *pi, uint16 chan);
/* static void wlc_phy_subband_cust_2057_rev7_nphy(phy_info_t *pi); */
static void wlc_phy_subband_cust_43236B1_sulley_nphy(phy_info_t *pi);
static void wlc_phy_subband_cust_43236B1_preproto_blu2o3_nphy(phy_info_t *pi);
static void wlc_phy_adjust_lnagaintbl_nphy(phy_info_t *pi);
static void wlc_phy_restore_rssical_nphy(phy_info_t *pi);
static void wlc_phy_reapply_txcal_coeffs_nphy(phy_info_t *pi);
static void wlc_phy_tx_iq_war_nphy(phy_info_t *pi);
static int wlc_phy_cal_rxiq_nphy_rev3(phy_info_t *pi, nphy_txgains_t tg, uint8 type, bool d,
                                      uint8 core_mask);
static void wlc_phy_rxcal_gainctrl_nphy_rev5(phy_info_t *pi, uint8 rxcore, uint16 *rg, uint8 type);
static void wlc_phy_update_mimoconfig_nphy(phy_info_t *pi, int32 preamble);
static void wlc_phy_savecal_nphy(phy_info_t *pi);
static void wlc_phy_restorecal_nphy(phy_info_t *pi);
static void wlc_phy_resetcca_nphy(phy_info_t *pi);

static void wlc_phy_enable_extlna_ctrl_nphy(phy_info_t *pi);
static void wlc_phy_enable_extpa_ctrl_nphy(phy_info_t *pi);
static void wlc_phy_enable_rfswctrl_nphy(phy_info_t *pi);
static void wlc_phy_txpwrctrl_config_nphy(phy_info_t *pi);
static void wlc_phy_ipa_internal_tssi_setup_nphy(phy_info_t *pi, bool use_pad_tapoff);
static void wlc_phy_internal_tssi_cleanup_nphy(phy_info_t *pi);
static void wlc_phy_internal_cal_txgain_nphy(phy_info_t *pi);
static void wlc_phy_precal_txgain_nphy(phy_info_t *pi);
static void wlc_phy_tx_iqlo_precal_gctrl_auxadc_nphy(phy_info_t *pi);
static void wlc_phy_update_txcal_ladder_nphy(phy_info_t *pi, uint16 core);

static void wlc_phy_extpa_set_tx_digi_filts_nphy(phy_info_t *pi);
static void wlc_phy_ipa_set_tx_digi_filts_nphy(phy_info_t *pi);
static void wlc_phy_ipa_restore_tx_digi_filts_nphy(phy_info_t *pi);
static uint16 wlc_phy_ipa_get_bbmult_nphy(phy_info_t *pi);
static void wlc_phy_ipa_set_bbmult_nphy(phy_info_t *pi, uint8 m0, uint8 m1);
static uint32* wlc_phy_get_ipa_gaintbl_nphy(phy_info_t *pi);
static uint32* wlc_phy_get_epa_gaintbl_nphy(phy_info_t *pi);

static void wlc_phy_papd_smooth_nphy(phy_info_t *pi, uint8 core, uint32 winsz, uint32, uint32 e);
static uint8 wlc_phy_papd_cal_gctrl_nphy(phy_info_t *pi, uint8 start_gain, uint8 core);
static void wlc_phy_papd_cal_nphy(phy_info_t *pi, nphy_ipa_txcalgains_t *txgains,
phy_cal_mode_t cal_mode, uint16 num_iter, uint8 core);
static void wlc_phy_papd_cal_cleanup_nphy(phy_info_t *pi, nphy_papd_restore_state *state);
static void wlc_phy_papd_cal_setup_nphy(phy_info_t *pi, nphy_papd_restore_state *state, uint8);

static int wlc_phy_aci_scan_iqbased_nphy(phy_info_t *pi);
static void wlc_phy_aci_pwr_upd_nphy(phy_info_t *pi, int aci_pwr);

static void wlc_phy_aci_noise_shared_reset_nphy(phy_info_t *pi);

static void wlc_phy_noisemode_set_nphy(phy_info_t *pi, bool raise);

static void wlc_phy_aci_sw_set_nphy(phy_info_t *pi, bool enable);
static void wlc_phy_noise_sw_set_nphy(phy_info_t *pi);

static void wlc_phy_aci_hw_set_nphy(phy_info_t *pi, bool enable, int aci_pwr);
static void wlc_phy_aci_noise_shared_hw_set_nphy(phy_info_t *pi, bool enable,
        bool from_aci_call);

static void wlc_phy_noise_adj_thresholds_nphy(phy_info_t *pi, bool raise);
static void wlc_phy_noise_limit_rfgain_nphy(phy_info_t *pi, int16 *newgain);
static void wlc_phy_noise_limit_crsmin_nphy(phy_info_t *pi, uint16 gain);
static void wlc_phy_aci_pwr_upd_nphy(phy_info_t *pi, int aci_pwr);
static void wlc_phy_noisemode_glitch_chk_adj_nphy(phy_info_t *pi, uint16 noise_enter_th,
        uint16 noise_glitch_th_up, uint16 noise_glitch_th_dn);
static void wlc_phy_aci_noise_store_values_nphy(phy_info_t *pi);

static void wlc_phy_set_rfseq_nphy(phy_info_t *pi, uint8 cmd, uint8 *evts, uint8 *dlys, uint8 len);

static uint16 wlc_phy_read_lpf_bw_ctl_nphy(phy_info_t *pi, uint16 offset);

static void
wlc_phy_rfctrl_override_nphy_rev7(phy_info_t *pi, uint16 field, uint16 value, uint8 core_mask,
                                  uint8 off, uint8 override_id);
static void
wlc_phy_rfctrl_override_nphy_rev19(phy_info_t *pi, uint16 field, uint16 value, uint8 core_mask,
                                  uint8 off, uint8 override_id);
static void wlc_phy_rssi_cal_nphy_rev2(phy_info_t *pi, uint8 rssi_type);
static void wlc_phy_rssi_cal_nphy_rev3(phy_info_t *pi);


static void wlc_phy_txpwr_srom9_var_remap(phy_info_t *pi);
static bool wlc_phy_txpwr_srom_read_nphy(phy_info_t *pi);
static void wlc_phy_txpwr_nphy_srom_convert(uint8 *srom_max, uint16 *pwr_offset, uint8 tmp_max_pwr,
	uint8 rate_start, uint8 rate_end);

static void wlc_phy_txpwr_limit_to_tbl_nphy(phy_info_t *pi);
static void wlc_phy_txpwrctrl_coeff_setup_nphy(phy_info_t *pi);
static void wlc_phy_txpwrctrl_idle_tssi_nphy(phy_info_t *pi);
static void wlc_phy_txpwrctrl_pwr_setup_nphy(phy_info_t *pi);

static bool wlc_phy_txpwr_ison_nphy(phy_info_t *pi);
static uint8 wlc_phy_txpwr_idx_cur_get_nphy(phy_info_t *pi, uint8 core);
static void wlc_phy_txpwr_idx_cur_set_nphy(phy_info_t *pi, uint8 idx0, uint8 idx1);
static void wlc_phy_txpwr_papd_cal_run(phy_info_t *pi, bool full_cal,
	uint8 core_from, uint8 core_to);

static uint16 wlc_phy_radio205x_rcal(phy_info_t *pi);

static uint16 wlc_phy_radio2057_rccal(phy_info_t *pi);

static uint16 wlc_phy_gen_load_samples_nphy(phy_info_t *pi, uint32 f_kHz, uint16 max_val,
                                            uint8 dac_test_mode);
#ifndef DONGLEBUILD
static void wlc_phy_loadsampletable_nphy(phy_info_t *pi, cint32 *tone_buf, uint16 num_samps);
#endif
static void wlc_phy_runsamples_nphy(phy_info_t *pi, uint16 n, uint16 lps, uint16 wait, uint8 iq,
                                    uint8 dac_test_mode, bool modify_bbmult);
static int16 wlc_phy_rxgaincode_to_dB_nphy(phy_info_t *pi, uint16 gain_code);
static void wlc_phy_compute_rssi_gainerror_nphy(phy_info_t *pi);

#if defined(PHYCAL_CACHING) || defined(WLMCHAN)
static void wlc_phy_cal_cache_nphy(wlc_phy_t *pih);
static void wlc_phy_cal_cache_dbg_nphy(wlc_phy_t *pih, ch_calcache_t *ctx);
#endif

static int16 wlc_phy_get_tssi_pwr_limit_nphy(int16 a1, int16 b0, int16 b1, uint8 maxlimit, uint8
					     offset);
static int16 wlc_phy_tssi2qtrdbm_nphy(int16 tssi, int16 a1, int16 b0, int16 b1);
static void  wlc_phy_set_tssi_pwr_limit_nphy(phy_info_t *pi, int16 *a1, int16 *b0, int16 *b1, uint8
					     mode);
static const char BCMATTACHDATA(rstr_eu_edthresh2g)[] = "eu_edthresh2g";
static const char BCMATTACHDATA(rstr_eu_edthresh5g)[] = "eu_edthresh5g";

static void wlc_phy_set_srom_eu_edthresh_nphy(phy_info_t *pi);
#ifdef NOISE_CAL_LCNXNPHY     /* NOISE_CAL_LCNXNPHY */
static void wlc_phy_noise_measure_time_window_nphy(phy_info_t *pi, uint32 window_time,
	uint32 *minpwr, uint32 *maxpwr, bool *measurement_valid);
static uint32 wlc_phy_abs_time_nphy(uint32 end, uint32 start);
static void wlc_phy_get_noise_pwr_nphy(phy_info_t *pi);
static void wlc_phy_noise_fifo_avg_nphy(phy_info_t *pi, uint32 *avg_noise);
#ifndef OLD_NOISE_AVG_SCHEME
static void wlc_phy_noise_fifo_min_nphy(phy_info_t *pi, uint32 *avg_noise);
#endif
static void wlc_phy_noise_fifo_init_nphy(phy_info_t *pi);
static void wlc_phy_noise_measure_setup_nphy(phy_info_t *pi);
#ifdef ENABLE_LISTEN_GAIN_CHANGE
static void wlc_phy_noise_measure_chg_listen_gain_nphy(phy_info_t *pi, int8 change_sign,
uint8 core);
#endif
static uint8 wlc_nphy_rx_noise_lut(phy_info_t *pi, uint8 noise_val);
static void wlc_phy_noise_measure_change_rxpo_nphy(phy_info_t *pi, uint32 *avg_noise);
static void wlc_phy_calc_init_gain_nphy(phy_info_t *pi, int16 *total_gain_core1,
	int16 *total_gain_core2);
#ifdef ENABLE_NOISE_VAR_CHANGE
static void wlc_nphy_noise_measure_computeNf(phy_info_t *pi);
#endif
#endif /* NOISE_CAL_LCNXNPHY */

static void wlc_phy_ant_force_nphy(phy_info_t* pi, uint8* entries);
static void wlc_phy_ant_release_nphy(phy_info_t* pi, uint8* entries);


/* %%%%%% Function implementation */
static INLINE void
wlc_phy_btcx_wlan_critical_enter_nphy(phy_info_t *pi)
{
	wlapi_bmac_mhf(pi->sh->physhim, MHF1, MHF1_WLAN_CRITICAL, MHF1_WLAN_CRITICAL, WLC_BAND_2G);
}

static INLINE void
wlc_phy_btcx_wlan_critical_exit_nphy(phy_info_t *pi)
{
	wlapi_bmac_mhf(pi->sh->physhim, MHF1, MHF1_WLAN_CRITICAL, 0, WLC_BAND_2G);
}

bool
wlc_phy_bist_check_phy(wlc_phy_t *pih)
{
	phy_info_t *pi = (phy_info_t*)pih;
	uint32 phybist0, phybist1, phybist2, phybist3, phybist4;
	/* LCNXN */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV))
		return TRUE;

	phybist0 = phy_reg_read(pi, NPHY_BistStatus0);
	phybist1 = phy_reg_read(pi, NPHY_BistStatus1);
	phybist2 = phy_reg_read(pi, NPHY_BistStatus2);
	phybist3 = phy_reg_read(pi, NPHY_BistStatus3);
	phybist4 = phy_reg_read(pi, NPHY_BistStatus4);

	if ((phybist0 == 0) && (phybist1 == 0x4000) && (phybist2 == 0x1fe0) &&
	    (phybist3 == 0) && (phybist4 == 0)) {
		return TRUE;
	}

	PHY_ERROR(("bist failed with 0x%x 0x%x 0x%x 0x%x 0x%x\n", phybist0, phybist1, phybist2,
		phybist3, phybist4));
	return FALSE;
}

/* Start phy init code from d11procs.tcl */
/* Initialize the bphy in an nphy) */
static void
WLBANDINITFN(wlc_phy_bphy_init_nphy)(phy_info_t *pi)
{
	uint16	addr, val;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	ASSERT(ISNPHY(pi));

	/* RSSI LUT is now a memory and must therefore be initialized */
	val = 0x1e1f;
	for (addr = (NPHY_TO_BPHY_OFF + BPHY_RSSI_LUT);
	     addr <= (NPHY_TO_BPHY_OFF + BPHY_RSSI_LUT_END); addr++) {
		PHY_TRACE(("wl%d: %s writing phy addr 0x%x with 0x%x\n", pi->sh->unit,
		          __FUNCTION__, addr, val));
		phy_reg_write(pi, addr, val);
		if (addr == (NPHY_TO_BPHY_OFF + 0x97))
			val = 0x3e3f;
		else
			val -= 0x0202;
	}

	PHY_TRACE(("wl%d: %s, RSSI LUT done\n", pi->sh->unit, __FUNCTION__));
	if (NORADIO_ENAB(pi->pubpi)) {

		/* only for use on QT */
		PHY_REG_LIST_START_WLBANDINITDATA
			/* CRS thresholds */
			PHY_REG_WRITE_RAW_ENTRY(NPHY_TO_BPHY_OFF + BPHY_PHYCRSTH, 0x3206)
			/* RSSI thresholds */
			PHY_REG_WRITE_RAW_ENTRY(NPHY_TO_BPHY_OFF + BPHY_RSSI_TRESH, 0x281e)
			/* LNA gain range */
			PHY_REG_OR_RAW_ENTRY(NPHY_TO_BPHY_OFF + BPHY_LNA_GAIN_RANGE, 0x1a)
		PHY_REG_LIST_EXECUTE(pi);

	} else	{
		/* kimmer - add change from 0x667 to x668 very slight improvement */
		phy_reg_write(pi, NPHY_TO_BPHY_OFF + BPHY_STEP, 0x668);
	}
	PHY_TRACE(("wl%d: %s, exiting\n", pi->sh->unit, __FUNCTION__));
}

void
wlc_phy_table_write_nphy(phy_info_t *pi, uint32 id, uint32 len, uint32 offset, uint32 width,
                     const void *data)
{
	mimophytbl_info_t tbl;
	/*	PHY_TRACE(("wlc_phy_table_write_nphy, id %d, len %d, offset %d, width %d\n",
		id, len, offset, width));
	*/
	tbl.tbl_id = id;
	tbl.tbl_len = len;
	tbl.tbl_offset = offset;
	tbl.tbl_width = width;
	tbl.tbl_ptr = data;
	wlc_phy_write_table_nphy(pi, &tbl);
}

void
wlc_phy_table_read_nphy(phy_info_t *pi, uint32 id, uint32 len, uint32 offset, uint32 width,
	void *data)
{
	mimophytbl_info_t tbl;
	/*	PHY_TRACE(("wlc_phy_table_read_nphy, id %d, len %d, offset %d, width %d\n",
		id, len, offset, width));
	*/
	tbl.tbl_id = id;
	tbl.tbl_len = len;
	tbl.tbl_offset = offset;
	tbl.tbl_width = width;
	tbl.tbl_ptr = data;
	wlc_phy_read_table_nphy(pi, &tbl);
}

static void
WLBANDINITFN(wlc_phy_sparse_table_init)(phy_info_t *pi,
                                        uint8 table_id,
                                        CONST phytbl_init_t *offset_list,
                                        CONST uint32 *data_list)
{
	uint16 addr, num, ctr;
	uint8 num_zero_offsets, i;

	/* since the data array of non-zero init values corresponds to non-consecutive offsets,
	 * we need to keep track of pointed in this array
	 */
	ctr = 0;

	/* point to start of table */
	phy_reg_write(pi, NPHY_TableAddress, (table_id << 10));

	/* keep going until we exhaust the blocks of offsets with non-zero init values */
	while ((num = offset_list->num) > 0) {

		if (offset_list->base != 0) {
			/* number of offsets that need to be init-ed to zero */
			num_zero_offsets = offset_list->base -
			        ((*(offset_list - 1)).base + (*(offset_list - 1)).num);

			/* loop to init these offsets to zero */
			for (i = 0; i < num_zero_offsets; i++) {
				PHY_REG_LIST_START_WLBANDINITDATA
					PHY_REG_WRITE_ENTRY(NPHY, TableDataHi, 0x0)
					PHY_REG_WRITE_ENTRY(NPHY, TableDataLo, 0x0)
				PHY_REG_LIST_EXECUTE(pi);
			}
		}

		/* loop over num(ber of consecutive offsets with non-zero values) */
		for (addr = offset_list->base; num; addr++, num--) {
			phy_reg_write(pi, NPHY_TableDataHi, (uint16)(data_list[ctr] >> 16));
			phy_reg_write(pi, NPHY_TableDataLo, (uint16)(data_list[ctr]));

			/* increment the entry in the data array of non-zero init values */
			ctr++;
		}

		/* move on to the next block of offsets that have non-zero init values */
		offset_list++;
	}

	/* start from the last offset with non-zero init value, and loop over the trailing offsets
	 * that are init-ed to zero
	 */
	num_zero_offsets = offset_list->base -
	        ((*(offset_list - 1)).base + (*(offset_list - 1)).num);

	for (i = 0; i < num_zero_offsets; i++) {
		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, TableDataHi, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, TableDataLo, 0x0)
		PHY_REG_LIST_EXECUTE(pi);
	}
}

static void
WLBANDINITFN(wlc_phy_compact_table_init)(phy_info_t *pi)
{
	uint8  core, ctr, chanest_tbl_block_len;
	uint16 offset;
	uint16 chanest_tbl_rev3_vals[2]   = {0x4444, 0x1010};
	uint16 chanest_tbl_rev3_offlen    = 9;
	uint16 noise_var_tbl_rev7_length  = 256;
	uint8  adj_pwr_lut_rev3_val       = 0;
	uint16 adj_pwr_lut_rev3_start     = 64;
	uint16 adj_pwr_lut_rev3_length    = 128;

	/* Noise var table (id 0xa): setup starting offset and then loop over init length,
	 * the offset is auto-incremented at every write
	 */
	phy_reg_write(pi, NPHY_TableAddress, (NPHY_TBL_ID_NOISEVAR << 10));

	for (offset = 0; offset < noise_var_tbl_rev7_length; offset = offset + 2) {
		PHY_REG_LIST_START_WLBANDINITDATA
			/* write 0x20c020c */
			PHY_REG_WRITE_ENTRY(NPHY, TableDataHi, 0x020c)
			PHY_REG_WRITE_ENTRY(NPHY, TableDataLo, 0x020c)
			/* write 0x14d */
			PHY_REG_WRITE_ENTRY(NPHY, TableDataLo, 0x014d)
		PHY_REG_LIST_EXECUTE(pi);
	}

	/* Adjusted power per rates (offsets 0x40-0xbf of table ids 0x1a/0x1b).
	 * This table will be overwritten during PHY init anyway, but to be safe,
	 * all 128 entries are init-ed to 0 (even though only 84 entries are used).
	 */
	for (core = 0; core < pi->pubpi.phy_corenum; core++) {
		/* setup starting offset */
		phy_reg_write(pi, NPHY_TableAddress, ((core == PHY_CORE_0 ?
		                                       NPHY_TBL_ID_CORE1TXPWRCTL :
		                                       NPHY_TBL_ID_CORE2TXPWRCTL) << 10)
		              | adj_pwr_lut_rev3_start);

		/* loop over the init length, the offset is auto-incremented at every write */
		for (offset = 0; offset < adj_pwr_lut_rev3_length; offset++)
		              phy_reg_write(pi, NPHY_TableDataLo, adj_pwr_lut_rev3_val);
	}

	/* The frame struct table is sparse, so we can avoid listing all zero init values
	 * and instead use a list of offsets of non-zero init values and how many there are
	 */
	wlc_phy_sparse_table_init(pi, NPHY_TBL_ID_FRAME_STRUCT, frame_struct_rev8_offsets,
	                          frame_struct_rev8_redux);

	/* The tone mapper table is sparse, so we can avoid listing all zero init values
	 * and instead use a list of offsets of non-zero init values and how many there are
	 */
	wlc_phy_sparse_table_init(pi, NPHY_TBL_ID_TONE_MAPPER, tmap_tbl_rev7_offsets,
	                          tmap_tbl_rev7_redux);

	/* Chanest table contains only blocs of 0x44444444 or 0x10101010 */
	phy_reg_write(pi, NPHY_TableAddress, (NPHY_TBL_ID_CHANEST << 10));

	for (ctr = 0; ctr < chanest_tbl_rev3_offlen - 1; ctr++) {

		/* determine the length of the block to init */
		chanest_tbl_block_len = chanest_tbl_rev3_offsets[ctr + 1] -
		        chanest_tbl_rev3_offsets[ctr];

		/* init this block with either 0x44444444 or 0x10101010 */
		for (offset = 0; offset < chanest_tbl_block_len; offset++) {
			phy_reg_write(pi, NPHY_TableDataHi, chanest_tbl_rev3_vals[ctr % 2]);
			phy_reg_write(pi, NPHY_TableDataLo, chanest_tbl_rev3_vals[ctr % 2]);
		}
	}
}

/* initialize the static tables defined in auto-generated mimophytbls.c,
 * see mimophyprocs.tcl, proc mimophy_init_tbls
 * After called in the attach stage, all the static phy tables are reclaimed.
 */
static void
WLBANDINITFN(wlc_phy_static_table_download_nphy)(phy_info_t *pi)
{
	uint idx;

	/* these tables are not affected by phy reset, only power down */
	/* LCNXN */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		for (idx = 0; idx < mimophytbl_info_sz_rev16; idx++)
			wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev16[idx]);

	} else if (NREV_GE(pi->pubpi.phy_rev, 8) && NREV_LE(pi->pubpi.phy_rev, 10)) {

		if ((CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43235_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43236_CHIP_ID)) {
			for (idx = 0; idx < mimophytbl_info_sz_43236; idx++)
				wlc_phy_write_table_nphy(pi, &mimophytbl_info_43236[idx]);

		} else {
			for (idx = 0; idx < mimophytbl_info_sz_rev8to10; idx++)
				wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev8to10[idx]);

			wlc_phy_compact_table_init(pi);
		}

	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		for (idx = 0; idx < mimophytbl_info_sz_rev7; idx++)
			wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev7[idx]);

		wlc_phy_compact_table_init(pi);

	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		for (idx = 0; idx < mimophytbl_info_sz_rev3; idx++)
			wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev3[idx]);

	} else {
		for (idx = 0; idx < mimophytbl_info_sz_rev0; idx++)
			wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev0[idx]);
	}
}

/* initialize all the tables defined in auto-generated mimophytbls.c,
 * see mimophyprocs.tcl, proc mimophy_init_tbls
 *  skip static one after first up
 */
static void
WLBANDINITFN(wlc_phy_tbl_init_nphy)(phy_info_t *pi)
{
	uint idx = 0;
	uint8 antswctrllut;

	PHY_TRACE(("wl%d: %s, dnld tables = %d\n", pi->sh->unit,
	          __FUNCTION__, pi->phy_init_por));

	/* these tables are not affected by phy reset, only power down */
	if (pi->phy_init_por)
		wlc_phy_static_table_download_nphy(pi);


	if (NREV_GE(pi->pubpi.phy_rev, 7)) {

		uint8 Noffset = 0;
		uint8 Nmap = 0;
		uint8 offset_band = 0;
		uint8 ct1 = 0, ct2 = 0;
		uint32 offset;

		offset_band = CHSPEC_IS2G(pi->radio_chanspec) ? 0 : 16;

		/* only AntSwCtrlLUT is a volatile table */
		antswctrllut = CHSPEC_IS2G(pi->radio_chanspec) ?
		        pi->srom_fem2g.antswctrllut : pi->srom_fem5g.antswctrllut;

		switch (antswctrllut) {
		case 0: {
			/* 43226, 43236, 6362 */
			uint8 offset_core[] = {0, 32}; /* offsets for 2G core0, 2G core 1 */

			uint8 map[] = {0, 4, 8};
			uint8 antswctrllut_vals[2][3] = {{0x2, 0x12, 0x8}, {0x2, 0x18, 0x2}};

			if (CHIPID(pi->sh->chip) == BCM43235_CHIP_ID) {
				/* for 43235, it was found that putting TR switch on T for
				   unused core during SISO TX helps with HD2/HD3 rejection.
				*/
				antswctrllut_vals[0][0] = 0x1;
				antswctrllut_vals[1][0] = 0x1;
			}

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));

			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2] + offset_band;
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					                         1, offset, 8,
					                         &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 1: {
			/* for 2G: 5357, 5358, 47186
			   difference is in LUT entries for Core 1 because
			   mimophy_core1_ant1_[rx,tx] instead of mimophy_core1_ant0_[rx,tx]
			   are the dedicated pins5357, 47186, 5358, 5356
			*/

			uint8 map0[] = {0, 4, 8};
			uint8 antswctrllut_vals0[] = {0x1, 0x11, 0x1};

			uint8 map1[] = {0, 1, 2, 4, 5, 6, 8, 9, 10};
			uint8 antswctrllut_vals1[] =
			        {0x4, 0x04, 0x08, 0x4, 0x04, 0x08, 0x11, 0x11, 0x12};

			if (pi->aa2g == 7) {
				/* 3 available antennas
				 * ensure 3rd switch is always in a defined state
				 */
				antswctrllut_vals1[0] = 0x14;
				antswctrllut_vals1[1] = 0x14;
				antswctrllut_vals1[2] = 0x18;
			}

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}
			break;
		}
		case 2: {
			/* for Olympic Sulley using 43236B1
			 * When in RX mode in 2.4G, look up entries 13, 14, and 45, 46
			 * for cores 0 and 1. Entries 13 and 45 will put ext. LNA in bypass
			 * mode instead of the traditional approach of throwing TR to T
			 * at high enough RX powers
			 * Here, write all 2G, 5G entries that're different from default in one shot
			 */
			uint8 offset_core[] = {0, 32, 16, 48};
			uint8 map[] = {0, 1, 2, 3, 12, 13, 14, 15};
			uint8 antswctrllut_vals[4][8] = {
				{0xa,  0x6,  0xa,  0xa,  0x2,  0x2,  0xa,  0xa}, /* 2G core 0 */
				{0xa,  0x6,  0xa,  0x12, 0x2,  0x2,  0xa,  0x12}, /* 2G core 1 */
				{0xa,  0x9,  0xa,  0xa,  0xa,  0x9,  0xa,  0xa}, /* 5G core 0 */
				{0x12, 0x11, 0x12, 0x12, 0x12, 0x11, 0x12, 0x12} /* 5G core 1 */
			};

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));
			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					                         1, offset, 8,
					                         &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 3: {
			/* for 47186nrh that uses 2 SPDT switches */


		  uint8 offset_core[] = {0, 32, 16, 48};

			uint8 map[] = {0, 1, 2, 4, 5, 6, 8, 9, 10};
			uint8 antswctrllut_vals[4][9] = {
				{0x0A, 0x05, 0x06, 0x1A, 0x19, 0x1A, 0x0A, 0x05, 0x06},
				{0x1A, 0x15, 0x09, 0x0A, 0x05, 0x09, 0x1A, 0x16, 0x1A},
				{0x02, 0x01, 0x02, 0x12, 0x14, 0x18, 0x02, 0x01, 0x02},
				{0x12, 0x11, 0x12, 0x02, 0x01, 0x02, 0x12, 0x14, 0x18}
			};

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));

			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					                         1, offset, 8,
					                         &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 4: {
			/* for Olympic Sulley DEV2 using 43236B1
			 * When in RX mode in 2.4G *and* 5G, look up entries +13, +14
			 * for cores 0 and 1.
			 * Here, write all 2G, 5G entries that're different from default in one shot
			 */
			uint8 offset_core[] = {0, 32, 16, 48};
			uint8 map[] = {0, 1, 2, 3, 12, 13, 14, 15};
			uint8 antswctrllut_vals[4][8] = {
				{0xa,  0x6,  0xa,  0xa,  0x2,  0x2,  0xa,  0xa}, /* 2G core 0 */
				{0xa,  0x6,  0xa,  0x12, 0x2,  0x2,  0xa,  0x12}, /* 2G core 1 */
				{0xa,  0x9,  0xa,  0xa,  0xa,  0xb,  0xa,  0xa}, /* 5G core 0 */
				{0x12, 0x11, 0x12, 0x12, 0x12, 0x13, 0x12, 0x12} /* 5G core 1 */
			};

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));
			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					                         1, offset, 8,
					                         &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 5: {
			/* for preproto blu2o3 */

			uint8 offset_core[] = {0, 32}; /* offsets for 2G core0, 2G core 1 */

			uint8 map[] = {0, 1, 2, 4, 5, 6, 8, 9, 10};
			uint8 antswctrllut_vals[2][9] = {
				{0x16, 0x15, 0x16, 0x1a, 0x19, 0x1a, 0x16, 0x05, 0x06},
				{0x16, 0x05, 0x06, 0x16, 0x05, 0x06, 0x1a, 0x19, 0x1a}
			};

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));

			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2] + offset_band;
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					                         1, offset, 8,
					                         &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 16: {
			/* Adding SW CTRL support for BCM943228hm4l-P500 boards where,the  */
			/* TX & RX sw ctrl lines are swapped */
			uint8 offset_core[] = {0, 32, 16, 48};
			uint8 map[] = {0, 1, 2, 4, 8};
			uint8 antswctrllut_vals[4][5] = {
				{0x1,  0x2,  0x1, 0x12, 0x8}, /* 2G core 0 */
				{0x2,  0x1,  0x2, 0x18, 0x2}, /* 2G core 1 */
				{0x1,  0x2,  0x1, 0x12, 0x8}, /* 5G core 0 */
				{0x2,  0x1,  0x2, 0x18, 0x2} /* 5G core 1 */
			};

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));
			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
						1, offset, 8,
						&antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 6:{
		        /* for BCM943234ug(2G) and BCM43234usb_div(2G & 5G) */
			uint8 offset_core = 32; /* Only core1 & G-band is in use. */
			uint8 map[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11};
			uint8 antswctrllut_vals[12] =
				{0x0, 0x5, 0x6, 0x5, 0x0, 0x5, 0x6, 0x5, 0x0, 0x9, 0xA, 0x9};

			Nmap = (sizeof(map) / sizeof(map[0]));

			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = offset_core + map[ct2] + offset_band;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, offset,
				                         8, &antswctrllut_vals[ct2]);
			}
			break;
		}
		default:
			/* Illegal value. Don't silently ignore an error. */
			ASSERT(0);
			break;
		}

	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		for (idx = 0; idx < mimophytbl_info_sz_rev3_volatile; idx++) {
			const mimophytbl_info_t *ent = &mimophytbl_info_rev3_volatile[idx];

			/* Load different antswctrlLUTs based on FEM types */
			/* Use entry IDX defined for ant_swctrl_tbl */
			if (idx == ANT_SWCTRL_TBL_REV3_IDX) {
				antswctrllut = CHSPEC_IS2G(pi->radio_chanspec) ?
					pi->srom_fem2g.antswctrllut : pi->srom_fem5g.antswctrllut;
				switch (antswctrllut) {
				case 0:
					break;
				case 1:
					ent = &mimophytbl_info_rev3_volatile1[idx];
					break;
				case 2:
					ent = &mimophytbl_info_rev3_volatile2[idx];
					break;
				case 3:
					ent = &mimophytbl_info_rev3_volatile3[idx];
					break;
				default:
					/* Illegal value. Don't silently ignore an error. */
					ent = NULL;
					break;
				}
			}

			ASSERT(ent != NULL);
			wlc_phy_write_table_nphy(pi, ent);
		}
	} else {
		for (idx = 0; idx < mimophytbl_info_sz_rev0_volatile; idx++) {
			wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev0_volatile[idx]);
		}
	}
}

static void
wlc_phy_write_txmacreg_nphy(phy_info_t *pi, uint16 holdoff, uint16 delay_val)
{
	phy_reg_write(pi, NPHY_TxMacIfHoldOff, holdoff);
	phy_reg_write(pi, NPHY_TxMacDelay, delay_val);
}

void wlc_phy_nphy_tkip_rifs_war(phy_info_t *pi, uint8 rifs)
{
	uint16 holdoff, delay_val;

	/* if rifs enabled, don't increase PHY holdoff time */
	if (rifs) {
		/* default PHY holdoff time */
		holdoff = 0x10;
		delay_val = 0x258;
	}
	else {
		/* increased PHY holdoff time */
		holdoff = 0x15;
		delay_val = 0x320;
	}
	/* write to phy registers */
	wlc_phy_write_txmacreg_nphy(pi, holdoff, delay_val);

	/* update the hw rifs flag if necesary */
	if (pi->sh->_rifs_phy != rifs) {
		pi->sh->_rifs_phy = rifs;
	}
}

static void
BCMATTACHFN(wlc_phy_detach_nphy)(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy;

	ASSERT(pi);
	ASSERT(pi->u.pi_nphy);
	pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;
	if (pi_nphy == NULL)
		return;
	MFREE(pi->sh->osh, pi_nphy, sizeof(phy_info_nphy_t));
}

static void
BCMATTACHFN(wlc_phy_srom_read_rxgainerr_nphy)(phy_info_t *pi)
{
	/* read and uncompress gain-error values for rx power reporting */

	int8 tmp[PHY_CORE_MAX];
	int16 tmp2;

	/* read in temperature at calibration time */
	tmp2 = (int16) (((int16)PHY_GETINTVAR(pi, "rawtempsense"))  << 7) >> 7;
	if (tmp2 == -1) {
		/* set to some bogus value */
		pi->srom_rawtempsense = 255;
	} else {
		pi->srom_rawtempsense = tmp2;
	}

	/* 2G: */
	/* read and sign-extend */
	tmp[0] = (int8)(((int8)PHY_GETINTVAR(pi, "rxgainerr2ga0")) << 2) >> 2;
	tmp[1] = (int8)(((int8)PHY_GETINTVAR(pi, "rxgainerr2ga1")) << 3) >> 3;
	if ((tmp[0] == -1) && (tmp[1] == -1)) {
		/* If all srom values are -1, then possibly
		 * no gainerror info was written to srom
		 */
		tmp[0] = 0; tmp[1] = 0;
	}
	/* gain errors for cores 1 and 2 are stored in srom as deltas relative to core 0: */
	pi->srom_rxgainerr_2g[0] = tmp[0];
	pi->srom_rxgainerr_2g[1] = tmp[0] + tmp[1];

	/* 5G low: */
	/* read and sign-extend */
	tmp[0] = (int8)(((int8)PHY_GETINTVAR(pi, "rxgainerr5gla0")) << 2) >> 2;
	tmp[1] = (int8)(((int8)PHY_GETINTVAR(pi, "rxgainerr5gla1")) << 3) >> 3;
	if ((tmp[0] == -1) && (tmp[1] == -1)) {
		/* If all srom values are -1, then possibly
		 * no gainerror info was written to srom
		 */
		tmp[0] = 0; tmp[1] = 0;
	}
	/* gain errors for core 1 is stored in srom as deltas relative to core 0: */
	pi->srom_rxgainerr_5gl[0] = tmp[0];
	pi->srom_rxgainerr_5gl[1] = tmp[0] + tmp[1];

	/* 5G mid: */
	/* read and sign-extend */
	tmp[0] = (int8)(((int8)PHY_GETINTVAR(pi, "rxgainerr5gma0")) << 2) >> 2;
	tmp[1] = (int8)(((int8)PHY_GETINTVAR(pi, "rxgainerr5gma1")) << 3) >> 3;
	if ((tmp[0] == -1) && (tmp[1] == -1)) {
		/* If all srom values are -1, then possibly
		 * no gainerror info was written to srom
		 */
		tmp[0] = 0; tmp[1] = 0;
	}
	/* gain errors for core 1 is stored in srom as deltas relative to core 0: */
	pi->srom_rxgainerr_5gm[0] = tmp[0];
	pi->srom_rxgainerr_5gm[1] = tmp[0] + tmp[1];

	/* 5G high: */
	/* read and sign-extend */
	tmp[0] = (int8)(((int8)PHY_GETINTVAR(pi, "rxgainerr5gha0")) << 2) >> 2;
	tmp[1] = (int8)(((int8)PHY_GETINTVAR(pi, "rxgainerr5gha1")) << 3) >> 3;
	if ((tmp[0] == -1) && (tmp[1] == -1)) {
		/* If all srom values are -1, then possibly
		 * no gainerror info was written to srom
		 */
		tmp[0] = 0; tmp[1] = 0;
	}
	/* gain errors for core 1 is stored in srom as deltas relative to core 0: */
	pi->srom_rxgainerr_5gh[0] = tmp[0];
	pi->srom_rxgainerr_5gh[1] = tmp[0] + tmp[1];

	/* 5G upper: */
	/* read and sign-extend */
	tmp[0] = (int8)(((int8)PHY_GETINTVAR(pi, "rxgainerr5gua0")) << 2) >> 2;
	tmp[1] = (int8)(((int8)PHY_GETINTVAR(pi, "rxgainerr5gua1")) << 3) >> 3;
	if ((tmp[0] == -1) && (tmp[1] == -1)) {
		/* If all srom values are -1, then possibly
		 * no gainerror info was written to srom
		 */
		tmp[0] = 0; tmp[1] = 0;
	}
	/* gain errors for core 1 is stored in srom as deltas relative to core 0: */
	pi->srom_rxgainerr_5gu[0] = tmp[0];
	pi->srom_rxgainerr_5gu[1] = tmp[0] + tmp[1];
}

#define NPHY_SROM_NOISELVL_OFFSET (-70)

static void
BCMATTACHFN(wlc_phy_srom_read_noiselvl_nphy)(phy_info_t *pi)
{
	/* read noise levels from SROM */
	uint8 core;

	/* 2G: */
	FOREACH_CORE(pi, core) {
		pi->srom_noiselvl_2g[core] = NPHY_SROM_NOISELVL_OFFSET;
	}
	pi->srom_noiselvl_2g[0] -= ((uint8)PHY_GETINTVAR(pi, "noiselvl2ga0"));
	pi->srom_noiselvl_2g[1] -= ((uint8)PHY_GETINTVAR(pi, "noiselvl2ga1"));

	/* 5G low: */
	FOREACH_CORE(pi, core) {
		pi->srom_noiselvl_5gl[core] = NPHY_SROM_NOISELVL_OFFSET;
	}
	pi->srom_noiselvl_5gl[0] -= ((uint8)PHY_GETINTVAR(pi, "noiselvl5gla0"));
	pi->srom_noiselvl_5gl[1] -= ((uint8)PHY_GETINTVAR(pi, "noiselvl5gla1"));

	/* 5G mid: */
	FOREACH_CORE(pi, core) {
		pi->srom_noiselvl_5gm[core] = NPHY_SROM_NOISELVL_OFFSET;
	}
	pi->srom_noiselvl_5gm[0] -= ((uint8)PHY_GETINTVAR(pi, "noiselvl5gma0"));
	pi->srom_noiselvl_5gm[1] -= ((uint8)PHY_GETINTVAR(pi, "noiselvl5gma1"));

	/* 5G high: */
	FOREACH_CORE(pi, core) {
		pi->srom_noiselvl_5gh[core] = NPHY_SROM_NOISELVL_OFFSET;
	}
	pi->srom_noiselvl_5gh[0] -= ((uint8)PHY_GETINTVAR(pi, "noiselvl5gha0"));
	pi->srom_noiselvl_5gh[1] -= ((uint8)PHY_GETINTVAR(pi, "noiselvl5gha1"));

	/* 5G upper: */
	FOREACH_CORE(pi, core) {
		pi->srom_noiselvl_5gu[core] = NPHY_SROM_NOISELVL_OFFSET;
	}
	pi->srom_noiselvl_5gu[0] -= ((uint8)PHY_GETINTVAR(pi, "noiselvl5gua0"));
	pi->srom_noiselvl_5gu[1] -= ((uint8)PHY_GETINTVAR(pi, "noiselvl5gua1"));
}

bool
BCMATTACHFN(wlc_phy_attach_nphy)(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy;
	shared_phy_t *sh;
	uint i;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	ASSERT(pi);
	if (!pi) {
		PHY_ERROR(("wl: wlc_phy_attach_nphy: NULL pi\n"));
		return FALSE;
	}

	sh = pi->sh;

	if ((pi->u.pi_nphy = (phy_info_nphy_t *) MALLOC(sh->osh,
		sizeof(phy_info_nphy_t))) == NULL) {
		PHY_ERROR(("wl%d: wlc_phy_attach_nphy: out of memory, malloced %d bytes\n",
			sh->unit, MALLOCED(sh->osh)));
		return FALSE;
	}
	bzero((char*)pi->u.pi_nphy, sizeof(phy_info_nphy_t));
	pi_nphy = (void *)pi->u.pi_nphy;

	/* enable initcal by default */
	pi->u.pi_nphy->do_initcal = TRUE;

	pi->u.pi_nphy->cal_type_override = PHY_PERICAL_AUTO;
	/* Reset the saved noisevar count */
	pi->u.pi_nphy->nphy_saved_noisevars.bufcount = 0;

	/* Initialize to -1 to indicate that rx2tx table wasn't modified
	* to NOP the CLR_RXTX_BIAS entry
	*/
	pi->u.pi_nphy->rx2tx_biasentry = -1;

	((phy_info_nphy_t *)pi_nphy)->nphy_base_nvars_adjusted = FALSE;

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LT(pi->pubpi.phy_rev, 6)) {
		pi_nphy->phyhang_avoid = TRUE;
	}

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LT(pi->pubpi.phy_rev, 7)) {
		/* Enable spur avoidance WAR for Ch11 40 MHz mode.
		 * Not needed for REV7+
		 */
		pi_nphy->nphy_gband_spurwar_en = TRUE;

		/* Check if A-band spur WAR should be enabled for this board */
		if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_SPUR_WAR) {
			pi_nphy->nphy_aband_spurwar_en = TRUE;
		}
	}
	if (NREV_GE(pi->pubpi.phy_rev, 6)) {
		/* Check if extra G-band spur WAR for REV6 40MHz channels 3 through 10
		 * or REV7 all 2G channels (for 43236 only) should be enabled for this board.
		 */
		if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_2G_SPUR_WAR) {
			pi_nphy->nphy_gband_spurwar2_en = TRUE;
		}
	}

	pi->n_preamble_override = AUTO;
	if (NREV_IS(pi->pubpi.phy_rev, 3) || NREV_IS(pi->pubpi.phy_rev, 4))
		pi->n_preamble_override = WLC_N_PREAMBLE_MIXEDMODE;

	pi->nphy_txrx_chain = AUTO;
	pi->phy_scraminit = AUTO;
	/* Use T (24-31), Couple On (16-23), 181 tone amplitude (0-15) */
	pi_nphy->nphy_rxcalparams = 0x010100B5;

	pi->phy_cal_mode = PHY_PERICAL_MPHASE;
	pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_IDLE;
	pi->def_cal_info.txcal_numcmds = MPHASE_TXCAL_NUMCMDS;

	pi->nphy_gain_boost = TRUE;
	pi->nphy_elna_gain_config = FALSE;
	pi->radio_is_on = FALSE;
	pi_nphy->nphy_papd_kill_switch_en = FALSE;

	if ((PHY_GETVAR(pi, "subband5gver")) != NULL)
		pi->sh->subband5Gver = (uint)PHY_GETINTVAR(pi, "subband5gver");
	else
		pi->sh->subband5Gver = PHY_SUBBAND_3BAND_JAPAN;

	/* Bphy rates are seeing an offset compared to ofdm rates on 43227 boards */
	if (NREV_IS(pi->pubpi.phy_rev, 16))
		pi_nphy->nphy_cck_pwr_err_adjust = 2;

	for (i = 0; i < pi->pubpi.phy_corenum; i++) {
		pi_nphy->nphy_txpwrindex[i].index = AUTO;
	}

	wlc_phy_txpwrctrl_config_nphy(pi);
	if (pi->nphy_txpwrctrl == PHY_TPC_HW_ON)
		pi->hwpwrctrl_capable = TRUE;

#ifdef	WL_PPR_SUBBAND
	if (pi->sh->subband5Gver == PHY_SUBBAND_5BAND)
		wlc_phy_init_poparam_tbl_nphy(pi);
#endif

#ifdef NOISE_CAL_LCNXNPHY
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
	NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		if ((PHY_GETVAR(pi, "noisecaloffset")) != NULL)
			pi->sh->noisecaloffset = (int8)PHY_GETINTVAR(pi, "noisecaloffset");
		else
			pi->sh->noisecaloffset = 0;
		if ((PHY_GETVAR(pi, "noisevaroffset")) != NULL)
			pi->sh->noisevaroffset = (int8)PHY_GETINTVAR(pi, "noisevaroffset");
		else
			pi->sh->noisevaroffset = 0;
	}
#endif

	if (NREV_GE(pi->pubpi.phy_rev, 8) && (pi->sh->sromrev >= 9)) {
		if (wlc_phy_txpwr_srom9_read(pi)) {
			wlc_phy_txpwr_srom9_var_remap(pi);
			/* Draconian Power Limits for Sulley */
			pi->u.pi_nphy->tssi_ladder_offset_maxpwr =
				(uint8)PHY_GETINTVAR_DEFAULT(pi, "tssioffsetmax", 4);
			pi->u.pi_nphy->tssi_ladder_offset_minpwr =
				(uint8)PHY_GETINTVAR_DEFAULT(pi, "tssioffsetmin", 3);
		} else
			goto exit;

	} else {
		if (!wlc_phy_txpwr_srom_read_nphy(pi))
			goto exit;
	}

	 /* Read from SROM/NVRAM. Above one is only for 4324(nvram) */
	 pi->srom_eu_edthresh2g = (int8)PHY_GETINTVAR_DEFAULT(pi, rstr_eu_edthresh2g, 0);
	 pi->srom_eu_edthresh5g = (int8)PHY_GETINTVAR_DEFAULT(pi, rstr_eu_edthresh5g, 0);


	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6)) {
		/* read and uncompress gain-error values for rx power reporting */
		wlc_phy_srom_read_rxgainerr_nphy(pi);
		/* read noise levels from SROM */
		wlc_phy_srom_read_noiselvl_nphy(pi);
	}

	/* setup function pointers */
	pi->pi_fptr.init = wlc_phy_init_nphy;
	pi->pi_fptr.calinit = wlc_phy_cal_init_nphy;
	pi->pi_fptr.chanset = wlc_phy_chanspec_set_nphy;
	pi->pi_fptr.txpwrrecalc = wlc_phy_txpower_recalc_target_nphy;
	pi->pi_fptr.detach = wlc_phy_detach_nphy;

	/* initialize the interference mitigation rssi values */
	/* -60: any number between -30 and -90 */
	for (i = 0; i < PHY_RSSI_WINDOW_SZ; i++) {
			pi_nphy->intf_rssi_vals[i] = PHY_INTF_RSSI_INIT_VAL;
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		pi_nphy->crsmin_rssi_avg_acioff_2G = PHY_CRSMIN_GE7_ACIOFF_2G;
		pi_nphy->crsmin_rssi_avg_acion_2G = PHY_CRSMIN_GE7_ACION_2G;
	} else {
		pi_nphy->crsmin_rssi_avg_acioff_2G = PHY_CRSMIN_LT7_ACIOFF_2G;
		pi_nphy->crsmin_rssi_avg_acion_2G = PHY_CRSMIN_LT7_ACION_2G;
	}
	pi_nphy->crsmin_pwr_aci2g[0] = PHY_CRSMIN_ACI2G_PWR_0;
	pi_nphy->crsmin_pwr_aci2g[1] = PHY_CRSMIN_ACI2G_PWR_1;
	pi_nphy->crsmin_pwr_aci2g[2] = PHY_CRSMIN_ACI2G_PWR_2;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		pi_nphy->rfgain_rssi_avg_acioff_2G = PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_2G;
		pi_nphy->rfgain_rssi_avg_acioff_2G_max = PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_2G_MAX;
		pi_nphy->rfgain_rssi_avg_acioff_5G = PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_5G;
		pi_nphy->rfgain_rssi_avg_acioff_5G_max = PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_5G_MAX;

		pi_nphy->rfgain_rssi_avg_acion_2G = PHY_RFGAIN_RSSI_AVG_GE7_ACION_2G;
		pi_nphy->rfgain_rssi_avg_acion_2G_max = PHY_RFGAIN_RSSI_AVG_GE7_ACION_2G_MAX;

		pi_nphy->rfgain_rssi_avg_acion_5G = PHY_RFGAIN_RSSI_AVG_GE7_ACION_5G;
		pi_nphy->rfgain_rssi_avg_acion_5G_max = PHY_RFGAIN_RSSI_AVG_GE7_ACION_5G_MAX;

	} else {
		pi_nphy->rfgain_rssi_avg_acioff_2G = PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_2G;
		pi_nphy->rfgain_rssi_avg_acioff_2G_max = PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_2G_MAX;
		pi_nphy->rfgain_rssi_avg_acioff_5G = PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_5G;
		pi_nphy->rfgain_rssi_avg_acioff_5G_max = PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_5G_MAX;

		pi_nphy->rfgain_rssi_avg_acion_2G = PHY_RFGAIN_RSSI_AVG_LT7_ACION_2G;
		pi_nphy->rfgain_rssi_avg_acion_2G_max = PHY_RFGAIN_RSSI_AVG_LT7_ACION_2G_MAX;

		pi_nphy->rfgain_rssi_avg_acion_5G = PHY_RFGAIN_RSSI_AVG_LT7_ACION_5G;
		pi_nphy->rfgain_rssi_avg_acion_5G_max = PHY_RFGAIN_RSSI_AVG_LT7_ACION_5G_MAX;
	}

	return TRUE;

exit:
	MFREE(pi->sh->osh, pi_nphy, sizeof(phy_info_nphy_t));
	pi->u.pi_nphy = NULL;

	return FALSE;
}

void
wlc_set_uninitted_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (!(NREV_GE(pi->pubpi.phy_rev, 3)))
		pi->phy_spuravoid = SPURAVOID_DISABLE;

	pi_nphy->nphy_papd_skip = 0;
	pi_nphy->nphy_papd_epsilon_offset[0] = 0xf588;
	pi_nphy->nphy_papd_epsilon_offset[1] = 0xf588;
	pi_nphy->nphy_txpwr_idx_2G[0] = 128;
	pi_nphy->nphy_txpwr_idx_2G[1] = 128;
	pi_nphy->nphy_txpwr_idx_5G[0] = 128;
	pi_nphy->nphy_txpwr_idx_5G[1] = 128;
	pi_nphy->nphy_txpwrindex[0].index_internal = 40;
	pi_nphy->nphy_txpwrindex[1].index_internal = 40;
	pi_nphy->nphy_pabias = 0; /* default means no override */
}

static void
BCMATTACHFN(wlc_phy_txpwrctrl_config_nphy)(phy_info_t *pi)
{
	/* HW power control is on by default for NPHY 3 */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		pi->nphy_txpwrctrl = PHY_TPC_HW_ON;
		pi->phy_5g_pwrgain = TRUE;
		return;
	}

	/* H/W power control policy for 4321
	 *   turn on hw power control only if
	 *   - it is apple subsystem
	 *   - BFL2_TXPWRCTRL_EN == SET && BLF2_5G_PWR_GAIN == SET && rev >= b0
	 */
	pi->nphy_txpwrctrl = PHY_TPC_HW_OFF;
	pi->phy_5g_pwrgain = FALSE;

	if (pi->sh->boardvendor == VENDOR_APPLE &&
	    (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12))) {

		pi->nphy_txpwrctrl =  PHY_TPC_HW_ON;
		pi->phy_5g_pwrgain = TRUE;

	} else if ((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_TXPWRCTRL_EN) &&
		NREV_GE(pi->pubpi.phy_rev, 2) && (pi->sh->sromrev >= 4)) {
		/* 5G power gain is required for HW on dual band or 5G band boards */
		if ((pi->sh->did == BCM4321_D11N_ID) ||
		    (pi->sh->did ==  BCM4321_D11N5G_ID)) {
			if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_5G_PWRGAIN) {
				pi->nphy_txpwrctrl =  PHY_TPC_HW_ON;
				pi->phy_5g_pwrgain = TRUE;
			}
		} else
		{
			pi->nphy_txpwrctrl = PHY_TPC_HW_ON;
		}

	} else if ((pi->sh->sromrev >= 4) && (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
		BFL2_5G_PWRGAIN)) {
		pi->phy_5g_pwrgain = TRUE;
	}
}

/* Function to enable external LNA ctrl if dedicated pins are not available */
void wlc_phy_enable_extlna_ctrl_nphy(phy_info_t *pi)
{
	if ((ISNPHY(pi)) && (NREV_GE(pi->pubpi.phy_rev, 5)) &&
	    ((pi->sh->chippkg == BCM4717_PKG_ID) ||
	     (pi->sh->chippkg == BCM4718_PKG_ID))) {
		/* Set chipcommom/chipcontrol[6] to "1" to enable the toggling of
		 * EXT_LNA_2G_PU0/1 pins when doing RFSeq TX2RX, RX2TX sequences.
		 */
		if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) &&
		    (CHSPEC_IS2G(pi->radio_chanspec))) {
			si_corereg(pi->sh->sih, SI_CC_IDX, OFFSETOF(chipcregs_t, chipcontrol),
			           0x40, 0x40);
		}
	}

	if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
	    (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) ||
		(CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
	    (CHIPID(pi->sh->chip) == BCM43238_CHIP_ID)) {
		if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & (BFL_EXTLNA_5GHz | BFL_EXTLNA)) {
			si_corereg(pi->sh->sih, SI_CC_IDX,
			           OFFSETOF(chipcregs_t, chipcontrol), 0x44, 0x04);
		}
	}

	/* Enable ELNA pwr up lines for 43239 */
	if (CHIPID(pi->sh->chip) == BCM43239_CHIP_ID) {
		if (pi->sh->boardflags & (BFL_EXTLNA_5GHz | BFL_EXTLNA)) {
			si_pmu_chipcontrol(pi->sh->sih, 2, 0x1, 0x0);
		}
	}
}

void wlc_phy_enable_rfswctrl_nphy(phy_info_t *pi)
{
	if (CHIPID(pi->sh->chip) == BCM43239_CHIP_ID) {
		/* 1. Driving enable pin for External 3p3 regulator for PA */
		/*    [Assuming enable is active high] */
		si_pmu_chipcontrol(pi->sh->sih, 1, 0x40000000, 0x0);
		/* enable rf_sw_ctrl to be drivern from the chip */
		si_pmu_chipcontrol(pi->sh->sih, 2, 0x4, 0x0);
	}

}
/* Function to enable external PA ctrl if dedicated pins are not available */
void wlc_phy_enable_extpa_ctrl_nphy(phy_info_t *pi)
{
	if (!PHY_IPA(pi)) {
		if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM4749_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM53572_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43131_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43227_CHIP_ID)) {
			si_pmu_chipcontrol(pi->sh->sih, 1, CCTRL5357_EXTPA, CCTRL5357_EXTPA);
		}

		/* Set chipcommom/chipcontrol[21] to "1" to enable the toggling of EXT_PA pins */
		if ((CHIPID(pi->sh->chip) == BCM43224_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43421_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43225_CHIP_ID)) {
			si_corereg(pi->sh->sih, SI_CC_IDX, OFFSETOF(chipcregs_t, chipcontrol),
			           0x200000, 0x200000);
		}
		/* Set chipcommom/chipcontrol for 43217EPA */
		if ((CHIPID(pi->sh->chip) == BCM43217_CHIP_ID) &&
			(!(BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_ANAPACTRL_2G))) {
			si_pmu_chipcontrol(pi->sh->sih, 1,
			CCTRL43217_EXTPA_C0 | CCTRL43217_EXTPA_C1,
			CCTRL43217_EXTPA_C0 | CCTRL43217_EXTPA_C1);
		}
		if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43238_CHIP_ID)) {
			if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
			(BFL2_ANAPACTRL_2G | BFL2_ANAPACTRL_5G)) {
				/* External PA is controlled using ANALOG PA ctrl lines.
				 * Enable PARLDO_pwrup (bit 12).
				 */
				si_pmu_regcontrol(pi->sh->sih, 0, 0x3000, 0x1000);
			} else {
				/* External PA is controlled using DIGITAL PA ctrl lines */
				si_corereg(pi->sh->sih, SI_CC_IDX,
				           OFFSETOF(chipcregs_t, chipcontrol), 0x44, 0x44);
			}
		}
	}
}

void
WLBANDINITFN(wlc_phy_init_nphy)(phy_info_t *pi)
{
	uint16 val;
	uint16 clip1_ths[2];
	nphy_txgains_t target_gain;
	uint8 tx_pwr_ctrl_state;
	bool do_nphy_cal = FALSE;
	uint core;
	uint origidx, intr_val;
	d11regs_t *regs;
	uint32 d11_clk_ctl_st;
#if defined(PHYCAL_CACHING) || defined(WLMCHAN)
	ch_calcache_t *ctx = wlc_phy_get_chanctx(pi, pi->radio_chanspec);
#endif
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	core = 0;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* init PUB_NOT_ASSOC */
	if (!(pi->measure_hold & PHY_HOLD_FOR_SCAN) &&
		!(pi->interf.aci.nphy.detection_in_progress)) {
		pi->measure_hold |= PHY_HOLD_FOR_NOT_ASSOC;
	}

	/* Enable external LNA digital control lines */
	wlc_phy_enable_extlna_ctrl_nphy(pi);

	/* Enable external PA digital control lines */
	wlc_phy_enable_extpa_ctrl_nphy(pi);

	/* Enable 3p3 regulator for PA, SEL0_BTCX, rfswctrl */
	wlc_phy_enable_rfswctrl_nphy(pi);

	if ((pi_nphy->nphy_gband_spurwar2_en) && CHSPEC_IS2G(pi->radio_chanspec) &&
	    CHSPEC_IS40(pi->radio_chanspec) && (NREV_LT(pi->pubpi.phy_rev, 7))) {
		/* Change the backplane clock from 96 MHz to 80 MHz. Also reduce the clock-drive
		 * strengths of PLL channels 1 through 4 from 0x8 to 0x1
		 */
		/* Remember original core before switch to d11 */
		regs = (d11regs_t *)si_switch_core(pi->sh->sih, D11_CORE_ID, &origidx,
		                                   &intr_val);
		ASSERT(regs != NULL);
		/* Remove force HT and HT Avail Request from d11 core */
		d11_clk_ctl_st = R_REG(pi->sh->osh, &regs->clk_ctl_st);
		AND_REG(pi->sh->osh, &regs->clk_ctl_st, ~(CCS_FORCEHT | CCS_HTAREQ));
		si_pmu_gband_spurwar(pi->sh->sih, pi->sh->osh);
		/* Restore force HT and HT Avail Request on the d11 core */
		W_REG(pi->sh->osh, &regs->clk_ctl_st, d11_clk_ctl_st);
		/* Return to original core */
		si_restore_core(pi->sh->sih, origidx, intr_val);
	}

	/* Currently, all internal PA boards will use the internal envelope detectors for Tx IQ/LO
	 * cal. For MIMOPHY REVs >=7, the external PA board will also use the internal envelope
	 * detectors for Tx IQ/LO cal. For boards wth NREV >= 5 and ext FEM, you can force
	 * the use of the internal envelope detector for TX IQCAL by setting the boardflags.
	 */
	pi_nphy->nphy_use_int_tx_iqlo_cal =
	    (PHY_IPA(pi) ||
	    (NREV_GE(pi->pubpi.phy_rev, 7) ||
	    (NREV_GE(pi->pubpi.phy_rev, 5) && BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
	    BFL2_INTERNDET_TXIQCAL)));

	/* By default, internal Tx IQ/LO cal will use the PAD tapoff point */
	pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa = FALSE;

	pi_nphy->nphy_deaf_count = 0;

	/* Step 0, initialize NPHY tables */
	wlc_phy_tbl_init_nphy(pi);

	pi_nphy->nphy_crsminpwr_adjusted = FALSE;
	pi_nphy->nphy_noisevars_adjusted = FALSE;


	/***********************************
	 * Rfctrl, Rfseq, and Afectrl setup
	 */

	/* Step 1, power up and reset 2055
	 * Step 2, clear force reset to 2055
	 * NOT DONE HERE -- already done in wlc_phy_radio_preinit_2055
	 */

	/* Step 3, write 0x0000 to rfctrloverride
	 * Now you are done with the rfctrl (for controlling the 2055) part.
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlOverride0, 0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlOverride1, 0)
		PHY_REG_LIST_EXECUTE(pi);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			PHY_REG_LIST_START_WLBANDINITDATA
				PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride3, 0)
				PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride4, 0)
				PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride5, 0)
				PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride6, 0)
			PHY_REG_LIST_EXECUTE(pi);
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				phy_reg_mod(pi, NPHY_AfePuCtrl, 0x07, 0x07);

				PHY_REG_LIST_START_WLBANDINITDATA
					PHY_REG_WRITE_ENTRY(NPHY_REV19, RfctrlOverride7, 0)
					PHY_REG_WRITE_ENTRY(NPHY_REV19, RfctrlOverride8, 0)
					PHY_REG_WRITE_ENTRY(NPHY_REV19, RfctrlOverride9, 0)
					PHY_REG_WRITE_ENTRY(NPHY_REV19, RfctrlOverride10, 0)
				PHY_REG_LIST_EXECUTE(pi);
			}
		}

		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlOverrideAux0, 0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlOverrideAux1, 0)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		phy_reg_write(pi, NPHY_RfctrlOverride, 0);
	}

	/* Step 4, clear bit 8 in RfctrlIntc1 (0x91) to give the control to rfseq
	 * for the antenna for core1.
	 * Step 5, clear bit 8 in RfctrlIntc2 (0x92) to give the control to rfseq
	 * for the antenna for core2
	 */
	PHY_REG_LIST_START_WLBANDINITDATA
		PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc1, 0)
		PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc2, 0)
	PHY_REG_LIST_EXECUTE(pi);

	if (NREV_LT(pi->pubpi.phy_rev, 6)) {
		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc3, 0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc4, 0)
		PHY_REG_LIST_EXECUTE(pi);
	}

	/* Step 8, Write 0x0 to RfseqMode to turn off both CoreActv_override
	 * (to give control to Tx control word) and Trigger_override (to give
	 * control to rfseq)
	 *
	 * Now you are done with all rfseq INIT.
	 */
	phy_reg_and(pi, NPHY_RfseqMode, ~3);

	/* Step 9, write 0x0 to AfectrlOverride (0xa5) to give control to Auto
	 * control mode.
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, AfectrlOverride1, 0)
			PHY_REG_WRITE_ENTRY(NPHY, AfectrlOverride2, 0)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		phy_reg_write(pi, NPHY_AfectrlOverride, 0);
	}

	/* ---------------------------------- */

	/* Defaulting scale factor to a small value in hardware
	 * Use value 0x40 for rev0-1 since bb_mult doesn't work
	 * Use value 0x3b for rev2 since bb_mult does work
	 *
	 * Later in this function, let pwrctrl_enable decide whether to boost
	 */
	if (NREV_IS(pi->pubpi.phy_rev, 2))
		phy_reg_mod(pi, NPHY_BphyControl3, 0x00ff, 0x3b);
	else if (NREV_LT(pi->pubpi.phy_rev, 2))
		phy_reg_mod(pi, NPHY_BphyControl3, 0x00ff, 0x40);

	/* gdk: not sure what these do but they are used in wmac */
	PHY_REG_LIST_START_WLBANDINITDATA
		PHY_REG_WRITE_ENTRY(NPHY, AfeseqTx2RxPwrUpDownDly20M, 32)
		PHY_REG_WRITE_ENTRY(NPHY, AfeseqTx2RxPwrUpDownDly40M, 32)
	PHY_REG_LIST_EXECUTE(pi);

	/* Delay mimophy start to 2.0 usec to match Skywork FEM board
	 * else Delay mimophy start to 2.3 usec to match BPHY
	 */
	if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_SKWRKFEM_BRD ||
	    ((pi->sh->boardvendor == VENDOR_APPLE) &&
	     (pi->sh->boardtype == 0x8b)))
		phy_reg_write(pi, NPHY_TxRealFrameDelay, 160);
	else
		phy_reg_write(pi, NPHY_TxRealFrameDelay, 184);

	PHY_REG_LIST_START_WLBANDINITDATA
		/* Turn on TxCRS extension. Need to eventually make the 1.0
		 * be native TxCRSOff (1.0us)
		 */
		PHY_REG_WRITE_ENTRY(NPHY, mimophycrsTxExtension, 200)
		/* Adjust for RX. This should have some better definition of
		 * native RxCRSoff (4.0us)
		 */
		PHY_REG_WRITE_ENTRY(NPHY, payloadcrsExtensionLen, 80)
		/* This number combined with MAC RIFS results in 2.0us RIFS air time */
		PHY_REG_WRITE_ENTRY(NPHY, TxRifsFrameDelay, 48)
	PHY_REG_LIST_EXECUTE(pi);

	if (NREV_LT(pi->pubpi.phy_rev, 8)) {
		wlc_phy_update_mimoconfig_nphy(pi, pi->n_preamble_override);
	}

	/* set tx/rx chain */
	wlc_phy_stf_chain_upd_nphy(pi);

	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, dup40GFfrmtbladdr, 0xaa8)
			PHY_REG_WRITE_ENTRY(NPHY, dup40frmtbladdr, 0x9a4)
		PHY_REG_LIST_EXECUTE(pi);
	}

	if (PHY_IPA(pi)) {
		for (core = 0; core < pi->pubpi.phy_corenum; core ++) {
			/* initialize PAPD */
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, 1);
			PHY_REG_MOD_CORE(pi, NPHY, core, EpsilonTableAdjust, epsilonOffset,
			             pi_nphy->nphy_papd_epsilon_offset[core]);
		}

		/* change to spectral shaping tx digi filter for IntPA case */
		wlc_phy_ipa_set_tx_digi_filts_nphy(pi);
	} else {
		/* For ExtPA, use sharp tx digital filter for BPHY transmission same as
		 * in the IntPA case to improve spectral-mask margin as well as EVM
		 */
		if (NREV_GE(pi->pubpi.phy_rev, 5)) {
			wlc_phy_extpa_set_tx_digi_filts_nphy(pi);
		}
	}

	wlc_phy_workarounds_nphy(pi);

	/* Pulse reset_cca after initing all the tables */
	wlapi_bmac_phyclk_fgc(pi->sh->physhim, ON);

	val = phy_reg_read(pi, NPHY_BBConfig);
	phy_reg_write(pi, NPHY_BBConfig, val | BBCFG_RESETCCA);
	phy_reg_write(pi, NPHY_BBConfig, val & (~BBCFG_RESETCCA));
	wlapi_bmac_phyclk_fgc(pi->sh->physhim, OFF);

	wlapi_bmac_macphyclk_set(pi->sh->physhim, ON);

	/* trigger a rx2tx to get TX lpf bw and gain latched into 205x,
	 * trigger a reset2rx seq
	 */
	if (NREV_LT(pi->pubpi.phy_rev, 7)) {
		wlc_phy_pa_override_nphy(pi, OFF);
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX);
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
		wlc_phy_pa_override_nphy(pi, ON);
	 }


	/* example calls to avoid compiler warnings, not used elsewhere yet: */
	wlc_phy_classifier_nphy(pi, 0, 0);
	wlc_phy_clip_det_nphy(pi, 0, clip1_ths);

	/* Initialize the bphy part */
	if (NREV_LE(pi->pubpi.phy_rev, LCNXN_BASEREV+1))
	{
		if (CHSPEC_IS2G(pi->radio_chanspec))
			wlc_phy_bphy_init_nphy(pi);
	}

	if (NORADIO_ENAB(pi->pubpi)) {
		/* FIXME4324: Hack for QT to go through */
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			phy_reg_write(pi, NPHY_forceClk, 0x32);
			phy_reg_write(pi, NPHY_tx_resampler1, 0xe666);
			phy_reg_write(pi, NPHY_tx_resampler3, 0x32);
			phy_reg_write(pi, NPHY_rxFarrowDriftPeriod, 0x780);
			phy_reg_write(pi, NPHY_rxFarrowCtrl, 0x57);
			phy_reg_write(pi, NPHY_rxFarrowDeltaPhase, 0x2000);
			mod_radio_reg(pi, RADIO_20671_OVR10, 0x8, 0x8);
			if (CHSPEC_IS40(pi->radio_chanspec))
				write_radio_reg(pi, RADIO_20671_RFPLL_CFG2, 0x740);
			else
				write_radio_reg(pi, RADIO_20671_RFPLL_CFG2, 0x750);

			write_radio_reg(pi, RADIO_20671_RFPLL_WILD_BASE0, 0x1b61);
			write_radio_reg(pi, RADIO_20671_RFPLL_WILD_BASE1, 0x604);
			OSL_DELAY(1000);
			phy_reg_or(pi, NPHY_RfctrlCmd, RFCC_CHIP0_PU);
			phy_reg_write(pi, NPHY_forceClk, 0x12);
			return;
		}
	}

	/* ensure power control is off before starting cals */
	tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
	wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);

	/* initially force txgain for when txpwrctrl is disabled */
	wlc_phy_txpwr_fixpower_nphy(pi);

	wlc_phy_txpwrctrl_idle_tssi_nphy(pi);

	/* set up IQ & LO coeffs and set up pwr_ctrl params */
	wlc_phy_txpwrctrl_pwr_setup_nphy(pi);

	/* load tx gain tables (28:16 -- 2055 gain   13:8 -- 4321 DAC gain   7:0 -- BB mult)
	 *    entries in tx power table 0011xxxxx
	 *                              0100xxxxx
	 *    currently set 2055    gain to 0x0,
	 *              set DAC     gain to 0x2b (0dB)
	 *                            goes from 0xd -> 0x3f for -12 -> +8dB  in 0.4dB steps
	 *              set BB mult gain to 68 = 0x44 (to get rms of 128 at DAC)
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		uint32 *tx_pwrctrl_tbl = NULL;
		uint16 idx;
		int16 pga_gn = 0;
		int16 pad_gn = 0;
		int32 rfpwr_offset = 0;

		if (PHY_IPA(pi)) {
			tx_pwrctrl_tbl = wlc_phy_get_ipa_gaintbl_nphy(pi);
		} else {
			tx_pwrctrl_tbl = wlc_phy_get_epa_gaintbl_nphy(pi);
		}

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 128, 192, 32,
			tx_pwrctrl_tbl);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 128, 192, 32,
			tx_pwrctrl_tbl);

		/* Store the TxGm value that we are using for h/w powerctrl. This is required
		   during gainctrl in Rx IQ cal
		*/
		pi_nphy->nphy_gmval = (uint16) ((*tx_pwrctrl_tbl >> 16) & 0x7000);

		/* NPHY_IPA : initialize PAPD RF pwr offset table */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			/* REV 7+ */
			for (idx = 0; idx < 128; idx ++) {
				pga_gn = (tx_pwrctrl_tbl[idx] >> 24) & 0xf;
				pad_gn = (tx_pwrctrl_tbl[idx] >> 19) & 0x1f;

				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
						/* FIXME4324 */
						/* Fill up RF pwr offstre table for 4324 */
					} else if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
					    (RADIOREV(pi->pubpi.radiorev) == 4) ||
					    (RADIOREV(pi->pubpi.radiorev) == 6)) {
						rfpwr_offset = (int16)
						        nphy_papd_padgain_dlt_2g_2057rev3n4[pad_gn];
					} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
						if ((pi->pubpi.radiover == 1)) {
							rfpwr_offset = (int16)
						        nphy_papd_padgain_dlt_2g_2057rev5[pad_gn];
						} else {
							rfpwr_offset = (int16)
						        nphy_papd_padgain_dlt_2g_2057rev5v1[pad_gn];
						}
					} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
					           (RADIOREV(pi->pubpi.radiorev) == 8) ||
					           (RADIOREV(pi->pubpi.radiorev) == 10)) {
					  if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
					    (RADIOVER(pi->pubpi.radiover) == 2)) {
						rfpwr_offset = (int16)
						  nphy_papd_padgain_dlt_2g_2057rev7_ver2[pad_gn];
					  } else {
						rfpwr_offset = (int16)
						  nphy_papd_padgain_dlt_2g_2057rev7[pad_gn];
					  }
					} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
						/* LCNXN */
						rfpwr_offset = (int16)
							nphy_papd_padgain_dlt_2g_2057rev9_ver1
							[pad_gn];
					} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
						/* LCNXN 43239a0 */
						rfpwr_offset = (int16)
							nphy_papd_padgain_dlt_2g_2057rev11
							[pad_gn];
					} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
						/* BCM63268 */
						rfpwr_offset = (int16)
							nphy_papd_padgain_dlt_2g_2057rev12
							[pad_gn];
					} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
						/* 53572A0 */
						rfpwr_offset = (int16)
							nphy_papd_padgain_dlt_2g_2057rev13[pad_gn];
					} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
						/* BCM43217 */
						rfpwr_offset = (int16)
							nphy_papd_padgain_dlt_2g_2057rev14[pad_gn];
					} else {
						PHY_ERROR(("Unsupported 2057 radio rev %d\n",
						           RADIOREV(pi->pubpi.radiorev)));
						ASSERT(0);
					}

				} else {
					if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
						/* fill up RF pwr offste table for 5g 4324 */
					} else if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
					    (RADIOREV(pi->pubpi.radiorev) == 4) ||
					    (RADIOREV(pi->pubpi.radiorev) == 6)) {
						rfpwr_offset = (int16)
						        nphy_papd_pgagain_dlt_5g_2057[pga_gn];
					} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
						(RADIOREV(pi->pubpi.radiorev) == 8) ||
						(RADIOREV(pi->pubpi.radiorev) == 10) ||
						(RADIOREV(pi->pubpi.radiorev) == 12)) {
						rfpwr_offset = (int16)
						        nphy_papd_pgagain_dlt_5g_2057rev7[pga_gn];
					} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
						rfpwr_offset = (int16)
						        nphy_papd_pgagain_dlt_5g_2057rev9[pga_gn];
					} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
						/* 43239a0 */
						rfpwr_offset = (int16)
						        nphy_papd_pgagain_dlt_5g_2057rev9[pga_gn];
					} else {
						PHY_ERROR(("Unsupported 2057 radio rev %d\n",
						           RADIOREV(pi->pubpi.radiorev)));
						ASSERT(0);
					}
				}
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
					576 + idx, 32, &rfpwr_offset);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
					576 + idx, 32, &rfpwr_offset);
				PHY_CAL(("rfpwr offset %d: pga_gain 0x%x, pad_gain 0x%x, "
				         "offset %d\n", idx, pga_gn, pad_gn, rfpwr_offset));
			}
		} else {
			/* REVs 3 - 6 */
			for (idx = 0; idx < 128; idx ++) {
				pga_gn = (tx_pwrctrl_tbl[idx] >> 24) & 0xf;
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					rfpwr_offset = (int16)
					        nphy_papd_pga_gain_delta_ipa_2g[pga_gn];
				} else {
					rfpwr_offset = (int16)
					        nphy_papd_pga_gain_delta_ipa_5g[pga_gn];
				}

				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
					576 + idx, 32, &rfpwr_offset);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
					576 + idx, 32, &rfpwr_offset);
				PHY_CAL(("rfpwr offset %d: pga_gain 0x%x, offset %d\n",
				         idx, pga_gn, rfpwr_offset));
			}

		}
	} else {
		/* REVs 0 - 2 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 128, 192, 32,
			nphy_tpc_txgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 128, 192, 32,
			nphy_tpc_txgain);
	}


	/* If any rx cores were disabled before nphy_init,
	   disable them again since nphy init enables all
	   rx cores
	*/
	if (pi->sh->phyrxchain != 0x3) {
		wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, pi->sh->phyrxchain, 0);
	}

	/* reset mphase calibration */
	if (PHY_PERICAL_MPHASE_PENDING(pi)) {
#ifdef WLMCHAN
		/* Switched the context so restart a pending MPHASE cal, else clear the state */
		if (ctx) {
			PHY_CAL(("%s: Restarting calibration for 0x%x phase %d\n",
			         __FUNCTION__, ctx->chanspec, pi->cal_info->cal_phase_id));
			/* Delete any exisiting timer just in case */
			wlapi_del_timer(pi->sh->physhim, pi->phycal_timer);
			wlapi_add_timer(pi->sh->physhim, pi->phycal_timer, 0, 0);
		} else
#endif
			wlc_phy_cal_perical_mphase_restart(pi);
	}

	if (!NORADIO_ENAB(pi->pubpi)) {
		bool do_rssi_cal = FALSE;

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			do_rssi_cal = (CHSPEC_IS2G(pi->radio_chanspec)) ?
				(pi_nphy->nphy_rssical_chanspec_2G == 0) :
				(pi_nphy->nphy_rssical_chanspec_5G == 0);

			if (do_rssi_cal) {
				wlc_phy_rssi_cal_nphy(pi);
			} else {
				wlc_phy_restore_rssical_nphy(pi);
			}
		} else {
			wlc_phy_rssi_cal_nphy(pi);
		}

		if (!SCAN_RM_IN_PROGRESS(pi)) {
			do_nphy_cal = (CHSPEC_IS2G(pi->radio_chanspec)) ?
				(pi_nphy->nphy_iqcal_chanspec_2G == 0) :
				(pi_nphy->nphy_iqcal_chanspec_5G == 0);
		}

		if (!pi_nphy->do_initcal)
			do_nphy_cal = FALSE;

#if defined(PHYCAL_CACHING) || defined(WLMCHAN)
		if (ctx) {
			PHY_CAL(("wl%d: %s: Not doing a cal because cal caching is enabled\n",
			           pi->sh->unit, __FUNCTION__));
			do_nphy_cal = FALSE;
		}
#endif /* PHYCAL_CACHING */

		if (do_nphy_cal) {
			/* read current tx gain and use as target_gain */
			target_gain = wlc_phy_get_tx_gain_nphy(pi);

			/* want outer (0,1) ants so T/R works properly, before calibration */
			if (pi->antsel_type == ANTSEL_2x3)
				wlc_phy_antsel_init_nphy((wlc_phy_t *)pi, TRUE);

			PHY_CAL(("wlc_nphy_init: full cal on chanspec 0x%x\n",
				pi->radio_chanspec));

			if (pi->phy_cal_mode != PHY_PERICAL_MPHASE) {
				wlc_phy_rssi_cal_nphy(pi);

				/* For 4322, set the Tx power to approx 10dBm before
				   doing Tx/Rx cal
				*/
				if (NREV_GE(pi->pubpi.phy_rev, 3)) {
					pi_nphy->nphy_cal_orig_pwr_idx[0] =
					    wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_0);
					pi_nphy->nphy_cal_orig_pwr_idx[1] =
					    wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_1);

					wlc_phy_precal_txgain_nphy(pi);
					target_gain = pi_nphy->nphy_cal_target_gain;
				}

				if (wlc_phy_cal_txiqlo_nphy(pi, target_gain, TRUE, FALSE) ==
				    BCME_OK) {

					if (wlc_phy_cal_rxiq_nphy(pi, target_gain, 2, FALSE, 0x3) ==
					    BCME_OK) {
						wlc_phy_savecal_nphy(pi);
						/* txpwrctrl will be enabled out of this loop, then
						 * wlc_phy_txpwrctrl_coeff_setup_nphy will be called
						 */
					}
				} else
					PHY_ERROR(("wlc_nphy_init: !!! initial cal failed"));
			} else if (pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_IDLE) {
				/* schedule a multiphase calibration */
				wlc_phy_cal_perical((wlc_phy_t *)pi, PHY_PERICAL_PHYINIT);
			}
		} else {
#ifdef WLMCHAN
				if (!ctx)
#endif
					wlc_phy_restorecal_nphy(pi);
		}
	}

	/* configure and enable HW TX power control from soft state in
	 * case we got an init via scan or big hammer.
	 */
	wlc_phy_txpwrctrl_coeff_setup_nphy(pi);

	wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);

#if defined(WLTEST)
	/* reapply txpwrindex soft state in case it was being forced
	 * and we got an init via scan or big hammer.
	 */
	wlc_phy_txpwr_index_nphy(pi, (1 << 0), pi_nphy->nphy_txpwrindex[PHY_CORE_0].index, TRUE);
	wlc_phy_txpwr_index_nphy(pi, (1 << 1), pi_nphy->nphy_txpwrindex[PHY_CORE_1].index, TRUE);
#endif

#if defined(AP) && defined(RADAR)
	/* Initialize Radar detect, on or off */
	wlc_phy_radar_detect_init(pi, pi->sh->radar);
#endif

	wlc_phy_nphy_tkip_rifs_war(pi, pi->sh->_rifs_phy);

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6))
		/* each count is 0.025usec (40MHz clock) */
		phy_reg_write(pi, NPHY_payloadcrsExtensionLen, 50);

	/* Set the analog TX_LPF Bandwidth */
	wlc_phy_txlpfbw_nphy(pi);

	/* Spur avoidance WAR for 4322 */
	wlc_phy_spurwar_nphy(pi);

	wlc_phy_aci_noise_store_values_nphy(pi);

	if (pi->phy_init_por) {
		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 7))
			phy_reg_write(pi, NPHY_fourwireclockcontrol, 1);

		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			wlc_phy_acimode_reset_nphy(pi);
		}
		wlc_phy_noisemode_reset_nphy(pi);

		/* curr_home_channel may have changed from attached value */
		pi->interf.curr_home_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
	}
	wlc_phy_compute_rssi_gainerror_nphy(pi);
}

/* preamble =   WLC_N_PREAMBLE_MIXEDMODE: receive MM frame only
 * 		WLC_N_PREAMBLE_GF	: receive GF frame only
 *		other			: can receive either MM or GF
 */
static void
wlc_phy_update_mimoconfig_nphy(phy_info_t *pi, int32 preamble)
{
	bool gf_preamble = FALSE;
	uint16 val;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	if (preamble == WLC_N_PREAMBLE_GF) {
		gf_preamble = TRUE;
	}

	/* if autodetect is TRUE, it will override gf_only
	 * If autodetect is FALSE, gf_only determines receiver is gf or mm capable
	 * WARNING: there is slightly performance degradation to enable auto_detect
	 */
	val = phy_reg_read(pi, NPHY_MimoConfig);

	val |= RX_GF_MM_AUTO;
	val &= ~RX_GF_OR_MM;
	if (gf_preamble)
		val |= RX_GF_OR_MM;

	phy_reg_write(pi, NPHY_MimoConfig, val);
}

static void
wlc_phy_resetcca_nphy(phy_info_t *pi)
{
	uint16 val;

	/* MAC should be suspended before calling this function */
	ASSERT(!(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC));

	wlapi_bmac_phyclk_fgc(pi->sh->physhim, ON);

	val = phy_reg_read(pi, NPHY_BBConfig);
	phy_reg_write(pi, NPHY_BBConfig, val | BBCFG_RESETCCA);
	OSL_DELAY(1);
	phy_reg_write(pi, NPHY_BBConfig, val & (~BBCFG_RESETCCA));

	wlapi_bmac_phyclk_fgc(pi->sh->physhim, OFF);

	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
}

void
wlc_phy_pa_override_nphy(phy_info_t *pi, bool en)
{
	uint16 rfctrlintc_override_val;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	if (!en) {
		/* Switch Off both PA's (set all RfctrlIntc flags to 0) */
		pi_nphy->rfctrlIntc1_save = phy_reg_read(pi, NPHY_RfctrlIntc1);
		pi_nphy->rfctrlIntc2_save = phy_reg_read(pi, NPHY_RfctrlIntc2);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			rfctrlintc_override_val = 0x1480;
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			rfctrlintc_override_val =
			        CHSPEC_IS5G(pi->radio_chanspec) ? 0x600 : 0x480;
		} else {
			rfctrlintc_override_val =
			        CHSPEC_IS5G(pi->radio_chanspec) ? 0x180 : 0x120;
		}

		phy_reg_write(pi, NPHY_RfctrlIntc1, rfctrlintc_override_val);
		phy_reg_write(pi, NPHY_RfctrlIntc2, rfctrlintc_override_val);
	} else {
		/* Restore Rfctrl override settings */
		phy_reg_write(pi, NPHY_RfctrlIntc1, pi_nphy->rfctrlIntc1_save);
		phy_reg_write(pi, NPHY_RfctrlIntc2, pi_nphy->rfctrlIntc2_save);
	}

}

void
wlc_phy_stf_chain_upd_nphy(phy_info_t *pi)
{
	/* for REV7, RfseqCoreActv changed to RfseqCoreActv2057,
	 * but address and fields haven't, so keep same code
	 */
	uint16 txrx_chain = (NPHY_RfseqCoreActv_TxRxChain0 | NPHY_RfseqCoreActv_TxRxChain1);
	bool CoreActv_override = FALSE;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	if (pi->nphy_txrx_chain == WLC_N_TXRX_CHAIN0) {
		txrx_chain = NPHY_RfseqCoreActv_TxRxChain0;
		CoreActv_override = TRUE;

		/* Restore default RX antenna for BPHY frames */
		if (NREV_LE(pi->pubpi.phy_rev, 2)) {
			phy_reg_and(pi, NPHY_RxControl, ~0x20);
		}
	} else if (pi->nphy_txrx_chain == WLC_N_TXRX_CHAIN1) {
		txrx_chain = NPHY_RfseqCoreActv_TxRxChain1;
		CoreActv_override = TRUE;
		/* Fix default RX antenna for BPHY frames */
		if (NREV_LE(pi->pubpi.phy_rev, 2)) {
			phy_reg_or(pi, NPHY_RxControl, 0x20);
		}
	}

	phy_reg_mod(pi, NPHY_RfseqCoreActv,
		(NPHY_RfseqCoreActv_EnTx_MASK | NPHY_RfseqCoreActv_EnRx_MASK),
		txrx_chain);

	/* set/clear mimophyreg (RfseqMode.CoreActv_override) */
	if (CoreActv_override) {
		/* Disable Periodic calibrations when TXRX Chain is overriden to avoid
		 * disturbing the phy
		 */
		pi->phy_cal_mode = PHY_PERICAL_DISABLE;
		phy_reg_or(pi, NPHY_RfseqMode, NPHY_RfseqMode_CoreActv_override);
	} else {
		pi->phy_cal_mode = PHY_PERICAL_MPHASE;
		phy_reg_and(pi, NPHY_RfseqMode, ~NPHY_RfseqMode_CoreActv_override);
	}
}

void
wlc_phy_rxcore_setstate_nphy(wlc_phy_t *pih, uint8 rxcore_bitmask, bool enable_phyhangwar)
{
	uint16 regval;
	uint16 tbl_buf[16];
	uint i;
	phy_info_t *pi = (phy_info_t*)pih;
	uint16 tbl_opcode;
	bool suspend;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	pi->sh->phyrxchain = rxcore_bitmask;

	if (!pi->sh->clk)
		return;

	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend)
		wlapi_suspend_mac_and_wait(pi->sh->physhim);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);
	else if (enable_phyhangwar == 1)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		uint16 rfseqCoreActv_DisRx_save, rfseqCoreActv_EnTx_save;
		uint16 rfseqMode_save, sampleDepthCount_save, sampleLoopCount_save;
		uint16 sampleInitWaitCount_save, sampleCmd_save;
		/* Save Registers */
		regval =  phy_reg_read(pi, NPHY_RfseqCoreActv);
		rfseqCoreActv_DisRx_save = ((regval & NPHY_RfseqCoreActv_DisRx_MASK) >>
		                           NPHY_RfseqCoreActv_DisRx_SHIFT);
		rfseqCoreActv_EnTx_save = ((regval & NPHY_RfseqCoreActv_EnTx_MASK) >>
		                          NPHY_RfseqCoreActv_EnTx_SHIFT);
		rfseqMode_save = phy_reg_read(pi, NPHY_RfseqMode);
		sampleDepthCount_save = phy_reg_read(pi, NPHY_sampleDepthCount);
		sampleLoopCount_save = phy_reg_read(pi, NPHY_sampleLoopCount);
		sampleInitWaitCount_save = phy_reg_read(pi, NPHY_sampleInitWaitCount);
		sampleCmd_save = phy_reg_read(pi, NPHY_sampleCmd);

		/* Indicate to PHY of the Inactive Core */
		phy_reg_mod(pi, NPHY_CoreConfig,
		            NPHY_CoreConfig_CoreMask_MASK,
		            ((rxcore_bitmask & 0x3) <<
		             NPHY_CoreConfig_CoreMask_SHIFT));

		/* Indicate to RFSeq of the Inactive Core */
		phy_reg_mod(pi, NPHY_RfseqCoreActv,
		            NPHY_RfseqCoreActv_EnRx_MASK,
		            ((rxcore_bitmask & 0x3) <<
		             NPHY_RfseqCoreActv_EnRx_SHIFT));

		PHY_REG_LIST_START
			/* Rx Chain gets shut off in Rx2Tx Sequence */
			PHY_REG_MOD_ENTRY(NPHY, RfseqCoreActv, DisRx, 3)
			/* Make sure Tx Chain doesn't get turned off during this function */
			PHY_REG_MOD_ENTRY(NPHY, RfseqCoreActv, EnTx, 0)
			PHY_REG_MOD_ENTRY(NPHY, RfseqMode, CoreActv_override, 1)

			/* To Turn off the AFE:
			 * TxFrame needs to toggle on and off.
			 * Accomplished by A) turning sample play ON and OFF
			 * Rx2Tx and Tx2Rx Rfseq is executed during A)
			 * To Turn Off the Radio (except LPF) - Do a Rx2Tx
			 * To Turn off the LPF - Do a Tx2Rx
			 */
			PHY_REG_WRITE_ENTRY(NPHY, sampleDepthCount, 0)
			PHY_REG_WRITE_ENTRY(NPHY, sampleLoopCount, 0xffff)
			PHY_REG_WRITE_ENTRY(NPHY, sampleInitWaitCount, 0)
			PHY_REG_MOD_ENTRY(NPHY, sampleCmd, DisTxFrameInSampleplay, 0)
			PHY_REG_MOD_ENTRY(NPHY, sampleCmd, start, 1)
		PHY_REG_LIST_EXECUTE(pi);

		/*  Allow Time For Rfseq to start */
		OSL_DELAY(1);
		/* Allow Time For Rfseq to stop - 1ms timeout */
		SPINWAIT((phy_reg_read(pi, NPHY_RfseqStatus)),
			NPHY_SPINWAIT_RXCORE_SETSTATE_RFSEQ_STATUS);
		ASSERT(!(phy_reg_read(pi, NPHY_RfseqStatus)));

		phy_reg_mod(pi, NPHY_sampleCmd,
		            NPHY_sampleCmd_stop_MASK,
		            (1 <<
		             NPHY_sampleCmd_stop_SHIFT));

		/* Restore Register */
		phy_reg_mod(pi, NPHY_RfseqCoreActv,
		            NPHY_RfseqCoreActv_DisRx_MASK,
		            (rfseqCoreActv_DisRx_save <<
		             NPHY_RfseqCoreActv_DisRx_SHIFT));
		phy_reg_mod(pi, NPHY_RfseqCoreActv,
		            NPHY_RfseqCoreActv_EnTx_MASK,
		            (rfseqCoreActv_EnTx_save <<
		             NPHY_RfseqCoreActv_EnTx_SHIFT));
		phy_reg_write(pi, NPHY_RfseqMode, rfseqMode_save);
		phy_reg_write(pi, NPHY_sampleDepthCount, sampleDepthCount_save);
		phy_reg_write(pi, NPHY_sampleLoopCount, sampleLoopCount_save);
		phy_reg_write(pi, NPHY_sampleInitWaitCount, sampleInitWaitCount_save);
		phy_reg_write(pi, NPHY_sampleCmd, sampleCmd_save);

	} else { /* if Rev0-6 */
		regval = phy_reg_read(pi, NPHY_RfseqCoreActv);
		regval &= ~NPHY_RfseqCoreActv_EnRx_MASK;
		regval |= ((uint16)(rxcore_bitmask & 0x3)) << NPHY_RfseqCoreActv_EnRx_SHIFT;
		phy_reg_write(pi, NPHY_RfseqCoreActv, regval);

		if ((rxcore_bitmask & 0x3) != 0x3) {
			/* We are in single Rx core mode */
			phy_reg_write(pi, NPHY_highpowAntswitchThresh, 1);

			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				if (pi_nphy->rx2tx_biasentry == -1) {
					wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ,
					                        ARRAYSIZE(tbl_buf),
					                        80, 16, tbl_buf);

					for (i = 0; i < ARRAYSIZE(tbl_buf); i++) {
						if (tbl_buf[i] ==
						    NPHY_REV3_RFSEQ_CMD_CLR_RXRX_BIAS) {
							/* Found the index of
							 * the CLR_RXTX_BIAS entry.
							 *  Now NOP it
							 */
							pi_nphy->rx2tx_biasentry = (uint8)i;
							tbl_opcode = NPHY_REV3_RFSEQ_CMD_NOP;
							wlc_phy_table_write_nphy(pi,
							                         NPHY_TBL_ID_RFSEQ,
							                         1, i, 16,
							                         &tbl_opcode);
							break;
						} else if (tbl_buf[i] == NPHY_REV3_RFSEQ_CMD_END) {
							break;
						}
					}
				}
			}
		} else {
			/* Both cores are enabled */
			phy_reg_write(pi, NPHY_highpowAntswitchThresh, 30);

			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				if (pi_nphy->rx2tx_biasentry != -1) {
					tbl_opcode = NPHY_REV3_RFSEQ_CMD_CLR_RXRX_BIAS;
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
					                         pi_nphy->rx2tx_biasentry,
					                         16, &tbl_opcode);
					pi_nphy->rx2tx_biasentry = -1;
				}
			}
		}

		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
	} /* fi Rev0-6 */

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
	else if (enable_phyhangwar == 1)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	if (!suspend)
		wlapi_enable_mac(pi->sh->physhim);
}

uint8
wlc_phy_rxcore_getstate_nphy(wlc_phy_t *pih)
{
	uint16 regval, rxen_bits;
	phy_info_t *pi = (phy_info_t*)pih;

	/* Extract the EnRx field of this register */
	regval = phy_reg_read(pi, NPHY_RfseqCoreActv);
	rxen_bits = (regval >> NPHY_RfseqCoreActv_EnRx_SHIFT) & 0xf;

	return ((uint8) rxen_bits);
}

bool
wlc_phy_n_txpower_ipa_ison(phy_info_t *pi)
{
	return PHY_IPA(pi);
}

static void
wlc_phy_txpwr_limit_to_tbl_nphy(phy_info_t *pi)
{
	uint8 idx, idx2, i, delta_ind;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* The assignment to the adj_pwr_tbl_nphy could be done
	 * more as a table driven operation instead of single lines.
	 */

	/* Power offsets in 0.25 dB stepsize for CCK rates */
	/* Bphy rates are seeing an offset compared to ofdm rates on 43227 boards */
	/* introducing a offset to cck rate ofset table */
	/* whose value is inited in nphy_attach */
	for (idx = TXP_FIRST_CCK; idx <= TXP_LAST_CCK; idx++) {
		pi_nphy->adj_pwr_tbl_nphy[idx] = pi->tx_power_offset[idx] +
			pi_nphy->nphy_cck_pwr_err_adjust;
	}

	/* For each constellation and STF mode, there are 4 power offset entries
	 * corresponding to code rates 1/2, 2/3, 3/4, and 5/6
	 */

	/* Power offsets in 0.25 dB stepsize for OFDM SISO, CDD, STBC, and SDM rates */
	for (i = 0; i < 4; i++) {
		idx2 = 0;
		/* Legacy OFDM powers also have information about BPSK coding rate 3/4 (9 Mbps),
		 * which is not available in 11n MCS rates. Similarly, MCS7 is a 64 QAM coding
		 * rate 5/6 rate, which is not present in Legacy OFDM. Use delta_ind to
		 * accordingly populate the AdjPwrLUT depending on whether the power offsets
		 * are provided by Legacy OFDM rates or 11n MCS rates.
		 */
		delta_ind = 0;

		switch (i) {
		case 0:
			/* SISO */
			if (CHSPEC_IS40(pi->radio_chanspec) && NPHY_IS_SROM_REINTERPRET) {
				idx = TXP_FIRST_MCS_40_SISO;
			} else {
				idx = (CHSPEC_IS40(pi->radio_chanspec)) ?
				        TXP_FIRST_OFDM_40_SISO : TXP_FIRST_OFDM;
				delta_ind = 1;
			}
			break;

		case 1:
			/* CDD */
			idx = (CHSPEC_IS40(pi->radio_chanspec)) ?
			        TXP_FIRST_MCS_40_CDD : TXP_FIRST_MCS_20_CDD;
			break;

		case 2:
			/* STBC */
			idx = (CHSPEC_IS40(pi->radio_chanspec)) ?
			        TXP_FIRST_MCS_40_STBC : TXP_FIRST_MCS_20_STBC;
			break;

		case 3:
			/* SDM */
			idx = (CHSPEC_IS40(pi->radio_chanspec)) ?
			        TXP_FIRST_MCS_40_SDM : TXP_FIRST_MCS_20_SDM;
			break;
		}

		/* BPSK */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 1/2 */
		idx = idx + delta_ind;
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 2/3 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 3/4 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx++]; /* rate5/6 */

		/* QPSK */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx++]; /* rate1/2 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 2/3 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 3/4 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx++]; /* rate5/6 */

		/* 16 QAM */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx++]; /* rate1/2 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 2/3 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 3/4 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx++]; /* rate5/6 */

		/* 64 QAM */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 1/2 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx++]; /* rate2/3 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 3/4 */
		idx = idx + 1 - delta_ind;
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 5/6 */

		/* 256 QAM rates use same power as 64 QAM code rate 5/6 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 1/2 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 2/3 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 3/4 */
		pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + i] =
			pi->tx_power_offset[idx];  /* rate 5/6 */
	}
}

#ifdef NOISE_CAL_LCNXNPHY
#define PHY_INIT_NOISE_CAL_TIME 3
#define PHY_PER_NOISE_CAL_TIME 2
void
wlc_phy_aci_noise_measure_nphy(phy_info_t *pi, bool aciupd)
{
	uint8 initcal_timer = 0;
	uint8 percal_timer = 0;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	phy_noisecal_t *ptrnoisecal;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);

	initcal_timer = PHY_INIT_NOISE_CAL_TIME;
	percal_timer = PHY_PER_NOISE_CAL_TIME;

	if ((ptrnoisecal->nphy_init_noise_cal_done == 0) &&
		((pi->sh->now % initcal_timer) == 0))
		wlc_phy_noise_cal_measure_nphy(pi);

	if ((pi->sh->interference_mode == INTERFERE_NONE) ||
	(pi->sh->interference_mode == WLAN_MANUAL) ||
	(pi->sh->interference_mode == NON_WLAN))
		return;

	if (!aciupd)
		return;

	if (ptrnoisecal->nphy_init_noise_cal_done &&
	(pi->sh->interference_mode == WLAN_AUTO_W_NOISE)) {
		/* 5G band not supported yet */
		if (CHSPEC_IS2G(pi->radio_chanspec))
			wlc_phy_aci_noise_upd_nphy(pi);
	}
	else if (ptrnoisecal->nphy_init_noise_cal_done &&
	(pi->sh->interference_mode == WLAN_AUTO))
	{
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if (~(PUB_NOT_ASSOC(pi))) {
				/* not associated:  do not run aci routines */

				/* Attempt to enter ACI mode if not already active */
				/* only run this code if associated */
				if (!(pi->aci_state & ACI_ACTIVE)) {
					if ((pi->sh->now  % NPHY_ACI_CHECK_PERIOD) == 0) {
							PHY_ACI(("Interf Mode 3,"
								" pi->interf.aci.glitch_ma = %d\n",
								pi->interf.aci.glitch_ma));
							if (pi->interf.aci.glitch_ma >=
								pi->interf.aci.enter_thresh) {
								wlc_phy_acimode_upd_nphy(pi);
							}
					}
				} else {
					if (((pi->sh->now - pi->aci_start_time) %
							pi->aci_exit_check_period) == 0) {
						if (ISNPHY(pi))
							wlc_phy_acimode_upd_nphy(pi);
					}
				}
			}
		}
	}
	if (!(pi->aci_state & ACI_ACTIVE)) {
		if (!(PLT_INPROG_PHY(pi) || ASSOC_INPROG_PHY(pi))) {
			if ((ptrnoisecal->nphy_init_noise_cal_done == 1) &&
				((pi->sh->now % percal_timer) == 0))
				wlc_phy_noise_cal_measure_nphy(pi);
		}
	}
}
void
wlc_phy_noise_cal_init_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 phybw40 = IS40MHZ(pi);
	pi_nphy->nphy_noisecalvars.nphy_noise_measure_window = NPHY_NOISE_MEASURE_WINDOW_2G;
	pi_nphy->nphy_noisecalvars.nphy_NPwr_MinLmt = NPHY_NPWR_MINLMT;
	pi_nphy->nphy_noisecalvars.nphy_NPwr_MaxLmt = NPHY_NPWR_MAXLMT_2G;
	pi_nphy->nphy_noisecalvars.nphy_max_listen_gain_change_lmt = NPHY_MAX_GAIN_CHANGE_LMT_2G;
	pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt = NPHY_MAX_RXPO_CHANGE_LMT_2G;
	pi_nphy->nphy_noisecalvars.nphy_init_noise_cal_done = 0;
	if (CHSPEC_IS5G(pi->radio_chanspec))
	{
	if (phybw40) {
		pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt = NPHY_NPWR_LGC_MINLMT_40MHZ_5G;
		pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt = NPHY_NPWR_LGC_MAXLMT_40MHZ_5G;
	}
	else
	{
	pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt = NPHY_NPWR_LGC_MINLMT_20MHZ_5G;
	pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt = NPHY_NPWR_LGC_MAXLMT_20MHZ_5G;
	}
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		/* Currenlty it is disabled, may to be visited later */
		/* pi->sh->noisecaloffset =  pi->sh->noisecaloffset + 8; */
		pi_nphy->nphy_noisecalvars.nphy_noise_measure_window =
			NPHY_NOISE_MEASURE_WINDOW_5G;
		pi_nphy->nphy_noisecalvars.nphy_NPwr_MaxLmt = NPHY_NPWR_MAXLMT_5G;
		pi_nphy->nphy_noisecalvars.nphy_max_listen_gain_change_lmt =
			NPHY_MAX_GAIN_CHANGE_LMT_5G;
		pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt =
			NPHY_MAX_RXPO_CHANGE_LMT_5G;
		}
	}
	else if (phybw40 && CHSPEC_IS2G(pi->radio_chanspec))
	{
		pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt = NPHY_NPWR_LGC_MINLMT_40MHZ_2G;
		pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt = NPHY_NPWR_LGC_MAXLMT_40MHZ_2G;
		pi_nphy->nphy_noisecalvars.nphy_NPwr_MaxLmt = NPHY_NPWR_MAXLMT_5G;
	}
	else
	{
		pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt = NPHY_NPWR_LGC_MINLMT_20MHZ;
		pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt = NPHY_NPWR_LGC_MAXLMT_20MHZ;
	}
}

static void
wlc_phy_noise_measure_time_window_nphy(phy_info_t *pi, uint32 window_time, uint32 *minpwr,
	uint32 *maxpwr, bool *measurement_valid)
{
	uint32 start_time;
	uint8 i;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	*measurement_valid = FALSE;

	FOREACH_CORE(pi, i) {
		minpwr[i] = 32767;
		maxpwr[i] = 0;
	}

	start_time = R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->tsf_timerlow);
	wlc_phy_noise_trigger_ucode(pi);
	while (wlc_phy_abs_time_nphy(R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->tsf_timerlow),
		start_time) < window_time) {

		if (R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->maccommand) & MCMD_BG_NOISE) {
			PHY_CAL(("waiting for ucode noise done\n"));
			OSL_DELAY(4);
		} else {
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
				wlc_phy_noise_cal_ocl_enable_disable_nphy(pi, 1);
			}
			wlc_phy_get_noise_pwr_nphy(pi);
			FOREACH_CORE(pi, i) {
				minpwr[i] = MIN(minpwr[i],
					pi_nphy->nphy_noisecalvars.cmplx_pwr[i]);
				maxpwr[i] = MAX(maxpwr[i],
					pi_nphy->nphy_noisecalvars.cmplx_pwr[i]);
				PHY_CAL(("Core %d MinPwr - %d Maxpwr - %d =:\n", i,
					minpwr[i], maxpwr[i]));
			}
			OSL_DELAY(6);
			wlc_phy_noise_trigger_ucode(pi);
		}

	}

	if ((*minpwr >= pi_nphy->nphy_noisecalvars.nphy_NPwr_MinLmt) &&
	    (*minpwr <= pi_nphy->nphy_noisecalvars.nphy_NPwr_MaxLmt))
		*measurement_valid = TRUE;
}
void wlc_phy_noisepwr_nphy(phy_info_t *pi, uint32 *cmplx_pwr)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 core = 0;
	FOREACH_CORE(pi, core) {
		pi_nphy->nphy_noisecalvars.cmplx_pwr[core] = cmplx_pwr[core];
	}

}
static uint32
wlc_phy_abs_time_nphy(uint32 end, uint32 start)
{
	uint32 timediff;
	uint32 max32 = (uint32)((int)(0) - (int)(1));
	if (end >= start)
		timediff = end - start;
	else
		timediff = (1 + end) + (max32 - start);
	return timediff;
}

void wlc_phy_noise_cal_ocl_enable_disable_nphy(phy_info_t *pi, bool enable)
{
	if ((pi->nphy_oclscd == 0) || (pi->nphy_oclscd == 1) || (pi->nphy_oclscd == 3)) {
		phy_reg_mod(pi, NPHY_OCLControl1, NPHY_OCLControl1_mode_enable_MASK,
		(enable << NPHY_OCLControl1_mode_enable_SHIFT));
		if (enable)
			wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_OCLRESET2RX);
		else
			wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
	}
}
#define INIT_FILL_FIFO 0
#define CHK_LISTEN_GAIN_CHANGE 1
#define CHANGE_RXPO 2
#define PERIODIC_CAL 3

void wlc_phy_noise_cal_measure_nphy(phy_info_t *pi)
{
	bool measurement_valid;
	uint32 min_anp[PHY_CORE_MAX];
	uint32 max_anp[PHY_CORE_MAX];
	uint32 avg_noise[PHY_CORE_MAX];
#ifdef ENABLE_LISTEN_GAIN_CHANGE
	uint32 max_avg_noise;
	bool gain_changed = FALSE;
#endif
	uint8 noise_measure_state;
	uint8 noise_measure_state_save = 0;
	uint32 start_time;
	uint32 timeout;
	uint8 i, core = 0;
	bool measurement_done = FALSE;
	bool per_cal_adj = FALSE;
	phy_noisecal_t *ptrnoisecal;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);
	for (i = 0; i < PHY_CORE_MAX; i++)
		avg_noise[i] = 0;

	start_time = R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->tsf_timerlow);
	if (ptrnoisecal->nphy_init_noise_cal_done == 0) {
		noise_measure_state = INIT_FILL_FIFO;
		timeout = NPHY_INIT_NOISE_CAL_TMOUT;
	} else {
		noise_measure_state = PERIODIC_CAL;
		timeout = NPHY_INIT_NOISE_CAL_TMOUT; /* a very small value for just one iteration */
	}
	wlc_phy_noise_measure_setup_nphy(pi);
	do {
		switch (noise_measure_state) {

			case INIT_FILL_FIFO:
				wlc_phy_noise_measure_time_window_nphy(pi,
				ptrnoisecal->nphy_noise_measure_window,
				&min_anp[0], &max_anp[0], &measurement_valid);
				if (measurement_valid) {
					FOREACH_CORE(pi, i) {
						ptrnoisecal->nphy_noisepwr_fifo_Min
						[ptrnoisecal->nphy_noisepwr_fifo_filled][i] =
						min_anp[i];
						ptrnoisecal->nphy_noisepwr_fifo_Max
						[ptrnoisecal->nphy_noisepwr_fifo_filled][i] =
						max_anp[i];
					}
					ptrnoisecal->nphy_noisepwr_fifo_filled++;
				}

				if (ptrnoisecal->nphy_noisepwr_fifo_filled ==
				NPHY_NOISE_PWR_FIFO_DEPTH) {
					noise_measure_state = CHK_LISTEN_GAIN_CHANGE;
					ptrnoisecal->nphy_noisepwr_fifo_filled = 0;
					PHY_CAL(("INIT FILL FIFO -> CHK_LISTEN_GAIN_CHANGE"));
				}

				break;
			case PERIODIC_CAL:
				if (!(R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->maccommand)
				& MCMD_BG_NOISE)) {
					if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
						wlc_phy_noise_cal_ocl_enable_disable_nphy(pi, 1);
					}
					wlc_phy_get_noise_pwr_nphy(pi);
					FOREACH_CORE(pi, i) {
						ptrnoisecal->nphy_noisepwr_fifo_Min
						[ptrnoisecal->nphy_noisepwr_fifo_filled][i]
						= MIN(32767, ptrnoisecal->cmplx_pwr[i]);
						ptrnoisecal->nphy_noisepwr_fifo_Max
						[ptrnoisecal->nphy_noisepwr_fifo_filled][i]
						= ptrnoisecal->cmplx_pwr[i];
					}
					ptrnoisecal->nphy_noisepwr_fifo_filled++;
					measurement_done = TRUE;
				}

				break;

			case CHK_LISTEN_GAIN_CHANGE:
				wlc_phy_noise_fifo_avg_nphy(pi, &avg_noise[0]);
				noise_measure_state_save = 1;
#ifdef ENABLE_LISTEN_GAIN_CHANGE
				noise_measure_state_save = 2;
				max_avg_noise = MAX(avg_noise[0], avg_noise[1]);
				if ((avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1) &&
				(avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1))
					max_avg_noise = 0;
				else if (avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1)
					max_avg_noise = avg_noise[1];
				else if (avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1)
					max_avg_noise = avg_noise[0];
				PHY_CAL(("Init Cal : Max Avg Noise = %d\n", max_avg_noise));
				core = 0;
				FOREACH_CORE(pi, core) {
					PHY_CAL(("Init Cal: Avg Noise = %d and Core = %d:\n",
					avg_noise[core], core));
					if ((avg_noise[core] < ptrnoisecal->nphy_NPwr_LGC_MinLmt) &&
					(avg_noise[core] >= ptrnoisecal->nphy_NPwr_MinLmt)) {
						PHY_CAL(("Init Cal Increasing gain by 1 notch"));
						wlc_phy_noise_measure_chg_listen_gain_nphy
						(pi, +1, core);
						wlc_phy_noise_fifo_init_nphy(pi);
						noise_measure_state_save = 0;

					} else if ((avg_noise[core] >
					ptrnoisecal->nphy_NPwr_LGC_MaxLmt) &&
					(avg_noise[core] <= ptrnoisecal->nphy_NPwr_MaxLmt)) {
						PHY_CAL(("Init Cal Decreasing gain by 1 notch"));
						wlc_phy_noise_measure_chg_listen_gain_nphy
						(pi, -1, core);
						wlc_phy_noise_fifo_init_nphy(pi);
						noise_measure_state_save = 0;
					}
				}
				if ((max_avg_noise >=
					ptrnoisecal->nphy_NPwr_LGC_MinLmt) &&
					(max_avg_noise <= ptrnoisecal->nphy_NPwr_LGC_MaxLmt)) {
						noise_measure_state_save = 1;
				}
#endif /* ENABLE_LISTEN_GAIN_CHANGE */
				if (noise_measure_state_save == 0) {
#ifdef ENABLE_NOISE_VAR_CHANGE
					wlc_nphy_noise_measure_computeNf(pi);
#endif
					noise_measure_state = INIT_FILL_FIFO;
				}
				else if (noise_measure_state_save == 1) {
					noise_measure_state = CHANGE_RXPO;
				} else if (noise_measure_state_save == 2) {
					noise_measure_state = 4;
					measurement_done = TRUE;
					per_cal_adj = TRUE;

				}
				break;
			case CHANGE_RXPO:
				PHY_CAL(("Init Cal Changing CRS Min Power"));
				wlc_phy_noise_measure_change_rxpo_nphy(pi, &avg_noise[0]);
				measurement_done = TRUE;
				per_cal_adj = TRUE;
				break;

			default:
				break;
		}
	} while ((wlc_phy_abs_time_nphy(R_REG(GENERIC_PHY_INFO(pi)->osh,
		&pi->regs->tsf_timerlow), start_time) <=
		timeout) && (!measurement_done));

	if (!per_cal_adj) {
		if (!ptrnoisecal->nphy_init_noise_cal_done &&
		    (ptrnoisecal->nphy_noisepwr_fifo_filled == 0) &&
			(noise_measure_state == 0)) {
			PHY_CAL(("Init Noise Cal Timedout After T %d uS And Noise_Cmd = %d:\n",
				wlc_phy_abs_time_nphy(R_REG(GENERIC_PHY_INFO(pi)->osh,
				&pi->regs->tsf_timerlow), start_time),
				(R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->maccommand) &
				MCMD_BG_NOISE)));
		}
		else if (ptrnoisecal->nphy_noisepwr_fifo_filled == NPHY_NOISE_PWR_FIFO_DEPTH) {

			ptrnoisecal->nphy_noisepwr_fifo_filled = 0;
			wlc_phy_noise_fifo_avg_nphy(pi, &avg_noise[0]);
#ifdef ENABLE_LISTEN_GAIN_CHANGE
			max_avg_noise = MAX(avg_noise[0], avg_noise[1]);
			if ((avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1) &&
			(avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1))
				max_avg_noise = 0;
			else if (avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1)
				max_avg_noise = avg_noise[1];
			else if (avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1)
				max_avg_noise = avg_noise[0];
			PHY_CAL(("Periodic Cal Max Avg Noise = %d\n", max_avg_noise));
			gain_changed = FALSE;
			FOREACH_CORE(pi, core) {
				PHY_CAL(("Per Cal: Avg Noise = %d and Core = %d:\n",
				avg_noise[core], core));
				if ((avg_noise[core] < ptrnoisecal->nphy_NPwr_LGC_MinLmt) &&
					(avg_noise[core] >= ptrnoisecal->nphy_NPwr_MinLmt)) {
					PHY_CAL(("Per Cal Increasing gain by 1 notch"));
					wlc_phy_noise_measure_chg_listen_gain_nphy(pi, +1, core);
					gain_changed = TRUE;
					wlc_phy_noise_fifo_init_nphy(pi);

				} else if ((avg_noise[core] > ptrnoisecal->nphy_NPwr_LGC_MaxLmt) &&
					(avg_noise[core] <= ptrnoisecal->nphy_NPwr_MaxLmt)) {

					PHY_CAL(("Per Cal Decreasing gain by 1 notch"));
					wlc_phy_noise_measure_chg_listen_gain_nphy(pi, -1, core);
					gain_changed = TRUE;
					wlc_phy_noise_fifo_init_nphy(pi);

				}
			}
#ifdef ENABLE_NOISE_VAR_CHANGE
			if (gain_changed == TRUE)
				wlc_nphy_noise_measure_computeNf(pi);
#endif
			if ((max_avg_noise >= ptrnoisecal->nphy_NPwr_LGC_MinLmt) &&
				(max_avg_noise <= ptrnoisecal->nphy_NPwr_LGC_MaxLmt)) {
				PHY_CAL(("Periodic Cal Changing CRS Min Power"));
				wlc_phy_noise_measure_change_rxpo_nphy(pi, &avg_noise[0]);
			}
#else
			wlc_phy_noise_measure_change_rxpo_nphy(pi, &avg_noise[0]);


#endif /* ENABLE_LISTEN_GAIN_CHANGE */
		}
	}


	FOREACH_CORE(pi, core) {
		for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
			PHY_CAL(("I is %d:MIN_FIFO = %d:MAX_FIFO = %d \n", i,
				ptrnoisecal->nphy_noisepwr_fifo_Min[i][core],
				ptrnoisecal->nphy_noisepwr_fifo_Max[i][core]));
		}
	}


	if (!ptrnoisecal->nphy_init_noise_cal_done) {
		wlc_nphy_deaf_mode(pi, FALSE);
		ptrnoisecal->nphy_init_noise_cal_done = TRUE;
	}
	if (ptrnoisecal->nphy_init_noise_cal_done == 1) {
		wlc_phy_noise_trigger_ucode(pi);
	}


}


static void wlc_phy_get_noise_pwr_nphy(phy_info_t *pi)
{
	uint16 jssi_aux;
	uint8 channel = 0;
	int8 noise_dbm = PHY_NOISE_FIXED_VAL_NPHY;
	jssi_aux = wlapi_bmac_read_shm(pi->sh->physhim, M_JSSI_AUX);
	channel = jssi_aux & D11_CURCHANNEL_MAX;
	noise_dbm = wlc_phy_noise_read_shmem(pi);
	/* rssi dbm computed, invoke all callbacks */
	wlc_phy_noise_cb(pi, channel, noise_dbm);
}
static void wlc_phy_calc_init_gain_nphy(phy_info_t *pi, int16 *total_gain_core1,
	int16 *total_gain_core2)
{
	uint16 init_gain_code_core1_stored, init_gain_code_core2_stored;
	uint16 init_gain_codeb_core1_stored, init_gain_codeb_core2_stored;
	uint8 elna_idx_core1, lna1_idx_core1, lna2_idx_core1, mix_idx_core1, vga_idx_core1;
	uint8 elna_idx_core2, lna1_idx_core2, lna2_idx_core2, mix_idx_core2, vga_idx_core2;
	uint8 biq0_idx_core1, biq1_idx_core1;
	uint8 biq0_idx_core2, biq1_idx_core2;
	int8 elna_gain_core1[2], lna1_gain_core1[4], mix_gain_core1[10], vga_gain_core1[11];
	int8 elna_gain_core2[2], lna1_gain_core2[4], mix_gain_core2[10], vga_gain_core2[11];
	int8 elna_gain_val_core1, lna1_gain_val_core1, mix_gain_val_core1, vga_gain_val_core1;
	int8 elna_gain_val_core2, lna1_gain_val_core2, mix_gain_val_core2, vga_gain_val_core2;
	uint8 lna2_gain_val_core1, lna2_gain_core1[4];
	uint8 lna2_gain_val_core2, lna2_gain_core2[4];
	int8 biq0_gain_core1[7], biq1_gain_core1[10];
	int8 biq0_gain_val_core1, biq1_gain_val_core1;
	int8 biq0_gain_core2[7], biq1_gain_core2[10];
	int8 biq0_gain_val_core2, biq1_gain_val_core2;

	init_gain_code_core1_stored =
		phy_reg_read(pi, NPHY_Core1InitGainCodeA2057);
	init_gain_code_core2_stored =
		phy_reg_read(pi, NPHY_Core2InitGainCodeA2057);
	init_gain_codeb_core1_stored =
		phy_reg_read(pi, NPHY_Core1InitGainCodeB2057);
	init_gain_codeb_core2_stored =
		phy_reg_read(pi, NPHY_Core2InitGainCodeB2057);
	elna_idx_core1 = (uint8) ((init_gain_code_core1_stored &
	NPHY_Core1InitGainCodeA2057_initExtLnaIndex_MASK) >>
	NPHY_Core1InitGainCodeA2057_initExtLnaIndex_SHIFT);
	elna_idx_core2 = (uint8) ((init_gain_code_core2_stored &
	NPHY_Core1InitGainCodeA2057_initExtLnaIndex_MASK) >>
	NPHY_Core1InitGainCodeA2057_initExtLnaIndex_SHIFT);
	lna1_idx_core1 = (uint8) ((init_gain_code_core1_stored &
	NPHY_Core1InitGainCodeA2057_initLnaIndex_MASK) >>
	NPHY_Core1InitGainCodeA2057_initLnaIndex_SHIFT);
	lna1_idx_core2 = (uint8) ((init_gain_code_core2_stored &
	NPHY_Core1InitGainCodeA2057_initLnaIndex_MASK) >>
	NPHY_Core1InitGainCodeA2057_initLnaIndex_SHIFT);
	lna2_idx_core1 = (uint8) ((init_gain_code_core1_stored &
	NPHY_Core1InitGainCodeA2057_initlna2Index_MASK) >>
	NPHY_Core1InitGainCodeA2057_initlna2Index_SHIFT);
	lna2_idx_core2 = (uint8) ((init_gain_code_core2_stored &
	NPHY_Core1InitGainCodeA2057_initlna2Index_MASK) >>
	NPHY_Core1InitGainCodeA2057_initlna2Index_SHIFT);
	mix_idx_core1 = (uint8) ((init_gain_code_core1_stored &
	NPHY_Core1InitGainCodeA2057_initmixergainIndex_MASK) >>
	NPHY_Core1InitGainCodeA2057_initmixergainIndex_SHIFT);
	mix_idx_core2 = (uint8) ((init_gain_code_core2_stored &
	NPHY_Core1InitGainCodeA2057_initmixergainIndex_MASK) >>
	NPHY_Core1InitGainCodeA2057_initmixergainIndex_SHIFT);
	vga_idx_core1 = (uint8) ((init_gain_code_core1_stored &
	NPHY_Core1InitGainCodeA2057_initvgagainIndex_MASK) >>
	NPHY_Core1InitGainCodeA2057_initvgagainIndex_SHIFT);
	vga_idx_core2 = (uint8) ((init_gain_code_core2_stored &
	NPHY_Core1InitGainCodeA2057_initvgagainIndex_MASK) >>
	NPHY_Core1InitGainCodeA2057_initvgagainIndex_SHIFT);
	biq1_idx_core1 = (uint8) ((init_gain_codeb_core1_stored &
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK) >>
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT);
	biq1_idx_core2 = (uint8) ((init_gain_codeb_core2_stored &
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK) >>
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT);
	biq0_idx_core1 = (uint8) ((init_gain_codeb_core1_stored &
	NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK) >>
	NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
	biq0_idx_core2 = (uint8) ((init_gain_codeb_core2_stored &
	NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK) >>
	NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elna_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elna_gain_core2);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1_gain_core2);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 16, 8, lna2_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 16, 8, lna2_gain_core2);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mix_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mix_gain_core2);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 11, 80, 8, vga_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 11, 80, 8, vga_gain_core2);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 7, 96, 8, biq0_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 7, 96, 8, biq0_gain_core2);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 112, 8, biq1_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 112, 8, biq1_gain_core2);

	elna_gain_val_core1 = elna_gain_core1[elna_idx_core1];
	elna_gain_val_core2 = elna_gain_core2[elna_idx_core2];

	lna1_gain_val_core1 = lna1_gain_core1[lna1_idx_core1];
	lna1_gain_val_core2 = lna1_gain_core2[lna1_idx_core2];

	lna2_gain_val_core1 = lna2_gain_core1[lna2_idx_core1];
	lna2_gain_val_core2 = lna2_gain_core2[lna2_idx_core2];

	mix_gain_val_core1 = mix_gain_core1[mix_idx_core1];
	mix_gain_val_core2 = mix_gain_core2[mix_idx_core2];

	vga_gain_val_core1 = vga_gain_core1[vga_idx_core1];
	vga_gain_val_core2 = vga_gain_core2[vga_idx_core2];

	biq0_gain_val_core1 = biq0_gain_core1[biq0_idx_core1];
	biq0_gain_val_core2 = biq0_gain_core2[biq0_idx_core2];

	biq1_gain_val_core1 = biq1_gain_core1[biq1_idx_core1];
	biq1_gain_val_core2 = biq1_gain_core2[biq1_idx_core2];


	if (lna2_gain_val_core1 > 127)
		lna2_gain_val_core1 = lna2_gain_val_core1 - 256;

	if (lna2_gain_val_core2 > 127)
		lna2_gain_val_core2 = lna2_gain_val_core2 - 256;

	*total_gain_core1 = elna_gain_val_core1 + lna1_gain_val_core1 + lna2_gain_val_core1 +
		vga_gain_val_core1 +  biq0_gain_val_core1 + biq1_gain_val_core1 +
		mix_gain_val_core1;

	*total_gain_core2 = elna_gain_val_core2 + lna1_gain_val_core2 + lna2_gain_val_core2 +
		vga_gain_val_core2 +  biq0_gain_val_core2 + biq1_gain_val_core2 +
		mix_gain_val_core2;
}

uint8
wlc_nphy_rx_noise_lut(phy_info_t *pi, uint8 noise_val)
{
	uint8 NPHY_NOISE_ARRAY[] = { 32, 40, 45, 48, 51, 53, 55, 56, 58, 59, 60, 61, 62, 63, 64, 64,
		65, 66, 66, 67, 68, 68, 69, 69, 70, 70, 71, 71, 71, 72, 72, 72, 73, 73, 74, 74, 74,
		74, 75, 75, 75, 76, 76, 76, 76, 77, 77, 77, 77, 78, 78, 78, 78, 79, 79, 79, 79, 79,
		80, 80, 80, 80, 80, 80, 81, 81, 81, 81, 81, 82, 82, 82, 82, 82, 82, 82, 83, 83, 83,
		83, 83, 83, 84, 84, 84, 84, 84, 84, 84, 84, 85, 85, 85, 85, 85, 85, 85, 85, 86, 86
	};
	uint8 rxpoWoListenGain = 0;
	uint8 NPHY_NOISE_ARRAY_sz = ARRAYSIZE(NPHY_NOISE_ARRAY);
	if (noise_val < 1)
		noise_val = 1;
	else if (noise_val > NPHY_NOISE_ARRAY_sz)
		noise_val = NPHY_NOISE_ARRAY_sz;
	rxpoWoListenGain = NPHY_NOISE_ARRAY[noise_val-1];
	return rxpoWoListenGain;
}


static
void wlc_phy_noise_measure_change_rxpo_nphy(phy_info_t *pi, uint32 *avg_noise)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	int16 listen_gain_core1, listen_gain_core2, listen_gain;
	uint16 crsminpower = 0;
	uint16 crsminpwrthld_20L_stored;
	uint16 crsminpwrthld_20U_stored;
	uint8 max_avg_noise;
	uint32 avg_noise_core1, avg_noise_core2;
	int16 delta_crsminpower;
	avg_noise_core1 = avg_noise[0];
	avg_noise_core2 = avg_noise[1];

	wlc_phy_calc_init_gain_nphy(pi, &listen_gain_core1, &listen_gain_core2);
	listen_gain = MAX(listen_gain_core1, listen_gain_core2);
	max_avg_noise = MAX(avg_noise_core1, avg_noise_core2);
	if ((avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1) &&
	(avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1))
		max_avg_noise = 0;
	else if (avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1)
		max_avg_noise = avg_noise[1];
	else if (avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1)
		max_avg_noise = avg_noise[0];

	if ((listen_gain > 45) && (listen_gain < 85) &&
		(ABS(listen_gain - pi_nphy->nphy_noisecalvars.listen_rf_gain) < 12)) {
		/* crsminpower = 8*log2(16*max_avg_noise) + Koffset; */
		if (max_avg_noise > 0 && max_avg_noise < 100) {
			/* implement using a lut for now */
			crsminpower = wlc_nphy_rx_noise_lut(pi, (uint8)max_avg_noise)
			+ pi->sh->noisecaloffset;
			delta_crsminpower =  pi_nphy->nphy_noisecalvars.crsminpwrthld_20L_Base -
			crsminpower;
			if (delta_crsminpower > pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt)
				delta_crsminpower =
				pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt;
			else if ((delta_crsminpower < 0) && (ABS(delta_crsminpower) >
				pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt))
				delta_crsminpower =
				-(pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt);
			crsminpower = pi_nphy->nphy_noisecalvars.crsminpwrthld_20L_Base
			- delta_crsminpower;
			PHY_CAL(("CRSMin Power = %d\n", crsminpower));
			phy_reg_mod(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
			(crsminpower << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
			(crsminpower << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			crsminpwrthld_20L_stored =
			(uint16) (phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff);
			crsminpwrthld_20U_stored =
			(uint16) (phy_reg_read(pi, NPHY_crsminpoweru0) & 0xff);
			pi_nphy->nphy_noisecalvars.crsminpwrthld_20U_AfrNoiseCal =
			crsminpwrthld_20U_stored;
			pi_nphy->nphy_noisecalvars.crsminpwrthld_20L_AfrNoiseCal =
			crsminpwrthld_20L_stored;
		}
	}
}

static void wlc_phy_noise_measure_setup_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	phy_noisecal_t *ptrnoisecal;
	int16 listen_gain_core1, listen_gain_core2;

	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);
	/* Enable Noise Cal for 43228 and 43239 to begin with */
	if (ptrnoisecal->nphy_init_noise_cal_done == 0)
		wlc_phy_noise_cal_init_nphy(pi);


	wlc_phy_calc_init_gain_nphy(pi, &listen_gain_core1, &listen_gain_core2);
	ptrnoisecal->listen_rf_gain = MAX(listen_gain_core1, listen_gain_core2);
	/* saving values before noise cal */
	ptrnoisecal->nphy_biq1_gain1_bfrNoiseCal = (uint16) ((phy_reg_read(pi,
	NPHY_Core1InitGainCodeB2057)) >>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
	ptrnoisecal->nphy_biq1_gain2_bfrNoiseCal = (uint16) ((phy_reg_read(pi,
	NPHY_Core2InitGainCodeB2057)) >>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
	ptrnoisecal->nphy_nvar_baseline_offset0_bfrNoiseCal = (int8)(phy_reg_read(pi,
	NPHY_gainAdjNoiseVarOffset) >> NPHY_gainAdjNoiseVarOffset_gainAdjOffset0_SHIFT);
	ptrnoisecal->nphy_nvar_baseline_offset1_bfrNoiseCal = (int8)(phy_reg_read(pi,
	NPHY_gainAdjNoiseVarOffset) >> NPHY_gainAdjNoiseVarOffset_gainAdjOffset1_SHIFT);


	ptrnoisecal->nphy_biq1_gain1_afrNoiseCal = ptrnoisecal->nphy_biq1_gain1_bfrNoiseCal;
	ptrnoisecal->nphy_biq1_gain2_afrNoiseCal = ptrnoisecal->nphy_biq1_gain2_bfrNoiseCal;
	if (ptrnoisecal->nphy_init_noise_cal_done == 0) {
		wlc_nphy_deaf_mode(pi, TRUE);
		wlc_phy_noise_fifo_init_nphy(pi);
	}
	ptrnoisecal->crsminpwrthld_20L_AfrNoiseCal = ptrnoisecal->crsminpwrthld_20L_Base;
	ptrnoisecal->crsminpwrthld_20U_AfrNoiseCal = ptrnoisecal->crsminpwrthld_20U_Base;


}

static void wlc_phy_noise_fifo_init_nphy(phy_info_t *pi)
{
	uint8 i, j = 0;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_filled = 0;

	FOREACH_CORE(pi, j) {
		for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j] = 32767;
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Max[i][j] = 0;
		}
	}


}
#ifdef ENABLE_NOISE_VAR_CHANGE

#define LOG10_BASE_2 53 /* 3.3219280948873623478703194294894 = Q12.4 unsigned format */
#define LOG2_40MHZ  64648 /* 25.253496664211536435092236006426 = Q12.4  unsigned format  */
#define LOG2_20MHZ  62088 /* 24.253496664211536435092236006426 = Q12.4  unsigned format  */
#define LOG2_Z0  14448 /* 5.6438561897747246957406388589788 = Q12.4 format  */
#define LOG2_ADCSCAL  (28 * 2560) /* log2(2^28) = 28  */
#define AWGN_DBM_Q4_FORMAT -2784 /* (-174 * 16)) */
#define NF_DB_Q4_FORMAT 104 /* 6.5 * 16 */
#define ISO_Q4_FORMAT 0
#define DEFAULT_BASELINE_NVAR 524

static void wlc_nphy_noise_measure_computeNf(phy_info_t *pi)
{

	uint8 is_phybw40;
	int16 listen_gain_core1, listen_gain_core2, listen_gain;
	int16 Sum;
	int32 Sum1;
	int16 base_line_noise_var;
	int16 i;
	uint32 bw;
	int32 computednvar = 0;
	int32 nv_offset[26];
	phy_noisecal_t *ptrnoisecal;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);

	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);
	wlc_phy_calc_init_gain_nphy(pi, &listen_gain_core1, &listen_gain_core2);
	listen_gain = MAX(listen_gain_core1, listen_gain_core2);
	if (is_phybw40)
		bw = LOG2_40MHZ;
	else
		bw = LOG2_20MHZ;

	Sum = listen_gain * 16 + AWGN_DBM_Q4_FORMAT + NF_DB_Q4_FORMAT - 480 + ISO_Q4_FORMAT;
	Sum1 = ((int32)(Sum * LOG10_BASE_2) + bw + LOG2_Z0 + LOG2_ADCSCAL) * 32;
	base_line_noise_var = wlc_phy_qdiv_roundup(Sum1, 2560, 0);

	for (i = 0; i < 26; i ++) {
		PHY_CAL(("nv_offset_base = %d\n", ptrnoisecal->nv_offset[i]));
		computednvar = ptrnoisecal->nv_offset[i] + ((DEFAULT_BASELINE_NVAR -
		base_line_noise_var) >> 3) + pi->sh->noisevaroffset;
		if (computednvar > 0)
			nv_offset[i] = computednvar;
		else
			nv_offset[i] = ptrnoisecal->nv_offset[i];
		PHY_CAL(("nv_offset_new = %d\n", nv_offset[i]));
	}
	wlc_phy_table_write_nphy(pi,  NPHY_TBL_ID_NOISEVAR, 26, NPHY_RATE_BASED_NV_OFFSET_START,
	32, &nv_offset[0]);
}
#endif /* ENABLE_NOISE_VAR_CHANGE */

#ifdef ENABLE_LISTEN_GAIN_CHANGE
static void
wlc_phy_noise_measure_chg_listen_gain_nphy(phy_info_t *pi, int8 change_sign, uint8 core)
{
	uint16 currgain_init1, currgain_init2, curgain_rfseq1,  curgain_rfseq2, newgainarray[2];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	phy_noisecal_t *ptrnoisecal;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain_rfseq1);
	newgainarray[0] = (((uint16) ptrnoisecal->nphy_biq1_gain1_afrNoiseCal)<<12)
	| (curgain_rfseq1 & 0xfff);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &curgain_rfseq2);
	newgainarray[1] = (((uint16) ptrnoisecal->nphy_biq1_gain2_afrNoiseCal)<<12)
	| (curgain_rfseq2 & 0xfff);
	if (core == 0)
	{
		ptrnoisecal->nphy_biq1_gain1_afrNoiseCal =
		ptrnoisecal->nphy_biq1_gain1_afrNoiseCal + (1 * change_sign);
		if (((ptrnoisecal->nphy_biq1_gain1_afrNoiseCal) *3) <=
		((ptrnoisecal->nphy_biq1_gain1_Base)*3) -
		(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
			ptrnoisecal->nphy_biq1_gain1_afrNoiseCal =
			((ptrnoisecal->nphy_biq1_gain1_Base * 3) -
			(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
		}
		else if (((ptrnoisecal->nphy_biq1_gain1_afrNoiseCal)*3) >=
		((ptrnoisecal->nphy_biq1_gain1_Base)*3) +
		(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
			ptrnoisecal->nphy_biq1_gain1_afrNoiseCal =
			((ptrnoisecal->nphy_biq1_gain1_Base * 3) +
			(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
		}
		if (ptrnoisecal->nphy_biq1_gain1_afrNoiseCal < 0)
			ptrnoisecal->nphy_biq1_gain1_afrNoiseCal = 0;
		currgain_init1 = (uint16) phy_reg_read(pi, NPHY_Core1InitGainCodeB2057);
		phy_reg_write(pi, NPHY_Core1InitGainCodeB2057,
		(((uint16) ptrnoisecal->nphy_biq1_gain1_afrNoiseCal) <<8) |
		(currgain_init1 & 0xff));

		wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain_rfseq1);
		newgainarray[0] = (((uint16) ptrnoisecal->nphy_biq1_gain1_afrNoiseCal)<<12)
		| (curgain_rfseq1 & 0xfff);

	} else if (core == 1) {
		ptrnoisecal->nphy_biq1_gain2_afrNoiseCal =
		ptrnoisecal->nphy_biq1_gain2_afrNoiseCal + (1 * change_sign);

		if (ptrnoisecal->nphy_biq1_gain2_afrNoiseCal * 3 <=
		ptrnoisecal->nphy_biq1_gain2_Base*3 -
		ptrnoisecal->nphy_max_listen_gain_change_lmt) {
			ptrnoisecal->nphy_biq1_gain2_afrNoiseCal =
			(ptrnoisecal->nphy_biq1_gain2_Base*3 -
			ptrnoisecal->nphy_max_listen_gain_change_lmt)/3;
		}
		else if (ptrnoisecal->nphy_biq1_gain2_afrNoiseCal*3 >=
			(ptrnoisecal->nphy_biq1_gain2_Base *3 +
			ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
			ptrnoisecal->nphy_biq1_gain2_afrNoiseCal =
			(ptrnoisecal->nphy_biq1_gain2_Base*3 +
			ptrnoisecal->nphy_max_listen_gain_change_lmt)/3;
		}
		if (ptrnoisecal->nphy_biq1_gain2_afrNoiseCal < 0)
			ptrnoisecal->nphy_biq1_gain2_afrNoiseCal = 0;
		currgain_init2 = (uint16) phy_reg_read(pi, NPHY_Core2InitGainCodeB2057);
		phy_reg_write(pi, NPHY_Core2InitGainCodeB2057,
			(((uint16) ptrnoisecal->nphy_biq1_gain2_afrNoiseCal) <<8) |
		(currgain_init2 & 0xff));
		wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &curgain_rfseq2);
		newgainarray[1] = (((uint16) ptrnoisecal->nphy_biq1_gain2_afrNoiseCal)<<12)
		| (curgain_rfseq2 & 0xfff);
	}

	PHY_CAL(("Gain Core 0 = %x: Gain Core1 = %x\n", newgainarray[0], newgainarray[1]));
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x198, 16, newgainarray);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a8, 16, newgainarray);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b8, 16, newgainarray);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c8, 16, newgainarray);
	}


}
#endif /* ENABLE_LISTEN_GAIN_CHANGE */
void
wlc_phy_noise_fifo_avg_nphy(phy_info_t *pi, uint32 *avg_noise)
{
#ifdef OLD_NOISE_AVG_SCHEME
	uint8 i, j = 0, cnt = 1;
	uint8 max_min_Idx_1 = 0, max_min_Idx_2 = 0;
	uint32 Min_Min = 65535, Max_Max = 0, Max_Min_2 = 0,  Max_Min_1 = 0, Sum;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
#endif
#ifndef OLD_NOISE_AVG_SCHEME
	wlc_phy_noise_fifo_min_nphy(pi, avg_noise);
	return;
#endif
#ifdef OLD_NOISE_AVG_SCHEME
	FOREACH_CORE(pi, j) {
		Sum = 0;
		cnt = 0;

		for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
			PHY_CAL(("I is %d:MIN_FIFO = %d:MAX_FIFO = %d \n", i,
				pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j],
				pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Max[i][j]));
			Min_Min = MIN(Min_Min,
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]);
			Max_Min_1 = MAX(Max_Min_1,
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]);
			Max_Max = MAX(Max_Max,
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Max[i][j]);
		}
		Max_Min_2 = 0;
			for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
				if (Max_Min_1 ==
					pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j])
					max_min_Idx_1 = i;
			}

			for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
				if (i != max_min_Idx_1)
					Max_Min_2 = MAX(Max_Min_2,
					pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]);
			}

			for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
				if ((Max_Min_2 ==
					pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]) &&
					(i != max_min_Idx_1))
					max_min_Idx_2 = i;
			}

			for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
				if ((i != max_min_Idx_1) && (i != max_min_Idx_2)) {
					if ((pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]
					!= 0) && (pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min
					[i][j] != 32767))
					{
						Sum +=
						pi_nphy->
						nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j];
						cnt ++;
					}
				}
			}

			/* OutOf Six values of MinFifo,Two big values are eliminated
			and averaged out remaining four values of Min-FIFO
			*/
			if (cnt != 0)
				avg_noise[j] = wlc_phy_qdiv_roundup(Sum, cnt, 0);
			else
				avg_noise[j] = NPHY_NPWR_MAXLMT_5G + 1;


			PHY_CAL(("Sum = %d: Max_Min_1 = %d: Max_Min_2 = %d"
				" max_min_Idx_1 = %d: max_min_Idx_2 = %d\n", Sum,
				Max_Min_1, Max_Min_2, max_min_Idx_1, max_min_Idx_2));
		}
		PHY_CAL(("Avg_Min_NoisePwr = %d\n", *avg_noise));
#endif /* OLD_NOISE_AVG_SCHEME */
}

#ifndef OLD_NOISE_AVG_SCHEME
static void
wlc_phy_noise_fifo_min_nphy(phy_info_t *pi, uint32 *avg_noise)
{
	uint8 i, j = 0;
	uint32 minpwr = 32767;
	uint32 Sum = 0;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	FOREACH_CORE(pi, j) {
		Sum = 0;
		for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
			PHY_CAL(("I is %d:MIN_FIFO = %d:MAX_FIFO = %d \n", i,
				pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j],
				pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Max[i][j]));
			minpwr = MIN(minpwr,
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]);
			Sum += pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j];
		}
		avg_noise[j] = minpwr;
		avg_noise[j] = wlc_phy_qdiv_roundup(Sum, NPHY_NOISE_PWR_FIFO_DEPTH, 0);

	}

}
#endif /* OLD_NOISE_AVG_SCHEME */
#endif /* NOISE_CAL_LCNXNPHY */
void
wlc_phy_cal_init_nphy(phy_info_t *pi)
{
	wlc_phy_aci_init_nphy(pi);
	wlc_phy_aci_sw_reset_nphy(pi);
}


static void
wlc_phy_war_force_trsw_to_R_cliplo_nphy(phy_info_t *pi, uint8 core)
{
	if (core == PHY_CORE_0) {
		phy_reg_write(pi, NPHY_Core1cliploGainCodeB2056, 0x4);
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			phy_reg_write(pi, NPHY_Core1cliploGainCodeA2056, 0x0060);
		} else {
			phy_reg_write(pi, NPHY_Core1cliploGainCodeA2056, 0x1080);
		}
	} else if (core == PHY_CORE_1) {
		phy_reg_write(pi, NPHY_Core2cliploGainCodeB2056, 0x4);
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			phy_reg_write(pi, NPHY_Core2cliploGainCodeA2056, 0x0060);
		} else {
			phy_reg_write(pi, NPHY_Core2cliploGainCodeA2056, 0x1080);
		}
	}
}

static void wlc_phy_elna_gainctrl_workaround(phy_info_t *pi)
{

	uint8 val;
	uint8 elna_gain_db[2];

	/* The amount of gain is equal to elna[25]g * 3dB + 9dB.
	 * So elna[25]g=0 means 9dB of eLNA gain, elna[25]g=1 means 12dB of gain, etc...
	 */
	val = (CHSPEC_IS2G(pi->radio_chanspec) ?
		pi->u.pi_nphy->elna2g :
		pi->u.pi_nphy->elna5g) * 3 + 9;
	elna_gain_db[0] = val;
	elna_gain_db[1] = val;

	/* update eLNA gain in Gain[12] table */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elna_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elna_gain_db);
}

static void wlc_phy_backoff_initgain_elna(phy_info_t *pi)
{
	int16 delta_backoff, init_backoff;
	uint16 currgain_init1, currgain_init2, curgain_rfseq1,  curgain_rfseq2, newgainarray[2];
	uint16 curgain_rfseq1_ocl1, curgain_rfseq2_ocl1, curgain_rfseq1_ocl2, curgain_rfseq2_ocl2;
	uint16 curgain_rfseq1_ocl3, curgain_rfseq2_ocl3, curgain_rfseq1_ocl4, curgain_rfseq2_ocl4;
	uint16 newgainarray_ocl1[2], newgainarray_ocl2[2];
	uint16 newgainarray_ocl3[2], newgainarray_ocl4[2];

	phy_info_nphy_t *pi_nphy = NULL;
	bool suspend;

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		int16 new_biq1_gain1, new_biq1_gain2;
		uint16 biq1_gain1, biq1_gain2;

		pi_nphy = pi->u.pi_nphy;
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			init_backoff = pi_nphy->elna2g;
		} else {
			init_backoff = pi_nphy->elna5g;
		}

		biq1_gain1 = (uint16) ((phy_reg_read(pi, NPHY_Core1InitGainCodeB2057))
			>>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
		biq1_gain2 = (uint16) ((phy_reg_read(pi, NPHY_Core2InitGainCodeB2057))
			>>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);

		/* linear mapping from elna2g/5g value to backoff of biq1 */
		/* elna2g/5g = 0 denotes 9 dB backoff, and so biq1 needs to reduce by 3 ticks */
		/* elna2g/5g = 1 denotes 12 dB backoff, and so biq1 needs to reduce by 4 ticks */
		delta_backoff = init_backoff + 3;

		new_biq1_gain1 = (int16) biq1_gain1 - delta_backoff;
		new_biq1_gain2 = (int16) biq1_gain2 - delta_backoff;


		if (new_biq1_gain1 < 0)
			new_biq1_gain1 = 0;
		if (new_biq1_gain2 < 0)
			new_biq1_gain2 = 0;

		currgain_init1 = (uint16) phy_reg_read(pi, NPHY_Core1InitGainCodeB2057);
		currgain_init2 = (uint16) phy_reg_read(pi, NPHY_Core2InitGainCodeB2057);
		phy_reg_write(pi, NPHY_Core1InitGainCodeB2057,
			(((uint16) new_biq1_gain1) <<8) | (currgain_init1 & 0xff));
		phy_reg_write(pi, NPHY_Core2InitGainCodeB2057,
			(((uint16) new_biq1_gain2) <<8) | (currgain_init2 & 0xff));

		wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain_rfseq1);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &curgain_rfseq2);
		newgainarray[0] = (((uint16) new_biq1_gain1)<<12) | (curgain_rfseq1 & 0xfff);
		newgainarray[1] = (((uint16) new_biq1_gain2)<<12) | (curgain_rfseq2 & 0xfff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);

		/* reading & writing to ocl rfseq gain address */
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		wlc_phy_table_read_nphy(pi, 7, 1, 0x198, 16, &curgain_rfseq1_ocl1);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x199, 16, &curgain_rfseq2_ocl1);

		wlc_phy_table_read_nphy(pi, 7, 1, 0x1a8, 16, &curgain_rfseq1_ocl2);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x1a9, 16, &curgain_rfseq2_ocl2);

		wlc_phy_table_read_nphy(pi, 7, 1, 0x1b8, 16, &curgain_rfseq1_ocl3);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x1b9, 16, &curgain_rfseq2_ocl3);

		wlc_phy_table_read_nphy(pi, 7, 1, 0x1c8, 16, &curgain_rfseq1_ocl4);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x1c9, 16, &curgain_rfseq2_ocl4);

		newgainarray_ocl1[0] = (((uint16) new_biq1_gain1)<<12)
					| (curgain_rfseq1_ocl1 & 0xfff);
		newgainarray_ocl1[1] = (((uint16) new_biq1_gain2)<<12)
					| (curgain_rfseq2_ocl1 & 0xfff);
		newgainarray_ocl2[0] = (((uint16) new_biq1_gain1)<<12)
					| (curgain_rfseq1_ocl2 & 0xfff);
		newgainarray_ocl2[1] = (((uint16) new_biq1_gain2)<<12)
					| (curgain_rfseq2_ocl2 & 0xfff);
		newgainarray_ocl3[0] = (((uint16) new_biq1_gain1)<<12)
					| (curgain_rfseq1_ocl3 & 0xfff);
		newgainarray_ocl3[1] = (((uint16) new_biq1_gain2)<<12)
					| (curgain_rfseq2_ocl3 & 0xfff);
		newgainarray_ocl4[0] = (((uint16) new_biq1_gain1)<<12)
					| (curgain_rfseq1_ocl4 & 0xfff);
		newgainarray_ocl4[1] = (((uint16) new_biq1_gain2)<<12)
					| (curgain_rfseq2_ocl4 & 0xfff);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x198, 16, newgainarray_ocl1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a8, 16, newgainarray_ocl2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b8, 16, newgainarray_ocl3);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c8, 16, newgainarray_ocl4);
		}

	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		int16 new_hpvga_gain1, new_hpvga_gain2;
		uint16 hpvga_gain1, hpvga_gain2;

		pi_nphy = pi->u.pi_nphy;
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			init_backoff = pi_nphy->elna2g;
		} else {
			init_backoff = pi_nphy->elna5g;
		}

		hpvga_gain1 = (uint16) ((phy_reg_read(pi, NPHY_Core1InitGainCodeA2056))
	                        >>NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
		hpvga_gain2 = (uint16) ((phy_reg_read(pi, NPHY_Core2InitGainCodeA2056))
	                        >>NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);

		/* linear mapping from elna2g/5g value to backoff of hpvga */
		/* elna2g/5g = 0 denotes 6 dB backoff, and so hpvga needs to reduce by 2 ticks */
		/* elna2g/5g = 1 denotes 9 dB backoff, and so hpvga needs to reduce by 3 ticks */
		delta_backoff = init_backoff +2;
		new_hpvga_gain1 = (int16) hpvga_gain1 - delta_backoff;
		new_hpvga_gain2 = (int16) hpvga_gain2 - delta_backoff;

		if (new_hpvga_gain1 < 0)
			new_hpvga_gain1 = 0;
		if (new_hpvga_gain2 < 0)
			new_hpvga_gain2 = 0;

		currgain_init1 = (uint16) phy_reg_read(pi, NPHY_Core1InitGainCodeA2056);
		currgain_init2 = (uint16) phy_reg_read(pi, NPHY_Core2InitGainCodeA2056);
		phy_reg_write(pi, NPHY_Core1InitGainCodeA2056,
			(((uint16) new_hpvga_gain1) <<12) | (currgain_init1 & 0xfff));
		phy_reg_write(pi, NPHY_Core2InitGainCodeA2056,
			(((uint16) new_hpvga_gain2) <<12) | (currgain_init2 & 0xfff));

		wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain_rfseq1);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &curgain_rfseq2);
		newgainarray[0] = (((uint16) new_hpvga_gain1)<<12) | (curgain_rfseq1 & 0xfff);
		newgainarray[1] = (((uint16) new_hpvga_gain2)<<12) | (curgain_rfseq2 & 0xfff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);
	}

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

static void
wlc_phy_war_txchain_upd_nphy(phy_info_t *pi, uint8 txchain)
{
	uint8  txchain0, txchain1;

	txchain0 = txchain & 0x1;
	txchain1 = (txchain & 0x2) >> 1;
	if (!txchain0) {
		wlc_phy_war_force_trsw_to_R_cliplo_nphy(pi, PHY_CORE_0);
	}

	if (!txchain1) {
		wlc_phy_war_force_trsw_to_R_cliplo_nphy(pi, PHY_CORE_1);
	}
}


static void
wlc_phy_workarounds_nphy(phy_info_t *pi)
{
	uint8 rfseq_rx2tx_events[] = {
		NPHY_RFSEQ_CMD_NOP,
		NPHY_RFSEQ_CMD_RXG_FBW,
		NPHY_RFSEQ_CMD_TR_SWITCH,
		NPHY_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_RFSEQ_CMD_RXPD_TXPD,
		NPHY_RFSEQ_CMD_TX_GAIN,
		NPHY_RFSEQ_CMD_EXT_PA
	};
	uint8 rfseq_rx2tx_dlys[] = {8, 6, 6, 2, 4, 60, 1};
	uint8 rfseq_tx2rx_events[] = {
		NPHY_RFSEQ_CMD_NOP,
		NPHY_RFSEQ_CMD_EXT_PA,
		NPHY_RFSEQ_CMD_TX_GAIN,
		NPHY_RFSEQ_CMD_RXPD_TXPD,
		NPHY_RFSEQ_CMD_TR_SWITCH,
		NPHY_RFSEQ_CMD_RXG_FBW,
		NPHY_RFSEQ_CMD_CLR_HIQ_DIS
	};
	uint8 rfseq_tx2rx_dlys[] = {8, 6, 2, 4, 4, 6, 1};
	uint8 rfseq_tx2rx_events_rev3[] = {
		NPHY_REV3_RFSEQ_CMD_EXT_PA,
		NPHY_REV3_RFSEQ_CMD_INT_PA_PU,
		NPHY_REV3_RFSEQ_CMD_RXPD_TXPD,
		NPHY_REV3_RFSEQ_CMD_TR_SWITCH,
		NPHY_REV3_RFSEQ_CMD_RXG_FBW,
		NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_REV3_RFSEQ_CMD_END
	};
	uint8 rfseq_tx2rx_dlys_rev3[] = {8, 4, 4, 4, 4, 6, 1};
	uint8 rfseq_tx2rx_dlys_ext_pa[] = {70, 4, 4, 4, 4, 6, 1};
	uint8 rfseq_rx2tx_events_rev3[] = {
		NPHY_REV3_RFSEQ_CMD_NOP,
		NPHY_REV3_RFSEQ_CMD_RXG_FBW,
		NPHY_REV3_RFSEQ_CMD_TR_SWITCH,
		NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_REV3_RFSEQ_CMD_RXPD_TXPD,
		NPHY_REV3_RFSEQ_CMD_TX_GAIN,
		NPHY_REV3_RFSEQ_CMD_INT_PA_PU,
		NPHY_REV3_RFSEQ_CMD_EXT_PA,
		NPHY_REV3_RFSEQ_CMD_END
	};
	uint8 rfseq_rx2tx_dlys_rev3[] = {8, 6, 6, 4, 4, 18, 42, 1, 1};

	bool ext_pa_ana_2g = ((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
		BFL2_ANAPACTRL_2G) != 0);
	bool ext_pa_ana_5g = ((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
		BFL2_ANAPACTRL_5G) != 0);

	uint8 rfseq_rx2tx_events_rev3_ipa[] = {
		NPHY_REV3_RFSEQ_CMD_NOP,
		NPHY_REV3_RFSEQ_CMD_RXG_FBW,
		NPHY_REV3_RFSEQ_CMD_TR_SWITCH,
		NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_REV3_RFSEQ_CMD_RXPD_TXPD,
		NPHY_REV3_RFSEQ_CMD_TX_GAIN,
		NPHY_REV3_RFSEQ_CMD_CLR_RXRX_BIAS,
		NPHY_REV3_RFSEQ_CMD_INT_PA_PU,
		NPHY_REV3_RFSEQ_CMD_END
	};
	uint8 rfseq_rx2tx_dlys_rev3_ipa[] = {8, 6, 6, 4, 4, 16, 43, 1, 1};

	uint32 leg_data_weights, ht_data_weights, nss1_data_weights, stbc_data_weights;
	uint8 chan_freq_range = 0;
	uint16 dac_control = 0x0002;
	uint16 aux_adc_vmid_rev7_core0[] = {0x8e, 0x96, 0x96, 0x96};
	uint16 aux_adc_vmid_rev7_core1[] = {0x8f, 0x9f, 0x9f, 0x96};
	uint16 aux_adc_vmid_rev4[] = {0xa2, 0xb4, 0xb4, 0x89};
	uint16 aux_adc_vmid_rev3[] = {0xa2, 0xb4, 0xb4, 0x89};
	uint16 *aux_adc_vmid;
	uint16 aux_adc_gain_rev7_core0[] = {0x02, 0x02, 0x02, 0x02};
	uint16 aux_adc_gain_rev7_core1[] = {0x02, 0x02, 0x02, 0x02};
	uint16 aux_adc_gain_rev4[] = {0x02, 0x02, 0x02, 0x00};
	uint16 aux_adc_gain_rev3[] = {0x02, 0x02, 0x02, 0x00};
	uint16 *aux_adc_gain;
	uint16 sk_adc_vmid[] = {0xb4, 0xb4, 0xb4, 0x24};
	uint16 sk_adc_gain[] = {0x02, 0x02, 0x02, 0x02};
	uint16 aux_adc_vmid_rev9_core0[] = {0x86, 0xb4, 0xb4, 0x88};
	uint16 aux_adc_vmid_rev9_core1[] = {0x90, 0xb4, 0xb4, 0x8c};
	uint16 aux_adc_gain_rev9[] = {0x02, 0x02, 0x02, 0x0};
	uint16 aux_adc_vmid_rev11_core0[] = {0x8e, 0x96, 0x96, 0x88};
	uint16 aux_adc_vmid_rev11_core1[] = {0x8f, 0x9f, 0x9f, 0x8c};
	uint16 aux_adc_gain_rev11[] = {0x02, 0x02, 0x02, 0x0};
	int32  min_nvar_val = 0x18d;
	int32  min_nvar_offset_6mbps = 20;
	int32  min_nvar_offset_mcs0to3[] = {0x14, 0x14, 0x14, 0x14};
	uint32 base_nvar_buf[2];
	uint8 pdetrange;
	uint8 triso;
	uint16 regval;
	uint16 afectrl_adc_ctrl0_bw20_rev7 = 0xA840;
	uint16 afectrl_adc_ctrl1_bw20_rev7 = 0x8;
	uint16 afectrl_adc_ctrl0_bw40_rev7 = 0xFC60;
	uint16 afectrl_adc_ctrl1_bw40_rev7 = 0xC;
	uint16 afectrl_adc_ctrl1_rev7 = 0x20;
	uint16 afectrl_adc_ctrl2_rev7 = 0x0;
	uint16 rfseq_rx2tx_lpf_h_hpc_rev7 = 0x77;
	uint16 rfseq_tx2rx_lpf_h_hpc_rev7 = 0x77;
	uint16 rfseq_pktgn_lpf_h_hpc_rev7 = 0x77;
	uint16 rfseq_htpktgn_lpf_hpc_rev7[] = {0x77, 0x11, 0x11};
	uint16 rfseq_pktgn_lpf_hpc_rev7[] = {0x11, 0x11};
	uint16 rfseq_cckpktgn_lpf_hpc_rev7[] = {0x11, 0x11};
	uint16 ipalvlshift_3p3_war_en = 0;
	uint8 local_rc_cal_en;
	uint16 rccal_bcap_val, rccal_scap_val;
	uint16 rccal_tx20_11b_bcap[] = {0, 0};
	uint16 rccal_tx20_11b_scap[] = {0, 0};
	uint16 rccal_tx20_11n_bcap[] = {0, 0};
	uint16 rccal_tx20_11n_scap[] = {0, 0};
	uint16 rccal_tx40_11n_bcap[] = {0, 0};
	uint16 rccal_tx40_11n_scap[] = {0, 0};
	uint16 rx2tx_lpf_rc_lut_tx20_11b = 0;
	uint16 rx2tx_lpf_rc_lut_tx20_11n = 0;
	uint16 rx2tx_lpf_rc_lut_tx40_11n = 0;
	uint16 tx_lpf_bw_ofdm_20mhz[2];
	uint16 tx_lpf_bw_ofdm_40mhz[2];
	uint16 tx_lpf_bw_11b[2];
	uint16 ipa2g_mainbias, ipa2g_casconv, ipa2g_biasfilt;
	uint16 txgm_idac_bleed = 0;
	bool   rccal_ovrd = FALSE;
	int coreNum;
	uint16 curr_channel = 0;
	phy_info_nphy_t *pi_nphy = NULL;

	/* check phy_bw */
	uint8 is_phybw40;

	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* bphy classifier on for 2.4G vs off for 5G */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_cck_en, 0);
	} else {
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_cck_en, 1);
	}
	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* REVs 0-7 */
	if (!ISSIM_ENAB(pi->sh->sih)) {
		phy_reg_or(pi, NPHY_IQFlip, NPHY_IQFlip_ADC1 | NPHY_IQFlip_ADC2);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		uint16 rfseq_lpf_ctl_lut_rev7[] = {0x0, 0x10f, 0x10f};

		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha0, 293)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha1, 435)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha2, 261)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta0,  366)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta1,  205)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta2,  32)
		PHY_REG_LIST_EXECUTE(pi);
		/* Rev7 Specific */
		if (NREV_IS(pi->pubpi.phy_rev, 7)) {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, fineRx2clockgatecontrol,
					forcechanestgatedClksOn, 1)

				PHY_REG_MOD_ENTRY(NPHY, FreqGain0, freqGainVal0, 32)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain0, freqGainVal1, 39)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain1, freqGainVal2, 46)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain1, freqGainVal3, 51)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain2, freqGainVal4, 55)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain2, freqGainVal5, 58)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain3, freqGainVal6, 60)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain3, freqGainVal7, 62)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain4, freqGainVal8, 62)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain4, freqGainVal9, 63)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain5, freqGainVal10, 63)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain5, freqGainVal11, 64)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain6, freqGainVal12, 64)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain6, freqGainVal13, 64)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain7, freqGainVal14, 64)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain7, freqGainVal15, 64)
			PHY_REG_LIST_EXECUTE(pi);
		} /* [end] Rev7 Specific */

		/* Rev7-8 Specific */
		if (NREV_LE(pi->pubpi.phy_rev, 8)) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, forceFront0, 0x1b0)
				PHY_REG_WRITE_ENTRY(NPHY, forceFront1, 0x1b0)
			PHY_REG_LIST_EXECUTE(pi);
		} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			/* Make sure there is no problem, esp with RIFS */
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, forceFront0, 0x7ff)
				PHY_REG_WRITE_ENTRY(NPHY, forceFront1, 0x7ff)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* Rev8+ Specific */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			/* LCNXN */
			/* 43228A0, based on values provided by Sathya/Chiranthan */

			if (!is_phybw40)
				phy_reg_mod(pi, NPHY_txTailCountValue,
					NPHY_txTailCountValue_TailCountValue_MASK,
					(160 << NPHY_txTailCountValue_TailCountValue_SHIFT));
			else
				phy_reg_mod(pi, NPHY_txTailCountValue,
					NPHY_txTailCountValue_TailCountValue_MASK,
					(100 << NPHY_txTailCountValue_TailCountValue_SHIFT));
		} else if (NREV_GE(pi->pubpi.phy_rev, 8)) {
			phy_reg_mod(pi, NPHY_txTailCountValue,
			            NPHY_txTailCountValue_TailCountValue_MASK,
			            (114 << NPHY_txTailCountValue_TailCountValue_SHIFT));
		} /* [End] Rev8+ Specific */

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x00, 16, &dac_control);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x10, 16, &dac_control);

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                    1, 0, 32, &leg_data_weights);
		leg_data_weights = leg_data_weights & 0xffffff;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                     1, 0, 32, &leg_data_weights);

		/* Need to power up the DAC buffer in the RX2TX RF Sequence. The default value of
		 * 0x10b at offsets 0x15e, 0x15f, 0x16e, and 0x16f in the RFSeq table is incorrect
		 * for REV7.
		 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
		                     3, 0x15d, 16, rfseq_lpf_ctl_lut_rev7);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
		                     3, 0x16d, 16, rfseq_lpf_ctl_lut_rev7);


		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX, rfseq_tx2rx_events_rev3,
		                       rfseq_tx2rx_dlys_rev3, sizeof(rfseq_tx2rx_events_rev3)/
		                       sizeof(rfseq_tx2rx_events_rev3[0]));

		if (PHY_IPA(pi)) {
			wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX, rfseq_rx2tx_events_rev3_ipa,
			                     rfseq_rx2tx_dlys_rev3_ipa,
			                     sizeof(rfseq_rx2tx_events_rev3_ipa)/
			                     sizeof(rfseq_rx2tx_events_rev3_ipa[0]));
		}

		/* 4324 Specific RFSEQ WARs */
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_rfseq_nphy_rev19(pi);
		} /* END: 4324 Specific RFSEQ WARs */

		/* use s0.12 PAPD epsilon fixed point format */
		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_EpsilonOverrideI_0,
				NPHY_REV7_EpsilonOverrideI_epsilonFixedPoint_MASK,
				0x1 << NPHY_REV7_EpsilonOverrideI_epsilonFixedPoint_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_EpsilonOverrideI_1,
				NPHY_REV7_EpsilonOverrideI_epsilonFixedPoint_MASK,
				0x1 << NPHY_REV7_EpsilonOverrideI_epsilonFixedPoint_SHIFT)
		PHY_REG_LIST_EXECUTE(pi);

		/* init LPF BW */
		for (coreNum = 0; coreNum <= 1; coreNum++) {
			tx_lpf_bw_ofdm_20mhz[coreNum] = wlc_phy_read_lpf_bw_ctl_nphy(
				pi, (0x154 + coreNum * 0x10));
			tx_lpf_bw_ofdm_40mhz[coreNum] = wlc_phy_read_lpf_bw_ctl_nphy(
				pi, (0x159 + coreNum * 0x10));
			tx_lpf_bw_11b[coreNum] = wlc_phy_read_lpf_bw_ctl_nphy(
				pi, (0x152 + coreNum * 0x10));
		}

		rccal_bcap_val = read_radio_reg(pi, RADIO_2057_RCCAL_BCAP_VAL);
		rccal_scap_val = read_radio_reg(pi, RADIO_2057_RCCAL_SCAP_VAL);

		if (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) {
			uint8 num_ant;
			phy_reg_write(pi, NPHY_crsControll, 0x1c);
			phy_reg_mod(pi, NPHY_CoreConfig, NPHY_CoreConfig_CoreMask_MASK,
			            0x2 << NPHY_CoreConfig_CoreMask_SHIFT);
			phy_reg_mod(pi, NPHY_CoreConfig, NPHY_CoreConfig_NumRxCores_MASK,
			            1 << NPHY_CoreConfig_NumRxCores_SHIFT);
			num_ant = CHSPEC_IS2G(pi->radio_chanspec) ? pi->aa2g : pi->aa5g;
			num_ant = (uint8)(bcm_bitcount(&num_ant, sizeof(uint8)));
			phy_reg_mod(pi, NPHY_CoreConfig, NPHY_CoreConfig_NumRxAnt_MASK,
			            num_ant << NPHY_CoreConfig_NumRxAnt_SHIFT);
		}

		/* LPF and RC cal tweaks
		 * Ensure that the RC cal override values do not go above 0x1f or less than 0
		 */
		if (PHY_IPA(pi)) {
			/* internal PA RC tweak */
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* fill up details here  for radio id  20671 */
			} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
				if ((RADIOVER(pi->pubpi.radiover) == 0) &&
				    CHSPEC_IS40(pi->radio_chanspec)) {
					/* 5357A0 40 MHz */

					/* overwrite RC values */
					for (coreNum = 0; coreNum <= 1; coreNum++) {
						rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
						rccal_tx20_11b_scap[coreNum] = rccal_scap_val;
						rccal_tx20_11n_bcap[coreNum] = rccal_bcap_val;
						rccal_tx20_11n_scap[coreNum] = rccal_scap_val;
						rccal_tx40_11n_bcap[coreNum] =
						        (uint16) MIN((int16)rccal_bcap_val +
						                                   1, 0x1f);
						rccal_tx40_11n_scap[coreNum] =
						        (uint16) MIN((int16)rccal_scap_val +
						                                   3, 0x1f);
					}

					rccal_ovrd = TRUE;
				} else if (RADIOVER(pi->pubpi.radiover) > 0) {
					/* 5357B0 */
					tx_lpf_bw_ofdm_20mhz[0] = 3;
					tx_lpf_bw_ofdm_20mhz[1] = 2;
					for (coreNum = 0; coreNum <= 1; coreNum++) {
						tx_lpf_bw_ofdm_40mhz[coreNum] = 4;

						rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
						rccal_tx20_11b_scap[coreNum] = rccal_scap_val;
						if (coreNum == 0) {
							rccal_tx20_11n_bcap[coreNum] =
							        (uint16) MIN((int16)rccal_bcap_val +
							                     20, 0x1f);
							rccal_tx20_11n_scap[coreNum] =
							        (uint16) MIN((int16)rccal_scap_val +
							                     20, 0x1f);
						} else {
							rccal_tx20_11n_bcap[coreNum] =
							        (uint16) MIN((int16)rccal_bcap_val +
							                     16, 0x1f);
							rccal_tx20_11n_scap[coreNum] =
							        (uint16) MIN((int16)rccal_scap_val +
							                     16, 0x1f);
						}
						curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
						if ((pi->sh->sromrev >= 8) &&
						    (BOARDFLAGS2
						    (GENERIC_PHY_INFO(pi)->boardflags2) &
						    BFL2_FCC_BANDEDGE_WAR) &&
						    ((curr_channel == 3) &&
						     CHSPEC_IS40(pi->radio_chanspec))) {
							/* RCCAL tweak for 40 MHz bandedge */
							rccal_tx40_11n_bcap[coreNum] =
							        rccal_bcap_val;
							rccal_tx40_11n_scap[coreNum] =
							        rccal_scap_val;
						} else {
							if (coreNum == 0) {
								rccal_tx40_11n_bcap[coreNum] =
								        (uint16)
								        MIN((int16)rccal_bcap_val +
								            20, 0x1f);
								rccal_tx40_11n_scap[coreNum] =
								        (uint16)
								        MIN((int16)rccal_scap_val +
								            20, 0x1f);
							} else {
								rccal_tx40_11n_bcap[coreNum] =
								        (uint16)
								        MIN((int16)rccal_bcap_val +
								            10, 0x1f);
								rccal_tx40_11n_scap[coreNum] =
								        (uint16)
								        MIN((int16)rccal_scap_val +
								            10, 0x1f);
							}
						}
					}

					rccal_ovrd = TRUE;
				}

			} else if (RADIOREV(pi->pubpi.radiorev) == 7) {
				/* 43236 */

				/* overwrite LPF BWs */
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					tx_lpf_bw_ofdm_20mhz[coreNum] = 4;
					tx_lpf_bw_11b[coreNum] = 1;

					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;

					/* overwrite RC values */
					if (RADIOVER(pi->pubpi.radiover) == 0x0) {
						/* 43236A0 */
						if (CHSPEC_IS2G(pi->radio_chanspec)) {
							rccal_tx20_11n_bcap[coreNum] =
							        rccal_bcap_val;
							rccal_tx20_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 2,
							            0x1f);
							rccal_tx40_11n_bcap[coreNum] = (uint16)
							        MAX((int16)rccal_bcap_val - 2, 0);
							rccal_tx40_11n_scap[coreNum] =
							        rccal_scap_val;
						} else {
							rccal_tx20_11n_bcap[coreNum] = (uint16)
							        MIN((int16)rccal_bcap_val + 8,
							            0x1f);
							rccal_tx20_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 10,
							            0x1f);
							rccal_tx40_11n_bcap[coreNum] = (uint16)
							        MIN((int16)rccal_bcap_val + 3,
							            0x1f);
							rccal_tx40_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 5,
							            0x1f);
						}
					} else {
						/* 43236A0TC3/TC4 and 43236B0 */
						if (CHSPEC_IS2G(pi->radio_chanspec)) {
						  rccal_tx20_11n_bcap[coreNum] = (uint16)
							MIN((int16)rccal_bcap_val + 18,
								0x1f);
							rccal_tx20_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 20,
							            0x1f);
							rccal_tx40_11n_bcap[coreNum] =
							        rccal_bcap_val;
							rccal_tx40_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 2,
							            0x1f);
						} else {
							rccal_tx20_11n_bcap[coreNum] = (uint16)
							        MIN((int16)rccal_bcap_val + 6,
							            0x1f);
							rccal_tx20_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 8,
							            0x1f);
							if (pi->sh->boardtype ==
								BCM943236OLYMPICSULLEY_SSID) {
							  rccal_tx40_11n_bcap[coreNum] = (uint16)
								MIN((int16)rccal_bcap_val + 6,
									0x1f);
							  rccal_tx40_11n_scap[coreNum] = (uint16)
								MIN((int16)rccal_scap_val + 6,
									0x1f);
							} else {
							  rccal_tx40_11n_bcap[coreNum] =
							        rccal_bcap_val;
							  rccal_tx40_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 2,
							            0x1f);
							}
						}
					}
				}

				rccal_ovrd = TRUE;

			} else if (RADIOREV(pi->pubpi.radiorev) == 10) {
				/* 43237 */

				/* overwrite LPF BWs */
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					tx_lpf_bw_ofdm_20mhz[coreNum] = 4;
					tx_lpf_bw_11b[coreNum] = 1;

					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;

					/* overwrite RC values */
					/* 43237A0 */
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						rccal_tx20_11n_bcap[coreNum] = (uint16)
						        MIN((int16)rccal_bcap_val + 18,
						            0x1f);
						rccal_tx20_11n_scap[coreNum] = (uint16)
						        MIN((int16)rccal_scap_val + 20,
						            0x1f);
						rccal_tx40_11n_bcap[coreNum] =
						        rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] = (uint16)
						        MIN((int16)rccal_scap_val + 2,
						            0x1f);
					} else {
						rccal_tx20_11n_bcap[coreNum] = (uint16)
						        MIN((int16)rccal_bcap_val + 6,
						            0x1f);
						rccal_tx20_11n_scap[coreNum] = (uint16)
						        MIN((int16)rccal_scap_val + 8,
						            0x1f);
						rccal_tx40_11n_bcap[coreNum] =
						        rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] = (uint16)
						        MIN((int16)rccal_scap_val + 2,
						            0x1f);
					}
				}

				rccal_ovrd = TRUE;

			} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
				/* 6362B0 */

				/* overwrite LPF BWs */
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					tx_lpf_bw_ofdm_20mhz[coreNum] = 4;

					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;

					/* overwrite RC values */
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						rccal_tx20_11n_bcap[coreNum] = 0xc;
						rccal_tx20_11n_scap[coreNum] = 0xc;
						rccal_tx40_11n_bcap[coreNum] = rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] = rccal_scap_val;
					} else {
						rccal_tx20_11n_bcap[coreNum] = (uint16)
						        MAX((int16)rccal_bcap_val - 2, 0);
						rccal_tx20_11n_scap[coreNum] = (uint16)
						        MAX((int16)rccal_scap_val - 1, 0);
						rccal_tx40_11n_bcap[coreNum] = (uint16)
						        MAX((int16)rccal_bcap_val - 6, 0);
						rccal_tx40_11n_scap[coreNum] = (uint16)
						        MAX((int16)rccal_scap_val - 5, 0);
					}
				}

				rccal_ovrd = TRUE;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 11)) {
				/* LCNXN tx lpf and rc cal tweaks */
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					/* overwrite LPF BWs */
					tx_lpf_bw_ofdm_20mhz[coreNum] = 4;
					tx_lpf_bw_11b[coreNum] = 1;

					/* overwrite RC values */
					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						rccal_tx20_11n_bcap[coreNum] =
							MIN((int16)rccal_bcap_val +
							13, 0x1f);
						rccal_tx20_11n_scap[coreNum] =
							MIN((int16)rccal_scap_val +
							15, 0x1f);
						/* or Bandedge (only ch6 can be tightened) */
						/* or all others need to loosen the filter */
						if (curr_channel == 6) {
						        rccal_tx40_11n_bcap[coreNum] = (uint16)
						        MIN((int16)rccal_bcap_val + 4, 0x1f);
						        rccal_tx40_11n_scap[coreNum] = (uint16)
						        MIN((int16)rccal_scap_val + 4, 0x1f);
						} else {
						        rccal_tx40_11n_bcap[coreNum] = (uint16)
						                MAX((int16)rccal_bcap_val - 7, 0);
						        rccal_tx40_11n_scap[coreNum] = (uint16)
						                MAX((int16)rccal_scap_val - 5, 0);
						}
					} else {
						rccal_tx20_11n_bcap[coreNum] = (coreNum ?
							MIN((int16)rccal_bcap_val + 10, 0x1f) :
							MIN((int16)rccal_bcap_val + 14, 0x1f));
						rccal_tx20_11n_scap[coreNum] = (coreNum ?
							MIN((int16)rccal_scap_val + 11, 0x1f) :
							MIN((int16)rccal_scap_val + 15, 0x1f));

						rccal_tx40_11n_bcap[coreNum] = (coreNum ?
							MIN((int16)rccal_bcap_val + 6, 0x1f) :
							MIN((int16)rccal_bcap_val + 2, 0x1f));
						rccal_tx40_11n_scap[coreNum] = (coreNum ?
							MIN((int16)rccal_scap_val + 8, 0x1f) :
							MIN((int16)rccal_scap_val + 4, 0x1f));
					}

				}
				rccal_ovrd = TRUE;
			} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
				/* BCM63268B0 */
				/* overwrite LPF BWs */
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					tx_lpf_bw_ofdm_20mhz[coreNum] = 4;

					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;

					/* overwrite RC values */
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						rccal_tx20_11n_bcap[coreNum] = 0xc;
						rccal_tx20_11n_scap[coreNum] = 0xc;
						rccal_tx40_11n_bcap[coreNum] = rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] = rccal_scap_val;
					} else {
						rccal_tx20_11n_bcap[coreNum] = (uint16)
						        MAX((int16)rccal_bcap_val - 2, 0);
						rccal_tx20_11n_scap[coreNum] = (uint16)
						        MAX((int16)rccal_scap_val - 1, 0);
						rccal_tx40_11n_bcap[coreNum] = (uint16)
						        MAX((int16)rccal_bcap_val - 6, 0);
						rccal_tx40_11n_scap[coreNum] = (uint16)
						        MAX((int16)rccal_scap_val - 5, 0);
					}
				}

				rccal_ovrd = TRUE;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 13) ||
				(RADIOREV(pi->pubpi.radiorev) == 14)) {
				/* 53572a0, copied from 5357b0 */
				/* 43217 */
				if (RADIOREV(pi->pubpi.radiorev) == 14) {
					tx_lpf_bw_ofdm_20mhz[0] = 3;
					tx_lpf_bw_ofdm_20mhz[1] = 3;
				} else {
					tx_lpf_bw_ofdm_20mhz[0] = 3;
					tx_lpf_bw_ofdm_20mhz[1] = 2;
				}
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					tx_lpf_bw_ofdm_40mhz[coreNum] = 4;
					tx_lpf_bw_11b[coreNum] = 1;

					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;
					if (coreNum == 0) {
						rccal_tx20_11n_bcap[coreNum] =
							(uint16) MIN((int16)rccal_bcap_val +
						                     20, 0x1f);
						rccal_tx20_11n_scap[coreNum] =
							(uint16) MIN((int16)rccal_scap_val +
						                     20, 0x1f);
					} else {
						rccal_tx20_11n_bcap[coreNum] =
							(uint16) MIN((int16)rccal_bcap_val +
						                     16, 0x1f);
						rccal_tx20_11n_scap[coreNum] =
							(uint16) MIN((int16)rccal_scap_val +
						                     16, 0x1f);
					}
					curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
					if ((pi->sh->sromrev >= 8) &&
					    (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
					    BFL2_FCC_BANDEDGE_WAR) &&
					    ((curr_channel == 3) &&
					     CHSPEC_IS40(pi->radio_chanspec))) {
						/* RCCAL tweak for 40 MHz bandedge */
						rccal_tx40_11n_bcap[coreNum] =
							rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] =
							rccal_scap_val;
					} else {
						if (coreNum == 0) {
							rccal_tx40_11n_bcap[coreNum] =
								(uint16)
								MIN((int16)rccal_bcap_val +
								    20, 0x1f);
							rccal_tx40_11n_scap[coreNum] =
								(uint16)
								MIN((int16)rccal_scap_val +
								    20, 0x1f);
						} else {
							rccal_tx40_11n_bcap[coreNum] =
								(uint16)
								MIN((int16)rccal_bcap_val +
								    10, 0x1f);
							rccal_tx40_11n_scap[coreNum] =
								(uint16)
								MIN((int16)rccal_scap_val +
								    10, 0x1f);
						}
					}
				}

				rccal_ovrd = TRUE;
			}
		} else {
			/* external PA RC tweak */
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					tx_lpf_bw_ofdm_20mhz[coreNum] = 1;
					tx_lpf_bw_ofdm_40mhz[coreNum] = 3;
					if (coreNum == 0) {
						rccal_tx20_11b_bcap[coreNum] =
							(read_radio_reg(pi,
							RADIO_20671_RCCAL_LOGIC5_CORE0) >> 8);
						rccal_tx20_11b_scap[coreNum] =
							(read_radio_reg(pi,
							RADIO_20671_RCCAL_LOGIC5_CORE0) & 0x001f);
					} else {
						rccal_tx20_11b_bcap[coreNum] =
							(read_radio_reg(pi,
							RADIO_20671_RCCAL_LOGIC5_CORE1) >> 8);
						rccal_tx20_11b_scap[coreNum] =
							(read_radio_reg(pi,
							RADIO_20671_RCCAL_LOGIC5_CORE1) & 0x001f);
					}
					rccal_tx20_11n_bcap[coreNum] =
						(uint16) MIN((int16)rccal_tx20_11b_bcap[coreNum]
								+ 8, 0x1f);
					rccal_tx20_11n_scap[coreNum] =
						(uint16) MIN((int16)rccal_tx20_11b_scap[coreNum]
								+ 8, 0x1f);
					rccal_tx40_11n_bcap[coreNum] =
						(uint16) MIN((int16)rccal_tx20_11b_bcap[coreNum]
								+ 8, 0x1f);
					rccal_tx40_11n_scap[coreNum] =
						(uint16) MIN((int16)rccal_tx20_11b_scap[coreNum]
								+ 8, 0x1f);
				}
				rccal_ovrd = TRUE;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 5) ||
				(RADIOREV(pi->pubpi.radiorev) >= 7)) {

				/* overwrite LPF BWs */
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					tx_lpf_bw_ofdm_20mhz[coreNum] = 1;
					tx_lpf_bw_ofdm_40mhz[coreNum] = 3;

					/* overwrite RC values */
					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;

					rccal_tx20_11n_bcap[coreNum] =
					        (uint16) MIN((int16)rccal_bcap_val + 8, 0x1f);
					rccal_tx20_11n_scap[coreNum] =
					        (uint16) MIN((int16)rccal_scap_val + 8, 0x1f);
					rccal_tx40_11n_bcap[coreNum] =
					        (uint16) MIN((int16)rccal_bcap_val + 8, 0x1f);
					rccal_tx40_11n_scap[coreNum] =
					        (uint16) MIN((int16)rccal_scap_val + 8, 0x1f);
				}
				rccal_ovrd = TRUE;
			}
		}

		if (rccal_ovrd) {
			/* Write the rccal overrides values for bcap and scap along
			 * with lpf_bw_ctl into the RFSeq table
			 */
			local_rc_cal_en = 1;
			for (coreNum = 0; coreNum <= 1; coreNum++) {
				/* Read the rx2tx_lpf_rc_lut lpf_bw_ctl values from the
				 * RFSeq table and insert the rccal bcap and scap values
				 * at the right locations
				 */
				rx2tx_lpf_rc_lut_tx20_11b = (local_rc_cal_en << 13) |
				        (rccal_tx20_11b_bcap[coreNum] << 8) |
				        (rccal_tx20_11b_scap[coreNum] << 3) |
					tx_lpf_bw_11b[coreNum];
				rx2tx_lpf_rc_lut_tx20_11n = (local_rc_cal_en << 13) |
				        (rccal_tx20_11n_bcap[coreNum] << 8) |
				        (rccal_tx20_11n_scap[coreNum] << 3) |
					tx_lpf_bw_ofdm_20mhz[coreNum];
				rx2tx_lpf_rc_lut_tx40_11n = (local_rc_cal_en << 13) |
				        (rccal_tx40_11n_bcap[coreNum] << 8) |
				        (rccal_tx40_11n_scap[coreNum] << 3) |
					tx_lpf_bw_ofdm_40mhz[coreNum];

				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x152 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx20_11b);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x153 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx20_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x154  + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx20_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x155 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x156 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x157  + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x158 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x159 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);

				/* For 20mhz, we can always hack dupag for 20mhz_11b */
				/* Also needed for 53572 */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV) && (!is_phybw40)) {
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
						0x158 + coreNum * 0x10,
						16, &rx2tx_lpf_rc_lut_tx20_11b);
				}
			}

		}

		/* Execute only if not runnng on Quickturn */
		if (!NORADIO_ENAB(pi->pubpi)) {
			if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				phy_reg_write(pi, NPHY_PingPongComp, 0x3);
			}
		}
		if (RADIOID(pi->pubpi.radioid) == BCM2057_ID) {
			if ((RADIOREV(pi->pubpi.radiorev) == 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
				wlc_phy_rfctrl_override_nphy_rev7(pi,
					NPHY_REV7_RfctrlOverride_tx_pu_MASK,
					1, 0x3, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			}

			if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
				(RADIOREV(pi->pubpi.radiorev) == 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
				if ((pi->sh->sromrev >= 8) &&
					(BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
					BFL2_IPALVLSHIFT_3P3))
					ipalvlshift_3p3_war_en = 1;

				if (ipalvlshift_3p3_war_en) {
					write_radio_reg(pi, RADIO_2057_GPAIO_CONFIG, 0x5);
					write_radio_reg(pi, RADIO_2057_GPAIO_SEL1, 0x30);
					write_radio_reg(pi, RADIO_2057_GPAIO_SEL0, 0x0);
					or_radio_reg(pi, RADIO_2057_RXTXBIAS_CONFIG_CORE0, 0x1);
					or_radio_reg(pi, RADIO_2057_RXTXBIAS_CONFIG_CORE1, 0x1);

					/* increase bias from 0x19 */
					ipa2g_mainbias = 0x1f;
					/* change from 0x62 */
					ipa2g_casconv = 0x6f;
					/* change from 0x11 */
					ipa2g_biasfilt = 0xaa;
				} else {
					/* increase bias from 0x19 */
					ipa2g_mainbias = 0x2b;
					/* change from 0x62 */
					ipa2g_casconv = 0x7f;
					/* change from 0x11 */
					ipa2g_biasfilt = 0xee;
				}

				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					for (coreNum = 0; coreNum <= 1; coreNum++) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_IMAIN, ipa2g_mainbias);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_CASCONV, ipa2g_casconv);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_BIAS_FILTER, ipa2g_biasfilt);
					}
				}
			}
		}
		/* 2G Tx mixer bleed current */
		if (PHY_IPA(pi)) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
					(RADIOREV(pi->pubpi.radiorev) == 4) ||
					(RADIOREV(pi->pubpi.radiorev) == 6)) {
					/* Use pref vals for other radio revs */
					txgm_idac_bleed = 0x7f;
				}
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					if (txgm_idac_bleed != 0)
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 TXGM_IDAC_BLEED, txgm_idac_bleed);
				}
				if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
					/* fill up radio wars for 20671 rev radio */
				} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
					/* 5357a0 */
					for (coreNum = 0; coreNum <= 1; coreNum++) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_CASCONV, 0x13);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, IPA2G_IMAIN,
						                 0x1f);

						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_BIAS_FILTER, 0xee);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, PAD2G_IDACS, 0x8a);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, PAD_BIAS_FILTER_BWS,
						                 0x3e);
					}

				} else if (RADIOREV(pi->pubpi.radiorev) == 7) {
					/* 43236a0, TC3, TC4, B0 */
					if (!CHSPEC_IS40(pi->radio_chanspec)) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 IPA2G_IMAIN, 0x14);
						if (RADIOVER(pi->pubpi.radiover) == 0) {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
							                 IPA2G_IMAIN, 0x12);
						} else {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
							                 IPA2G_IMAIN, 0x14);
						}
					} else {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 IPA2G_IMAIN, 0x12);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 IPA2G_IMAIN, 0x12);
					}
					if (RADIOVER(pi->pubpi.radiover) > 0) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 IPA2G_BIAS_FILTER, 0xff);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 IPA2G_BIAS_FILTER, 0xff);
					}
					if (RADIOVER(pi->pubpi.radiover) == 2) {
					  pi_nphy->nphy_papd_kill_switch_en = TRUE;
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 PAD2G_IDACS, 0x8a);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 PAD2G_IDACS, 0x8a);
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 10) {
					/* 43237A0 */
					if (!CHSPEC_IS40(pi->radio_chanspec)) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 IPA2G_IMAIN, 0x14);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 IPA2G_IMAIN, 0x14);
					} else {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 IPA2G_IMAIN, 0x12);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 IPA2G_IMAIN, 0x12);
					}
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 IPA2G_BIAS_FILTER, 0xff);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 IPA2G_BIAS_FILTER, 0xff);

				} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
					/* 6362B0 */
					for (coreNum = 0; coreNum <= 1; coreNum++) {
						if (!CHSPEC_IS40(pi->radio_chanspec)) {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							                 coreNum, IPA2G_IMAIN,
							                 0x14);
						} else {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							                 coreNum, IPA2G_IMAIN,
							                 0x1c);
						}
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					/* 43228 */
					/* Enable Lna Kill Switch (during calibration only) */
					pi_nphy->nphy_papd_kill_switch_en = TRUE;
				} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					/* 43239 */
					/* Enable Lna Kill Switch (during calibration only) */
					pi_nphy->nphy_papd_kill_switch_en = TRUE;

					if (pi->sh->boardtype == BCM943239MOD_SSID) {
						/* 43239 Module only settings */
						for (coreNum = 0; coreNum <= 1; coreNum++) {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							coreNum, PAD_BIAS_FILTER_BWS, 0x3d);
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							coreNum, IPA2G_BIAS_FILTER, 0x1f);
						}
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268B0 */
					if (!CHSPEC_IS40(pi->radio_chanspec)) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 PAD2G_TUNE_PUS, 0x43);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 PAD2G_TUNE_PUS, 0x23);
					} else {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 PAD2G_TUNE_PUS, 0x03);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 PAD2G_TUNE_PUS, 0x03);
					}
					for (coreNum = 0; coreNum <= 1; coreNum++) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, IPA2G_BIAS_FILTER,
						                 0xff);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, BACKUP1,
						                 0x10);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, TXMIX2G_TUNE_BOOST_PU,
						                 0x41);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_IMAIN, 0x1e);
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
					/* 53572A0 */
					for (coreNum = 0; coreNum <= 1; coreNum++) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_CASCONV, 0x13);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, IPA2G_IMAIN,
						                 0x26);

						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_BIAS_FILTER, 0xee);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, PAD2G_IDACS, 0x8a);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, PAD_BIAS_FILTER_BWS,
						                 0x3e);
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
					/* 43217 */
					pi_nphy->nphy_papd_kill_switch_en = TRUE;
					for (coreNum = 0; coreNum <= 1; coreNum++) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
							IPA2G_CASCONV, 0x13);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
							TXMIX2G_TUNE_BOOST_PU, 0x21);
						if (RADIOVER(pi->pubpi.radiover) == 0) {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
								coreNum, IPA2G_BIAS_FILTER, 0xFF);
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
								coreNum, PAD2G_IDACS, 0x88);
	if (CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec)) <= 2452) {
		WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, PAD2G_TUNE_PUS, 0x23);
	} else {
		WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, PAD2G_TUNE_PUS, 0x13);
	}
						} else {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
								coreNum, IPA2G_BIAS_FILTER, 0xff);
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
								coreNum, PAD2G_IDACS, 0x8a);
							if (CHSPEC_IS40(pi->radio_chanspec) == 1) {
								WRITE_RADIO_REG4(pi, RADIO_2057,
									CORE, coreNum,
									PAD2G_TUNE_PUS, 0x23);
							} else {
	if (CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec)) <= 2452) {
		WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, PAD2G_TUNE_PUS, 0x63);
	} else {
		WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, PAD2G_TUNE_PUS, 0x53);
	}
							}
						}
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_IMAIN, 0x16);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 PAD_BIAS_FILTER_BWS, 0x3e);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 BACKUP1, 0x10);
					}
				} else {
					PHY_ERROR(("Unsupported 2057 radio rev %d\n",
					           RADIOREV(pi->pubpi.radiorev)));
					ASSERT(0);
				}

			}
		} else {
			/* Note: For 5357A0 (radio rev 5), the radio xls contains the preferred
			 * registers and tuning tables corresponding to the external PA boards.
			 * ePA-specific settings for other radio revs are not prefvals in .xls
			 */
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* FIXME4324 */
				/* fill up 20671 radio specific tunings */
			} else if ((RADIOREV(pi->pubpi.radiorev) <= 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
					                 TXGM_IDAC_BLEED, 0x70);
				}
			} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
				(RADIOREV(pi->pubpi.radiorev) == 8) ||
				(RADIOREV(pi->pubpi.radiorev) == 10) ||
                (RADIOREV(pi->pubpi.radiorev) == 12)) { /* BCM63268 */
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
					                 IPA2G_CASCONV, 0xf);
				}
			}
		}

		/* AFE mode and settings */
		if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
			/* Decide whether to reuse 43239 settings por new settings */
		} else if (RADIOREV(pi->pubpi.radiorev) == 4) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x05, 16,
			                     &afectrl_adc_ctrl1_rev7);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x15, 16,
			                     &afectrl_adc_ctrl1_rev7);

			for (coreNum = 0; coreNum <= 1; coreNum++) {
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, AFE_VCM_CAL_MASTER,
				                 0x0);
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, AFE_SET_VCM_I,
				                 0x3f);
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, AFE_SET_VCM_Q,
				                 0x3f);
			}

		} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
			(RADIOREV(pi->pubpi.radiorev) == 10) ||
			(RADIOREV(pi->pubpi.radiorev) == 11)) {


			/* power ADC down before mode change */
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_adc_pd_MASK,
					NPHY_REV3_AfectrlCore_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_adc_pd_MASK,
					NPHY_REV3_AfectrlCore_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK)
			PHY_REG_LIST_EXECUTE(pi);

			if (CHSPEC_IS20(pi->radio_chanspec)) {
				PHY_REG_LIST_START
					/* switch ADC to low power mode: set override value */
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
						NPHY_REV3_AfectrlCore_adc_lp_MASK,
						NPHY_REV3_AfectrlCore_adc_lp_MASK)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
						NPHY_REV3_AfectrlCore_adc_lp_MASK,
						NPHY_REV3_AfectrlCore_adc_lp_MASK)
					/* activate LP mode override */
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK)
				PHY_REG_LIST_EXECUTE(pi);

				/* use correct control bias current of i/q adc reference buffer */
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x04, 16,
				                         &afectrl_adc_ctrl0_bw20_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x14, 16,
				                         &afectrl_adc_ctrl0_bw20_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x05, 16,
				                         &afectrl_adc_ctrl1_bw20_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x15, 16,
				                         &afectrl_adc_ctrl1_bw20_rev7);
			} else {
				PHY_REG_LIST_START
					/* switch ADC to nominal power mode: set override value */
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
						NPHY_REV3_AfectrlCore_adc_lp_MASK, 0)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
						NPHY_REV3_AfectrlCore_adc_lp_MASK, 0)
					/* activate LP mode override */
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK)
				PHY_REG_LIST_EXECUTE(pi);

				/* use correct control bias current of i/q adc reference buffer */
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x04, 16,
				                         &afectrl_adc_ctrl0_bw40_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x14, 16,
				                         &afectrl_adc_ctrl0_bw40_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x05, 16,
				                         &afectrl_adc_ctrl1_bw40_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x15, 16,
				                         &afectrl_adc_ctrl1_bw40_rev7);
			}


			/* power ADC up and clear PD override */
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0)
			PHY_REG_LIST_EXECUTE(pi);

		} else {

			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_adc_pd_MASK,
					NPHY_REV3_AfectrlCore_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_adc_pd_MASK,
					NPHY_REV3_AfectrlCore_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_adc_lp_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_adc_lp_MASK,
					NPHY_REV3_AfectrlOverride_adc_lp_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_adc_lp_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_adc_lp_MASK,
					NPHY_REV3_AfectrlOverride_adc_lp_MASK)
			PHY_REG_LIST_EXECUTE(pi);

			/* use correct control bias current of i/q adc reference buffer */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x05, 16,
			                         &afectrl_adc_ctrl2_rev7);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x15, 16,
			                         &afectrl_adc_ctrl2_rev7);

			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* In event of high power spurs/interference that causes crs-glitches,
		 * stay in WAIT_ENERGY_DROP for 1 clk20 instead of default 1 ms
		 * this way, we get back to CARRIER_SEARCH quickly
		 * and will less likely to miss actual packets
		 * ps. this is actually one settings for ACI
		 */
		phy_reg_write(pi, NPHY_energydroptimeoutLen, 0x2);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 256, 32,
		                         &min_nvar_offset_6mbps);

		/* pktgn_hpc mid,lo */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x138, 16,
		                         &rfseq_pktgn_lpf_hpc_rev7);
		/* pktgn_hpc hi */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x141, 16,
		                         &rfseq_pktgn_lpf_h_hpc_rev7);
		/*  htpktgn_hpc hi,mid,lo */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 3, 0x133, 16,
		                         &rfseq_htpktgn_lpf_hpc_rev7);
		/* cckpktgn_hpc mid,lo */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x146, 16,
		                         &rfseq_cckpktgn_lpf_hpc_rev7);
		/* tx2rx_hpc hi */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x123, 16,
		                         &rfseq_tx2rx_lpf_h_hpc_rev7);
		/* rx2tx_hpc hi */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x12A, 16,
		                         &rfseq_rx2tx_lpf_h_hpc_rev7);


		/* WARNING: we need to also write back the base_nvar, otherwise write
		 * command will pick up stale lower 32-bit value if its available.
		 */
		if (CHSPEC_IS40(pi->radio_chanspec) == 0) {
			wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_NOISEVAR, 1, 2,   32,
			                        &base_nvar_buf[0]);
			base_nvar_buf[1] = (uint32) min_nvar_val;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2, 2,   32,
				&base_nvar_buf);

			wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_NOISEVAR, 1, 126, 32,
			                        &base_nvar_buf[0]);
			base_nvar_buf[1] = (uint32) min_nvar_val;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2, 126, 32,
				&base_nvar_buf);
		} else {
			wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_NOISEVAR, 1, 2, 32,
			                        &base_nvar_buf[0]);
			base_nvar_buf[1] = noise_var_tbl_rev7[3];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2, 2, 32,
				&base_nvar_buf);

			wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_NOISEVAR, 1, 126, 32,
			                        &base_nvar_buf[0]);
			base_nvar_buf[1] = noise_var_tbl_rev7[127];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2, 126, 32,
				&base_nvar_buf);
		}

		if (CHIPID_43236X_FAMILY(pi))
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 4, 264, 32,
			                         &min_nvar_offset_mcs0to3);

		if ((CHIPID_43236X_FAMILY(pi) || (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID)) &&
		    (CHSPEC_IS2G(pi->radio_chanspec))) {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsControlu, mfLessAve, 0)
				PHY_REG_MOD_ENTRY(NPHY, crsControll, mfLessAve, 0)
				PHY_REG_MOD_ENTRY(NPHY, crsThreshold2u, peakThresh, 85)
				PHY_REG_MOD_ENTRY(NPHY, crsThreshold2l, peakThresh, 85)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* gain control workarounds */
		wlc_phy_workarounds_nphy_gainctrl(pi);

		/* init HW Rx antsel */
		wlc_phy_init_hw_antsel(pi);

		/* Band-specific RF PLL BW settings set in wlc_phy_chanspec_radio2057_setup
		 * since tuning table gets loaded everytime a scan happens.
		 */

		/* SET Vmid and Av for {RSSI, TSSI} based on ID pdetrangeXg FROM SROM
		 * The following settings should only be for REV7 given the TSSI issues
		 */
		pdetrange =
		        (CHSPEC_IS5G(pi->radio_chanspec)) ? pi->srom_fem5g.pdetrange :
		        pi->srom_fem2g.pdetrange;

		chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);

		if (pdetrange == 0) {
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				aux_adc_vmid_rev7_core0[3] = 0x70;
				aux_adc_vmid_rev7_core1[3] = 0x70;
				aux_adc_gain_rev7_core0[3] = 2;
				aux_adc_gain_rev7_core1[3] = 2;
			} else {
				aux_adc_vmid_rev7_core0[3] = 0x80;
				aux_adc_vmid_rev7_core1[3] = 0x80;
				aux_adc_gain_rev7_core0[3] = 3;
				aux_adc_gain_rev7_core1[3] = 3;
			}
		} else if (pdetrange == 1) {
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				aux_adc_vmid_rev7_core0[3] = 0x7c;
				aux_adc_vmid_rev7_core1[3] = 0x7c;
				aux_adc_gain_rev7_core0[3] = 2;
				aux_adc_gain_rev7_core1[3] = 2;
			} else {
				aux_adc_vmid_rev7_core0[3] = 0x8c;
				aux_adc_vmid_rev7_core1[3] = 0x8c;
				aux_adc_gain_rev7_core0[3] = 1;
				aux_adc_gain_rev7_core1[3] = 1;
			}
		} else if (pdetrange == 2) {
			if (RADIOID(pi->pubpi.radioid) == BCM2057_ID) {
				if (RADIOREV(pi->pubpi.radiorev) == 14) {
					/* 43217 */
					aux_adc_vmid_rev7_core0[3] = 0x80;
					aux_adc_vmid_rev7_core1[3] = 0x90;
					aux_adc_gain_rev7_core0[3] = 3;
					aux_adc_gain_rev7_core1[3] = 3;
				} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
					/* 53572 */
					aux_adc_vmid_rev7_core0[3] = 0x50;
					aux_adc_vmid_rev7_core1[3] = 0x54;
					aux_adc_gain_rev7_core0[3] = 5;
					aux_adc_gain_rev7_core1[3] = 5;
				} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
					/* 5357 */
					aux_adc_vmid_rev7_core0[3] = 0x88;
					aux_adc_vmid_rev7_core1[3] = 0x88;
					if (pi->sh->chippkg == BCM5358U_PKG_ID) {
						aux_adc_vmid_rev7_core0[3] = 0xbc;
						aux_adc_vmid_rev7_core1[3] = 0xbc;
					}
					aux_adc_gain_rev7_core0[3] = 0;
					aux_adc_gain_rev7_core1[3] = 0;
				} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
				           (RADIOREV(pi->pubpi.radiorev) == 10)) {
					/* 43236 */
				  if (chan_freq_range == WL_CHAN_FREQ_RANGE_2G) {
					if (RADIOVER(pi->pubpi.radiover) == 2) {
					  aux_adc_vmid_rev7_core0[3] = 0x90;
					  aux_adc_vmid_rev7_core1[3] = 0x95;
					  aux_adc_gain_rev7_core0[3] = 0;
					  aux_adc_gain_rev7_core1[3] = 0;
					}	else {
					  aux_adc_vmid_rev7_core0[3] = 0x7e;
					  aux_adc_vmid_rev7_core1[3] = 0x89;
					  aux_adc_gain_rev7_core0[3] = 1;
					  aux_adc_gain_rev7_core1[3] = 1;
					}
				  } else {
					if ((pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID) &&
						(chan_freq_range == WL_CHAN_FREQ_RANGE_5GM)) {
					  /* Do nothing.
						 This is set at subband_cust_43236B1_nphy
					  */
					} else {
					  if (RADIOVER(pi->pubpi.radiover) == 2) {
						aux_adc_vmid_rev7_core0[3] = 0x66;
						aux_adc_vmid_rev7_core1[3] = 0x66;
						aux_adc_gain_rev7_core0[3] = 4;
						aux_adc_gain_rev7_core1[3] = 4;
					  } else {
						aux_adc_vmid_rev7_core0[3] = 0x6c;
						aux_adc_vmid_rev7_core1[3] = 0x74;
						aux_adc_gain_rev7_core0[3] = 3;
						aux_adc_gain_rev7_core1[3] = 3;
					  }
					}
				  }
				} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
					/* 6362 */
					if (chan_freq_range == WL_CHAN_FREQ_RANGE_2G) {
						aux_adc_vmid_rev7_core0[3] = 0x8b;
						aux_adc_vmid_rev7_core1[3] = 0x96;
						aux_adc_gain_rev7_core0[3] = 0;
						aux_adc_gain_rev7_core1[3] = 0;
					} else {
						aux_adc_vmid_rev7_core0[3] = 0x64;
						aux_adc_vmid_rev7_core1[3] = 0x64;
						aux_adc_gain_rev7_core0[3] = 5;
						aux_adc_gain_rev7_core1[3] = 5;
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					/* LCNXN */
					if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
						if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
						BFL_FEM_BT) {
							aux_adc_vmid_rev9_core0[3] = 0x68;
							aux_adc_vmid_rev9_core1[3] = 0x6c;
						} else {
							aux_adc_vmid_rev9_core0[3] = 0x64;
							aux_adc_vmid_rev9_core1[3] = 0x74;
						}
						aux_adc_gain_rev9[3] = 0x4;
					}
					bcopy(aux_adc_vmid_rev9_core0, aux_adc_vmid_rev7_core0,
						sizeof(aux_adc_vmid_rev9_core0));
					bcopy(aux_adc_vmid_rev9_core1, aux_adc_vmid_rev7_core1,
						sizeof(aux_adc_vmid_rev9_core1));
					bcopy(aux_adc_gain_rev9, aux_adc_gain_rev7_core0,
						sizeof(aux_adc_gain_rev9));
					bcopy(aux_adc_gain_rev9, aux_adc_gain_rev7_core1,
						sizeof(aux_adc_gain_rev9));
				} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
						aux_adc_vmid_rev11_core0[3] = 0x64;
						aux_adc_vmid_rev11_core1[3] = 0x74;
						aux_adc_gain_rev11[3] = 0x4;
					}
					bcopy(aux_adc_vmid_rev11_core0, aux_adc_vmid_rev7_core0,
						sizeof(aux_adc_vmid_rev11_core0));
					bcopy(aux_adc_vmid_rev11_core1, aux_adc_vmid_rev7_core1,
						sizeof(aux_adc_vmid_rev11_core1));
					bcopy(aux_adc_gain_rev11, aux_adc_gain_rev7_core0,
						sizeof(aux_adc_gain_rev11));
					bcopy(aux_adc_gain_rev11, aux_adc_gain_rev7_core1,
						sizeof(aux_adc_gain_rev11));
				} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268 */
					if (chan_freq_range == WL_CHAN_FREQ_RANGE_2G) {
						aux_adc_vmid_rev7_core0[3] = 0x8b;
						aux_adc_vmid_rev7_core1[3] = 0x96;
						aux_adc_gain_rev7_core0[3] = 0;
						aux_adc_gain_rev7_core1[3] = 0;
					} else {
						aux_adc_vmid_rev7_core0[3] = 0x64;
						aux_adc_vmid_rev7_core1[3] = 0x68;
						aux_adc_gain_rev7_core0[3] = 5;
						aux_adc_gain_rev7_core1[3] = 6;
					}
				} else {
					PHY_ERROR(("ERROR, UNKNOWN TSSI Vmid/Av FOR 2057 "
					           "radio rev %d\n", (int)pi->pubpi.radiorev));
				}
			}

		} else if (pdetrange == 3) {
			if (chan_freq_range == WL_CHAN_FREQ_RANGE_2G) {
				/* External PA is SiGe 2598L */
				aux_adc_vmid_rev7_core0[3] = 0x89;
				aux_adc_vmid_rev7_core1[3] = 0x89;
				aux_adc_gain_rev7_core0[3] = 0;
				aux_adc_gain_rev7_core1[3] = 0;
			} else {
				/* External PA is LX5530LQ */
				aux_adc_vmid_rev7_core0[3] = 0x92;
				aux_adc_vmid_rev7_core1[3] = 0x92;
				aux_adc_gain_rev7_core0[3] = 0;
				aux_adc_gain_rev7_core1[3] = 0;
			}

		} else if (pdetrange == 4) {
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				/* External PA is SKY 65137 */
				aux_adc_vmid_rev7_core0[3] = 0x3e;
				aux_adc_vmid_rev7_core1[3] = 0x3e;
				aux_adc_gain_rev7_core0[3] = 0;
				aux_adc_gain_rev7_core1[3] = 0;
			} else {
				/* External PA is SiGe 2576L */
				PHY_ERROR(("ERROR, UNKNOWN TSSI Vmid/Av FOR 2057 "
				           "External  is SiGe 2576L fem2g.pdetrange %d\n",
				           pdetrange));
				ASSERT(0);
			}

		} else if (pdetrange == 5) {
			/* Eiffel Dual Band FEM with external PA - SE5503A */
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				aux_adc_vmid_rev7_core0[3] = 0x80;
				aux_adc_vmid_rev7_core1[3] = 0x80;
				aux_adc_gain_rev7_core0[3] = 3;
				aux_adc_gain_rev7_core1[3] = 3;
			} else {
				aux_adc_vmid_rev7_core0[3] = 0x70;
				aux_adc_vmid_rev7_core1[3] = 0x70;
				aux_adc_gain_rev7_core0[3] = 2;
				aux_adc_gain_rev7_core1[3] = 2;
			}
		} else if (pdetrange == 6) {
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				/* External PA is LX5530LQ */
				aux_adc_vmid_rev7_core0[3] = 0x24;
				aux_adc_vmid_rev7_core1[3] = 0x13;
				aux_adc_gain_rev7_core0[3] = 0x0;
				aux_adc_gain_rev7_core1[3] = 0x1;
			} else {
				/* External PA is RTC6691H */
				aux_adc_vmid_rev7_core0[3] = 0x25;
				aux_adc_vmid_rev7_core1[3] = 0x25;
				aux_adc_gain_rev7_core0[3] = 0x1;
				aux_adc_gain_rev7_core1[3] = 0x1;
			}

		} else {
			PHY_ERROR(("invalid fem%s.pdetrange %d\n",
			         ((CHSPEC_IS5G(pi->radio_chanspec)) ? "5g" : "2g"),
			         pdetrange));
			ASSERT(0);
		}


		PHY_TXPWR(("TSSI AUX ADC Vmid 0x%x 0x%x\n",
		           aux_adc_vmid_rev7_core0[3], aux_adc_vmid_rev7_core1[3]));
		PHY_TXPWR(("TSSI AUX ADC Gain 0x%x 0x%x\n",
		           aux_adc_gain_rev7_core0[3], aux_adc_gain_rev7_core1[3]));

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
		                     &aux_adc_vmid_rev7_core0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
		                     &aux_adc_vmid_rev7_core1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
		                     &aux_adc_gain_rev7_core0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
		                     &aux_adc_gain_rev7_core1);

		/* In Power-Save mode (Driver Only), Ucode modify
		 * a) Bit10 of the RfctrlCmd Reg to 0 -> shut down Radio
		 * b) AfectrlOverride Regs to 0x7ff -> shut down AFE
		 * Ensure that values in AfectrlCore regs shut down the AFE except BandGap.
		 *
		 * If BandGap is shuted down,
		 * there is a AFE power-up sequence needed for Stable Operation
		 * For ease of coding, ignore shutting down BandGap.
		 * - Bandgap consumes only 0.7mW of power.
		 *
		 * To Power Up AFE/Radio by Ucode in Driver,
		 * a) Bit10 of the RfctrlCmd Reg to 1
		 * b) AfectrlOverride Regs to 0x1
		 * (note in Tcl, no TxPwrCtl, Dac gain is overrided.
		 * Afectrloverride = 0x101)
		 */
		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_adc_pd_MASK,
				NPHY_REV3_AfectrlCore_adc_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_adc_pd_MASK,
				NPHY_REV3_AfectrlCore_adc_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_dac_pd_MASK,
				NPHY_REV3_AfectrlCore_dac_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_dac_pd_MASK,
				NPHY_REV3_AfectrlCore_dac_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_bg_pd_MASK, 0)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_bg_pd_MASK, 0)
		PHY_REG_LIST_EXECUTE(pi);

		/* Check if we should Tx CCK pkts on Ant 0 only */
		if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_SINGLEANT_CCK) {
			wlapi_bmac_mhf(pi->sh->physhim,  MHF4, MHF4_BPHY_TXCORE0,
			               MHF4_BPHY_TXCORE0, WLC_BAND_ALL);
		}

		/* LCNXN */
		/* Non-gainctrl but PHY workarounds for rev16 */
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			wlc_phy_workarounds_nphy_rev16(pi);
		}
		/* 53572a0 */
		/* PHY workarounds for rev17 */
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
			wlc_phy_workarounds_nphy_rev17(pi);
		}

		/* 43239a0 */
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			wlc_phy_workarounds_nphy_rev18(pi);
		}
		/* Olympic Sulley boards using 43236B1 */
		if (pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID) {
			if (CHSPEC_IS2G(pi->radio_chanspec) ||
			    (CHSPEC_IS5G(pi->radio_chanspec) &&
			     (pi->srom_fem5g.antswctrllut == 4))) {
				/* When in RX mode,
				 * in 2.4G, look up entries 13, 14 and 45, 46 for T and R.
				 * in 5G and if antswctl5g=4, look up entries +13, +14 for T and R
				 */
				PHY_REG_LIST_START
					PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
						NPHY_AntSelConfig2057_RxAntSel_SrcSelect_MASK)
					PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
						NPHY_AntSelConfig2057_MAC_RxAntConfig_MASK)
					PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
						NPHY_AntSelConfig2057_Trigger_MASK)
				PHY_REG_LIST_EXECUTE(pi);
			}

			if (pi->sh->boardrev <= 0x1110) {
				PHY_REG_LIST_START
					PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlLUTLna1, 0xFF, 0x0)
					PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlLUTLna2, 0xFF, 0x0)
				PHY_REG_LIST_EXECUTE(pi);
			}
		}

		/* use more relaxed LTRN min-condition (fine-str based radar/garbage rejection)
		 *   - revisit later when radar detection needed in 5G
		 *   - see http://hwnbu-twiki.broadcom.com/bin/view/Mwgroup/BCM43236B0LabNotebook85
		 */
		if (CHIPID_43236X_FAMILY(pi)) {
			PHY_REG_LIST_START
				/* use tighter (smaller) threshold later, i.e.,
				 * not until higher rx pow
				 */
				PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 0x42)
				/* increase hi-power threshold: make easier for
				 * metric min to be below
				 */
				PHY_REG_WRITE_ENTRY(NPHY, FSTRMetricTh, 0x0a20)
			PHY_REG_LIST_EXECUTE(pi);

#if defined(WLMEDIA_N2) || defined(WLMEDIA_N2DEV)
			if (NREV_IS(pi->pubpi.phy_rev, 10)) {
				phy_reg_and(pi, NPHY_RxControl,
				            ~(uint16)(NPHY_RxControl_RIFSEnable_MASK));
			} /* phyrev = 10 */
#endif /* WLMEDIA_N2 || WLMEDIA_N2DEV */
		}

		if (pi->sh->sromrev >= 9) {
			/* set PHY register to enable the PHY part.
			 * ucode is enabled via host flag that is set in wlc_mhfdef() in wlc_bmac.c
			 */
			phy_reg_mod(pi, NPHY_TxPwrCtrlCmd,
			            NPHY_REV8_TxPwrCtrlCmd_use_perPktPowerOffset_MASK,
			            (1 << NPHY_REV8_TxPwrCtrlCmd_use_perPktPowerOffset_SHIFT));
		}

		wlapi_bmac_mhf(pi->sh->physhim,  MHF5, 0x1000, 0x1000, WLC_BAND_2G);

		if ((CHSPEC_IS2G(pi->radio_chanspec) && ext_pa_ana_2g) ||
			(CHSPEC_IS5G(pi->radio_chanspec) && ext_pa_ana_5g)) {
			wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX, rfseq_tx2rx_events_rev3,
				rfseq_tx2rx_dlys_ext_pa, sizeof(rfseq_tx2rx_events_rev3)/
				sizeof(rfseq_tx2rx_events_rev3[0]));
		}

	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* REVS 3 - 6 */

		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, forceFront0, 0x1f8)
			PHY_REG_WRITE_ENTRY(NPHY, forceFront1, 0x1f8)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                    1, 0, 32, &leg_data_weights);
		leg_data_weights = leg_data_weights & 0xffffff;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                     1, 0, 32, &leg_data_weights);

		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha0, 293)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha1, 435)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha2, 261)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta0,  366)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta1,  205)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta2,  32)

			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2056, 0xC)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2056, 0xC)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX, rfseq_tx2rx_events_rev3,
		                       rfseq_tx2rx_dlys_rev3, sizeof(rfseq_tx2rx_events_rev3)/
		                       sizeof(rfseq_tx2rx_events_rev3[0]));

		/* If IPA is enabled then external PA does not exist. Therefore, don't wait for
		 * external PA pu after the internal PA is enabled, during Rf sequencing. This
		 * prevents garbage being spewed in the air, which may lead to Tx errors
		 */
		if (PHY_IPA(pi)) {
			wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX, rfseq_rx2tx_events_rev3_ipa,
			                     rfseq_rx2tx_dlys_rev3_ipa,
			                     sizeof(rfseq_rx2tx_events_rev3_ipa)/
			                     sizeof(rfseq_rx2tx_events_rev3_ipa[0]));
		}

		if ((pi->sh->hw_phyrxchain != 0x3) &&
			(pi->sh->hw_phyrxchain != pi->sh->hw_phytxchain)) {

			/* If IPA is enabled, don't include EXT_PA pu in the modified
			 * RX2TX table
			 */
			if (PHY_IPA(pi)) {
				rfseq_rx2tx_dlys_rev3[5] = 59;
				rfseq_rx2tx_dlys_rev3[6] = 1;
				rfseq_rx2tx_events_rev3[7] = NPHY_REV3_RFSEQ_CMD_END;
			}

			wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX, rfseq_rx2tx_events_rev3,
			                     rfseq_rx2tx_dlys_rev3, sizeof(rfseq_rx2tx_events_rev3)/
			                     sizeof(rfseq_rx2tx_events_rev3[0]));
		}

		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			phy_reg_write(pi, NPHY_energydroptimeoutLen, 0x2);
		} else {
			phy_reg_write(pi, NPHY_energydroptimeoutLen, 0x9c40);
		}

		phy_reg_mod(pi, NPHY_sgiLtrnOffset, NPHY_sgiLtrnOffset_sgiLtrnOffset40_MASK,
		            (7 <<  NPHY_sgiLtrnOffset_sgiLtrnOffset40_SHIFT));

		if (CHSPEC_IS40(pi->radio_chanspec) == 0) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 3,   32,
				&min_nvar_val);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 127, 32,
				&min_nvar_val);
		} else {
			min_nvar_val = noise_var_tbl_rev3[3];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 3, 32,
				&min_nvar_val);

			min_nvar_val = noise_var_tbl_rev3[127];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 127, 32,
				&min_nvar_val);
		}

		/* gain control workarounds */
		wlc_phy_workarounds_nphy_gainctrl(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x00, 16, &dac_control);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x10, 16, &dac_control);

		/* AUX ADC gain/Vmid Settings (need better characterization)
		 * These settings assume input Vcm = 650mV
		 */
		pdetrange =
			(CHSPEC_IS5G(pi->radio_chanspec)) ? pi->srom_fem5g.pdetrange :
			pi->srom_fem2g.pdetrange;

		if (pdetrange == 0) {
			if (NREV_GE(pi->pubpi.phy_rev, 4)) {
				aux_adc_vmid = aux_adc_vmid_rev4;
				aux_adc_gain = aux_adc_gain_rev4;
			} else {
				aux_adc_vmid = aux_adc_vmid_rev3;
				aux_adc_gain = aux_adc_gain_rev3;
			}
			chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				switch (chan_freq_range) {
					case WL_CHAN_FREQ_RANGE_5GL:
						aux_adc_vmid[3] = 0x89;
						aux_adc_gain[3] = 0;
						break;
					case WL_CHAN_FREQ_RANGE_5GM:
						aux_adc_vmid[3] = 0x89;
						aux_adc_gain[3] = 0;
						break;
					case WL_CHAN_FREQ_RANGE_5GH:
						aux_adc_vmid[3] = 0x89;
						aux_adc_gain[3] = 0;
						break;
#ifdef	WL_PPR_SUBBAND
					case WL_CHAN_FREQ_RANGE_5GLL_5BAND:
					case WL_CHAN_FREQ_RANGE_5GLH_5BAND:
						aux_adc_vmid[3] = 0x89;
						aux_adc_gain[3] = 0;
						break;
					case WL_CHAN_FREQ_RANGE_5GML_5BAND:
					case WL_CHAN_FREQ_RANGE_5GMH_5BAND:
						aux_adc_vmid[3] = 0x89;
						aux_adc_gain[3] = 0;
						break;
					case WL_CHAN_FREQ_RANGE_5GH_5BAND:
						aux_adc_vmid[3] = 0x89;
						aux_adc_gain[3] = 0;
						break;
#endif /* WL_PPR_SUBBAND */
					default:
						PHY_ERROR(("wl%d: %s: channel not found\n",
						    pi->sh->unit, __FUNCTION__));
						break;
				}
			}
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
				aux_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
				aux_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
				aux_adc_gain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
				aux_adc_gain);
		} else if (pdetrange == 1) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
				sk_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
				sk_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
				sk_adc_gain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
				sk_adc_gain);
		} else if (pdetrange == 2) {
			/* NPHY_IPA, internal TSSI configure for 4322A1 (REV4) */
			uint16 bcm_adc_vmid[] = {0xa2, 0xb4, 0xb4, 0x74};
			uint16 bcm_adc_gain[] = {0x02, 0x02, 0x02, 0x04};

			if (NREV_GE(pi->pubpi.phy_rev, 6)) {
				chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
				if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
					bcm_adc_vmid[3] = 0x8e;
					bcm_adc_gain[3] = 0x03;
				} else {
					bcm_adc_vmid[3] = 0x94;
					bcm_adc_gain[3] = 0x03;
				}
			} else if (NREV_IS(pi->pubpi.phy_rev, 5)) { /* 4716A0/A1 */
					bcm_adc_vmid[3] = 0x84;
					bcm_adc_gain[3] = 0x02;
			}

			PHY_TXPWR(("TSSI AUX ADC Vmid 0x%x\n", bcm_adc_vmid[3]));
			PHY_TXPWR(("TSSI AUX ADC Gain 0x%x\n", bcm_adc_gain[3]));

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
				bcm_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
				bcm_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
				bcm_adc_gain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
				bcm_adc_gain);
		} else if (pdetrange == 3) {
			chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
			if ((NREV_GE(pi->pubpi.phy_rev, 4)) &&
			    (chan_freq_range == WL_CHAN_FREQ_RANGE_2G)) {
				/*
				 * This case is created to support the case of Foxconn WNR3500V2
				 * option 3 with external SiGe SE2528L high power PA.
				 * The values of auxadc_vmid[] and auxadc_gain[] are based on the
				 * results of board-level tests.
				 */
				uint16 auxadc_vmid[] = {0xa2, 0xb4, 0xb4, 0x270};
				uint16 auxadc_gain[] = {0x02, 0x02, 0x02, 0x00};

				/* For core 0, and core 1 */
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
				                     auxadc_vmid);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
				                     auxadc_vmid);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
				                     auxadc_gain);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
				                     auxadc_gain);
			}
		} else if ((pdetrange == 4) || (pdetrange == 5)) {
			uint16 bcm_adc_vmid[] = {0xa2, 0xb4, 0xb4, 0x0};
			uint16 bcm_adc_gain[] = {0x02, 0x02, 0x02, 0x0};
			uint16 Vmid[2], Av[2];

			chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				Vmid[0] = (pdetrange == 4) ? 0x8e : 0x89;
				Vmid[1] = (pdetrange == 4) ? 0x96 : 0x89;
				Av[0]   = (pdetrange == 4) ? 2    : 0;
				Av[1]   = (pdetrange == 4) ? 2    : 0;
			} else {
				Vmid[0] = (pdetrange == 4) ? 0x89 : 0x74;
				Vmid[1] = (pdetrange == 4) ? 0x8b : 0x70;
				Av[0]   = (pdetrange == 4) ? 2    : 0;
				Av[1]   = (pdetrange == 4) ? 2    : 0;
			}

			PHY_TXPWR(("TSSI AUX ADC Vmid 0x%x 0x%x\n", Vmid[0], Vmid[1]));
			PHY_TXPWR(("TSSI AUX ADC Gain 0x%x 0x%x\n", Av[0], Av[1]));

			bcm_adc_vmid[3] = Vmid[0];
			bcm_adc_gain[3] = Av[0];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
				bcm_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
				bcm_adc_gain);

			bcm_adc_vmid[3] = Vmid[1];
			bcm_adc_gain[3] = Av[1];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
				bcm_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
				bcm_adc_gain);
		} else {
			PHY_ERROR(("invalid fem%s.pdetrange %d\n",
			          ((CHSPEC_IS5G(pi->radio_chanspec)) ? "5g" : "2g"),
			          pdetrange));
			ASSERT(0);
		}

		{
			static uint16 pr58163war_regs[] = {
				RADIO_2056_RX_MIXA_MAST_BIAS | RADIO_2056_RX0, 0x0,
				RADIO_2056_RX_MIXA_MAST_BIAS | RADIO_2056_RX1, 0x0,
				RADIO_2056_RX_MIXA_BIAS_MAIN | RADIO_2056_RX0, 0x6,
				RADIO_2056_RX_MIXA_BIAS_MAIN | RADIO_2056_RX1, 0x6,
				RADIO_2056_RX_MIXA_BIAS_AUX  | RADIO_2056_RX0, 0x7,
				RADIO_2056_RX_MIXA_BIAS_AUX  | RADIO_2056_RX1, 0x7,
				RADIO_2056_RX_MIXA_LOB_BIAS  | RADIO_2056_RX0, 0x88,
				RADIO_2056_RX_MIXA_LOB_BIAS  | RADIO_2056_RX1, 0x88,
				RADIO_2056_RX_MIXA_CMFB_IDAC | RADIO_2056_RX0, 0x0,
				RADIO_2056_RX_MIXA_CMFB_IDAC | RADIO_2056_RX1, 0x0,
				RADIO_2056_RX_MIXG_CMFB_IDAC | RADIO_2056_RX0, 0x0,
				RADIO_2056_RX_MIXG_CMFB_IDAC | RADIO_2056_RX1, 0x0,
				};
			wlc_radioregs_bulkwrite(pi, pr58163war_regs, WLC_BULK_SZ(pr58163war_regs));
		}

		/* PRs 67534 WARs: Based on srom triso2g/5g entry activation force trsw to
		 * be in R pos for cliplo gain
		 */
		triso = (CHSPEC_IS5G(pi->radio_chanspec)) ? pi->srom_fem5g.triso :
			pi->srom_fem2g.triso;
		if (triso == 7) {
			wlc_phy_war_force_trsw_to_R_cliplo_nphy(pi, PHY_CORE_0);
			wlc_phy_war_force_trsw_to_R_cliplo_nphy(pi, PHY_CORE_1);
		}

		if (!(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_TRSW_1by2)) {
		  wlc_phy_war_txchain_upd_nphy(pi, pi->sh->hw_phytxchain);
		}

		/* when LO_TRSW_R_5GHz flag is set force the TRSW to R position for clipLO also */
		if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_LO_TRSW_R_5GHz) &&
		    (CHSPEC_IS5G(pi->radio_chanspec))) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2056, 0x4)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2056, 0x4)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* PRs 60789/60024 WARs: Based on boardflag activation, do Pilots-only tracking */
		if (((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_APLL_WAR) &&
		     (CHSPEC_IS5G(pi->radio_chanspec))) ||
		    (((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_GPLL_WAR) ||
		     (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_GPLL_WAR2)) &&
		     (CHSPEC_IS2G(pi->radio_chanspec)))) {
			nss1_data_weights = 0x00088888;
			ht_data_weights   = 0x00088888;
			stbc_data_weights = 0x00088888;
		} else {
			nss1_data_weights = 0x88888888;
			ht_data_weights   = 0x88888888;
			stbc_data_weights = 0x88888888;
		}
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                     1, 1, 32, &nss1_data_weights);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                     1, 2, 32, &ht_data_weights);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                     1, 3, 32, &stbc_data_weights);

		/* For 4322 A1, overwrite the gmbb_idac (bleed current) value in A-band */
		if (NREV_IS(pi->pubpi.phy_rev, 4)) {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				write_radio_reg(pi,
				    RADIO_2056_TX_GMBB_IDAC | RADIO_2056_TX0, 0x70);
				write_radio_reg(pi,
				    RADIO_2056_TX_GMBB_IDAC | RADIO_2056_TX1, 0x70);
			}
		}

		/* ED CRS changes */
		if (!pi->edcrs_threshold_lock) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs40AssertThresh0, 0x3eb)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs40AssertThresh1, 0x3eb)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs40DeassertThresh0, 0x341)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs40DeassertThresh1, 0x341)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh0, 0x42b)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh1, 0x42b)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh0, 0x381)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh1, 0x381)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh0, 0x42b)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh1, 0x42b)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh0, 0x381)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh1, 0x381)
			PHY_REG_LIST_EXECUTE(pi);
		}
		
		if (1){
			/* Need to pass -70dBm/Mhz (2g), -73dBm/Mhz (5g) inband noise */
			int32 edcrs_th = CHSPEC_IS2G(pi->radio_chanspec) ? -71 : -67;
			wlc_phy_adjust_ed_thres_nphy(pi, &edcrs_th, TRUE); 
		}

#ifdef AP
		/* Clear RxControl.resetCrsEnergyDrop */
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			phy_reg_mod(pi, NPHY_RxControl, NPHY_RxControl_resetCrsEnergyDrop_MASK,
			            0x0);
		}
#endif /* AP */
		if (NREV_GE(pi->pubpi.phy_rev, 6)) {
			/* Check if we should Tx CCK pkts on Ant 0 only */
			if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_SINGLEANT_CCK) {
				wlapi_bmac_mhf(pi->sh->physhim,  MHF4, MHF4_BPHY_TXCORE0,
					MHF4_BPHY_TXCORE0, WLC_BAND_ALL);
			}
		}

		if ((CHSPEC_IS2G(pi->radio_chanspec) && ext_pa_ana_2g) ||
			(CHSPEC_IS5G(pi->radio_chanspec) && ext_pa_ana_5g)) {
			wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX, rfseq_tx2rx_events_rev3,
				rfseq_tx2rx_dlys_ext_pa, sizeof(rfseq_tx2rx_events_rev3)/
				sizeof(rfseq_tx2rx_events_rev3[0]));
		}
	} else {
		/* REVS 0 - 2 */

		if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_SKWRKFEM_BRD ||
		    (pi->sh->boardtype == 0x8b)) {
			uint i;
			uint8 war_dlys[] = {1, 6, 6, 2, 4, 20, 1};
			for (i = 0; i < ARRAYSIZE(rfseq_rx2tx_dlys); i++)
				rfseq_rx2tx_dlys[i] = war_dlys[i];
		}

		/* removed hard-coded setting of nominal Rx IQ comp values; these
		 * are computed and set by auto Rx IQ Cal instead.
		 */

		if (CHSPEC_IS5G(pi->radio_chanspec) && pi->phy_5g_pwrgain) {
			and_radio_reg(pi, RADIO_2055_CORE1_TX_RF_SPARE, 0xf7);
			and_radio_reg(pi, RADIO_2055_CORE2_TX_RF_SPARE, 0xf7);
		} else {
			or_radio_reg(pi, RADIO_2055_CORE1_TX_RF_SPARE, 0x8);
			or_radio_reg(pi, RADIO_2055_CORE2_TX_RF_SPARE, 0x8);
		}

		regval = 0x000a;
		wlc_phy_table_write_nphy(pi, 8, 1, 0, 16, &regval);
		wlc_phy_table_write_nphy(pi, 8, 1, 0x10, 16, &regval);

		if (NREV_LT(pi->pubpi.phy_rev, 3)) {
			regval = 0xcdaa;
			wlc_phy_table_write_nphy(pi, 8, 1, 0x02, 16, &regval);
			wlc_phy_table_write_nphy(pi, 8, 1, 0x12, 16, &regval);
		}

		if (NREV_LT(pi->pubpi.phy_rev, 2)) {
			regval = 0x0000;
			wlc_phy_table_write_nphy(pi, 8, 1, 0x08, 16, &regval);
			wlc_phy_table_write_nphy(pi, 8, 1, 0x18, 16, &regval);

			regval = 0x7aab;
			wlc_phy_table_write_nphy(pi, 8, 1, 0x07, 16, &regval);
			wlc_phy_table_write_nphy(pi, 8, 1, 0x17, 16, &regval);

			regval = 0x0800;
			wlc_phy_table_write_nphy(pi, 8, 1, 0x06, 16, &regval);
			wlc_phy_table_write_nphy(pi, 8, 1, 0x16, 16, &regval);
		}

		/* setup the trsw LUT with right value */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswLower1, 0x02d8)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswUpper1, 0x0301)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswLower2, 0x02d8)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswUpper2, 0x0301)
		PHY_REG_LIST_EXECUTE(pi);

		/* override the default RX2TX RFSeq */
		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX, rfseq_rx2tx_events, rfseq_rx2tx_dlys,
		                       sizeof(rfseq_rx2tx_events)/sizeof(rfseq_rx2tx_events[0]));

		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX, rfseq_tx2rx_events, rfseq_tx2rx_dlys,
		                       sizeof(rfseq_tx2rx_events)/sizeof(rfseq_tx2rx_events[0]));

		/* gain control workarounds */
		wlc_phy_workarounds_nphy_gainctrl(pi);

		if (NREV_LT(pi->pubpi.phy_rev, 2)) {

			if (phy_reg_read(pi, NPHY_RxControl) & NPHY_MLenable)
				wlapi_bmac_mhf(pi->sh->physhim, MHF3, MHF3_NPHY_MLADV_WAR,
				        MHF3_NPHY_MLADV_WAR, WLC_BAND_ALL);

		} else if (NREV_IS(pi->pubpi.phy_rev, 2)) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, CrsCheck2, 0x0)
				PHY_REG_WRITE_ENTRY(NPHY, CrsCheck3, 0x0)
			PHY_REG_LIST_EXECUTE(pi);
		}

		if (NREV_LT(pi->pubpi.phy_rev, 2))
			phy_reg_mod(pi, NPHY_ScramSigCtrl, NPHY_ScramSigCtrl_scramCtrlMode_MASK, 0);

		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha0, 293)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha1, 435)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha2, 261)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta0,  366)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta1,  205)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta2,  32)
		PHY_REG_LIST_EXECUTE(pi);

		if (NREV_LT(pi->pubpi.phy_rev, 3)) {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, PilotDataWeight1, 64qam, 0)

				PHY_REG_WRITE_ENTRY(NPHY, txfilt20CoeffStg2B1, 0xb5)
				PHY_REG_WRITE_ENTRY(NPHY, txfilt20CoeffStg2B2, 0xa4)
				PHY_REG_WRITE_ENTRY(NPHY, txfilt20CoeffStg2B3, 0x0)
			PHY_REG_LIST_EXECUTE(pi);
		}

		if (NREV_IS(pi->pubpi.phy_rev, 2)) {
			phy_reg_mod(pi, NPHY_fineRx2clockgatecontrol,
			            NPHY_FORCESIG_DECODEGATEDCLKS, NPHY_FORCESIG_DECODEGATEDCLKS);
		}
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		uint core;
		uint16 tone_jammer_war_blk;

		tone_jammer_war_blk = wlapi_bmac_read_shm(pi->sh->physhim, M_AFEOVR_PTR);
		FOREACH_CORE(pi, core) {
			wlapi_bmac_write_shm(pi->sh->physhim,
				(tone_jammer_war_blk +  2 * core + 0) * 2,
				NPHY_AfectrlOverrideX(core));
			wlapi_bmac_write_shm(pi->sh->physhim,
				(tone_jammer_war_blk +  2 * core + 1) * 2,
				NPHY_AfectrlCoreX(core));
		}

		wlapi_bmac_mhf(pi->sh->physhim, MHF5, MHF5_TONEJAMMER_WAR,
			MHF5_TONEJAMMER_WAR, WLC_BAND_ALL);
	}

	if (pi->region_group == REGION_EU) {
	        wlc_phy_set_srom_eu_edthresh_nphy(pi);
	}
}

static void
wlc_phy_workarounds_nphy_gainctrl(phy_info_t *pi)
{
	uint16 hpf_code, currband;
	int ctr;
	uint8 rfseq_updategainu_events[] = {
		NPHY_RFSEQ_CMD_RX_GAIN,
		NPHY_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_RFSEQ_CMD_SET_HPF_BW
	};
	uint8 rfseq_updategainu_dlys[] = {10, 30, 1};
	int8  lna1G_gain_db[]      = {7, 11, 16, 23};
	int8  lna1G_gain_db_rev4[] = {8, 12, 17, 25};
	int8  lna1G_gain_db_rev5[] = {9, 13, 18, 26};
	int8  lna1G_gain_db_rev6[] = {8, 13, 18, 25};
	int8  lna1G_gain_db_rev6_224B0[] = {10, 14, 19, 27};
	int8  lna1A_gain_db[]      = {7, 11, 17, 23};
	int8  lna1A_gain_db_rev4[] = {8, 12, 18, 23};
	int8  lna1A_gain_db_rev5[] = {6, 10, 16, 21};
	int8  lna1A_gain_db_rev6[] = {6, 10, 16, 21};
	int8 *lna1_gain_db = NULL;
	int8  lna2G_gain_db[]      = {-5, 6, 10, 14};
	int8  lna2G_gain_db_rev5[] = {-3, 7, 11, 16};
	int8  lna2G_gain_db_rev6[] = {-5, 6, 10, 14};
	int8  lna2G_gain_db_rev6_224B0[] = {-5, 6, 10, 15};
	int8  lna2A_gain_db[]      = {-6, 2,  6, 10};
	int8  lna2A_gain_db_rev4[] = {-5, 2,  6, 10};
	int8  lna2A_gain_db_rev5[] = {-7, 0,  4, 8};
	int8  lna2A_gain_db_rev6[] = {-7, 0,  4, 8};
	int8 *lna2_gain_db = NULL;
	int8  tiaG_gain_db[]       = {0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A};
	int8  tiaA_gain_db[]       = {0x13, 0x13, 0x13, 0x13, 0x13, 0x13, 0x13, 0x13, 0x13, 0x13};
	int8  tiaA_gain_db_rev4[]  = {0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d};
	int8  tiaA_gain_db_rev5[]  = {0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d};
	int8  tiaA_gain_db_rev6[]  = {0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d};
	int8 *tia_gain_db;
	int8  tiaG_gainbits[]      = {0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03};
	int8  tiaA_gainbits[]      = {0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06};
	int8  tiaA_gainbits_rev4[] = {0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04};
	int8  tiaA_gainbits_rev5[] = {0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04};
	int8  tiaA_gainbits_rev6[] = {0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04};
	int8 *tia_gainbits;
	int8  lpf_gain_db[]        = {0x00, 0x06, 0x0c, 0x12, 0x12, 0x12};
	int8  lpf_gainbits[]       = {0x00, 0x01, 0x02, 0x03, 0x03, 0x03};
	uint16 rfseqG_init_gain[]      = {0x613f, 0x613f, 0x613f, 0x613f};
	uint16 rfseqG_init_gain_rev4[] = {0x513f, 0x513f, 0x513f, 0x513f};
	uint16 rfseqG_init_gain_rev5[] = {0x413f, 0x413f, 0x413f, 0x413f};
	uint16 rfseqG_init_gain_rev5_elna[] = {0x013f, 0x013f, 0x013f, 0x013f};
	uint16 rfseqG_init_gain_rev6[] = {0x513f, 0x513f};
	uint16 rfseqG_init_gain_rev6_224B0[] = {0x413f, 0x413f};
	uint16 rfseqG_init_gain_rev6_elna[] = {0x113f, 0x113f};
	uint16 rfseqA_init_gain[]      = {0x516f, 0x516f, 0x516f, 0x516f};
	uint16 rfseqA_init_gain_rev4[] = {0x614f, 0x614f, 0x614f, 0x614f};
	uint16 rfseqA_init_gain_rev4_elna[] = {0x314f, 0x314f, 0x314f, 0x314f};
	uint16 rfseqA_init_gain_rev5[] = {0x714f, 0x714f, 0x714f, 0x714f};
	uint16 rfseqA_init_gain_rev6_elna[] = {0x314f, 0x314f};
	uint16 rfseqA_init_gain_rev6[] = {0x714f, 0x714f};
	uint16 *rfseq_init_gain;
	uint16 initG_gaincode      = 0x627e;
	uint16 initG_gaincode_rev4 = 0x527e;
	uint16 initG_gaincode_rev5 = 0x427e;
	uint16 initG_gaincode_rev5_elna = 0x027e;
	uint16 initG_gaincode_rev6 = 0x527e;
	uint16 initG_gaincode_rev6_224B0 = 0x427e;
	uint16 initG_gaincode_rev6_elna = 0x127e;
	uint16 initA_gaincode      = 0x52de;
	uint16 initA_gaincode_rev4 = 0x629e;
	uint16 initA_gaincode_rev4_elna = 0x329e;
	uint16 initA_gaincode_rev5 = 0x729e;
	uint16 initA_gaincode_rev6_elna = 0x329e;
	uint16 initA_gaincode_rev6 = 0x729e;
	uint16 init_gaincode;
	uint16 clip1hiG_gaincode      = 0x107e;
	uint16 clip1hiG_gaincode_rev4 = 0x007e;
	uint16 clip1hiG_gaincode_rev5 = 0x1076;
	uint16 clip1hiG_gaincode_rev6 = 0x007e;
	uint16 clip1hiA_gaincode      = 0x00de;
	uint16 clip1hiA_gaincode_rev4 = 0x029e;
	uint16 clip1hiA_gaincode_rev5 = 0x029e;
	uint16 clip1hiA_gaincode_rev6 = 0x029e;
	uint16 clip1hi_gaincode;
	uint16 clip1mdG_gaincode      = 0x0066;
	uint16 clip1mdA_gaincode      = 0x00ca;
	uint16 clip1mdA_gaincode_rev4 = 0x1084;
	uint16 clip1mdA_gaincode_rev5 = 0x2084;
	uint16 clip1mdA_gaincode_rev6 = 0x2084;
	uint16 clip1md_gaincode = 0;
	uint16 clip1loG_gaincode      = 0x0074;
	uint16 clip1loG_gaincode_rev5[] = {
	  0x0062, 0x0064, 0x006a, 0x106a, 0x106c, 0x1074, 0x107c, 0x207c
	};
	uint16 clip1loG_gaincode_rev6[] = {
	  0x106a, 0x106c, 0x1074, 0x107c, 0x007e, 0x107e, 0x207e, 0x307e
	};
	uint16 clip1loG_gaincode_rev6_224B0 = 0x1074;
	uint16 clip1loA_gaincode      = 0x00cc;
	uint16 clip1loA_gaincode_rev4 = 0x0086;
	uint16 clip1loA_gaincode_rev5[] = {
	  0x0084, 0x0086, 0x1086, 0x2086, 0x3086, 0x1096, 0x2096, 0x209e
	};
	uint16 clip1loA_gaincode_rev6[] = {
	  0x0084, 0x0086, 0x1086, 0x2086, 0x3086, 0x1096, 0x2096, 0x209e
	};
	uint16 clip1lo_gaincode;
	uint8  crsminG_th        = 0x18;
	uint8  crsminG_th_rev5   = 0x18;
	uint8  crsminG_th_rev6   = 0x18;
	uint8  crsminA_th        = 0x1e;
	uint8  crsminA_th_rev4   = 0x24;
	uint8  crsminA_th_rev5   = 0x24;
	uint8  crsminA_th_rev6   = 0x24;
	uint8  crsmin_th;
	uint8  crsminlG_th       = 0x18;
	uint8  crsminlG_th_rev5  = 0x18;
	uint8  crsminlG_th_rev6  = 0x18;
	uint8  crsminlA_th       = 0x1e;
	uint8  crsminlA_th_rev4  = 0x24;
	uint8  crsminlA_th_rev5  = 0x24;
	uint8  crsminlA_th_rev6  = 0x24;
	uint8  crsminl_th = 0;
	uint8  crsminuG_th       = 0x18;
	uint8  crsminuG_th_rev5  = 0x18;
	uint8  crsminuG_th_rev6  = 0x18;
	uint8  crsminuA_th       = 0x1e;
	uint8  crsminuA_th_rev4  = 0x24;
	uint8  crsminuA_th_rev5  = 0x24;
	uint8  crsminuA_th_rev6  = 0x24;
	uint8  crsminuA_th_rev6_224B0  = 0x2d;
	uint8  crsminu_th;
	uint16 nbclipG_th        = 0x20d;
	uint16 nbclipG_th_rev4   = 0x1a1;
	uint16 nbclipG_th_rev5   = 0x1d0;
	uint16 nbclipG_th_rev6   = 0x1d0;
	uint16 nbclipA_th        = 0x1a1;
	uint16 nbclipA_th_rev4   = 0x107;
	uint16 nbclipA_th_rev5   = 0x0a9;
	uint16 nbclipA_th_rev6   = 0x0f0;
	uint16 nbclip_th = 0;
	uint8  w1clipG_th        = 5;
	uint8  w1clipG_th_rev5   = 9;
	uint8  w1clipG_th_rev6   = 5;
	uint8  w1clipA_th        = 25,      w1clip_th;
	uint8  rssi_gain_default = 0x50;
	uint8  rssiG_gain_rev6_224B0   = 0x50;
	uint8  rssiA_gain_rev5   = 0x90;
	uint8  rssiA_gain_rev6   = 0x90;
	uint8  rssi_gain;
	uint16 regval[21];
	uint8 triso;

	triso = (CHSPEC_IS5G(pi->radio_chanspec)) ? pi->srom_fem5g.triso :
	  pi->srom_fem2g.triso;

	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* FIXME4324 */
		/* Fill up gain ctrl war for 4324 */
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
		if (RADIOREV(pi->pubpi.radiorev) == 13) {
			/* 53572a0 */
			wlc_phy_workarounds_nphy_gainctrl_2057_rev13(pi);
			if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
			    ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
			     (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
				wlc_phy_backoff_initgain_elna(pi);
				wlc_phy_elna_gainctrl_workaround(pi);
			}
		} else {
			/* 43217 and others */
			if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
						BFL_ELNA_GAINDEF) &&
					((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
					  BFL_EXTLNA) ||
					 (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
					  BFL_EXTLNA_5GHz))) {
				wlc_phy_backoff_initgain_elna(pi);
				wlc_phy_elna_gainctrl_workaround(pi);
			}
			wlc_phy_workarounds_nphy_gainctrl_2057_rev14(pi);
		}
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		/* LCNXN */
		wlc_phy_workarounds_nphy_gainctrl_2057_rev9(pi);
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		/* LCNXN 43239 */
		wlc_phy_workarounds_nphy_gainctrl_2057_rev11(pi);

		if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
		((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		 (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
				wlc_phy_backoff_initgain_elna(pi);
				wlc_phy_elna_gainctrl_workaround(pi);
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
			/* 5357 (radio rev 5) */
			wlc_phy_workarounds_nphy_gainctrl_2057_rev5(pi);

		} else if (CHIPID_43236X_FAMILY(pi)) {
			/* 43236, 43235, 43234, 43238, 43237 (radio rev 7)
			 * For Sulley: see wlc_phy_subband_cust_43236B1_sulley_nphy()
			 */
			if ((pi->sh->boardtype != BCM943236OLYMPICSULLEY_SSID) &&
			    (pi->sh->boardtype != BCM943236PREPROTOBLU2O3_SSID))
				wlc_phy_workarounds_nphy_gainctrl_2057_rev7(pi);

		} else if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
				/* 6362/BCM63268 */
				wlc_phy_workarounds_nphy_gainctrl_2057_rev3(pi);
		} else {
			/* 43226A0, A1 */
			wlc_phy_workarounds_nphy_gainctrl_2057_rev6(pi);
		}

		if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
			((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
			(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
			wlc_phy_backoff_initgain_elna(pi);
			wlc_phy_elna_gainctrl_workaround(pi);
		}

	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		PHY_REG_LIST_START
			/* Start with NBrssi as we don't use W2 */
			PHY_REG_MOD_ENTRY(NPHY, RxControl, initRssiSelect, 1)
			/* Disable clip2 detect until we have a reliable W2rssi reading/analysis */
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_LIST_EXECUTE(pi);

		/* Band-specific configuration */
		currband = phy_reg_read(pi, NPHY_BandControl) & NPHY_BandControl_currentBand;
		if (currband == 0) { /* G-band */
			if (NREV_GE(pi->pubpi.phy_rev, 6)) {
			  if (RADIOREV(pi->pubpi.radiorev) == 11) {
			    lna1_gain_db    = lna1G_gain_db_rev6_224B0;
			    lna2_gain_db    = lna2G_gain_db_rev6_224B0;
			    rfseq_init_gain = rfseqG_init_gain_rev6_224B0;
			    init_gaincode   = initG_gaincode_rev6_224B0;
			    clip1hi_gaincode = clip1hiG_gaincode_rev6;
			    clip1lo_gaincode = clip1loG_gaincode_rev6_224B0;
			    nbclip_th       = nbclipG_th_rev6;
			    w1clip_th       = w1clipG_th_rev6;
			    crsmin_th       = crsminG_th_rev6;
			    crsminl_th      = crsminlG_th_rev6;
			    crsminu_th      = crsminuG_th_rev6;
			    rssi_gain       = rssiG_gain_rev6_224B0;
			  } else {
			    lna1_gain_db    = lna1G_gain_db_rev6;
			    lna2_gain_db    = lna2G_gain_db_rev6;
			    rfseq_init_gain = rfseqG_init_gain_rev6;
			    init_gaincode   = initG_gaincode_rev6;
			    if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) {
			      /* Drop INIT_GAIN in HPVGA gain by 12 dB for ext-LNA
			       * to improve false detectionDo this only when ELNA_GAINDEF
			       * boardflag is not set.
			       */
			      if (!(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
			      BFL_ELNA_GAINDEF)) {
				rfseq_init_gain = rfseqG_init_gain_rev6_elna;
				init_gaincode   = initG_gaincode_rev6_elna;
			      }
			    }
			    clip1hi_gaincode = clip1hiG_gaincode_rev6;
			    switch (triso) {
			    case 0:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[0];
			      break;
			    case 1:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[1];
			      break;
			    case 2:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[2];
			      break;
			    case 3:
			    default:
			      /* The default ClipLo gain settings corresponding to 25 dB
			       * TRSW isolation as measured on 43222ipa design
			       */
			      clip1lo_gaincode = clip1loG_gaincode_rev6[3];
			      break;
			    case 4:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[4];
			      break;
			    case 5:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[5];
			      break;
			    case 6:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[6];
			      break;
			    case 7:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[7];
			      break;
			    }
			    nbclip_th       = nbclipG_th_rev6;
			    w1clip_th       = w1clipG_th_rev6;
			    crsmin_th       = crsminG_th_rev6;
			    crsminl_th      = crsminlG_th_rev6;
			    crsminu_th      = crsminuG_th_rev6;
			    rssi_gain       = rssi_gain_default;
			  }
			} else if (NREV_IS(pi->pubpi.phy_rev, 5)) {
				lna1_gain_db    = lna1G_gain_db_rev5;
				lna2_gain_db    = lna2G_gain_db_rev5;
				rfseq_init_gain = rfseqG_init_gain_rev5;
				init_gaincode   = initG_gaincode_rev5;
				if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) {
				  /* Drop INIT_GAIN in HPVGA gain by 12 dB for ext-LNA
				   * to improve false detection Do this only when ELNA_GAINDEF
				   * boardflag is not set.
				   */
				  if (!(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
				  BFL_ELNA_GAINDEF)) {
				    rfseq_init_gain = rfseqG_init_gain_rev5_elna;
				    init_gaincode   = initG_gaincode_rev5_elna;
				  }
				}
				clip1hi_gaincode = clip1hiG_gaincode_rev5;
				switch (triso) {
				case 0:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[0];
				  break;
				case 1:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[1];
				  break;
				case 2:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[2];
				  break;
				case 3:
				  /* The default ClipLo gain settings corresponding to 13 dB
				   * TRSW isolation as measured on 4716NR2epaP80x designs
				   */
				  clip1lo_gaincode = clip1loG_gaincode_rev5[3];
				  break;
				case 4:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[4];
				  break;
				case 5:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[5];
				  break;
				case 6:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[6];
				  break;
				case 7:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[7];
				  break;
				default:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[3];
				  break;
				}
				nbclip_th       = nbclipG_th_rev5;
				w1clip_th       = w1clipG_th_rev5;
				crsmin_th       = crsminG_th_rev5;
				crsminl_th      = crsminlG_th_rev5;
				crsminu_th      = crsminuG_th_rev5;
				rssi_gain       = rssi_gain_default;
			} else if (NREV_IS(pi->pubpi.phy_rev, 4)) {
				lna1_gain_db    = lna1G_gain_db_rev4;
				lna2_gain_db    = lna2G_gain_db;
				rfseq_init_gain = rfseqG_init_gain_rev4;
				init_gaincode   = initG_gaincode_rev4;
				clip1hi_gaincode = clip1hiG_gaincode_rev4;
				clip1lo_gaincode = clip1loG_gaincode;
				nbclip_th       = nbclipG_th_rev4;
				w1clip_th       = w1clipG_th;
				crsmin_th       = crsminG_th;
				crsminl_th      = crsminlG_th;
				crsminu_th      = crsminuG_th;
				rssi_gain       = rssi_gain_default;
			} else { /* REV3 */
				lna1_gain_db    = lna1G_gain_db;
				lna2_gain_db    = lna2G_gain_db;
				rfseq_init_gain = rfseqG_init_gain;
				init_gaincode   = initG_gaincode;
				clip1hi_gaincode = clip1hiG_gaincode;
				clip1lo_gaincode = clip1loG_gaincode;
				nbclip_th       = nbclipG_th;
				w1clip_th       = w1clipG_th;
				crsmin_th       = crsminG_th;
				crsminl_th      = crsminlG_th;
				crsminu_th      = crsminuG_th;
				rssi_gain       = rssi_gain_default;
			}
			tia_gain_db     = tiaG_gain_db;
			tia_gainbits    = tiaG_gainbits;
			clip1md_gaincode = clip1mdG_gaincode;
		} else { /* A-band */
			if (NREV_GE(pi->pubpi.phy_rev, 6)) {
				lna1_gain_db    = lna1A_gain_db_rev6;
				lna2_gain_db    = lna2A_gain_db_rev6;
				tia_gain_db     = tiaA_gain_db_rev6;
				tia_gainbits    = tiaA_gainbits_rev6;
				rfseq_init_gain = rfseqA_init_gain_rev6;
				init_gaincode   = initA_gaincode_rev6;
				if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
					BFL_EXTLNA_5GHz) {
				  /* Drop INIT_GAIN in HPVGA gain by 12 dB for ext-LNA
				   * to improve false detection. Do this only for 43224
				   * extlna design and when BFL_ELNA_GAINDEF is not set
				   */
				  if (((CHIPID(pi->sh->sih->chip) == BCM43224_CHIP_ID) ||
				     (CHIPID(pi->sh->sih->chip) == BCM43421_CHIP_ID)) &&
				     !(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
				     BFL_ELNA_GAINDEF)) {
				    rfseq_init_gain = rfseqA_init_gain_rev6_elna;
				    init_gaincode   = initA_gaincode_rev6_elna;
				  }
				}
				clip1hi_gaincode = clip1hiA_gaincode_rev6;
				clip1md_gaincode = clip1mdA_gaincode_rev6;
				switch (triso) {
				case 0:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[0];
				  break;
				case 1:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[1];
				  break;
				case 2:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[2];
				  break;
				case 3:
				default:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[3];
				  break;
				case 4:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[4];
				  break;
				case 5:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[5];
				  break;
				case 6:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[6];
				  break;
				case 7:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[7];
				  break;
				}
				crsmin_th       = crsminA_th_rev6;
				crsminl_th      = crsminlA_th_rev6;
				if ((RADIOREV(pi->pubpi.radiorev) == 11) &&
				    (CHSPEC_IS40(pi->radio_chanspec) == 0)) {
				  crsminu_th      = crsminuA_th_rev6_224B0;
				} else {
				  crsminu_th      = crsminuA_th_rev6;
				}
				nbclip_th       = nbclipA_th_rev6;
				rssi_gain       = rssiA_gain_rev6;
			} else if (NREV_IS(pi->pubpi.phy_rev, 5)) {
				lna1_gain_db    = lna1A_gain_db_rev5;
				lna2_gain_db    = lna2A_gain_db_rev5;
				tia_gain_db     = tiaA_gain_db_rev5;
				tia_gainbits    = tiaA_gainbits_rev5;
				rfseq_init_gain = rfseqA_init_gain_rev5;
				init_gaincode   = initA_gaincode_rev5;
				clip1hi_gaincode = clip1hiA_gaincode_rev5;
				clip1md_gaincode = clip1mdA_gaincode_rev5;
				switch (triso) {
				case 0:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[0];
				  break;
				case 1:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[1];
				  break;
				case 2:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[2];
				  break;
				case 3:
				default:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[3];
				  break;
				case 4:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[4];
				  break;
				case 5:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[5];
				  break;
				case 6:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[6];
				  break;
				case 7:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[7];
				  break;
				}
				crsmin_th       = crsminA_th_rev5;
				crsminl_th      = crsminlA_th_rev5;
				crsminu_th      = crsminuA_th_rev5;
				nbclip_th       = nbclipA_th_rev5;
				rssi_gain       = rssiA_gain_rev5;
			} else if (NREV_IS(pi->pubpi.phy_rev, 4)) {
				lna1_gain_db    = lna1A_gain_db_rev4;
				lna2_gain_db    = lna2A_gain_db_rev4;
				tia_gain_db     = tiaA_gain_db_rev4;
				tia_gainbits    = tiaA_gainbits_rev4;
				if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
					BFL_EXTLNA_5GHz) &&
					!(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags)
					& BFL_ELNA_GAINDEF)) {
					/* Drop INIT_GAIN in HPVGA gain by 9 dB for ext-LNA
					 * to improve false detection
					 */
					rfseq_init_gain = rfseqA_init_gain_rev4_elna;
					init_gaincode   = initA_gaincode_rev4_elna;
				} else {
					rfseq_init_gain = rfseqA_init_gain_rev4;
					init_gaincode   = initA_gaincode_rev4;
				}
				clip1hi_gaincode = clip1hiA_gaincode_rev4;
				clip1md_gaincode = clip1mdA_gaincode_rev4;
				clip1lo_gaincode = clip1loA_gaincode_rev4;
				crsmin_th       = crsminA_th_rev4;
				crsminl_th      = crsminlA_th_rev4;
				crsminu_th      = crsminuA_th_rev4;
				nbclip_th       = nbclipA_th_rev4;
				rssi_gain       = rssi_gain_default;
			} else { /* REV3 */
				lna1_gain_db    = lna1A_gain_db;
				lna2_gain_db    = lna2A_gain_db;
				tia_gain_db     = tiaA_gain_db;
				tia_gainbits    = tiaA_gainbits;
				rfseq_init_gain = rfseqA_init_gain;
				init_gaincode   = initA_gaincode;
				clip1hi_gaincode = clip1hiA_gaincode;
				clip1md_gaincode = clip1mdA_gaincode;
				clip1lo_gaincode = clip1loA_gaincode;
				crsmin_th       = crsminA_th;
				crsminl_th      = crsminlA_th;
				crsminu_th      = crsminuA_th;
				nbclip_th       = nbclipA_th;
				rssi_gain       = rssi_gain_default;
			}
			w1clip_th       = w1clipA_th;
		}

		/* G-band Preferred Radio Reg Settings */
		/* Max out LNA1, LNA2 IDACs */
		write_radio_reg(pi, (RADIO_2056_RX_BIASPOLE_LNAG1_IDAC | RADIO_2056_RX0), 0x17);
		write_radio_reg(pi, (RADIO_2056_RX_BIASPOLE_LNAG1_IDAC | RADIO_2056_RX1), 0x17);

		write_radio_reg(pi, (RADIO_2056_RX_LNAG2_IDAC | RADIO_2056_RX0), 0xf0);
		write_radio_reg(pi, (RADIO_2056_RX_LNAG2_IDAC | RADIO_2056_RX1), 0xf0);

		/* Desired RSSI hpf(on), LPF settings */
		write_radio_reg(pi, (RADIO_2056_RX_RSSI_POLE | RADIO_2056_RX0), 0x0);
		write_radio_reg(pi, (RADIO_2056_RX_RSSI_POLE | RADIO_2056_RX1), 0x0);

		/* Increase NB attenuation to shift nbclip point to higher rx_gain
		 * instead of using nbclipthreshold as we are already close to max on that
		 */
		write_radio_reg(pi, (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX0), rssi_gain);
		write_radio_reg(pi, (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX1), rssi_gain);

		/* A-band Radio reg settings */
		/* increase (max-out) LNA1 Idac current for improved NF (0x13 default) */
		write_radio_reg(pi, (RADIO_2056_RX_BIASPOLE_LNAA1_IDAC | RADIO_2056_RX0), 0x17);
		write_radio_reg(pi, (RADIO_2056_RX_BIASPOLE_LNAA1_IDAC | RADIO_2056_RX1), 0x17);

		/* Increase (max-out) LNA2 IDAC current for improved NF (0x38 default) */
		write_radio_reg(pi, (RADIO_2056_RX_LNAA2_IDAC | RADIO_2056_RX0), 0xFF);
		write_radio_reg(pi, (RADIO_2056_RX_LNAA2_IDAC | RADIO_2056_RX1), 0xFF);


		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 8,
		                     8, lna1_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 8,
		                     8, lna1_gain_db);

		/* LNA2 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10,
		                     8, lna2_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10,
		                     8, lna2_gain_db);

		/* TIA Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20,
		                     8, tia_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20,
		                     8, tia_gain_db);

		/* TIA Gainbits */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20,
		                     8, tia_gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20,
		                     8, tia_gainbits);

		/*  Limited LPF maximum gain setting to 18 dB to account for PVT variations */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 6, 0x40,
			8, &lpf_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 6, 0x40,
			8, &lpf_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 6, 0x40,
			8, &lpf_gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 6, 0x40,
			8, &lpf_gainbits);

		/* Init Gain */
		phy_reg_write(pi, NPHY_Core1InitGainCodeA2056, init_gaincode);
		phy_reg_write(pi, NPHY_Core2InitGainCodeA2056, init_gaincode);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, pi->pubpi.phy_corenum, 0x106,
		                     16, rfseq_init_gain);

		/* When ELNA_GAINDEF field is set, backoff init gain based on elna2g/5g fields */
		/* do this only for mimophy_revs 6 and lower */
		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6)) {
		  if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
		      ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		       (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
		    wlc_phy_backoff_initgain_elna(pi);
		  }
		}
		/* HI Gain */
		/* Decrease tia/mix gain to reduce clipping of high pwr ACI before lpf */
		phy_reg_write(pi, NPHY_Core1clipHiGainCodeA2056, clip1hi_gaincode);
		phy_reg_write(pi, NPHY_Core2clipHiGainCodeA2056, clip1hi_gaincode);

		/* MD Gain */
		phy_reg_write(pi, NPHY_Core1clipmdGainCodeA2056, clip1md_gaincode);
		phy_reg_write(pi, NPHY_Core2clipmdGainCodeA2056, clip1md_gaincode);

		/* LO Gain */
		phy_reg_write(pi, NPHY_Core1cliploGainCodeA2056, clip1lo_gaincode);
		phy_reg_write(pi, NPHY_Core2cliploGainCodeA2056, clip1lo_gaincode);

		phy_reg_mod(pi, NPHY_crsminpower0, NPHY_crsminpower0_crsminpower0_MASK,
		            (crsmin_th << NPHY_crsminpower0_crsminpower0_SHIFT));
		phy_reg_mod(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
		            (crsminl_th << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (crsminu_th << NPHY_crsminpoweru0_crsminpower0_SHIFT));

		/* RSSI Settings */
		/*   Adjust NB Clip threshold based on gainRange curves */
		phy_reg_write(pi, NPHY_Core1nbClipThreshold, nbclip_th);
		phy_reg_write(pi, NPHY_Core2nbClipThreshold, nbclip_th);

		/* Adjust W1 Clip threshold based on gainRange curves */
		phy_reg_mod(pi, NPHY_Core1clipwbThreshold,
		            NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
		            (w1clip_th << NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT));
		phy_reg_mod(pi, NPHY_Core2clipwbThreshold,
		            NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
		            (w1clip_th << NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT));

		/* BPHY related changes */
		/* Allow 3 dB PAR */
		phy_reg_write(pi, NPHY_cckshiftbitsRefVar, 0x809c);

	} else { /* REV <= 2 */
		PHY_REG_LIST_START
			/* disable clip2 detect until we have a reliable W1rssi reading */
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)

			PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0x84)
			PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0x84)
		PHY_REG_LIST_EXECUTE(pi);

		if (CHSPEC_IS20(pi->radio_chanspec)) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, clip1nbdwellLen, 0x2b)
				PHY_REG_WRITE_ENTRY(NPHY, clip2nbdwellLen, 0x2b)
				PHY_REG_WRITE_ENTRY(NPHY, w1clip1dwellLen, 0x9)
				PHY_REG_WRITE_ENTRY(NPHY, w1clip2dwellLen, 0x9)
			PHY_REG_LIST_EXECUTE(pi);
		}

		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1clipwbThreshold,
				NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
				(NPHY_RSSICAL_W1_TARGET - 4) <<
				NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2clipwbThreshold,
				NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
				(NPHY_RSSICAL_W1_TARGET - 4) <<
				NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
		PHY_REG_LIST_EXECUTE(pi);

		if (CHSPEC_IS20(pi->radio_chanspec)) {
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
					NPHY_CorecomputeGainInfo_gainBackoffValue_MASK,
					0x1 << NPHY_CorecomputeGainInfo_gainBackoffValue_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
					NPHY_CorecomputeGainInfo_gainBackoffValue_MASK,
					0x1 << NPHY_CorecomputeGainInfo_gainBackoffValue_SHIFT)

				PHY_REG_MOD_RAW_ENTRY(NPHY_Core1cckcomputeGainInfo,
					NPHY_CorecckcomputeGainInfo_gainBackoffValue_MASK,
					0x1 << NPHY_CorecckcomputeGainInfo_gainBackoffValue_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core2cckcomputeGainInfo,
					NPHY_CorecckcomputeGainInfo_gainBackoffValue_MASK,
					0x1 << NPHY_CorecckcomputeGainInfo_gainBackoffValue_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);
		}

		phy_reg_write(pi, NPHY_cckshiftbitsRefVar, 0x809c);

		if (pi->nphy_gain_boost)
			if ((CHSPEC_IS2G(pi->radio_chanspec)) &&
			    (CHSPEC_IS40(pi->radio_chanspec)))
				hpf_code = 4;
			else
				hpf_code = 5;
		else
			if (CHSPEC_IS40(pi->radio_chanspec))
				hpf_code = 6;
			else
				hpf_code = 7;

		phy_reg_mod(pi, NPHY_Core1InitGainCode,
		            NPHY_CoreInitGainCode_initHpvga2Index_MASK,
		            (hpf_code << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT));
		phy_reg_mod(pi, NPHY_Core2InitGainCode,
		            NPHY_CoreInitGainCode_initHpvga2Index_MASK,
		            (hpf_code << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT));

		for (ctr = 0; ctr < 4; ctr++) {
			regval[ctr] = (hpf_code << 8) | 0x7c;
		}
		wlc_phy_table_write_nphy(pi, 7, 4, 0x106, 16, regval);

		/* Update the LNA gain table based on the linear estimate of the
		 * actual LNA gain across all frequencies
		 */
		wlc_phy_adjust_lnagaintbl_nphy(pi);

		/* When external LNA is active (~16dB gain),
		 *   use Gain Bits table to make nominal internal
		 *   LNA indices of '2' and '3' really use actual
		 *   LNA code of '1' to make eLNA + LNA roughly
		 *   the same as old LNA gain only (but with
		 *   better noise figure).
		 *
		 * That's sufficient for INIT_ and CLIP*_ gains,
		 *   but rfseq table entries which handle Reset->Rx
		 *   and Tx->Rx sequencing need actual gain code
		 *   So change 0b11 LNA code to 0b01 in rfSeq table.
		 */
		if (pi->nphy_elna_gain_config) {
			regval[0] = 0; regval[1] = 1; regval[2] = 1; regval[3] = 1;
			wlc_phy_table_write_nphy(pi, 2, 4, 8, 16, regval);
			wlc_phy_table_write_nphy(pi, 3, 4, 8, 16, regval);

			for (ctr = 0; ctr < 4; ctr++) {
				regval[ctr] = (hpf_code << 8) | 0x74;
			}
			wlc_phy_table_write_nphy(pi, 7, 4, 0x106, 16, regval);
		}

		if (NREV_IS(pi->pubpi.phy_rev, 2)) {
			for (ctr = 0; ctr < 21; ctr++) {
				regval[ctr] = 3*ctr;
			}
			wlc_phy_table_write_nphy(pi, 0, 21, 32, 16, regval);
			wlc_phy_table_write_nphy(pi, 1, 21, 32, 16, regval);

			for (ctr = 0; ctr < 21; ctr++) {
				regval[ctr] = (uint16)ctr;
			}
			wlc_phy_table_write_nphy(pi, 2, 21, 32, 16, regval);
			wlc_phy_table_write_nphy(pi, 3, 21, 32, 16, regval);
		}

		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_UPDATEGAINU,
		                       rfseq_updategainu_events,
		                       rfseq_updategainu_dlys,
		                       sizeof(rfseq_updategainu_events) /
		                       sizeof(rfseq_updategainu_events[0]));

		phy_reg_mod(pi, NPHY_overrideDigiGain1,
		            NPHY_overrideDigiGain1_cckdigigainEnCntValue_MASK,
		            (90 << NPHY_overrideDigiGain1_cckdigigainEnCntValue_SHIFT));

		if (CHSPEC_IS2G(pi->radio_chanspec))
			phy_reg_mod(pi, (NPHY_TO_BPHY_OFF + BPHY_OPTIONAL_MODES), 0x7f, 0x4);
	}
}

void
wlc_phy_init_hw_antsel(phy_info_t *pi)
{

	/* skip if this board doesn't support HW Rx antsel */
	if ((pi->antsel_type != ANTSEL_2x3_HWRX) && (pi->antsel_type != ANTSEL_1x2_HWRX))
		return;

	if (pi->nphy_enable_hw_antsel) {

		/* Enable */
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, board_switch_div0, (uint16)0x1);
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, board_switch_div1, (uint16)0x1);
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, CoreStartAntPos0, (uint16)0x0);
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, CoreStartAntPos1, (uint16)0x0);
		MOD_PHYREG3(pi, NPHY, CoreConfig, NumRxAnt, (uint16)0x3);

		/* Disable phyreg override to make sure PHY is in charge */
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, RxAntSel_SrcSelect, (uint16)0x0);

		/* Setting for OFDM */
		MOD_PHYREG3(pi, NPHY, AntennaDivBackOffGain, MinDivSearchGain, (uint16)10);
		MOD_PHYREG3(pi, NPHY, AntennaDivBackOffGain, BackoffGain, (uint16)10);
		WRITE_PHY_REG3(pi, NPHY, DivGainThreshold_OFDM, 84);
		/* Setting for CCK */
		MOD_PHYREG3(pi, NPHY, AntennaDivMinGain, cckMinDivSearchGain, (uint16)0x32);
		MOD_PHYREG3(pi, NPHY, AntennaDivMinGain, cckBackoffGain, (uint16)0xf);
		WRITE_PHY_REG3(pi, NPHY, DivGainThreshold_BPHY, 97);
		/* Settling Time */
		WRITE_PHY_REG3(pi, NPHY, clip1gainSettleLen, 68);
		WRITE_PHY_REG3(pi, NPHY, clip2gainSettleLen, 64);
		WRITE_PHY_REG3(pi, NPHY, pktgainSettleLen, 56);
		WRITE_PHY_REG3(pi, NPHY, initgainSettleLen, 64);
		WRITE_PHY_REG3(pi, NPHY, dssscckgainSettleLen, 91);

	} else {

		/* disable HW antsel */
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, board_switch_div0, (uint16)0x0);
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, board_switch_div1, (uint16)0x0);
	}
}

static void
wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(phy_info_t *pi)
{
	uint8 triso;
	/* LO Gain (Rfseq Format) */
	triso = (CHSPEC_IS5G(pi->radio_chanspec)) ? pi->srom_fem5g.triso : pi->srom_fem2g.triso;
	switch (triso) {
		case 0:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x68)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x68)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1202)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 1:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x68)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x68)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1502)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 2:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1902)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 3:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x118)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x118)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1c02)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 4:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x218)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x218)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1f02)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 5:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x318)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x318)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2202)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 6:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x418)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x418)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2502)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 7:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x518)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x518)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2802)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		default:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1902)
			PHY_REG_LIST_EXECUTE(pi);
			break;
	}
}
static void
wlc_phy_workarounds_nphy_gainctrl_2057_rev5(phy_info_t *pi)
{
	int8  lna1_gain_db[] = {11, 16, 20, 25};
	int8  lna2_gain_db[] = {0, 9, 13, 17};
	int8  tia_gain_db[]  = {-4, -1, 2, 5, 5, 5, 5, 5, 5, 5};
	int8  tia_gainbits[] = {0x0, 0x01, 0x02, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03};

	PHY_REG_LIST_START
		/* Disable clip2 detect until it's properly characterized */
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		/* set Fine Timing Thresholds */
		PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 65)
		/* set bphy crsminpower to 70(dec) for 20Mhz and 40Mhz */
		PHY_REG_MOD_ENTRY(NPHY, bphycrsminpower0, bphycrsminpower0, 0x46)
		/* set crsminpwr */
		PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x42)
		PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x42)
	PHY_REG_LIST_EXECUTE(pi);

	/* LNA1 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1_gain_db);

	/* LNA2 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2_gain_db);

	/* TIA Gain */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, tia_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, tia_gain_db);

	/* TIA Gainbits */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8,
	                         tia_gainbits);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8,
	                         tia_gainbits);

	/* Moved trisolation setting into a function */
	/* Need to be reused for LCNXNPHY */
	wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(pi);

	PHY_REG_LIST_START
		/* NB Clip = 0xe8 */
		PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0xe8)
		PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0xe8)

		/* w1 clip */
		PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x16)
		PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x16)
	PHY_REG_LIST_EXECUTE(pi);

	if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) &&
		pi->u.pi_nphy->elna2g == 2 &&
		(CHIPID(pi->sh->chip) == BCM5357_CHIP_ID)) {

		phy_reg_mod(pi, NPHY_Core1clipwbThreshold2057,
			NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			(0x0 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_reg_mod(pi, NPHY_Core2clipwbThreshold2057,
			NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			(0x0 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
	}
}

/*
 * AUTOGENERATED from subband_cust_43236A0.xls
 * DO NOT EDIT
 */



static void
wlc_phy_workarounds_nphy_gainctrl_2057_rev6(phy_info_t *pi)
{
	uint16 currband;
	int8  lna1G_gain_db_rev7[] = {9, 14, 19, 24};
	int8 *lna1_gain_db = NULL;
	int8 *lna1_gain_db_2 = NULL;
	int8 *lna2_gain_db = NULL;
	int8  tiaA_gain_db_rev7[]  = {-9, -6, -3, 0, 3, 3, 3, 3, 3, 3};
	int8 *tia_gain_db;
	int8  tiaA_gainbits_rev7[] = {0,  1,  2, 3, 4, 4, 4, 4, 4, 4};
	int8 *tia_gainbits;
	uint16 rfseqA_init_gain_rev7[] = {0x624f, 0x624f};
	uint16 *rfseq_init_gain;
	uint16 init_gaincode;
	uint16 clip1hi_gaincode;
	uint16 clip1md_gaincode = 0;
	uint16 clip1md_gaincode_B; /* REV7+ */
	uint16 clip1lo_gaincode;
	uint16 clip1lo_gaincode_B; /* REV7+ */
	uint8  crsminl_th = 0;
	uint8  crsminu_th;
	uint16 nbclip_th = 0;
	uint8  w1clip_th;
	uint16 freq;
	int8 nvar_baseline_offset0 = 0, nvar_baseline_offset1 = 0;
	uint8 chg_nbclip_th = 0;

	/* Disable clip2 detect until it's properly characterized */
	PHY_REG_LIST_START
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
	PHY_REG_LIST_EXECUTE(pi);

	/* Band-specific configuration */
	currband = phy_reg_read(pi, NPHY_BandControl) & NPHY_BandControl_currentBand;
	if (currband == 0) {
		/* 2G-band */

		lna1_gain_db = lna1G_gain_db_rev7;

		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 8, 8, lna1_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 8, 8, lna1_gain_db);

		/* increase crs-min-power by ~ 3 dBs for 20MHz */
		phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (0x40 << NPHY_crsminpoweru0_crsminpower0_SHIFT));

		/* increase crs-min-power for 40MHz */
		if (CHSPEC_IS40(pi->radio_chanspec)) {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x3e)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x3e)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* set bphy crsminpower to 70(dec) for 20Mhz and 40Mhz */
		phy_reg_mod(pi, NPHY_bphycrsminpower0,
		            NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		            (0x46 << NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT));

		/* Adjust W1Clip Threshold for robustness */
		if (CHSPEC_IS20(pi->radio_chanspec)) {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
					clip1wbThreshold, 13)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
					clip1wbThreshold, 13)
			PHY_REG_LIST_EXECUTE(pi);
		}
	} else {
		/* 5G-band */
		int8 lna1A_gain_db_rev7[3][4] = {{11, 16, 20, 24},	/* Low-Gain band */
						{11, 17, 21, 25},	/* High-Gain band */
						{12, 18, 22, 26}};	/* Mid-Gain band */
		int8 lna1A_gain_db_2_rev7[3][4] = {{11, 17, 22, 25},	/* Low-Gain band */
						{12, 18, 22, 26},	/* High-Gain band */
						{12, 18, 22, 26}};	/* Mid-Gain band */
		int8 lna2A_gain_db_rev7[3][4] = {{-1, 6, 10, 14},	/* Low-Gain band */
						{1, 8, 12, 16},		/* High-Gain band */
						{-1, 6, 10, 14}};	/* Mid-Gain band */

		/* common settings */
		init_gaincode = 0x9e;
		clip1hi_gaincode = 0x9e;
		clip1md_gaincode_B = 0x24;
		clip1lo_gaincode = 0x8a;
		clip1lo_gaincode_B = 8;
		rfseq_init_gain = rfseqA_init_gain_rev7;

		/* implement limiting mixer gain instead of fixing mixer gain */
		tia_gain_db = tiaA_gain_db_rev7;
		tia_gainbits = tiaA_gainbits_rev7;

		freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
		if (CHSPEC_IS20(pi->radio_chanspec)) {
			/* 5G BW20 */
			w1clip_th = 25;
			clip1md_gaincode = 0x82;

			if ((freq <= 5080) || (freq == 5825)) {
				/* Low-Gain band */
				crsminu_th = 0x3e;
				lna1_gain_db = lna1A_gain_db_rev7[0];
				lna1_gain_db_2 = lna1A_gain_db_2_rev7[0];
				lna2_gain_db = lna2A_gain_db_rev7[0];
			} else if ((freq >= 5500) && (freq <= 5700)) {
				/* High-Gain band */
				crsminu_th = 0x45;
				clip1md_gaincode_B = 0x14;
				nbclip_th = 0xff;
				chg_nbclip_th = 1;
				lna1_gain_db = lna1A_gain_db_rev7[1];
				lna1_gain_db_2 = lna1A_gain_db_2_rev7[1];
				lna2_gain_db = lna2A_gain_db_rev7[1];
			} else {
				/* Mid-Gain band */
				crsminu_th = 0x41;
				lna1_gain_db = lna1A_gain_db_rev7[2];
				lna1_gain_db_2 = lna1A_gain_db_2_rev7[2];
				lna2_gain_db = lna2A_gain_db_rev7[2];
			}

			/* adjust NF */
			if (freq <= 4920) {
				nvar_baseline_offset0 = 5;
				nvar_baseline_offset1 = 5;
			} else if ((freq > 4920) && (freq <= 5320)) {
				nvar_baseline_offset0 = 3;
				nvar_baseline_offset1 = 5;
			} else if ((freq > 5320) && (freq <= 5700)) {
				nvar_baseline_offset0 = 3;
				nvar_baseline_offset1 = 2;
			} else {
				nvar_baseline_offset0 = 4;
				nvar_baseline_offset1 = 0;
			}
		} else {
			/* 5G BW40 */
			crsminu_th = 0x3a;
			crsminl_th = 0x3a;
			w1clip_th = 20;

			/* adjust NF */
			if ((freq >= 4920) && (freq <= 5320)) {
				nvar_baseline_offset0 = 4;
				nvar_baseline_offset1 = 5;
			} else if ((freq > 5320) && (freq <= 5550)) {
				nvar_baseline_offset0 = 4;
				nvar_baseline_offset1 = 2;
			} else {
				nvar_baseline_offset0 = 5;
				nvar_baseline_offset1 = 3;
			}
		}

		/* Init Gain */
		phy_reg_write(pi, NPHY_Core1InitGainCodeA2057, init_gaincode);
		phy_reg_write(pi, NPHY_Core2InitGainCodeA2057, init_gaincode);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, pi->pubpi.phy_corenum,
		                         0x106, 16, rfseq_init_gain);

		/* HI Gain */
		/* Decrease tia/mix gain to reduce clipping of high pwr ACI before lpf */
		phy_reg_write(pi, NPHY_Core1clipHiGainCodeA2057, clip1hi_gaincode);
		phy_reg_write(pi, NPHY_Core2clipHiGainCodeA2057, clip1hi_gaincode);

		/* MD Gain */
		phy_reg_write(pi, NPHY_Core1clipmdGainCodeB2057, clip1md_gaincode_B);
		phy_reg_write(pi, NPHY_Core2clipmdGainCodeB2057, clip1md_gaincode_B);

		/* LO Gain */
		phy_reg_write(pi, NPHY_Core1cliploGainCodeA2057, clip1lo_gaincode);
		phy_reg_write(pi, NPHY_Core2cliploGainCodeA2057, clip1lo_gaincode);
		phy_reg_write(pi, NPHY_Core1cliploGainCodeB2057, clip1lo_gaincode_B);
		phy_reg_write(pi, NPHY_Core2cliploGainCodeB2057, clip1lo_gaincode_B);

		/* TIA Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, tia_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, tia_gain_db);

		/* TIA Gainbits */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8,
		                         tia_gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8,
		                         tia_gainbits);

		/* adjust crs min power */
		phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (crsminu_th << NPHY_crsminpoweru0_crsminpower0_SHIFT));

		/* RSSI Settings
		 * Adjust NB Clip threshold based on gainRange curves
		 */
		if (chg_nbclip_th == 1) {
			phy_reg_write(pi, NPHY_Core1nbClipThreshold, nbclip_th);
			phy_reg_write(pi, NPHY_Core2nbClipThreshold, nbclip_th);
		}

		/* Adjust W1 Clip threshold based on gainRange curves */
		phy_reg_mod(pi, NPHY_Core1clipwbThreshold2057,
		            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
		            (w1clip_th <<
		             NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_reg_mod(pi, NPHY_Core2clipwbThreshold2057,
		            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
		            (w1clip_th <<
		             NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));

		/* Adjust baseline offsets for noise variance */
		phy_reg_mod(pi, NPHY_gainAdjNoiseVarOffset,
		            NPHY_gainAdjNoiseVarOffset_gainAdjOffset0_MASK,
		            (nvar_baseline_offset0 <<
		             NPHY_gainAdjNoiseVarOffset_gainAdjOffset0_SHIFT));

		phy_reg_mod(pi, NPHY_gainAdjNoiseVarOffset,
		            NPHY_gainAdjNoiseVarOffset_gainAdjOffset1_MASK,
		            (nvar_baseline_offset1 <<
		             NPHY_gainAdjNoiseVarOffset_gainAdjOffset1_SHIFT));

		if (CHSPEC_IS20(pi->radio_chanspec)) {
			/* Update gain tables with measured radio-gains */
			/* LNA1 Gain */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 8, 8,
			                         lna1_gain_db);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 8, 8,
			                         lna1_gain_db_2);

			/* LNA2 Gain */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8,
			                         lna2_gain_db);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8,
			                         lna2_gain_db);

			phy_reg_write(pi, NPHY_Core1clipmdGainCodeA2057, clip1md_gaincode);
			phy_reg_write(pi, NPHY_Core2clipmdGainCodeA2057, clip1md_gaincode);
		} else {
			phy_reg_mod(pi, NPHY_crsminpowerl0,
			            NPHY_crsminpowerl0_crsminpower0_MASK,
			            (crsminl_th << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		}

	}

}

static void
wlc_phy_workarounds_nphy_gainctrl_2057_rev7(phy_info_t *pi)
{
	/* Disable clip2 detect until it's properly characterized */
	PHY_REG_LIST_START
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
	PHY_REG_LIST_EXECUTE(pi);

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* 2G-band */

		int8 lna1gain[] = {10, 15, 19, 25};
		/* LNA2 Gains [dB] */
		int8 lna2gain[] = {0, 10, 15, 18};
		/* BPHY CRS MinPwr */
		uint16 bcrsmin  = 0x46;
		uint16 crsminu = 0x36, crsminl = 0x36;

		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {
			/* BW20 customizations */

			/* CRS MinPwr */
			crsminu  = 0x4a;

			/* adjust W1Clip Threshold */
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
					clip1wbThreshold, 0xd)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
					clip1wbThreshold, 0xd)
			PHY_REG_LIST_EXECUTE(pi);
		} else {
			/* BW40 customizations */

			/* CRS MinPwr */
			crsminu  = 0x48;
			crsminl  = 0x48;

			/* adjust W1Clip Threshold */
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
					clip1wbThreshold, 0x13)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
					clip1wbThreshold, 0x13)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* adjust crsminpower */
		phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
		phy_reg_mod(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
		            (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));

		phy_reg_mod(pi, NPHY_bphycrsminpower0,
		            NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		            (bcrsmin << NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT));

		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain);
		/* LNA2 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);


	} else {
		/* 5G-band */

		/* InitGain */
		uint16 initgain[] = {0x624f, 0x624f, 0x624f, 0x624f};
		/* LNA1 Gains [dB] */
		int8  lna1gain[] = {11, 17, 21, 26};
		/* LNA2 Gains [dB] */
		int8   lna2gain[] = {0, 7, 11, 15};
		/* MixTIA Gains */
		int8   mixtia[] = {-5, -2, 1, 4, 7, 7, 7, 7, 7, 7};
		/* GainBits */
		int8   gainbits[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		/* Radio REGs */
		uint8  radioreg_0x86 = 0xc0;
		uint8  radioreg_0x10B = 0xc0;

		/* 47186nrh has 43236 with eLNA */
		bool   elna_board = ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
			BFL_ELNA_GAINDEF) && ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
			BFL_EXTLNA) || (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
			BFL_EXTLNA_5GHz)));

		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {
			/* BW20 customizations */

			/* CRS MinPwr */
			uint16 crsminu = elna_board ? 0x3e : 0x44;
			uint16 crsminl = elna_board ? 0x3e : 0x44;

			/* adjust crsminpower */
			phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
			            (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_reg_mod(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
			            (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));

			/* adjust W1Clip Threshold */
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
					clip1wbThreshold, 0x19)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
					clip1wbThreshold, 0x19)
			PHY_REG_LIST_EXECUTE(pi);
		} else {
			/* BW40 customizations */

			/* CRS MinPwr */
			uint16 crsminu  = elna_board ? 0x3e : 0x3f;
			uint16 crsminl  = elna_board ? 0x3e : 0x3f;

			/* adjust crsminpower */
			phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
			            (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_reg_mod(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
			            (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));

			/* adjust W1Clip Threshold */
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
					clip1wbThreshold, 0x14)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
					clip1wbThreshold, 0x14)
			PHY_REG_LIST_EXECUTE(pi);
		}

		PHY_REG_LIST_START
			/* NB Clip  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0xfe)
			PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0xfe)
			/* Hi Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipHiGainCodeA2057, 0x9e)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipHiGainCodeA2057, 0x9e)
			/* MD Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x24)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x24)
			/* LO Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x8a)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x8a)
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
			/* InitGCode */
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x9e)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x9e)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 10, 0x106, 16, initgain);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits);

		write_radio_reg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0, radioreg_0x86);
		write_radio_reg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1, radioreg_0x10B);

		return;
	}
}

static void
wlc_phy_workarounds_nphy_gainctrl_2057_rev3(phy_info_t *pi)
{
	int32 edcrs_th;

	/* Disable clip2 detect until it's properly characterized */
	PHY_REG_LIST_START
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
	PHY_REG_LIST_EXECUTE(pi);

        /* Reduce edcrs for EU by 3dBs */
        if (pi->region_group == REGION_EU) { 
                /* Need to pass -70dBm/Mhz (2g), -73dBm/Mhz (5g) inband noise */
                edcrs_th = (CHSPEC_IS2G(pi->radio_chanspec)) ? -64 : -67;
                wlc_phy_adjust_ed_thres_nphy(pi, &edcrs_th, TRUE); 
        }
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* 2G-band */

		int8 lna1gain[] = {8, 13, 18, 25};
		/* LNA2 Gains [dB] */
		int8 lna2gain[] = {-4, 6, 10, 15};

		/* MixTIA Gains */
		int8   mixtia[] = {-1, 0, 3, 6, 6, 6, 6, 6, 6, 6};
		/* GainBits */
		int8   gainbits[] = {0x0, 0x1, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};

		PHY_REG_LIST_START
			/* adjust W1Clip Threshold */
			PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x18)
			PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x18)
			/* adjust crsminpower */
			PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x44)
			PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x44)
			PHY_REG_MOD_ENTRY(NPHY, bphycrsminpower0, bphycrsminpower0, 0x46)
		PHY_REG_LIST_EXECUTE(pi);

		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain);
		/* LNA2 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);
		/* Mix-TIA Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits);

		/* clipLO gain */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x74)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x74)
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
		PHY_REG_LIST_EXECUTE(pi);

	} else {
		/* 5G-band */
		/* LNA2 Gains [dB] */
		int8   lna2gain[] = {1, 7, 11, 16};
		/* MixTIA Gains */
		int8   mixtia[] = {-7, -4, -1, 2, 5, 5, 5, 5, 5, 5};
		/* GainBits */
		int8   gainbits[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};

		/* InitGain */
		uint16 initgain[] = {0x624f, 0x624f, 0x624f, 0x624f};

		/* Radio REGs */
		uint8  radioreg_0x86 = 0xc0;
		uint8  radioreg_0x10B = 0xc0;

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits);

		write_radio_reg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0, radioreg_0x86);
		write_radio_reg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1, radioreg_0x10B);

		PHY_REG_LIST_START
			/* InitGCode */
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x9e)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x9e)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 10, 0x106, 16, initgain);

		PHY_REG_LIST_START
			/* Hi Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipHiGainCodeA2057, 0x9e)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipHiGainCodeA2057, 0x9e)
			/* MD Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeA2057, 0x82)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeA2057, 0x82)
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x24)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x24)
		PHY_REG_LIST_EXECUTE(pi);
	}
}


static void
wlc_phy_adjust_lnagaintbl_nphy(phy_info_t *pi)
{
	uint core;
	int ctr;
	int16 gain_delta[2];
	uint8 curr_channel;
	uint16 minmax_gain[2];
	uint16 regval[4];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (pi->nphy_gain_boost) {
		if ((CHSPEC_IS2G(pi->radio_chanspec))) {
			/* Add 6 dB to the default gain values, if gain boost
			   is enabled (2 GHz band)
			*/
			gain_delta[0] = 6;
			gain_delta[1] = 6;
		} else {
			/* In the 5 GHz band, the gain increment due to gain boost
			   decreases linearly with the channel number
			*/
			curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
			gain_delta[0] = (int16) PHY_HW_ROUND(((nphy_lnagain_est0[0]*curr_channel)+
				nphy_lnagain_est0[1]), 13);
			gain_delta[1] = (int16) PHY_HW_ROUND(((nphy_lnagain_est1[0]*curr_channel)+
				nphy_lnagain_est1[1]), 13);
		}
	} else {
		/* Use default values for the LNA gain table,
		   if gain boost is disabled
		*/
		gain_delta[0] = 0;
		gain_delta[1] = 0;
	}

	/* Now, adjust the gain table */
	for (core = 0; core < pi->pubpi.phy_corenum; core++) {
		if (pi->nphy_elna_gain_config) {
			/* With external LNA, LNA gains of 0 and 1
			 * look like old gain codes 2 and 3
			 */
			regval[0] = nphy_def_lnagains[2]+gain_delta[core];
			regval[1] = nphy_def_lnagains[3]+gain_delta[core];
			regval[2] = nphy_def_lnagains[3]+gain_delta[core];
			regval[3] = nphy_def_lnagains[3]+gain_delta[core];
		} else {
			for (ctr = 0; ctr < 4; ctr++) {
				regval[ctr] = nphy_def_lnagains[ctr]+gain_delta[core];
			}
		}
		wlc_phy_table_write_nphy(pi, core, 4, 8, 16, regval);

		minmax_gain[core] = (uint16) (nphy_def_lnagains[2]+gain_delta[core]+4);
	}

	phy_reg_mod(pi, NPHY_Core1MinMaxGain,
	            NPHY_CoreMinMaxGain_minGainValue_MASK,
	            (minmax_gain[0] << NPHY_CoreMinMaxGain_minGainValue_SHIFT));
	phy_reg_mod(pi, NPHY_Core2MinMaxGain,
	            NPHY_CoreMinMaxGain_minGainValue_MASK,
	            (minmax_gain[1] << NPHY_CoreMinMaxGain_minGainValue_SHIFT));

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

void
wlc_phy_switch_radio_nphy(phy_info_t *pi, bool on)
{
	if (on) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (! pi->radio_is_on) {
				wlc_phy_radio_preinit_205x(pi);
				wlc_phy_radio_init_2057(pi);
				wlc_phy_radio_postinit_2057(pi);
			}
			/* !!! it could change bw inside */
			wlc_phy_chanspec_set((wlc_phy_t*)pi, pi->radio_chanspec);
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			if (!pi->radio_is_on) {
				wlc_phy_radio_preinit_205x(pi);
				wlc_phy_radio_init_2056(pi);
				wlc_phy_radio_postinit_2056(pi);
			}

			/* !!! it could change bw inside */
			wlc_phy_chanspec_set((wlc_phy_t*)pi, pi->radio_chanspec);
		} else {
			wlc_phy_radio_preinit_2055(pi);
			wlc_phy_radio_init_2055(pi);
			wlc_phy_radio_postinit_2055(pi);
		}

		pi->radio_is_on = TRUE;

	} else {

		/* Not needed for 2057 radio, ie, REV7+ */
		if (NREV_GE(pi->pubpi.phy_rev, 3) &&
			NREV_LT(pi->pubpi.phy_rev, 7) &&
			pi->radio_is_on) {
			phy_reg_and(pi, NPHY_RfctrlCmd, ~RFCC_CHIP0_PU);
			mod_radio_reg(pi, RADIO_2056_SYN_COM_PU, 0x2, 0x0);

			/* Turn boost off to save power */
			write_radio_reg(pi, RADIO_2056_TX_PADA_BOOST_TUNE | RADIO_2056_TX0, 0);
			write_radio_reg(pi, RADIO_2056_TX_PADG_BOOST_TUNE | RADIO_2056_TX0, 0);
			write_radio_reg(pi, RADIO_2056_TX_PGAA_BOOST_TUNE | RADIO_2056_TX0, 0);
			write_radio_reg(pi, RADIO_2056_TX_PGAG_BOOST_TUNE | RADIO_2056_TX0, 0);
			mod_radio_reg(pi, RADIO_2056_TX_MIXA_BOOST_TUNE | RADIO_2056_TX0,
				0xf0, 0);
			write_radio_reg(pi, RADIO_2056_TX_MIXG_BOOST_TUNE | RADIO_2056_TX0, 0);

			write_radio_reg(pi, RADIO_2056_TX_PADA_BOOST_TUNE | RADIO_2056_TX1, 0);
			write_radio_reg(pi, RADIO_2056_TX_PADG_BOOST_TUNE | RADIO_2056_TX1, 0);
			write_radio_reg(pi, RADIO_2056_TX_PGAA_BOOST_TUNE | RADIO_2056_TX1, 0);
			write_radio_reg(pi, RADIO_2056_TX_PGAG_BOOST_TUNE | RADIO_2056_TX1, 0);
			mod_radio_reg(pi, RADIO_2056_TX_MIXA_BOOST_TUNE | RADIO_2056_TX1,
				0xf0, 0);
			write_radio_reg(pi, RADIO_2056_TX_MIXG_BOOST_TUNE | RADIO_2056_TX1, 0);

			pi->radio_is_on = FALSE;
		}
		if (NREV_GE(pi->pubpi.phy_rev, 8)) {
			phy_reg_and(pi, NPHY_RfctrlCmd, ~RFCC_CHIP0_PU);
			pi->radio_is_on = FALSE;
		}

	}
}

static void
wlc_phy_radio_preinit_2055(phy_info_t *pi)
{
	PHY_REG_LIST_START
		/* enable chip_pu and toggle 2055 POR via mimophy RFCtrl: */
		/* NOTE: por_force is active low and level sensitive! */
		PHY_REG_AND_ENTRY(NPHY, RfctrlCmd, ~RFCC_POR_FORCE)
		PHY_REG_OR_ENTRY(NPHY, RfctrlCmd, RFCC_CHIP0_PU | RFCC_OE_POR_FORCE)

		PHY_REG_OR_ENTRY(NPHY, RfctrlCmd, RFCC_POR_FORCE)
	PHY_REG_LIST_EXECUTE(pi);
}

static void
wlc_phy_radio_init_2055(phy_info_t *pi)
{
	if (wlc_phy_init_radio_regs(pi, regs_2055, RADIO_DEFAULT_CORE) > 0x100)
		PHY_ERROR(("wlc_phy_radio_init_2055, wrong table regs_2055 !!\n"));
}

static void
wlc_phy_radio_postinit_2055(phy_info_t *pi)
{
	/* make sure pin control is enabled and core-sync disabled: */
	and_radio_reg(pi, RADIO_2055_MASTER_CNTRL1,
	              ~(RADIO_2055_JTAGCTRL_MASK | RADIO_2055_JTAGSYNC_MASK));

	/*
	 * Enable the 2055 internal rx baseband regulators here for
	 * boards which do not provide external regulators.
	 *
	 * The internal regulators must be enabled before starting R/RC cal.
	 */
	if (((pi->sh->sromrev >= 4) && !(BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
		BFL2_RXBB_INT_REG_DIS)) ||
		((pi->sh->sromrev < 4) &&
		!((pi->sh->boardvendor == VENDOR_BROADCOM) &&
		(pi->sh->boardtype == CB2_4321_BOARD) &&
		(pi->sh->boardrev >= 0x41)))) {
		and_radio_reg(pi, RADIO_2055_CORE1_RXBB_REGULATOR, 0x7F);
		and_radio_reg(pi, RADIO_2055_CORE2_RXBB_REGULATOR, 0x7F);
	}

	/* On-radio RC and R Calibration: */

	/* Set the RC time constant */
	mod_radio_reg(pi, RADIO_2055_RRCCAL_N_OPT_SEL, 0x3F, 0x2C);
	write_radio_reg(pi, RADIO_2055_CAL_MISC, 0x3C);


	/* Make sure xtal is on, Program the cal_misc register bits
	 * rrcal_start = 0 and rrcal_rst_n=0 24<6> = 0 and 24<0> = 0
	 */
	and_radio_reg(pi, RADIO_2055_CAL_MISC,
	              ~(RADIO_2055_RRCAL_START | RADIO_2055_RRCAL_RST_N));

	/* Program register cal_lpo_cntrl<7>=1 29<7> = 1 */
	or_radio_reg(pi, RADIO_2055_CAL_LPO_CNTRL, RADIO_2055_CAL_LPO_ENABLE);

	/* program register cal_misc bit rrcal_rst_n=1 24<0> = 1 */
	or_radio_reg(pi, RADIO_2055_CAL_MISC, RADIO_2055_RRCAL_RST_N);

	/* wait 1 ms */
	OSL_DELAY(1000);
	/* Program register cal_misc bit rrcal_start=1 24<6> = 1 */
	or_radio_reg(pi, RADIO_2055_CAL_MISC, RADIO_2055_RRCAL_START);


	/* Wait until register cal_counter_out2 bit rcal_done=1, 26<7> =
	 * 1, = 0 means work in progress.
	 */
	SPINWAIT(((read_radio_reg(pi, RADIO_2055_CAL_COUNTER_OUT2) & RADIO_2055_RCAL_DONE) !=
		RADIO_2055_RCAL_DONE), NPHY_SPINWAIT_RADIO_2055_RCAL);

	ASSERT((read_radio_reg(pi, RADIO_2055_CAL_COUNTER_OUT2) & RADIO_2055_RCAL_DONE) ==
		RADIO_2055_RCAL_DONE);

	and_radio_reg(pi, RADIO_2055_CAL_LPO_CNTRL, ~(RADIO_2055_CAL_LPO_ENABLE));


	/* !!! it could change bw inside */
	wlc_phy_chanspec_set((wlc_phy_t*)pi, pi->radio_chanspec);

	write_radio_reg(pi, RADIO_2055_CORE1_RXBB_LPF, 9);
	write_radio_reg(pi, RADIO_2055_CORE2_RXBB_LPF, 9);

	/* set hpvga slow mode to 0x83 (133khz cutoff) this setting also
	 * requires GainBackoffValue=0x1 for OFDM 20Mhz mode ONLY.
	 */
	write_radio_reg(pi, RADIO_2055_CORE1_RXBB_MIDAC_HIPAS, 0x83);
	write_radio_reg(pi, RADIO_2055_CORE2_RXBB_MIDAC_HIPAS, 0x83);

	mod_radio_reg(pi, RADIO_2055_CORE1_LNA_GAINBST,
	              RADIO_2055_GAINBST_VAL_MASK, RADIO_2055_GAINBST_CODE);
	mod_radio_reg(pi, RADIO_2055_CORE2_LNA_GAINBST,
	              RADIO_2055_GAINBST_VAL_MASK, RADIO_2055_GAINBST_CODE);
	if (pi->nphy_gain_boost) {
		and_radio_reg(pi, RADIO_2055_CORE1_RXRF_SPC1, ~(RADIO_2055_GAINBST_DISABLE));
		and_radio_reg(pi, RADIO_2055_CORE2_RXRF_SPC1, ~(RADIO_2055_GAINBST_DISABLE));
	} else {
		or_radio_reg(pi, RADIO_2055_CORE1_RXRF_SPC1, RADIO_2055_GAINBST_DISABLE);
		or_radio_reg(pi, RADIO_2055_CORE2_RXRF_SPC1, RADIO_2055_GAINBST_DISABLE);
	}

	OSL_DELAY(2);
}

static void
wlc_phy_radio_preinit_205x(phy_info_t *pi)
{
	/* enable chip_pu and toggle 2056 and 2057 POR via mimophy RFCtrl: */
	ASSERT(NREV_GE(pi->pubpi.phy_rev, 3));

	phy_reg_and(pi, NPHY_RfctrlCmd, ~RFCC_CHIP0_PU);

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6)) {
		PHY_REG_LIST_START
			PHY_REG_AND_ENTRY(NPHY, RfctrlCmd, RFCC_OE_POR_FORCE)
			PHY_REG_OR_ENTRY(NPHY, RfctrlCmd, ~RFCC_OE_POR_FORCE)
		PHY_REG_LIST_EXECUTE(pi);
	} else {

		PHY_REG_LIST_START
			PHY_REG_AND_ENTRY(NPHY, RfctrlCmd, RFCC_OE_POR_FORCE)
			PHY_REG_OR_ENTRY(NPHY, RfctrlCmd, ~RFCC_OE_POR_FORCE)
		PHY_REG_LIST_EXECUTE(pi);
	}

	phy_reg_or(pi, NPHY_RfctrlCmd, RFCC_CHIP0_PU);
}

static void
wlc_phy_radio_init_2056(phy_info_t *pi)
{
	radio_regs_t *regs_SYN_2056_ptr = NULL;
	radio_regs_t *regs_TX_2056_ptr = NULL;
	radio_regs_t *regs_RX_2056_ptr = NULL;

	if (NREV_IS(pi->pubpi.phy_rev, 3)) {
		regs_SYN_2056_ptr = regs_SYN_2056;
		regs_TX_2056_ptr = regs_TX_2056;
		regs_RX_2056_ptr = regs_RX_2056;
	} else if (NREV_IS(pi->pubpi.phy_rev, 4)) {
		regs_SYN_2056_ptr = regs_SYN_2056_A1;
		regs_TX_2056_ptr = regs_TX_2056_A1;
		regs_RX_2056_ptr = regs_RX_2056_A1;
	} else {
		switch (RADIOREV(pi->pubpi.radiorev)) {
		case 5:
			regs_SYN_2056_ptr = regs_SYN_2056_rev5;
			regs_TX_2056_ptr = regs_TX_2056_rev5;
			regs_RX_2056_ptr = regs_RX_2056_rev5;
			break;

		case 6:
			regs_SYN_2056_ptr = regs_SYN_2056_rev6;
			regs_TX_2056_ptr = regs_TX_2056_rev6;
			regs_RX_2056_ptr = regs_RX_2056_rev6;
			break;

		case 7:
		case 9: /* Radio id rev7 and rev9 have the same register settings */
			regs_SYN_2056_ptr = regs_SYN_2056_rev7;
			regs_TX_2056_ptr = regs_TX_2056_rev7;
			regs_RX_2056_ptr = regs_RX_2056_rev7;
			break;

		case 8:
			regs_SYN_2056_ptr = regs_SYN_2056_rev8;
			regs_TX_2056_ptr = regs_TX_2056_rev8;
			regs_RX_2056_ptr = regs_RX_2056_rev8;
			break;

		case 11:
			regs_SYN_2056_ptr = regs_SYN_2056_rev11;
			regs_TX_2056_ptr = regs_TX_2056_rev11;
			regs_RX_2056_ptr = regs_RX_2056_rev11;
			break;

		default:
			PHY_ERROR(("wlc_phy_radio_init_2056: only supports nrev 3 to 9\n"));
			ASSERT(0);
			break;
		}
	}

	/* Initialize the SYN registers */
	if (wlc_phy_init_radio_regs(pi, regs_SYN_2056_ptr, (uint16)RADIO_2056_SYN) > 0x100)
		PHY_ERROR(("wlc_phy_radio_init_2056, wrong table regs_2055 !!\n"));

	/* Initialize the TX0, TX1 registers */
	if (wlc_phy_init_radio_regs(pi, regs_TX_2056_ptr, (uint16)RADIO_2056_TX0) > 0x100) {
		PHY_ERROR(("wlc_phy_radio_init_2056, wrong table regs_2056 !!\n"));
	}

	if (wlc_phy_init_radio_regs(pi, regs_TX_2056_ptr, (uint16)RADIO_2056_TX1) > 0x100) {
		PHY_ERROR(("wlc_phy_radio_init_2056, wrong table regs_2056 !!\n"));
	}

	/* Initialize the RX0, RX1 registers */
	if (wlc_phy_init_radio_regs(pi, regs_RX_2056_ptr, (uint16)RADIO_2056_RX0) > 0x100) {
		PHY_ERROR(("wlc_phy_radio_init_2056, wrong table regs_2056 !!\n"));
	}

	if (wlc_phy_init_radio_regs(pi, regs_RX_2056_ptr, (uint16)RADIO_2056_RX1) > 0x100) {
		PHY_ERROR(("wlc_phy_radio_init_2056, wrong table regs_2056 !!\n"));
	}
}

static void
wlc_phy_radio_postinit_2056(phy_info_t *pi)
{
	mod_radio_reg(pi, RADIO_2056_SYN_COM_CTRL, 0xb, 0xb);

	mod_radio_reg(pi, RADIO_2056_SYN_COM_PU, 0x2, 0x2);
	mod_radio_reg(pi, RADIO_2056_SYN_COM_RESET, 0x2, 0x2);
	OSL_DELAY(1000);
	mod_radio_reg(pi, RADIO_2056_SYN_COM_RESET, 0x2, 0x0);

	if ((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_BTC3WIRE) ||
		(BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_XTALBUFOUTEN)) {
		/* Disable xo_jtag only */
		mod_radio_reg(pi, RADIO_2056_SYN_PLL_MAST2, 0xf4, 0x0);
	} else {
		/* Disable xo_buffer_out and xo_jtag */
		mod_radio_reg(pi, RADIO_2056_SYN_PLL_MAST2, 0xfc, 0x0);
	}

	/* Disable lpo_64kHz */
	mod_radio_reg(pi, RADIO_2056_SYN_RCCAL_CTRL0, 0x1, 0x0);

	/* R-cal is required after radio reset */
	if (pi->phy_init_por) {
		wlc_phy_radio205x_rcal(pi);
	}
}

static void
wlc_phy_radio_init_2057(phy_info_t *pi)
{
	radio_20xx_regs_t *regs_2057_ptr = NULL;

	if (NREV_IS(pi->pubpi.phy_rev, 7)) {
		/* Covers 43226a0/1 and 6362a0, until we need to separate them */
		regs_2057_ptr = regs_2057_rev4;

	} else if (NREV_IS(pi->pubpi.phy_rev, 8)) {
		/* 5357a0, 43236a0, 6362b0 */

		if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
			/* 5357a0 */
			regs_2057_ptr = regs_2057_rev5;

		} else if (CHIPID_43236X_FAMILY(pi)) {
			/* 43236a0 */
			regs_2057_ptr = regs_2057_rev7;

		} else if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
			if (RADIOREV(pi->pubpi.radiorev) == 12) {
				/* BCM63268B0 */
				regs_2057_ptr = regs_2057_rev12;
			} else {
				/* 6362b0 */
				regs_2057_ptr = regs_2057_rev8;
			}
		} else {
			PHY_ERROR(("wlc_phy_radio_init_2057: NPHY 8 need radiorev 5, 7, 8: %x\n",
			           RADIOREV(pi->pubpi.radiorev)));
			ASSERT(0);
		}

	} else if (NREV_IS(pi->pubpi.phy_rev, 9)) {
		/* 5357b0, 5357b1, 43236b0 */
		if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
			/* 5357b0, 5357b1 */
			regs_2057_ptr = regs_2057_rev5v1;

		} else if (CHIPID_43236X_FAMILY(pi)) {
			if (CHIPREV(pi->sh->chiprev) == 2) {
				/* 43236b0 */
				regs_2057_ptr = regs_2057_rev7v1;
			} else if (CHIPREV(pi->sh->chiprev) == 3) {
				/* 43236b1 */
				regs_2057_ptr = regs_2057_rev7v2;
			}

		} else {
			PHY_ERROR(("wlc_phy_radio_init_2057: NPHY 9 need radiorev 5v1, 7v1 %x\n",
			           RADIOREV(pi->pubpi.radiorev)));
			ASSERT(0);
		}

	} else if (NREV_IS(pi->pubpi.phy_rev, 10)) {
		if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
			/* 43237a0 */
			regs_2057_ptr = regs_2057_rev10;
		}

	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		/* LCNXN */
		/* 43228 A0 is the only chip under NPHY rev 16 */
		regs_2057_ptr = regs_2057_rev9;
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
		if (RADIOREV(pi->pubpi.radiorev) == 13) {
			/* 53572a0 */
			regs_2057_ptr = regs_2057_rev13;
		} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
			/* 43217 */
			if (RADIOVER(pi->pubpi.radiover) == 1) {
				/* etr sw */
				regs_2057_ptr = regs_2057_rev14v1;
			} else {
				/* itr sw and others */
				regs_2057_ptr = regs_2057_rev14;
			}
		} else {
			/* 43228a0 */
			regs_2057_ptr = regs_2057_rev13;
		}
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		/* 43239a0 */
		regs_2057_ptr = regs_2057_rev11;
	} else {
		PHY_ERROR(("wlc_phy_radio_init_2057: only supports NPHYs 7-9  and rev 16\n"));
		ASSERT(0);
	}

	/* Initialize the radio registers */
	if (wlc_phy_init_radio_regs_allbands(pi, regs_2057_ptr) > 0x200)
		PHY_ERROR(("wlc_phy_radio_init_2057, wrong table regs_2057 !!\n"));
}

static void
wlc_phy_radio_postinit_2057(phy_info_t *pi)
{
	/* enable PHY pin-control */
	mod_radio_reg(pi, RADIO_2057_XTALPUOVR_PINCTRL, 0x1, 0x1);

	if ((CHIPID(pi->sh->chip) != BCM6362_CHIP_ID) &&
	    ((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_XTALBUFOUTEN) == 0)) {
		/* Enable xtal_pu_ovr to ensure BT xtal_buff out is off for 43226,
		 * but 6362 needs it on since it controls diff clock buff pu (not BT)
		 */
		mod_radio_reg(pi, RADIO_2057_XTALPUOVR_PINCTRL, 0x2, 0x2);
	}

	if (((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
	        (CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) &&
		(pi->sh->chippkg == BCM47186_PKG_ID)) {
		/* Set xtal_vout_sel (xtal supply regulator val)
		   from 0x2 (2.6V) to 0x3 (3V) to improve phase noise on 47186
		*/
		mod_radio_reg(pi, RADIO_2057_XTAL_CONFIG2, 0x60, 0x60);
	}

	/* reset synthesizer */
	mod_radio_reg(pi, RADIO_2057_RFPLL_MISC_CAL_RESETN, 0x78,  0x78);
	mod_radio_reg(pi, RADIO_2057_XTAL_CONFIG2,          0x80,  0x80);
	OSL_DELAY(2000);
	mod_radio_reg(pi, RADIO_2057_RFPLL_MISC_CAL_RESETN, 0x78,  0x0);
	mod_radio_reg(pi, RADIO_2057_XTAL_CONFIG2,          0x80,  0x0);

	/* R-cal and RC-cal are required after radio reset */
	if (pi->phy_init_por) {
		wlc_phy_radio205x_rcal(pi);
		wlc_phy_radio2057_rccal(pi);
	}

	/* Disable xo_jtag (6362A0 needs it ON at all times) and the spare_xtal_buffer */
	mod_radio_reg(pi, RADIO_2057_RFPLL_MASTER, 0x8, 0x0);
}

/*  lookup radio-chip-specific channel code,
 * TODO: to refactor the t0, t1, and t2 structures
 */
static bool
wlc_phy_chan2freq_nphy(phy_info_t *pi, uint channel, int *f, chan_info_nphy_radio2057_t **t0,
                       chan_info_nphy_radio205x_t **t1, chan_info_nphy_radio2057_rev5_t **t2,
                       chan_info_nphy_2055_t **t3)
{
	uint i;
	chan_info_nphy_radio2057_t      *chan_info_tbl_p_0 = NULL;
	chan_info_nphy_radio205x_t      *chan_info_tbl_p_1 = NULL;
	chan_info_nphy_radio2057_rev5_t *chan_info_tbl_p_2 = NULL;
	uint32 tbl_len = 0;

	int freq = 0;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (NREV_IS(pi->pubpi.phy_rev, 7)) {
			/* REV7 uses radio 2057 rev4/6/3 (43226a0/1 and 6362a0) */
			chan_info_tbl_p_0 = chan_info_nphyrev7_2057_rev4;
			tbl_len = ARRAYSIZE(chan_info_nphyrev7_2057_rev4);

		} else if (NREV_IS(pi->pubpi.phy_rev, 8)) {
			/* 5357a0, 43236a0, 6362b0 */

			if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
				/* 5357a0 */
				chan_info_tbl_p_2 = chan_info_nphyrev8_2057_rev5;
				tbl_len = ARRAYSIZE(chan_info_nphyrev8_2057_rev5);

			} else if (CHIPID_43236X_FAMILY(pi)) {
				/* 43236a0 */
				chan_info_tbl_p_0 = chan_info_nphyrev8_2057_rev7;
				tbl_len = ARRAYSIZE(chan_info_nphyrev8_2057_rev7);

			} else if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
				if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268 */
					chan_info_tbl_p_0 = chan_info_nphyrev8_2057_rev12;
					tbl_len = ARRAYSIZE(chan_info_nphyrev8_2057_rev12);
				} else {
					/* 6362b0 */
					chan_info_tbl_p_0 = chan_info_nphyrev8_2057_rev8;
					tbl_len = ARRAYSIZE(chan_info_nphyrev8_2057_rev8);
				}
			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}

		} else if  (NREV_IS(pi->pubpi.phy_rev, 9)) {
			/* 5357b0, 5357b1, 43236b0 */
			if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
				/* 5357b0, 5357b1 */
				chan_info_tbl_p_2 = chan_info_nphyrev9_2057_rev5v1;
				tbl_len = ARRAYSIZE(chan_info_nphyrev9_2057_rev5v1);

			} else if (CHIPID_43236X_FAMILY(pi)) {
				if (CHIPREV(pi->sh->chiprev) == 2) {
					/* 43236b0 */
					chan_info_tbl_p_0 = chan_info_nphyrev9_2057_rev7v1;
					tbl_len = ARRAYSIZE(chan_info_nphyrev9_2057_rev7v1);
				} else if (CHIPREV(pi->sh->chiprev) == 3) {
					/* 43236b1 */
					chan_info_tbl_p_0 = chan_info_nphyrev9_2057_rev7v2;
					tbl_len = ARRAYSIZE(chan_info_nphyrev9_2057_rev7v2);
				}
			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d and ver %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev),
				           RADIOVER(pi->pubpi.radiover)));
				ASSERT(0);
			}

		} else if  (NREV_IS(pi->pubpi.phy_rev, 10)) {
			if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
				/* 43237a0 */
				chan_info_tbl_p_0 = chan_info_nphyrev10_2057_rev10;
				tbl_len = ARRAYSIZE(chan_info_nphyrev10_2057_rev10);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			/* LCNXN */
			chan_info_tbl_p_0 = chan_info_nphyrev16_2057_rev9;
			tbl_len = ARRAYSIZE(chan_info_nphyrev16_2057_rev9);

		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
			if (RADIOREV(pi->pubpi.radiorev) == 13) {
			/* 53572a0 */
			chan_info_tbl_p_2 = chan_info_nphyrev17_2057_rev13;
			tbl_len = ARRAYSIZE(chan_info_nphyrev17_2057_rev13);
			}
			else if (RADIOREV(pi->pubpi.radiorev) == 14) {
				/* 43217 */
				/* itr sw and etr sw share the same table */
				if (RADIOVER(pi->pubpi.radiover) == 0) {
					chan_info_tbl_p_2 = chan_info_nphyrev17_2057_rev14;
				} else if (RADIOVER(pi->pubpi.radiover) == 1) {
					chan_info_tbl_p_2 = chan_info_nphyrev17_2057_rev14v1;
				}
				tbl_len = ARRAYSIZE(chan_info_nphyrev17_2057_rev14);
			} else {
				chan_info_tbl_p_2 = chan_info_nphyrev17_2057_rev13;
				tbl_len = ARRAYSIZE(chan_info_nphyrev17_2057_rev13);
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			/* 43239a0 */
			chan_info_tbl_p_0 = chan_info_nphyrev18_2057_rev11;
			tbl_len = ARRAYSIZE(chan_info_nphyrev18_2057_rev11);

		} else {
			PHY_ERROR(("Unsupported phy rev %d\n", pi->pubpi.phy_rev));
			goto fail;
		}

		for (i = 0; i < tbl_len; i++) {
			if ((RADIOREV(pi->pubpi.radiorev) == 5) ||
			    (RADIOREV(pi->pubpi.radiorev) == 13) ||
			    (RADIOREV(pi->pubpi.radiorev) == 14)) {
				/* 2057 rev5 is 2.4G only */
				ASSERT(chan_info_tbl_p_2 != NULL);
				if (chan_info_tbl_p_2[i].chan == channel)
					break;
			} else {
				/* other 2057 revs are dual-band */
				ASSERT(chan_info_tbl_p_0 != NULL);
				if (chan_info_tbl_p_0[i].chan == channel)
					break;
			}
		}

		if (i >= tbl_len) {
			PHY_ERROR(("wl%d: %s: channel %d not found in channel table\n",
				pi->sh->unit, __FUNCTION__, channel));
			ASSERT(i < tbl_len);
			goto fail;
		}
		if ((RADIOREV(pi->pubpi.radiorev) == 5) ||
		    (RADIOREV(pi->pubpi.radiorev) == 13) ||
		    (RADIOREV(pi->pubpi.radiorev) == 14)) {
			*t2 = &chan_info_tbl_p_2[i];
			freq = chan_info_tbl_p_2[i].freq;
		} else {
			*t0 = &chan_info_tbl_p_0[i];
			freq = chan_info_tbl_p_0[i].freq;
		}

	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (NREV_IS(pi->pubpi.phy_rev, 3)) {
			chan_info_tbl_p_1 = chan_info_nphyrev3_2056;
			tbl_len = ARRAYSIZE(chan_info_nphyrev3_2056);
		} else if (NREV_IS(pi->pubpi.phy_rev, 4)) {
			chan_info_tbl_p_1 = chan_info_nphyrev4_2056_A1;
			tbl_len = ARRAYSIZE(chan_info_nphyrev4_2056_A1);
		} else if (NREV_IS(pi->pubpi.phy_rev, 5) || NREV_IS(pi->pubpi.phy_rev, 6)) {
			switch (RADIOREV(pi->pubpi.radiorev)) {
			case 5:
				chan_info_tbl_p_1 = chan_info_nphyrev5_2056v5;
				tbl_len = ARRAYSIZE(chan_info_nphyrev5_2056v5);
				break;
			case 6:
				chan_info_tbl_p_1 = chan_info_nphyrev6_2056v6;
				tbl_len = ARRAYSIZE(chan_info_nphyrev6_2056v6);
				break;
			case 7:
			case 9: /* Radio id rev7 and rev9 have the same register settings */
				chan_info_tbl_p_1 = chan_info_nphyrev5n6_2056v7;
				tbl_len = ARRAYSIZE(chan_info_nphyrev5n6_2056v7);
				break;
			case 8:
				chan_info_tbl_p_1 = chan_info_nphyrev6_2056v8;
				tbl_len = ARRAYSIZE(chan_info_nphyrev6_2056v8);
				break;
			case 11:
				chan_info_tbl_p_1 = chan_info_nphyrev6_2056v11;
				tbl_len = ARRAYSIZE(chan_info_nphyrev6_2056v11);
				break;
			default:
				PHY_ERROR(("Unsupported radio rev %d\n",
					RADIOREV(pi->pubpi.radiorev)));
				if (NORADIO_ENAB(pi->pubpi)) {
					goto fail;
				}
				break;
			}
		}

		for (i = 0; i < tbl_len; i++) {
			if (chan_info_tbl_p_1[i].chan == channel)
				break;
		}

		if (i >= tbl_len) {
			PHY_ERROR(("wl%d: %s: channel %d not found in channel table\n",
				pi->sh->unit, __FUNCTION__, channel));
			ASSERT(i < tbl_len);
			goto fail;
		}
		*t1 = &chan_info_tbl_p_1[i];
		freq = chan_info_tbl_p_1[i].freq;

	} else {
		for (i = 0; i < ARRAYSIZE(chan_info_nphy_2055); i++)
			if (chan_info_nphy_2055[i].chan == channel)
				break;

		if (i >= ARRAYSIZE(chan_info_nphy_2055)) {
			PHY_ERROR(("wl%d: %s: channel %d not found in channel table\n",
				pi->sh->unit, __FUNCTION__, channel));
			ASSERT(i < ARRAYSIZE(chan_info_nphy_2055));
			goto fail;
		}
		*t3 = &chan_info_nphy_2055[i];
		freq = chan_info_nphy_2055[i].freq;
	}

	*f = freq;
	return TRUE;

fail:
	*f = WL_CHAN_FREQ_RANGE_2G;
	return FALSE;
}


/* get the complex freq for nphy. if chan==0, use default radio channel */
uint8
wlc_phy_get_chan_freq_range_nphy(phy_info_t *pi, uint channel)
{
	int freq;
	chan_info_nphy_radio2057_t      *t0 = NULL;
	chan_info_nphy_radio205x_t      *t1 = NULL;
	chan_info_nphy_radio2057_rev5_t *t2 = NULL;
	chan_info_nphy_2055_t           *t3 = NULL;

	if (NORADIO_ENAB(pi->pubpi))
		return WL_CHAN_FREQ_RANGE_2G;

	if (channel == 0)
		channel = CHSPEC_CHANNEL(pi->radio_chanspec);

	if (!wlc_phy_chan2freq_nphy(pi, channel, &freq, &t0, &t1, &t2, &t3)) {
		PHY_ERROR(("wlc_phy_get_chan_freq_range_nphy: channel invalid\n"));
	}

	if (CHSPEC_IS2G(pi->radio_chanspec))
		return WL_CHAN_FREQ_RANGE_2G;


#ifdef	WL_PPR_SUBBAND
		if (pi->sh->subband5Gver == PHY_SUBBAND_5BAND) {
			if ((freq >= HIGHPWR_5B_LOW_LO_5G_CHAN) &&
				(freq < HIGHPWR_5B_LOW_HI_5G_CHAN))
				return WL_CHAN_FREQ_RANGE_5GLL_5BAND;
			else if ((freq >= HIGHPWR_5B_LOW_HI_5G_CHAN) &&
				(freq < HIGHPWR_5B_MID_LO_5G_CHAN))
				return WL_CHAN_FREQ_RANGE_5GLH_5BAND;
			else if ((freq >= HIGHPWR_5B_MID_LO_5G_CHAN) &&
				(freq < HIGHPWR_5B_MID_HI_5G_CHAN))
				return WL_CHAN_FREQ_RANGE_5GML_5BAND;
			else if ((freq >= HIGHPWR_5B_MID_HI_5G_CHAN) &&
				(freq < HIGHPWR_5B_HIGH_5G_CHAN))
				return WL_CHAN_FREQ_RANGE_5GMH_5BAND;
			else
				return WL_CHAN_FREQ_RANGE_5GH_5BAND;
		}
#endif /* WL_PPR_SUBBAND */

		if ((pi->sh->subband5Gver == PHY_SUBBAND_3BAND_EMBDDED) ||
		           ((CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) ||
		           ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) &&
		            (pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID)))) {
			if ((freq >= EMBEDDED_LOW_5G_CHAN) && (freq < EMBEDDED_MID_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5GL;
			} else if ((freq >= EMBEDDED_MID_5G_CHAN) &&
			           (freq < EMBEDDED_HIGH_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5GM;
			} else {
				return WL_CHAN_FREQ_RANGE_5GH;
			}
		} else if (pi->sh->subband5Gver == PHY_SUBBAND_3BAND_HIGHPWR) {
			if ((freq >= HIGHPWR_LOW_5G_CHAN) && (freq < HIGHPWR_MID_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5GL;
			} else if ((freq >= HIGHPWR_MID_5G_CHAN) && (freq < HIGHPWR_HIGH_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5GM;
			} else {
				return WL_CHAN_FREQ_RANGE_5GH;
			}
		} else
			if ((freq >= JAPAN_LOW_5G_CHAN) && (freq < JAPAN_MID_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5GL;
			} else if ((freq >= JAPAN_MID_5G_CHAN) && (freq < JAPAN_HIGH_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5GM;
			} else {
				return WL_CHAN_FREQ_RANGE_5GH;
			}
}

static void
wlc_phy_chanspec_radio2055_setup(phy_info_t *pi, chan_info_nphy_2055_t *ci)
{
	/* fc specific 2055 radio inits */
	write_radio_reg(pi, RADIO_2055_PLL_REF,	ci->RF_pll_ref); 		/* addr 0x35 */
	write_radio_reg(pi, RADIO_2055_RF_PLL_MOD0, ci->RF_rf_pll_mod0); 	/* addr 0x3b */
	write_radio_reg(pi, RADIO_2055_RF_PLL_MOD1, ci->RF_rf_pll_mod1); 	/* addr 0x3c */
	write_radio_reg(pi, RADIO_2055_VCO_CAP_TAIL, ci->RF_vco_cap_tail); 	/* addr 0x51 */

	WLC_PHY_WAR_PR51571(pi);

	write_radio_reg(pi, RADIO_2055_VCO_CAL1, ci->RF_vco_cal1); 		/* addr 0x40 */
	write_radio_reg(pi, RADIO_2055_VCO_CAL2, ci->RF_vco_cal2); 		/* addr 0x41 */
	write_radio_reg(pi, RADIO_2055_PLL_LF_C1, ci->RF_pll_lf_c1); 		/* addr 0x32 */
	write_radio_reg(pi, RADIO_2055_PLL_LF_R1, ci->RF_pll_lf_r1); 		/* addr 0x36 */

	WLC_PHY_WAR_PR51571(pi);

	write_radio_reg(pi, RADIO_2055_PLL_LF_C2, ci->RF_pll_lf_c2); 		/* addr 0x34 */
	write_radio_reg(pi, RADIO_2055_LGBUF_CEN_BUF, ci->RF_lgbuf_cen_buf); 	/* addr 0x55 */
	write_radio_reg(pi, RADIO_2055_LGEN_TUNE1, ci->RF_lgen_tune1); 		/* addr 0x56 */
	write_radio_reg(pi, RADIO_2055_LGEN_TUNE2, ci->RF_lgen_tune2); 		/* addr 0x57 */

	WLC_PHY_WAR_PR51571(pi);

	write_radio_reg(pi, RADIO_2055_CORE1_LGBUF_A_TUNE, ci->RF_core1_lgbuf_a_tune); /* 0x5f */
	write_radio_reg(pi, RADIO_2055_CORE1_LGBUF_G_TUNE, ci->RF_core1_lgbuf_g_tune); /* 0x60 */
	write_radio_reg(pi, RADIO_2055_CORE1_RXRF_REG1, ci->RF_core1_rxrf_reg1); 	/* 0x67 */
	write_radio_reg(pi, RADIO_2055_CORE1_TX_PGA_PAD_TN, ci->RF_core1_tx_pga_pad_tn); /* 0x7f */

	WLC_PHY_WAR_PR51571(pi);

	write_radio_reg(pi, RADIO_2055_CORE1_TX_MX_BGTRIM, ci->RF_core1_tx_mx_bgtrim);	/* 0x82 */
	write_radio_reg(pi, RADIO_2055_CORE2_LGBUF_A_TUNE, ci->RF_core2_lgbuf_a_tune);	/* 0x8e */
	write_radio_reg(pi, RADIO_2055_CORE2_LGBUF_G_TUNE, ci->RF_core2_lgbuf_g_tune);	/* 0x8f */
	write_radio_reg(pi, RADIO_2055_CORE2_RXRF_REG1, ci->RF_core2_rxrf_reg1); 	/* 0x96 */

	WLC_PHY_WAR_PR51571(pi);

	write_radio_reg(pi, RADIO_2055_CORE2_TX_PGA_PAD_TN, ci->RF_core2_tx_pga_pad_tn); /* 0xae */
	write_radio_reg(pi, RADIO_2055_CORE2_TX_MX_BGTRIM, ci->RF_core2_tx_mx_bgtrim ); /* 0xb1 */

	/* Guard time pre-vco-cal */
	OSL_DELAY(50);
	/* fc specific 2055 vco_cal inits */
	write_radio_reg(pi, RADIO_2055_VCO_CAL10, 0x05); /* addr 0x49 */
	write_radio_reg(pi, RADIO_2055_VCO_CAL10, 0x45);

	WLC_PHY_WAR_PR51571(pi);

	write_radio_reg(pi, RADIO_2055_VCO_CAL10, 0x65);

	/* Wait for open loop cal completion and settling */
	OSL_DELAY(300);
}


static void
wlc_phy_chanspec_radio2056_setup(phy_info_t *pi, const chan_info_nphy_radio205x_t *ci)
{
	radio_regs_t *regs_SYN_2056_ptr = NULL;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	write_radio_reg(pi,
		RADIO_2056_SYN_PLL_VCOCAL1 | RADIO_2056_SYN, ci->RF_SYN_pll_vcocal1);
	write_radio_reg(pi,
		RADIO_2056_SYN_PLL_VCOCAL2 | RADIO_2056_SYN, ci->RF_SYN_pll_vcocal2);
	write_radio_reg(pi,
		RADIO_2056_SYN_PLL_REFDIV | RADIO_2056_SYN, ci->RF_SYN_pll_refdiv);
	write_radio_reg(pi,
		RADIO_2056_SYN_PLL_MMD2 | RADIO_2056_SYN, ci->RF_SYN_pll_mmd2);
	write_radio_reg(pi,
		RADIO_2056_SYN_PLL_MMD1 | RADIO_2056_SYN, ci->RF_SYN_pll_mmd1);
	write_radio_reg(pi,
		RADIO_2056_SYN_PLL_LOOPFILTER1 | RADIO_2056_SYN, ci->RF_SYN_pll_loopfilter1);
	write_radio_reg(pi,
		RADIO_2056_SYN_PLL_LOOPFILTER2 | RADIO_2056_SYN, ci->RF_SYN_pll_loopfilter2);
	write_radio_reg(pi,
		RADIO_2056_SYN_PLL_LOOPFILTER3 | RADIO_2056_SYN, ci->RF_SYN_pll_loopfilter3);
	write_radio_reg(pi,
		RADIO_2056_SYN_PLL_LOOPFILTER4 | RADIO_2056_SYN, ci->RF_SYN_pll_loopfilter4);
	write_radio_reg(pi,
		RADIO_2056_SYN_PLL_LOOPFILTER5 | RADIO_2056_SYN, ci->RF_SYN_pll_loopfilter5);
	write_radio_reg(pi,
		RADIO_2056_SYN_RESERVED_ADDR27 | RADIO_2056_SYN, ci->RF_SYN_reserved_addr27);
	write_radio_reg(pi,
		RADIO_2056_SYN_RESERVED_ADDR28 | RADIO_2056_SYN, ci->RF_SYN_reserved_addr28);
	write_radio_reg(pi,
		RADIO_2056_SYN_RESERVED_ADDR29 | RADIO_2056_SYN, ci->RF_SYN_reserved_addr29);
	write_radio_reg(pi,
		RADIO_2056_SYN_LOGEN_VCOBUF1 | RADIO_2056_SYN, ci->RF_SYN_logen_VCOBUF1);
	write_radio_reg(pi,
		RADIO_2056_SYN_LOGEN_MIXER2 | RADIO_2056_SYN, ci->RF_SYN_logen_MIXER2);
	write_radio_reg(pi,
		RADIO_2056_SYN_LOGEN_BUF3 | RADIO_2056_SYN, ci->RF_SYN_logen_BUF3);
	write_radio_reg(pi,
		RADIO_2056_SYN_LOGEN_BUF4 | RADIO_2056_SYN, ci->RF_SYN_logen_BUF4);

	write_radio_reg(pi,
		RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX0, ci->RF_RX0_lnaa_tune);
	write_radio_reg(pi,
		RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX0, ci->RF_RX0_lnag_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_INTPAA_BOOST_TUNE | RADIO_2056_TX0, ci->RF_TX0_intpaa_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_INTPAG_BOOST_TUNE | RADIO_2056_TX0, ci->RF_TX0_intpag_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_PADA_BOOST_TUNE | RADIO_2056_TX0, ci->RF_TX0_pada_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_PADG_BOOST_TUNE | RADIO_2056_TX0, ci->RF_TX0_padg_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_PGAA_BOOST_TUNE | RADIO_2056_TX0, ci->RF_TX0_pgaa_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_PGAG_BOOST_TUNE | RADIO_2056_TX0, ci->RF_TX0_pgag_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_MIXA_BOOST_TUNE | RADIO_2056_TX0, ci->RF_TX0_mixa_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_MIXG_BOOST_TUNE | RADIO_2056_TX0, ci->RF_TX0_mixg_boost_tune);

	write_radio_reg(pi,
		RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX1, ci->RF_RX1_lnaa_tune);
	write_radio_reg(pi,
		RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX1, ci->RF_RX1_lnag_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_INTPAA_BOOST_TUNE | RADIO_2056_TX1, ci->RF_TX1_intpaa_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_INTPAG_BOOST_TUNE | RADIO_2056_TX1, ci->RF_TX1_intpag_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_PADA_BOOST_TUNE | RADIO_2056_TX1, ci->RF_TX1_pada_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_PADG_BOOST_TUNE | RADIO_2056_TX1, ci->RF_TX1_padg_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_PGAA_BOOST_TUNE | RADIO_2056_TX1, ci->RF_TX1_pgaa_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_PGAG_BOOST_TUNE | RADIO_2056_TX1, ci->RF_TX1_pgag_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_MIXA_BOOST_TUNE | RADIO_2056_TX1, ci->RF_TX1_mixa_boost_tune);
	write_radio_reg(pi,
		RADIO_2056_TX_MIXG_BOOST_TUNE | RADIO_2056_TX1, ci->RF_TX1_mixg_boost_tune);

	if (NREV_IS(pi->pubpi.phy_rev, 3))
		regs_SYN_2056_ptr = regs_SYN_2056;
	else if (NREV_IS(pi->pubpi.phy_rev, 4))
		regs_SYN_2056_ptr = regs_SYN_2056_A1;
	else {
		switch (RADIOREV(pi->pubpi.radiorev)) {
		case 5:
			regs_SYN_2056_ptr = regs_SYN_2056_rev5;
			break;
		case 6:
			regs_SYN_2056_ptr = regs_SYN_2056_rev6;
			break;
		case 7:
		case 9: /* Radio id rev7 and rev9 have the same register settings */
			regs_SYN_2056_ptr = regs_SYN_2056_rev7;
			break;
		case 8:
			regs_SYN_2056_ptr = regs_SYN_2056_rev8;
			break;
		case 11:
			regs_SYN_2056_ptr = regs_SYN_2056_rev11;
			break;
		default:
			ASSERT(0);
		}
	}
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		write_radio_reg(pi, RADIO_2056_SYN_PLL_CP2 |
		                RADIO_2056_SYN, (uint16)regs_SYN_2056_ptr[0x49 - 2].init_g);
	} else {
		write_radio_reg(pi, RADIO_2056_SYN_PLL_CP2 |
		                RADIO_2056_SYN, (uint16)regs_SYN_2056_ptr[0x49 - 2].init_a);
	}

	if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_GPLL_WAR) {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			write_radio_reg(pi, RADIO_2056_SYN_PLL_LOOPFILTER1 |
			                RADIO_2056_SYN, 0x1f);
			write_radio_reg(pi, RADIO_2056_SYN_PLL_LOOPFILTER2 |
			                RADIO_2056_SYN, 0x1f);
			/* Change PLL_BW for 4716A1 */
			if ((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM4748_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM47162_CHIP_ID)) {
				/* 50 kHz PLL BW */
				write_radio_reg(pi, RADIO_2056_SYN_PLL_LOOPFILTER4 |
				                RADIO_2056_SYN, 0x14);
				write_radio_reg(pi, RADIO_2056_SYN_PLL_CP2         |
				                RADIO_2056_SYN, 0x00);
			} else { /* 100 kHz PLL BW */
				write_radio_reg(pi, RADIO_2056_SYN_PLL_LOOPFILTER4 |
				                RADIO_2056_SYN, 0xb);
				write_radio_reg(pi, RADIO_2056_SYN_PLL_CP2         |
				                RADIO_2056_SYN, 0x14);
			}
		}
	}

	/* 200 kHz PLL BW */
	if ((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_GPLL_WAR2) &&
	     (CHSPEC_IS2G(pi->radio_chanspec))) {
		write_radio_reg(pi, RADIO_2056_SYN_PLL_LOOPFILTER1 | RADIO_2056_SYN, 0x1f);
		write_radio_reg(pi, RADIO_2056_SYN_PLL_LOOPFILTER2 | RADIO_2056_SYN, 0x1f);
		write_radio_reg(pi, RADIO_2056_SYN_PLL_LOOPFILTER4 | RADIO_2056_SYN, 0xb);
		write_radio_reg(pi, RADIO_2056_SYN_PLL_CP2 | RADIO_2056_SYN, 0x20);
	}

	if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_APLL_WAR) {
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			write_radio_reg(pi, RADIO_2056_SYN_PLL_LOOPFILTER1 |
			                RADIO_2056_SYN, 0x1f);
			write_radio_reg(pi, RADIO_2056_SYN_PLL_LOOPFILTER2 |
			                RADIO_2056_SYN, 0x1f);
			write_radio_reg(pi, RADIO_2056_SYN_PLL_LOOPFILTER4 |
			                RADIO_2056_SYN, 0x5);
			write_radio_reg(pi, RADIO_2056_SYN_PLL_CP2         |
			                RADIO_2056_SYN, 0xc);
		}
	}

	/* radio register tuning for g-band IPA (4322A1/43222/43224/4716) */
	if (PHY_IPA(pi) && CHSPEC_IS2G(pi->radio_chanspec)) {
		uint16 pag_boost_tune;
		uint16 padg_boost_tune;
		uint16 pgag_boost_tune;
		uint16 mixg_boost_tune;
		uint16 bias, cascbias;
		uint core;

		for (core = 0; core < pi->pubpi.phy_corenum; core ++) {
			/* initialize radio IPA settings */
			if (NREV_GE(pi->pubpi.phy_rev, 5)) {
				/* intpa settings for 43222/43224/4716 */
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				                 PADG_IDAC, 0xcc);

				/* handle 4716 and 47162 specially */
				if ((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
					(CHIPID(pi->sh->chip) == BCM4748_CHIP_ID) ||
					(CHIPID(pi->sh->chip) == BCM47162_CHIP_ID)) {
					   bias = 0x40;
					   cascbias = 0x45;
					   pag_boost_tune = 0x5;
					   pgag_boost_tune = 0x33;
					   padg_boost_tune = 0x77;
					   mixg_boost_tune = 0x55;
				} else {
					   bias = 0x25;
					   cascbias = 0x20;

					/* tweaking bias for SMIC fabricated 43224/43225 parts */
					if ((CHIPID(pi->sh->chip) == BCM43224_CHIP_ID) ||
						(CHIPID(pi->sh->chip) == BCM43225_CHIP_ID) ||
						(CHIPID(pi->sh->chip) == BCM43421_CHIP_ID)) {
						if (pi->sh->chippkg == BCM43224_FAB_SMIC) {
							bias = 0x2a;
							cascbias = 0x38;
						}
					}

					   pag_boost_tune = 0x4;
					   pgag_boost_tune = 0x03;
					   padg_boost_tune = 0x77;
					   mixg_boost_tune = 0x65;
				}

				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				                 INTPAG_IMAIN_STAT, bias);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				                 INTPAG_IAUX_STAT, bias);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				                 INTPAG_CASCBIAS, cascbias);

				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				                 INTPAG_BOOST_TUNE, pag_boost_tune);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				                 PGAG_BOOST_TUNE, pgag_boost_tune);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				                 PADG_BOOST_TUNE, padg_boost_tune);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				                 MIXG_BOOST_TUNE, mixg_boost_tune);
			} else {
				/* 43221MC2 intpa settings */
				bias = IS40MHZ(pi) ? 0x40 : 0x20;

				/* to let 43231 meets 500mA current limit */
				if ((CHIPID(pi->sh->chip) == BCM43231_CHIP_ID) ||
					(pi->sh->did == BCM43231_D11N2G_ID))
					bias = 0x20;

				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				                 INTPAG_IMAIN_STAT, bias);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				                 INTPAG_IAUX_STAT, bias);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				                 INTPAG_CASCBIAS, 0x30);
			}
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, PA_SPARE1, 0xee);
		}
	}

	/* a few radio reg overrides for 43222 a band ipa case,
	 * hopefully these changes are temporary and can
	 * be integrated into tuning regs
	 */
	if (PHY_IPA(pi) && NREV_IS(pi->pubpi.phy_rev, 6) && CHSPEC_IS5G(pi->radio_chanspec)) {
		uint16 paa_boost_tune;
		uint16 pada_boost_tune;
		uint16 pgaa_boost_tune;
		uint16 mixa_boost_tune;
		uint16 freq, pabias, cascbias;
		uint core;

		freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));

		if (freq < 5150) {
			/* 4920 */
			paa_boost_tune = 0xa;
			pada_boost_tune = 0x77;
			pgaa_boost_tune = 0xf;
			mixa_boost_tune = 0xf;
		} else if (freq < 5340) {
			/* 5180 */
			paa_boost_tune = 0x8;
			pada_boost_tune = 0x77;
			pgaa_boost_tune = 0xfb;
			mixa_boost_tune = 0xf;
		} else if (freq < 5650) {
			/* 5500 */
			paa_boost_tune = 0x0;
			pada_boost_tune = 0x77;
			pgaa_boost_tune = 0xb;
			mixa_boost_tune = 0xf;
		} else {
			/* 5805 */
			paa_boost_tune = 0x0;
			pada_boost_tune = 0x77;
			if (freq != 5825) {
				pgaa_boost_tune = -(int)(freq - 18)/36 + 168;
			} else {
				pgaa_boost_tune = 6;
			}
			mixa_boost_tune = 0xf;
		}

		for (core = 0; core < pi->pubpi.phy_corenum; core++) {
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				INTPAA_BOOST_TUNE, paa_boost_tune);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				PADA_BOOST_TUNE, pada_boost_tune);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				PGAA_BOOST_TUNE, pgaa_boost_tune);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				MIXA_BOOST_TUNE, mixa_boost_tune);

			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				TXSPARE1, 0x30);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				PA_SPARE2, 0xee);

			/* PAD */
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				PADA_CASCBIAS, 0x3);

			cascbias = 0x30;

			/* tweaking bias for SMIC fabricated 43224/43225 parts */
			if ((CHIPID(pi->sh->chip) == BCM43224_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM43225_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM43421_CHIP_ID)) {
				if (pi->sh->chippkg == BCM43224_FAB_SMIC) {
					cascbias = 0x35;
				}
			}

			pabias = (pi_nphy->nphy_pabias == 0) ? 0x30 : pi_nphy->nphy_pabias;

			/* PA class settings */
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				INTPAA_IAUX_STAT, pabias);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				INTPAA_IMAIN_STAT, pabias);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core,
				INTPAA_CASCBIAS, cascbias);
		}
	}

	/* Guard time pre-vco-cal */
	OSL_DELAY(50);

	/* Do a VCO cal after writing the tuning table regs */
	wlc_phy_radio205x_vcocal_nphy(pi);
}

void
wlc_phy_radio205x_vcocal_nphy(phy_info_t *pi)
{
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		mod_radio_reg(pi, RADIO_2057_RFPLL_MISC_EN,         0x01, 0x0);
		mod_radio_reg(pi, RADIO_2057_RFPLL_MISC_CAL_RESETN, 0x04, 0x0);
		mod_radio_reg(pi, RADIO_2057_RFPLL_MISC_CAL_RESETN, 0x04, (1 << 2));
		mod_radio_reg(pi, RADIO_2057_RFPLL_MISC_EN,         0x01, 0x01);
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		write_radio_reg(pi, RADIO_2056_SYN_PLL_VCOCAL12, 0x0);
		write_radio_reg(pi, RADIO_2056_SYN_PLL_MAST3, 0x38);
		write_radio_reg(pi, RADIO_2056_SYN_PLL_MAST3, 0x18);
		write_radio_reg(pi, RADIO_2056_SYN_PLL_MAST3, 0x38);
		write_radio_reg(pi, RADIO_2056_SYN_PLL_MAST3, 0x39);
	}

	/* Wait for open loop cal completion and settling */
	OSL_DELAY(300);
}

void
wlc_phy_radio205x_check_vco_cal_nphy(phy_info_t *pi)
{

	if (NREV_LE(pi->pubpi.phy_rev, 6)) {
		/* Don't change the current default configuration of Rev6 and below
		 * the products are known to work w/o this function
		 */
		return;
	}

	/* Monitor vcocal refresh bit and relock PLL if out of range */
	if (read_radio_reg(pi, RADIO_2057_VCOCAL_STATUS) & 0x2) {

		bool suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);

		PHY_INFORM(("wl%d: %s: vctrl out of range, trigger VCO cal\n",
		            pi->sh->unit, __FUNCTION__));

		if (!suspend)
			wlapi_suspend_mac_and_wait(pi->sh->physhim);

		wlc_phy_radio205x_vcocal_nphy(pi);

		if (!suspend)
			wlapi_enable_mac(pi->sh->physhim);
	}
}


#define MAX_205x_RCAL_WAITLOOPS 10000

static uint16
wlc_phy_radio205x_rcal(phy_info_t *pi)
{
	uint16 rcal_reg = 0;
	uint16 iqest_sel_pu_save = 0;
	uint16 iqest_sel_pu2_save = 0;
	int i;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {

		uint16 RfctrlRSSIOTHERS1_save, RfctrlRSSIOTHERS2_save;
		uint16 RfctrlAuxReg1_save, RfctrlAuxReg2_save;
		uint16 RfctrlRXGAIN1_save, RfctrlRXGAIN2_save;
		uint16 RfctrlTXGAIN1_save, RfctrlTXGAIN2_save;
		uint16 RfctrlMiscReg3_save, RfctrlMiscReg4_save;
		uint16 RfctrlMiscReg5_save, RfctrlMiscReg6_save;
		uint16 RfctrlOverride0_save, RfctrlOverride1_save;
		uint16 RfctrlOverride3_save, RfctrlOverride4_save;
		uint16 RfctrlOverride5_save, RfctrlOverride6_save;

		/* Save Register */
		RfctrlRSSIOTHERS1_save = phy_reg_read(pi, NPHY_RfctrlRSSIOTHERS1);
		RfctrlRSSIOTHERS2_save = phy_reg_read(pi, NPHY_RfctrlRSSIOTHERS2);
		RfctrlAuxReg1_save = phy_reg_read(pi, NPHY_RfctrlAuxReg1);
		RfctrlAuxReg2_save = phy_reg_read(pi, NPHY_RfctrlAuxReg2);
		RfctrlRXGAIN1_save = phy_reg_read(pi, NPHY_RfctrlRXGAIN1);
		RfctrlRXGAIN2_save = phy_reg_read(pi, NPHY_RfctrlRXGAIN2);
		RfctrlTXGAIN1_save = phy_reg_read(pi, NPHY_RfctrlTXGAIN1);
		RfctrlTXGAIN2_save = phy_reg_read(pi, NPHY_RfctrlTXGAIN2);
		RfctrlMiscReg3_save = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg3);
		RfctrlMiscReg4_save = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg4);
		RfctrlMiscReg5_save = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg5);
		RfctrlMiscReg6_save = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg6);
		RfctrlOverride0_save = phy_reg_read(pi, NPHY_RfctrlOverride0);
		RfctrlOverride1_save = phy_reg_read(pi, NPHY_RfctrlOverride1);
		RfctrlOverride3_save = phy_reg_read(pi, NPHY_REV7_RfctrlOverride3);
		RfctrlOverride4_save = phy_reg_read(pi, NPHY_REV7_RfctrlOverride4);
		RfctrlOverride5_save = phy_reg_read(pi, NPHY_REV7_RfctrlOverride5);
		RfctrlOverride6_save = phy_reg_read(pi, NPHY_REV7_RfctrlOverride6);

		/* Power Down non-RCAL related Blocks
		 * to minimize IR drop on the RCAL supplies
		 *
		 * Technically - should shut down ONLY blocks on RCAL supplies.
		 * Since power-supply grouping differ chip to chip
		 * powering down non-RCAL related Blocks is a strong safeguard
		 */

		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlRSSIOTHERS1, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlRSSIOTHERS2, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlAuxReg1, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlAuxReg2, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlRXGAIN1, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlRXGAIN2, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlTXGAIN1, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlTXGAIN2, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlMiscReg3, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlMiscReg4, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlMiscReg5, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlMiscReg6, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlOverride0, 0x7ff)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlOverride1, 0x7ff)
			PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride3, 0x7ff)
			PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride4, 0x7ff)
			PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride5, 0x7f)
			PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride6, 0x7f)
		PHY_REG_LIST_EXECUTE(pi);

		if (RADIOREV(pi->pubpi.radiorev) == 10) {
			/* 43237A0: R-CAL is muxed with test-mux */
			mod_radio_reg(pi, RADIO_2057_SPARE15_CORE0, 0x1, 0x1);
			mod_radio_reg(pi, RADIO_2057_IQTEST_SEL_PU, 0x1, 0x1);

		} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
			/* LCNXN */
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_REV7_RfctrlOverride3,
					NPHY_REV7_RfctrlOverride_lpf_pu_MASK,
					0x1 << NPHY_REV7_RfctrlOverride_lpf_pu_SHIFT)
				PHY_REG_MOD_ENTRY(NPHY_REV7, RfctrlMiscReg3, lpf_pu, 0x1)
			PHY_REG_LIST_EXECUTE(pi);
			/* 43228A0 requires external resister to be correctly connected for rcal */
			iqest_sel_pu_save = read_radio_reg(pi, RADIO_2057_IQTEST_SEL_PU);
			write_radio_reg(pi, RADIO_2057_IQTEST_SEL_PU, 0x11);

		} else if ((RADIOREV(pi->pubpi.radiorev) == 5) ||
		           (RADIOREV(pi->pubpi.radiorev) == 13)) {

			/* only needed for 2057 rev5 */

			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_REV7_RfctrlMiscReg3,
					NPHY_REV7_RfctrlMiscReg_lpf_pu_MASK,
					0x1 << NPHY_REV7_RfctrlMiscReg_lpf_pu_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_REV7_RfctrlOverride3,
					NPHY_REV7_RfctrlOverride_lpf_pu_MASK,
					0x1 << NPHY_REV7_RfctrlOverride_lpf_pu_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);

			OSL_DELAY(10);

			/* enable extra switch for 5357 R-Cal */
			mod_radio_reg(pi, RADIO_2057_IQTEST_SEL_PU,    0x1, 0x1);
			mod_radio_reg(pi, RADIO_2057v7_IQTEST_SEL_PU2, 0x2, 0x2);
		}
		else if (RADIOREV(pi->pubpi.radiorev) == 14) {
			iqest_sel_pu_save = read_radio_reg(pi, RADIO_2057_IQTEST_SEL_PU);
			iqest_sel_pu2_save = read_radio_reg(pi, RADIO_2057v7_IQTEST_SEL_PU2);

			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_REV7_RfctrlMiscReg3,
					NPHY_REV7_RfctrlMiscReg_lpf_pu_MASK,
					0x1 << NPHY_REV7_RfctrlMiscReg_lpf_pu_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_REV7_RfctrlOverride3,
					NPHY_REV7_RfctrlOverride_lpf_pu_MASK,
					0x1 << NPHY_REV7_RfctrlOverride_lpf_pu_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);

			OSL_DELAY(10);

			write_radio_reg(pi, RADIO_2057v7_IQTEST_SEL_PU2, 0x2);
			write_radio_reg(pi, RADIO_2057_IQTEST_SEL_PU, 0x1);


		}

		/* Power up RCAL */
		mod_radio_reg(pi, RADIO_2057_RCAL_CONFIG, 0x1, 0x1);
		OSL_DELAY(10);

		/* Trigger RCAL and wait */
		mod_radio_reg(pi, RADIO_2057_RCAL_CONFIG, 0x2, 0x2);
		OSL_DELAY(100);

		/* Clear the trigger */
		mod_radio_reg(pi, RADIO_2057_RCAL_CONFIG, 0x2, 0x0);

		for (i = 0; i < MAX_205x_RCAL_WAITLOOPS; i++) {
			rcal_reg = read_radio_reg(pi, RADIO_2057_RCAL_STATUS);
			if (rcal_reg & 0x1) {
				break;
			}
			OSL_DELAY(100);
		}

		ASSERT(i < MAX_205x_RCAL_WAITLOOPS);

		/* Read the rcal result */
		rcal_reg = read_radio_reg(pi, RADIO_2057_RCAL_STATUS) & 0x3e;

		/* Power down the RCAL */
		mod_radio_reg(pi, RADIO_2057_RCAL_CONFIG, 0x1, 0x0);

		/* Restore Registers */
		phy_reg_write(pi, NPHY_RfctrlOverride0, RfctrlOverride0_save);
		phy_reg_write(pi, NPHY_RfctrlOverride1, RfctrlOverride1_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride3, RfctrlOverride3_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride4, RfctrlOverride4_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride5, RfctrlOverride5_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride6, RfctrlOverride6_save);
		phy_reg_write(pi, NPHY_RfctrlRSSIOTHERS1, RfctrlRSSIOTHERS1_save);
		phy_reg_write(pi, NPHY_RfctrlRSSIOTHERS2, RfctrlRSSIOTHERS2_save);
		phy_reg_write(pi, NPHY_RfctrlAuxReg1, RfctrlAuxReg1_save);
		phy_reg_write(pi, NPHY_RfctrlAuxReg2, RfctrlAuxReg2_save);
		phy_reg_write(pi, NPHY_RfctrlRXGAIN1, RfctrlRXGAIN1_save);
		phy_reg_write(pi, NPHY_RfctrlRXGAIN2, RfctrlRXGAIN2_save);
		phy_reg_write(pi, NPHY_RfctrlTXGAIN1, RfctrlTXGAIN1_save);
		phy_reg_write(pi, NPHY_RfctrlTXGAIN2, RfctrlTXGAIN2_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlMiscReg3, RfctrlMiscReg3_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlMiscReg4, RfctrlMiscReg4_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlMiscReg5, RfctrlMiscReg5_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlMiscReg6, RfctrlMiscReg6_save);

		if (RADIOREV(pi->pubpi.radiorev) == 10) {
			/* 43237A0: restore regs to pre R-CAL values */
			mod_radio_reg(pi, RADIO_2057_SPARE15_CORE0, 0x1, 0x0);
			mod_radio_reg(pi, RADIO_2057_IQTEST_SEL_PU, 0x1, 0x0);

		} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
			/* LCNXN Restore back the saved value */
			write_radio_reg(pi, RADIO_2057_IQTEST_SEL_PU, iqest_sel_pu_save);

		} else if ((RADIOREV(pi->pubpi.radiorev) == 5) ||
		           (RADIOREV(pi->pubpi.radiorev) == 13)) {
			/* Disable extra switching needed for R-Cal */
			mod_radio_reg(pi, RADIO_2057_IQTEST_SEL_PU,    0x1, 0x0);
			mod_radio_reg(pi, RADIO_2057v7_IQTEST_SEL_PU2, 0x2, 0x0);

		} else if ((RADIOREV(pi->pubpi.radiorev) <= 4) ||
			(RADIOREV(pi->pubpi.radiorev) == 6)) {
			/* 2057 bandgap and tempsense writes; drop LSB and keep only top 4 bits */
			mod_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG,  0x3c, rcal_reg);
			mod_radio_reg(pi, RADIO_2057_BANDGAP_RCAL_TRIM, 0xf0, rcal_reg << 2);

		} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
			write_radio_reg(pi, RADIO_2057_IQTEST_SEL_PU, iqest_sel_pu_save);
			write_radio_reg(pi, RADIO_2057v7_IQTEST_SEL_PU2, iqest_sel_pu2_save);
		}

	} else if (NREV_IS(pi->pubpi.phy_rev, 3)) {
		uint16 savereg;

	/* Power up the JTAG clock */
	savereg = read_radio_reg(pi, RADIO_2056_SYN_PLL_MAST2 | RADIO_2056_SYN);
	write_radio_reg(pi, RADIO_2056_SYN_PLL_MAST2 | RADIO_2056_SYN, savereg | 0x7);
	OSL_DELAY(10);

	/* Power up RCAL */
	write_radio_reg(pi, RADIO_2056_SYN_RCAL_MASTER | RADIO_2056_SYN, 0x1);
	OSL_DELAY(10);

	/* Trigger RCAL and wait */
	write_radio_reg(pi, RADIO_2056_SYN_RCAL_MASTER | RADIO_2056_SYN, 0x9);

		for (i = 0; i < MAX_205x_RCAL_WAITLOOPS; i++) {
			rcal_reg = read_radio_reg(pi,
			                          RADIO_2056_SYN_RCAL_CODE_OUT | RADIO_2056_SYN);
		if (rcal_reg & 0x80) {
			break;
		}
		OSL_DELAY(100);
		}

		ASSERT(i < MAX_205x_RCAL_WAITLOOPS);

	/* Clear the trigger */
	write_radio_reg(pi, RADIO_2056_SYN_RCAL_MASTER | RADIO_2056_SYN, 0x1);

	/* Read the rcal result */
	rcal_reg = read_radio_reg(pi, RADIO_2056_SYN_RCAL_CODE_OUT | RADIO_2056_SYN);

	/* Power down the RCAL */
	write_radio_reg(pi, RADIO_2056_SYN_RCAL_MASTER | RADIO_2056_SYN, 0x0);

	/* Power down the JTAG clock */
	write_radio_reg(pi, RADIO_2056_SYN_PLL_MAST2 | RADIO_2056_SYN, savereg);

	return (rcal_reg & 0x1f);
}
	return (rcal_reg & 0x3e);
}

static void
wlc_phy_chanspec_radio2057_setup(phy_info_t *pi, const chan_info_nphy_radio2057_t *ci,
                                 const chan_info_nphy_radio2057_rev5_t *ci2)
{
	int coreNum;
	uint16 txmix2g_tune_boost_pu = 0;
	uint16 pad2g_tune_pus = 0;
	uint16 pad2g_tune_pus_core1 = 0;
	uint16 ipa5g_bf = 0;
	uint16 freq;
	uint16 rccal_bcap_val = 0;
	uint16 rccal_scap_val = 0;
	uint16 rccal_tx40_11n_bcap[] = {0, 0};
	uint16 rccal_tx40_11n_scap[] = {0, 0};
	uint16 tx_lpf_bw_ofdm_40mhz[] = {4, 4};
	uint16 rx2tx_lpf_rc_lut_tx40_11n = 0;
	uint8 is_phybw40;
	int txdigi_filt_coeffs_type = 1;
	int j = 0;

	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	if ((RADIOREV(pi->pubpi.radiorev) == 5) ||
	    (RADIOREV(pi->pubpi.radiorev) == 13) ||
	    (RADIOREV(pi->pubpi.radiorev) == 14)) {
		/* 2057 rev5 is 2.4G only */
		write_radio_reg(pi,
		                RADIO_2057_VCOCAL_COUNTVAL0, ci2->RF_vcocal_countval0);
		write_radio_reg(pi,
		                RADIO_2057_VCOCAL_COUNTVAL1, ci2->RF_vcocal_countval1);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_REFMASTER_SPAREXTALSIZE,
		                ci2->RF_rfpll_refmaster_sparextalsize);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_LOOPFILTER_R1, ci2->RF_rfpll_loopfilter_r1);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_LOOPFILTER_C2, ci2->RF_rfpll_loopfilter_c2);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_LOOPFILTER_C1, ci2->RF_rfpll_loopfilter_c1);
		write_radio_reg(pi,
		                RADIO_2057_CP_KPD_IDAC, ci2->RF_cp_kpd_idac);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_MMD0, ci2->RF_rfpll_mmd0);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_MMD1, ci2->RF_rfpll_mmd1);
		write_radio_reg(pi,
		                RADIO_2057_VCOBUF_TUNE, ci2->RF_vcobuf_tune);
		write_radio_reg(pi,
		                RADIO_2057_LOGEN_MX2G_TUNE, ci2->RF_logen_mx2g_tune);
		write_radio_reg(pi,
		                RADIO_2057_LOGEN_INDBUF2G_TUNE, ci2->RF_logen_indbuf2g_tune);

		write_radio_reg(pi,
		                RADIO_2057_TXMIX2G_TUNE_BOOST_PU_CORE0,
		                ci2->RF_txmix2g_tune_boost_pu_core0);
		write_radio_reg(pi,
		                RADIO_2057_PAD2G_TUNE_PUS_CORE0, ci2->RF_pad2g_tune_pus_core0);
		write_radio_reg(pi,
		                RADIO_2057_LNA2G_TUNE_CORE0, ci2->RF_lna2g_tune_core0);

		write_radio_reg(pi,
		                RADIO_2057_TXMIX2G_TUNE_BOOST_PU_CORE1,
		                ci2->RF_txmix2g_tune_boost_pu_core1);
		write_radio_reg(pi,
		                RADIO_2057_PAD2G_TUNE_PUS_CORE1, ci2->RF_pad2g_tune_pus_core1);
		write_radio_reg(pi,
		                RADIO_2057_LNA2G_TUNE_CORE1, ci2->RF_lna2g_tune_core1);

	} else {
		/* other 2057 revs are dual-band */
		write_radio_reg(pi,
		                RADIO_2057_VCOCAL_COUNTVAL0, ci->RF_vcocal_countval0);
		write_radio_reg(pi,
		                RADIO_2057_VCOCAL_COUNTVAL1, ci->RF_vcocal_countval1);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_REFMASTER_SPAREXTALSIZE,
		                ci->RF_rfpll_refmaster_sparextalsize);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_LOOPFILTER_R1, ci->RF_rfpll_loopfilter_r1);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_LOOPFILTER_C2, ci->RF_rfpll_loopfilter_c2);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_LOOPFILTER_C1, ci->RF_rfpll_loopfilter_c1);
		write_radio_reg(pi,
		                RADIO_2057_CP_KPD_IDAC, ci->RF_cp_kpd_idac);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_MMD0, ci->RF_rfpll_mmd0);
		write_radio_reg(pi,
		                RADIO_2057_RFPLL_MMD1, ci->RF_rfpll_mmd1);
		write_radio_reg(pi,
		                RADIO_2057_VCOBUF_TUNE, ci->RF_vcobuf_tune);
		write_radio_reg(pi,
		                RADIO_2057_LOGEN_MX2G_TUNE, ci->RF_logen_mx2g_tune);
		write_radio_reg(pi,
		                RADIO_2057_LOGEN_MX5G_TUNE, ci->RF_logen_mx5g_tune);
		write_radio_reg(pi,
		                RADIO_2057_LOGEN_INDBUF2G_TUNE, ci->RF_logen_indbuf2g_tune);
		write_radio_reg(pi,
		                RADIO_2057_LOGEN_INDBUF5G_TUNE, ci->RF_logen_indbuf5g_tune);

		write_radio_reg(pi,
		                RADIO_2057_TXMIX2G_TUNE_BOOST_PU_CORE0,
		                ci->RF_txmix2g_tune_boost_pu_core0);
		write_radio_reg(pi,
		                RADIO_2057_PAD2G_TUNE_PUS_CORE0, ci->RF_pad2g_tune_pus_core0);
		write_radio_reg(pi,
		                RADIO_2057_PGA_BOOST_TUNE_CORE0, ci->RF_pga_boost_tune_core0);
		write_radio_reg(pi,
		                RADIO_2057_TXMIX5G_BOOST_TUNE_CORE0,
		                ci->RF_txmix5g_boost_tune_core0);
		write_radio_reg(pi,
		                RADIO_2057_PAD5G_TUNE_MISC_PUS_CORE0,
		                ci->RF_pad5g_tune_misc_pus_core0);
		write_radio_reg(pi,
		                RADIO_2057_LNA2G_TUNE_CORE0, ci->RF_lna2g_tune_core0);
		write_radio_reg(pi,
		                RADIO_2057_LNA5G_TUNE_CORE0, ci->RF_lna5g_tune_core0);

		write_radio_reg(pi,
		                RADIO_2057_TXMIX2G_TUNE_BOOST_PU_CORE1,
		                ci->RF_txmix2g_tune_boost_pu_core1);
		write_radio_reg(pi,
		                RADIO_2057_PAD2G_TUNE_PUS_CORE1, ci->RF_pad2g_tune_pus_core1);
		write_radio_reg(pi,
		                RADIO_2057_PGA_BOOST_TUNE_CORE1, ci->RF_pga_boost_tune_core1);
		write_radio_reg(pi,
		                RADIO_2057_TXMIX5G_BOOST_TUNE_CORE1,
		                ci->RF_txmix5g_boost_tune_core1);
		write_radio_reg(pi,
		                RADIO_2057_PAD5G_TUNE_MISC_PUS_CORE1,
		                ci->RF_pad5g_tune_misc_pus_core1);
		write_radio_reg(pi,
		                RADIO_2057_LNA2G_TUNE_CORE1, ci->RF_lna2g_tune_core1);
		write_radio_reg(pi,
		                RADIO_2057_LNA5G_TUNE_CORE1, ci->RF_lna5g_tune_core1);
	}

	if ((RADIOREV(pi->pubpi.radiorev) <= 4) || (RADIOREV(pi->pubpi.radiorev) == 6)) {
		/* for 2G band on 43226 boards, going to extreme PLL settings (190 KHz of PLL BW)
		 * helped improve sensitivity and lower PER floor at higher rx powers
		 * This implies VCO phase noise is the dominant source of noise
		 * Remains to be seen if the same settings work for 6362
		 * this will need to be enabled by board flags or chip ID if necessary
		 *
		 * Is this the right place for these band-specific settings?
		 * In TCL, they are in mimophy_workaround.
		 * In DRV, since tuning table gets reloaded when scanning, they need to be here.
		 */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_R1, 0x3f);
			write_radio_reg(pi, RADIO_2057_CP_KPD_IDAC, 0x3f);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C1, 0x8);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C2, 0x8);
		} else {
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_R1, 0x1f);
			write_radio_reg(pi, RADIO_2057_CP_KPD_IDAC, 0x3f);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C1, 0x8);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C2, 0x8);
		}
	} else if ((RADIOREV(pi->pubpi.radiorev) == 5)) {
		if (pi->sh->chippkg == BCM47186_PKG_ID) {
			/* narrow to 91KHz PLL BW */
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_R1, 0x1b);
			write_radio_reg(pi, RADIO_2057_CP_KPD_IDAC, 0x3f);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C1, 0x1f);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C2, 0x1f);
		}
	} else if ((RADIOREV(pi->pubpi.radiorev) == 7) || (RADIOREV(pi->pubpi.radiorev) == 8) ||
	           (RADIOREV(pi->pubpi.radiorev) == 10) || (RADIOREV(pi->pubpi.radiorev) == 12)) {
	  if (CHSPEC_IS5G(pi->radio_chanspec)) {
		freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
		if (pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID) {
		  if ((freq >= 5240) && (freq <= 5825)) {
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_R1, 0x1f);
			write_radio_reg(pi, RADIO_2057_CP_KPD_IDAC, 0x3f);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C1, 0x8);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C2, 0x8);
		  }
		} else {
		  if ((freq >= 5240) && (freq <= 5500)) {
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_R1, 0x1f);
			write_radio_reg(pi, RADIO_2057_CP_KPD_IDAC, 0x3f);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C1, 0x8);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C2, 0x8);
		  }
		}
	  }
	} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
		/* LCNXN */
		write_radio_reg(pi, RADIO_2057_LOGEN_PTAT_RESETS, 0x20);
		write_radio_reg(pi, RADIO_2057_VCOBUF_IDACS, 0x18);
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			write_radio_reg(pi, RADIO_2057_LOGEN_PTAT_RESETS, 0x38);
			write_radio_reg(pi, RADIO_2057_VCOBUF_IDACS, 0x0f);
			if (!is_phybw40) {
				for (coreNum = 0; coreNum <= 1; coreNum++)
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						PAD_BIAS_FILTER_BWS, 0x3c);
			} else {
				for (coreNum = 0; coreNum <= 1; coreNum++)
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						PAD_BIAS_FILTER_BWS, 0x4c);
			}
		}
	} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
		/* 43239 */
		if (pi->sh->boardtype == BCM943239MOD_SSID) {
			/* 43239 Module only settings */
		}
	} else if ((RADIOREV(pi->pubpi.radiorev) == 13) ||
		(RADIOREV(pi->pubpi.radiorev) == 14)) {
			/* narrow to 91KHz PLL BW */
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_R1, 0x1b);
			write_radio_reg(pi, RADIO_2057_CP_KPD_IDAC, 0x3f);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C1, 0x1f);
			write_radio_reg(pi, RADIO_2057_RFPLL_LOOPFILTER_C2, 0x1f);
	} else {
		PHY_ERROR(("REV8 FIXME: need to find optimal PLL filter for 2057 radio rev %d\n",
		           RADIOREV(pi->pubpi.radiorev)));
	}

	freq = CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (PHY_IPA(pi)) {
			/* Mixer Gain Boost */
			if (CHIPID(pi->sh->chip) == BCM43226_CHIP_ID) {
				txmix2g_tune_boost_pu = 0x61;

			} else if (RADIOREV(pi->pubpi.radiorev) == 3) {
				txmix2g_tune_boost_pu = 0x6b;
			} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
				txmix2g_tune_boost_pu = 0x41;
				if (!is_phybw40) {
					if (freq <= 2437)
						pad2g_tune_pus = 0x43;
					else if (freq <= 2462)
						pad2g_tune_pus = 0x33;
					else
						pad2g_tune_pus = 0x23;
					/* Tuning for 228 combo, core1 */
					if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
						BFL_FEM_BT) {
						if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
							BFL_3TSWITCH) {
							/* 43228 combo (core 1) */
							if (freq <= 2422)
								pad2g_tune_pus_core1 = 0x53;
							else if (freq <= 2467)
								pad2g_tune_pus_core1 = 0x43;
							else
								pad2g_tune_pus_core1 = 0x33;
						} else {
							/* 43227 combo (core 1) */
							if (freq <= 2467)
								pad2g_tune_pus_core1 = 0x43;
							else
								pad2g_tune_pus_core1 = 0x33;
						}
					}
				} else {
					if (freq <= 2437) {
						pad2g_tune_pus = 0x23;
						pad2g_tune_pus_core1 = 0x33;
					} else {
						pad2g_tune_pus = 0x13;
						pad2g_tune_pus_core1 = 0x23;
					}
					/* Tuning for 228 combo, core1 */
					if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
						BFL_FEM_BT) {
						if (freq <= 2447) {
							pad2g_tune_pus_core1 = 0x43;
						} else {
							pad2g_tune_pus_core1 = 0x33;
						}
					}
				}

			} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
				/* 43239 */
				txmix2g_tune_boost_pu = 0x61;

				if (pi->sh->boardtype == BCM943239MOD_SSID) {
					/* Module */
					if (freq <= 2437)
						pad2g_tune_pus = 0x73;
					else if (freq <= 2462)
						pad2g_tune_pus = 0x63;
					else
						pad2g_tune_pus = 0x53;
				} else {
					/* Ref Board, same settings as 43228 */
					if (!is_phybw40) {
						if (freq <= 2437)
							pad2g_tune_pus = 0x43;
						else if (freq <= 2462)
							pad2g_tune_pus = 0x33;
						else
							pad2g_tune_pus = 0x23;
					} else {
						if (freq <= 2437) {
							pad2g_tune_pus = 0x23;
							pad2g_tune_pus_core1 = 0x33;
						} else {
							pad2g_tune_pus = 0x13;
							pad2g_tune_pus_core1 = 0x23;
						}
					}
				}

			} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
				/* BCM63268 */
				if (!CHSPEC_IS40(pi->radio_chanspec)) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x43);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x23);
				} else {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x03);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x03);
				}
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
					                 coreNum, TXMIX2G_TUNE_BOOST_PU,
					                 0x41);
				}
			} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
				pad2g_tune_pus = 0x53;
				txmix2g_tune_boost_pu = 0x61;
			} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
				txmix2g_tune_boost_pu = 0x21;
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					if (RADIOVER(pi->pubpi.radiover) == 0) {
	if (CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec)) <= 2452) {
		pad2g_tune_pus = 0x23;
	} else {
		pad2g_tune_pus = 0x13;
	}
					} else {
						if (CHSPEC_IS40(pi->radio_chanspec) == 1) {
							pad2g_tune_pus = 0x23;
						} else {
	if (CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec)) <= 2452) {
		pad2g_tune_pus = 0x63;
	} else {
		pad2g_tune_pus = 0x53;
	}
						}
					}
				}
			}

			if (RADIOREV(pi->pubpi.radiorev) == 5) {
				if ((RADIOVER(pi->pubpi.radiover) == 0x0) ||
					(RADIOVER(pi->pubpi.radiover) == 0xe) ||
					(RADIOVER(pi->pubpi.radiover) == 0xf)) {
					/* 5357A0 and TC1, TC2 */
					pad2g_tune_pus = 0x73;
				} else {
					if ((RADIOVER(pi->pubpi.radiover) >= 0x2) ||
					    (RADIOVER(pi->pubpi.radiover) == 0xc)) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 PAD2G_TUNE_PUS, 0x53);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 PAD2G_TUNE_PUS, 0x53);
					} else {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 PAD2G_TUNE_PUS, 0x23);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 PAD2G_TUNE_PUS, 0x33);
					}

					txmix2g_tune_boost_pu = 0x61;

					if (CHSPEC_IS40(pi->radio_chanspec)) {
						if ((pi->sh->sromrev >= 8) &&
						  (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
						  BFL2_FCC_BANDEDGE_WAR)) {
							if (freq == 2422) {
								txdigi_filt_coeffs_type = 7;
							} else {
								txdigi_filt_coeffs_type = 1;
							}
							for (j = 0; j < NPHY_NUM_DIG_FILT_COEFFS;
							     j++) {
								phy_reg_write(pi,
								NPHY_txfilt40CoeffStg0A1+j,
								NPHY_IPA_REV4_txdigi_filtcoeffs
								[txdigi_filt_coeffs_type][j]);
							}

							rccal_bcap_val = read_radio_reg(
								pi, RADIO_2057_RCCAL_BCAP_VAL);
							rccal_scap_val = read_radio_reg(
								pi, RADIO_2057_RCCAL_SCAP_VAL);
							tx_lpf_bw_ofdm_40mhz[0] =
							        wlc_phy_read_lpf_bw_ctl_nphy(
									pi, 0x159);
							tx_lpf_bw_ofdm_40mhz[1] =
							        wlc_phy_read_lpf_bw_ctl_nphy(
									pi, 0x169);
							if (freq == 2422) {
								/* 40 MHz bandedge RCCAL tweak */
								rccal_tx40_11n_bcap[0] =
								        rccal_bcap_val;
								rccal_tx40_11n_scap[0] =
								        rccal_scap_val;
								rccal_tx40_11n_bcap[1] =
								        rccal_bcap_val;
								rccal_tx40_11n_scap[1] =
								        rccal_scap_val;
							} else {
								rccal_tx40_11n_bcap[0] =
								        (uint16)
								        MIN((int16)rccal_bcap_val +
								            20, 0x1f);
								rccal_tx40_11n_scap[0] =
								        (uint16)
								        MIN((int16)rccal_scap_val +
								            20, 0x1f);
								rccal_tx40_11n_bcap[1] =
								        (uint16)
								        MIN((int16)rccal_bcap_val +
								            10, 0x1f);
								rccal_tx40_11n_scap[1] =
								        (uint16)
								        MIN((int16)rccal_scap_val +
								            10, 0x1f);
							}
							for (coreNum = 0; coreNum <= 1; coreNum++) {
								rx2tx_lpf_rc_lut_tx40_11n =
								(1 << 13) |
								(rccal_tx40_11n_bcap[coreNum]<< 8) |
								(rccal_tx40_11n_scap[coreNum]<< 3) |
								tx_lpf_bw_ofdm_40mhz[coreNum];

								wlc_phy_table_write_nphy(
									pi, NPHY_TBL_ID_RFSEQ, 1,
									0x155 + coreNum * 0x10, 16,
									&rx2tx_lpf_rc_lut_tx40_11n);
								wlc_phy_table_write_nphy(
									pi, NPHY_TBL_ID_RFSEQ, 1,
									0x156 + coreNum * 0x10, 16,
									&rx2tx_lpf_rc_lut_tx40_11n);
								wlc_phy_table_write_nphy(
									pi, NPHY_TBL_ID_RFSEQ, 1,
									0x157 + coreNum * 0x10, 16,
									&rx2tx_lpf_rc_lut_tx40_11n);
								wlc_phy_table_write_nphy(
									pi, NPHY_TBL_ID_RFSEQ, 1,
									0x158 + coreNum * 0x10, 16,
									&rx2tx_lpf_rc_lut_tx40_11n);
								wlc_phy_table_write_nphy(
									pi, NPHY_TBL_ID_RFSEQ, 1,
									0x159 + coreNum * 0x10, 16,
									&rx2tx_lpf_rc_lut_tx40_11n);
							}
						}
					}
				}
			}
			if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
				(RADIOVER(pi->pubpi.radiover) > 0)) {
			  if (RADIOVER(pi->pubpi.radiover) == 1) {
				if (freq <= 2412)
				  pad2g_tune_pus = 0x63;
				else if (freq <= 2432)
				  pad2g_tune_pus = 0x53;
				else
				  pad2g_tune_pus = 0x43;
			  } else if (RADIOVER(pi->pubpi.radiover) == 2) {
				if (CHSPEC_IS40(pi->radio_chanspec)) {
				  if (freq <= 2422) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x23);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x33);
				  } else if (freq <= 2442) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x23);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x53);
				  } else if (freq <= 2447) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x13);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x53);
				  } else if (freq <= 2452) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x33);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x33);
				  } else {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x13);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x53);
				  }
				} else {
				  if (freq <= 2412) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x23);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x23);
				  } else if (freq <= 2422) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x23);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x43);
				  } else if (freq <= 2442) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x13);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x43);
				  } else if (freq <= 2447) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x13);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x53);
				  } else if (freq <= 2457) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x13);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x23);
				  } else if (freq <= 2462) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x33);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x43);
				  } else {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 PAD2G_TUNE_PUS, 0x13);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 PAD2G_TUNE_PUS, 0x23);
				  }
				}
			  } else {
				pad2g_tune_pus = 0x43;
			  }
			  txmix2g_tune_boost_pu = 0x01;

			  if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
			      (RADIOVER(pi->pubpi.radiover)  == 2) &&
			      (CHSPEC_IS40(pi->radio_chanspec))) {
			  /* 43236 b1 bandedge tweaking */
					rccal_bcap_val = read_radio_reg(
						pi, RADIO_2057_RCCAL_BCAP_VAL);
					rccal_scap_val = read_radio_reg(
						pi, RADIO_2057_RCCAL_SCAP_VAL);
					tx_lpf_bw_ofdm_40mhz[0] =
					  wlc_phy_read_lpf_bw_ctl_nphy(
					  pi, 0x159);
					tx_lpf_bw_ofdm_40mhz[1] =
					  wlc_phy_read_lpf_bw_ctl_nphy(
					  pi, 0x169);
					for (coreNum = 0; coreNum <= 1; coreNum++) {
					  /* overwrite rc-cal for bandedge channels only */
					  if ((freq == 2422) || (freq == 2452)) {
						rccal_tx40_11n_bcap[coreNum] = (uint16)
						  MAX((int16)rccal_bcap_val - 7, 0);
						rccal_tx40_11n_scap[coreNum] = (uint16)
						  MAX((int16)rccal_scap_val - 7, 0);
					  } else {
						rccal_tx40_11n_bcap[coreNum] =
						  rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] = (uint16)
						  MIN((int16)rccal_scap_val + 2,
						      0x1f);
					  }
					  rx2tx_lpf_rc_lut_tx40_11n = (1 << 13) |
					    (rccal_tx40_11n_bcap[coreNum] << 8) |
					    (rccal_tx40_11n_scap[coreNum] << 3) |
					    tx_lpf_bw_ofdm_40mhz[coreNum];
					wlc_phy_table_write_nphy(
						pi, NPHY_TBL_ID_RFSEQ, 1,
						0x155 + coreNum * 0x10, 16,
						&rx2tx_lpf_rc_lut_tx40_11n);
					wlc_phy_table_write_nphy(
						pi, NPHY_TBL_ID_RFSEQ, 1,
						0x156 + coreNum * 0x10, 16,
						&rx2tx_lpf_rc_lut_tx40_11n);
					wlc_phy_table_write_nphy(
						pi, NPHY_TBL_ID_RFSEQ, 1,
						0x157 + coreNum * 0x10, 16,
						&rx2tx_lpf_rc_lut_tx40_11n);
					wlc_phy_table_write_nphy(
						pi, NPHY_TBL_ID_RFSEQ, 1,
						0x158 + coreNum * 0x10, 16,
						&rx2tx_lpf_rc_lut_tx40_11n);
					wlc_phy_table_write_nphy(
						pi, NPHY_TBL_ID_RFSEQ, 1,
						0x159 + coreNum * 0x10, 16,
						&rx2tx_lpf_rc_lut_tx40_11n);
					}
			  }
			}
			if (RADIOREV(pi->pubpi.radiorev) == 10) {
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
				                 PAD2G_TUNE_PUS, 0x43);
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
				                 PAD2G_TUNE_PUS, 0x43);
				txmix2g_tune_boost_pu = 0x01;
			}
		} else {
			if ((RADIOREV(pi->pubpi.radiorev) <= 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
				pad2g_tune_pus = 0x3;

				/* Reduce Tx mixer boost to reduce internal radio gain */
				txmix2g_tune_boost_pu = 0x61;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 5) &&
				(RADIOVER(pi->pubpi.radiover) >= 2)) {
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0, PAD2G_TUNE_PUS, 0x43);
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1, PAD2G_TUNE_PUS, 0x43);
			} else if (RADIOREV(pi->pubpi.radiorev) == 12) { /* BCM63268 */
				/* Reduce Tx mixer boost to reduce internal radio gain */
				txmix2g_tune_boost_pu = 0x61;
				for (coreNum = 0; coreNum <= 1; coreNum++) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
					                 TXGM_IDAC_BLEED, 0x70);
					/* Reduce PAD tuning to reduce internal radio gain */
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
					                 PAD2G_TUNE_PUS, 0x53);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
					                 IPA2G_CASCONV, 0xf);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
					                 IPA2G_IMAIN, 0xf);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
					                 IPA2G_BIAS_FILTER, 0xee);
				}
			}
		}

		for (coreNum = 0; coreNum <= 1; coreNum++) {
			/* Mixer Gain Boost */
			if (txmix2g_tune_boost_pu != 0)
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
				                 TXMIX2G_TUNE_BOOST_PU, txmix2g_tune_boost_pu);

			if (pad2g_tune_pus != 0)
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
				                 PAD2G_TUNE_PUS, pad2g_tune_pus);

			if (pad2g_tune_pus_core1 != 0)
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
				                 PAD2G_TUNE_PUS, pad2g_tune_pus_core1);
		}
	} else {
	  freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
		(RADIOVER(pi->pubpi.radiover)  == 2) &&
		(CHSPEC_IS40(pi->radio_chanspec))) {
			  /* 43236 b1 bandedge tweaking */
					rccal_bcap_val = read_radio_reg(
						pi, RADIO_2057_RCCAL_BCAP_VAL);
					rccal_scap_val = read_radio_reg(
						pi, RADIO_2057_RCCAL_SCAP_VAL);
					tx_lpf_bw_ofdm_40mhz[0] =
					  wlc_phy_read_lpf_bw_ctl_nphy(
					  pi, 0x159);
					tx_lpf_bw_ofdm_40mhz[1] =
					  wlc_phy_read_lpf_bw_ctl_nphy(
					  pi, 0x169);
					for (coreNum = 0; coreNum <= 1; coreNum++) {
					  /* overwrite rc-cal for freq = 5190 only for bandedge */
					  if (freq == 5190) {
						rccal_tx40_11n_bcap[coreNum] = (uint16)
						  MAX((int16)rccal_bcap_val - 11, 0);
						rccal_tx40_11n_scap[coreNum] = (uint16)
						  MAX((int16)rccal_scap_val - 11, 0);
					  } else {
						rccal_tx40_11n_bcap[coreNum] =
						  rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] = (uint16)
						  MIN((int16)rccal_scap_val + 2,
						      0x1f);
					  }
					  rx2tx_lpf_rc_lut_tx40_11n = (1 << 13) |
					    (rccal_tx40_11n_bcap[coreNum] << 8) |
					    (rccal_tx40_11n_scap[coreNum] << 3) |
					    tx_lpf_bw_ofdm_40mhz[coreNum];
					wlc_phy_table_write_nphy(
						pi, NPHY_TBL_ID_RFSEQ, 1,
						0x155 + coreNum * 0x10, 16,
						&rx2tx_lpf_rc_lut_tx40_11n);
					wlc_phy_table_write_nphy(
						pi, NPHY_TBL_ID_RFSEQ, 1,
						0x156 + coreNum * 0x10, 16,
						&rx2tx_lpf_rc_lut_tx40_11n);
					wlc_phy_table_write_nphy(
						pi, NPHY_TBL_ID_RFSEQ, 1,
						0x157 + coreNum * 0x10, 16,
						&rx2tx_lpf_rc_lut_tx40_11n);
					wlc_phy_table_write_nphy(
						pi, NPHY_TBL_ID_RFSEQ, 1,
						0x158 + coreNum * 0x10, 16,
						&rx2tx_lpf_rc_lut_tx40_11n);
					wlc_phy_table_write_nphy(
						pi, NPHY_TBL_ID_RFSEQ, 1,
						0x159 + coreNum * 0x10, 16,
						&rx2tx_lpf_rc_lut_tx40_11n);
					}
	}
	if ((RADIOREV(pi->pubpi.radiorev) == 7) && (RADIOVER(pi->pubpi.radiover) == 2)) {
		if (freq >= 5805) {
		  write_radio_reg(pi, RADIO_2057_IPA5G_IMAIN_CORE0, 0x16);
		  write_radio_reg(pi, RADIO_2057_IPA5G_IMAIN_CORE1, 0x13);
		  write_radio_reg(pi, RADIO_2057_IPA5G_CASCONV_CORE0, 0x12);
		  write_radio_reg(pi, RADIO_2057_IPA5G_CASCONV_CORE1, 0x14);
		} else {
		  write_radio_reg(pi, RADIO_2057_IPA5G_IMAIN_CORE0, 0x13);
		  write_radio_reg(pi, RADIO_2057_IPA5G_IMAIN_CORE1, 0x13);
		  write_radio_reg(pi, RADIO_2057_IPA5G_CASCONV_CORE0, 0x14);
		  write_radio_reg(pi, RADIO_2057_IPA5G_CASCONV_CORE1, 0x14);
		}
	  }
	  if ((RADIOREV(pi->pubpi.radiorev) == 7) && (RADIOVER(pi->pubpi.radiover) > 0)) {
		if (((freq >= 5180) && (freq <= 5300)) ||
			((freq >= 5745) && (freq <= 5805))) {
		  ipa5g_bf = 0xee;
		} else {
		  ipa5g_bf = 0xff;
		}
	  } else if (RADIOREV(pi->pubpi.radiorev) == 10) {
		if (((freq >= 5180) && (freq <= 5300)) ||
			((freq >= 5745) && (freq <= 5805))) {
		  ipa5g_bf = 0xee;
		} else {
		  ipa5g_bf = 0xff;
		}
	  } else if (RADIOREV(pi->pubpi.radiorev) == 12) {
		  /* BCM63268 */
		  write_radio_reg(pi, RADIO_2057_LOGEN_INDBUF5G_IDAC, 0x22);
		  write_radio_reg(pi, RADIO_2057_LOGEN_MX5G_TUNE, 0x7);
		  write_radio_reg(pi, RADIO_2057_LOGEN_MX5G_IDACS, 0x29);
		  for (coreNum = 0; coreNum <= 1; coreNum++) {
			  WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, IPA5G_BIAS_FILTER, 0xff);
			  WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, TXBUF_GAIN, 0x1);
			  WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, IPA5G_CASCONV, 0x14);
			  WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, IPA5G_IAUX, 0x24);
			  WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, IPA5G_IMAIN, 0x16);
			  WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, TXMIX5G_BOOST_TUNE, 0x4);
			  WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, PGA_BOOST_TUNE, 0x42);
			  WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
			                   PAD5G_TUNE_MISC_PUS, 0x63);
		  }
	  } else if (RADIOREV(pi->pubpi.radiorev)  != 9) {
		if (((freq >= 5180) && (freq <= 5230)) ||
			((freq >= 5745) && (freq <= 5805))) {
		  ipa5g_bf = 0xff;
		}
	  }
	  if (ipa5g_bf != 0) {
		for (coreNum = 0; coreNum <= 1; coreNum++) {
		  WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, IPA5G_BIAS_FILTER, ipa5g_bf);
		}
	  }
	}

	/* Guard time pre-vco-cal */
	OSL_DELAY(50);

	/* Do a VCO cal after writing the tuning table regs */
	wlc_phy_radio205x_vcocal_nphy(pi);
}

static uint16
wlc_phy_radio2057_rccal(phy_info_t *pi)
{
	uint16 rccal_valid;
	int i;
	bool chip43226_6362A0;

	/* Radio Rev 3,4,6 belongs to 43226/6362A0 */
	chip43226_6362A0 = ((RADIOREV(pi->pubpi.radiorev) == 3) ||
		(RADIOREV(pi->pubpi.radiorev) == 4) || (RADIOREV(pi->pubpi.radiorev) == 6));

	/* Cal bcap */
	rccal_valid = 0;
	if (chip43226_6362A0) {
		write_radio_reg(pi, RADIO_2057_RCCAL_MASTER,   0x61);
		write_radio_reg(pi, RADIO_2057_RCCAL_TRC0,             0xc0);
	} else {
		write_radio_reg(pi, RADIO_2057v7_RCCAL_MASTER, 0x61);
		/* All others revs except 43226/6362A0 has bigger Caps.
		 * Hence different settings
		 */
		write_radio_reg(pi, RADIO_2057_RCCAL_TRC0,             0xe9);
	}
	write_radio_reg(pi, RADIO_2057_RCCAL_X1,               0x6e);
	write_radio_reg(pi, RADIO_2057_RCCAL_START_R1_Q1_P1,   0x55);

	for (i = 0; i < MAX_205x_RCAL_WAITLOOPS; i++) {
		rccal_valid = read_radio_reg(pi, RADIO_2057_RCCAL_DONE_OSCCAP);
		if (rccal_valid & 0x2) {
			break;
		}
		OSL_DELAY(25);
	}

	ASSERT(rccal_valid & 0x2);

	OSL_DELAY(35);

	write_radio_reg(pi, RADIO_2057_RCCAL_START_R1_Q1_P1, 0x15);


	OSL_DELAY(70);

	/* Cal scap */
	rccal_valid = 0;
	if (chip43226_6362A0) {
		write_radio_reg(pi, RADIO_2057_RCCAL_MASTER,   0x69);
		write_radio_reg(pi, RADIO_2057_RCCAL_TRC0,             0xb0);
	} else {
		write_radio_reg(pi, RADIO_2057v7_RCCAL_MASTER, 0x69);
		/* All others revs except 43226/6362A0 has bigger Caps.
		 * Hence different settings
		 */
		write_radio_reg(pi, RADIO_2057_RCCAL_TRC0,             0xd5);
	}
	write_radio_reg(pi, RADIO_2057_RCCAL_X1,               0x6e);
	OSL_DELAY(35);
	write_radio_reg(pi, RADIO_2057_RCCAL_START_R1_Q1_P1,   0x55);
	OSL_DELAY(70);
	for (i = 0; i < MAX_205x_RCAL_WAITLOOPS; i++) {
		rccal_valid = read_radio_reg(pi, RADIO_2057_RCCAL_DONE_OSCCAP);
		if (rccal_valid & 0x2) {
			break;
		}
		OSL_DELAY(25);
	}

	ASSERT(rccal_valid & 0x2);

	OSL_DELAY(35);
	write_radio_reg(pi, RADIO_2057_RCCAL_START_R1_Q1_P1, 0x15);
	OSL_DELAY(70);
	/* Cal hpc */
	rccal_valid = 0;
	if (chip43226_6362A0) {
		write_radio_reg(pi, RADIO_2057_RCCAL_MASTER,   0x73);
		/* Values of X1/TRC0 are not optimal
		 * However these chips are not going into production
		 */
		write_radio_reg(pi, RADIO_2057_RCCAL_X1,               0x28);
		write_radio_reg(pi, RADIO_2057_RCCAL_TRC0,             0xb0);
	} else {
		write_radio_reg(pi, RADIO_2057v7_RCCAL_MASTER, 0x73);
		write_radio_reg(pi, RADIO_2057_RCCAL_X1,               0x6e);
		write_radio_reg(pi, RADIO_2057_RCCAL_TRC0,             0x99);
	}
	OSL_DELAY(35);
	write_radio_reg(pi, RADIO_2057_RCCAL_START_R1_Q1_P1,   0x55);
	OSL_DELAY(70);
	for (i = 0; i < MAX_205x_RCAL_WAITLOOPS; i++) {
		rccal_valid = read_radio_reg(pi, RADIO_2057_RCCAL_DONE_OSCCAP);
		if (rccal_valid & 0x2) {
			break;
		}
		OSL_DELAY(25);
	}

	ASSERT(rccal_valid & 0x2);
	OSL_DELAY(35);

	write_radio_reg(pi, RADIO_2057_RCCAL_START_R1_Q1_P1, 0x15);
	OSL_DELAY(70);
	if (chip43226_6362A0) {
		mod_radio_reg(pi, RADIO_2057_RCCAL_MASTER, 0x1, 0x0);
	} else {
		mod_radio_reg(pi, RADIO_2057v7_RCCAL_MASTER, 0x1, 0x0);
	}

	return (rccal_valid);
}

static void
wlc_phy_adjust_rx_analpfbw_nphy(phy_info_t *pi, uint16 reduction_factr)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LT(pi->pubpi.phy_rev, 7)) {
		if ((CHSPEC_CHANNEL(pi->radio_chanspec) == 11) &&
		    CHSPEC_IS40(pi->radio_chanspec)) {
			if (! pi_nphy->nphy_anarxlpf_adjusted) {
				write_radio_reg(pi,
				    (RADIO_2056_RX_RXLPF_RCCAL_LPC | RADIO_2056_RX0),
				    ((pi_nphy->nphy_rccal_value + reduction_factr) | 0x80));

				pi_nphy->nphy_anarxlpf_adjusted = TRUE;
			}
		} else {
			if (pi_nphy->nphy_anarxlpf_adjusted) {
				write_radio_reg(pi,
				    (RADIO_2056_RX_RXLPF_RCCAL_LPC | RADIO_2056_RX0),
				    (pi_nphy->nphy_rccal_value | 0x80));

				pi_nphy->nphy_anarxlpf_adjusted = FALSE;
			}
		}
	}
}

static void
wlc_phy_adjust_min_noisevar_nphy(phy_info_t *pi, int ntones, int *tone_id_buf, uint32
	*noise_var_buf)
{
	int i;
	uint32 offset;
	int tone_id;
	int tbllen =
	    CHSPEC_IS40(pi->radio_chanspec)? NPHY_NOISEVAR_TBLLEN40 : NPHY_NOISEVAR_TBLLEN20;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if ((NREV_GE(pi->pubpi.phy_rev, 7)) && (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV))) {
		PHY_ERROR(("%s is not supported for REV7+, may clash with adjust_base_noisevar\n",
		           __FUNCTION__));
		ASSERT(0);
	}

	/* If the min_noise_vars have been adjusted previously (check pi->nphy_noisevars_adjusted),
	 * then reset the min_noise_vars to the default values (stored in
	 * pi_nphy->nphy_saved_noisevars) before adjusting the min_noise_vars to different values.
	 */
	if (pi_nphy->nphy_noisevars_adjusted) {
		for (i = 0; i < pi_nphy->nphy_saved_noisevars.bufcount; i++) {
			tone_id = pi_nphy->nphy_saved_noisevars.tone_id[i];
			offset = (tone_id >= 0)?
			    ((tone_id * 2) + 1) :
			    (tbllen + (tone_id * 2) + 1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset, 32,
			       (void *)&pi_nphy->nphy_saved_noisevars.min_noise_vars[i]);
		}

		pi_nphy->nphy_saved_noisevars.bufcount = 0;
		pi_nphy->nphy_noisevars_adjusted = FALSE;
	}

	/* Change the min_noise_vars on the specified tones. However, store the current values
	 * of min_noise_vars on those tones before changing them.
	 */
	if ((noise_var_buf != NULL) && (tone_id_buf != NULL)) {
		pi_nphy->nphy_saved_noisevars.bufcount = 0;

		for (i = 0; i < ntones; i++) {
			tone_id = tone_id_buf[i];
			offset = (tone_id >= 0)?
			    ((tone_id * 2) + 1) :
			    (tbllen + (tone_id * 2) + 1);
			pi_nphy->nphy_saved_noisevars.tone_id[i] = tone_id;
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset, 32,
			        &pi_nphy->nphy_saved_noisevars.min_noise_vars[i]);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset, 32, (void *) &noise_var_buf[i]);
			pi_nphy->nphy_saved_noisevars.bufcount++;
		}

		pi_nphy->nphy_noisevars_adjusted = TRUE;
	}
}

/* adjust_base_noisevar, adapted from adjust_min_noisevar */
static void
wlc_phy_adjust_base_noisevar_nphy(phy_info_t *pi, int ntones, int *tone_id_buf, uint32
	*base_nvar_buf)
{
	int i;
	uint32 offset;
	uint32 temp_nvar_buf[4];
	uint32 orig_min_nvar;
	uint32 temp_debug;
	int tone_id;
	int tbllen =
	    CHSPEC_IS40(pi->radio_chanspec)? NPHY_NOISEVAR_TBLLEN40 : NPHY_NOISEVAR_TBLLEN20;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	PHY_INFORM(("wl%d: %s: nphy_base_nvars_adjusted = %d\n", pi->sh->unit, __FUNCTION__,
	            pi_nphy->nphy_base_nvars_adjusted));

	if (pi_nphy->nphy_base_nvars_adjusted) {
		PHY_INFORM(("++++++++++++++++++++++++++++++++++++++++++\n"));
		PHY_INFORM(("       reset base_noise_vars to default values\n"));
		for (i = 0; i < pi_nphy->nphy_saved_noisevars.bufcount; i++) {
			tone_id = pi_nphy->nphy_saved_noisevars.tone_id[i];
			offset = (tone_id >= 0)?
			        (tone_id * 2) :
			        (tbllen + (tone_id * 2));
			PHY_INFORM(("       tone = %d  offset = %d\n", tone_id, offset));

			/* read off both base and min noise vars to save them */
			temp_nvar_buf[0] = pi_nphy->nphy_saved_noisevars.noise_vars[i];
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			                        offset + 1, 32, &temp_nvar_buf[1]);
			PHY_INFORM(("       stored base_nvar   = 0x%x\n", temp_nvar_buf[0]));
			PHY_INFORM(("       retrieved min_nvar = 0x%x\n", temp_nvar_buf[1]));

			temp_nvar_buf[0] = 0x20c020c;

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2,
			                         offset, 32, &temp_nvar_buf);

			/* temporary debug */
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			                        offset, 32, &temp_debug);
			PHY_INFORM(("       restored base_nvar = 0x%x\n", temp_debug));
			PHY_INFORM(("++++++++++++++++++++++++++++++++++++++++++\n\n"));
		}

		pi_nphy->nphy_saved_noisevars.bufcount = 0;
		pi_nphy->nphy_base_nvars_adjusted = FALSE;
	}

	/* Change the base_noise_vars on the specified tones. However, store the current values
	 * of base_noise_vars on those tones before changing them.
	 */
	if ((base_nvar_buf != NULL) && (tone_id_buf != NULL)) {
		pi_nphy->nphy_saved_noisevars.bufcount = 0;

		for (i = 0; i < ntones; i++) {

			tone_id = tone_id_buf[i];
			PHY_INFORM(("\n------------------------------------------\n"));
			PHY_INFORM(("       tone = %d ", tone_id));
			offset = (tone_id >= 0)?
			        (tone_id * 2) :
			        (tbllen + (tone_id * 2));
			PHY_INFORM((" offset = %d\n", offset));
			pi_nphy->nphy_saved_noisevars.tone_id[i] = tone_id;

			/* we need the current min_nvar value to write the new base_nvar */
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset + 1, 32, &orig_min_nvar);

			/* read the current base_nvar in order to save it for future restore
			 * upon channel change.
			 */
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset, 32, &pi_nphy->nphy_saved_noisevars.noise_vars[i]);
			PHY_INFORM(("       saved base_nvar = 0x%x\n",
			            pi_nphy->nphy_saved_noisevars.noise_vars[i]));

			/* write: need both the [base,min]_noise_var */
			temp_nvar_buf[0] = base_nvar_buf[i];
			temp_nvar_buf[1] = orig_min_nvar;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2,
			    offset, 32, &temp_nvar_buf);
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset, 32, &temp_debug);
			PHY_INFORM(("       written_base_nvar = 0x%x\n", temp_debug));
			PHY_INFORM(("------------------------------------------\n"));

			pi_nphy->nphy_saved_noisevars.bufcount++;
		}

		pi_nphy->nphy_base_nvars_adjusted = TRUE;
	}
}

static void
wlc_phy_adjust_crsminpwr_nphy(phy_info_t *pi, uint8 minpwr)
{
	uint16 regval;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if ((CHSPEC_CHANNEL(pi->radio_chanspec) == 11) &&
		    CHSPEC_IS40(pi->radio_chanspec)) {
			if (! pi_nphy->nphy_crsminpwr_adjusted) {
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					regval = phy_reg_read(pi, NPHY_crsminpower0);
					pi_nphy->nphy_crsminpwr[0] = regval & 0xff;
					regval &= 0xff00;
					regval |= (uint16)minpwr;
					phy_reg_write(pi, NPHY_crsminpower0, regval);
				}

				regval = phy_reg_read(pi, NPHY_crsminpowerl0);
				pi_nphy->nphy_crsminpwr[1] = regval & 0xff;
				regval &= 0xff00;
				regval |= (uint16)minpwr;
				phy_reg_write(pi, NPHY_crsminpowerl0, regval);

				regval = phy_reg_read(pi, NPHY_crsminpoweru0);
				pi_nphy->nphy_crsminpwr[2] = regval & 0xff;
				regval &= 0xff00;
				regval |= (uint16)minpwr;
				phy_reg_write(pi, NPHY_crsminpoweru0, regval);

				pi_nphy->nphy_crsminpwr_adjusted = TRUE;
			}
		} else {
			if (pi_nphy->nphy_crsminpwr_adjusted) {
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					regval = phy_reg_read(pi, NPHY_crsminpower0);
					regval &= 0xff00;
					regval |= pi_nphy->nphy_crsminpwr[0];
					phy_reg_write(pi, NPHY_crsminpower0, regval);
				}

				regval = phy_reg_read(pi, NPHY_crsminpowerl0);
				regval &= 0xff00;
				regval |= pi_nphy->nphy_crsminpwr[1];
				phy_reg_write(pi, NPHY_crsminpowerl0, regval);

				regval = phy_reg_read(pi, NPHY_crsminpoweru0);
				regval &= 0xff00;
				regval |= pi_nphy->nphy_crsminpwr[2];
				phy_reg_write(pi, NPHY_crsminpoweru0, regval);

				pi_nphy->nphy_crsminpwr_adjusted = FALSE;
			}
		}
	}
}

static void
wlc_phy_txlpfbw_nphy(phy_info_t *pi)
{
	uint8 tx_lpf_bw = 0;

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LT(pi->pubpi.phy_rev, 7)) {
		if (CHSPEC_IS40(pi->radio_chanspec)) {
			tx_lpf_bw = 3;
		} else {
			tx_lpf_bw = 1;
		}

		/* widen the ofdm filter for IPA case */
		if (PHY_IPA(pi)) {
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				tx_lpf_bw = 5;
			} else {
				if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
					BFL2_FCC_BANDEDGE_WAR) {
					tx_lpf_bw = 5;
				} else {
					tx_lpf_bw = 4;
				}
			}
		}
		phy_reg_write(pi, NPHY_RfSeqTXLPFBW_OFDM,
		              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw1_SHIFT) |
		              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw2_SHIFT) |
		              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw3_SHIFT) |
		              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw4_SHIFT));

		if (PHY_IPA(pi)) {
			/* widen the bphy filter for IPA case */
			/* widen the bphy filter for IPA case */
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				tx_lpf_bw = 4;
			} else {
				tx_lpf_bw = 1;
			}

			phy_reg_write(pi, NPHY_RfSeqTXLPFBW_11B,
			              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw1_SHIFT) |
			              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw2_SHIFT) |
			              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw3_SHIFT) |
			              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw4_SHIFT));
		}
	}
}

static void
wlc_phy_spurwar_nphy(phy_info_t *pi)
{
	uint16 cur_channel = 0;
	int nphy_adj_tone_id_buf[] =  {57, 58};
	int nphy_adj_tone_id_buf2[] = {57, 58, 59, 60};
	uint32 nphy_adj_noise_var_buf[] =  {0x3ff, 0x3ff};
	uint32 nphy_adj_noise_var_buf2[] = {0x3ff, 0x3ff, 0x3ff, 0x3ff};
	bool isAdjustNoiseVar = FALSE;
	uint numTonesAdjust = 0;
	uint32 tempval = 0;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

		cur_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
		if (pi_nphy->nphy_gband_spurwar_en) {
			/* Not needed for REV7+ (see wlc_phy_attach_nphy) */
			wlc_phy_adjust_rx_analpfbw_nphy(pi, NPHY_ANARXLPFBW_REDUCTIONFACT);

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if ((cur_channel == 11) && CHSPEC_IS40(pi->radio_chanspec)) {
					/* Adjust the min_noise_vars on the specified tones to the
					 * desired values. The min_noise_var values in the
					 * noisevartbl will be restored to their default values
					 * before introducing the adjustments.
					 */
					wlc_phy_adjust_min_noisevar_nphy(pi, 2,
						nphy_adj_tone_id_buf, nphy_adj_noise_var_buf);
				} else {
					/* Reset the min_noise_vars to their default values. This
					 * step is important if there is a channel switch where the
					 * destination channel does not require any modification to
					 * the default min_noise_var values.
					 */
					wlc_phy_adjust_min_noisevar_nphy(pi, 0, NULL, NULL);
				}
			}
			wlc_phy_adjust_crsminpwr_nphy(pi, NPHY_ADJUSTED_MINCRSPOWER);
		}

		/* 43236B0+ only: enable BF triggered LLR deweighting to fight 2G spurs */
		/* Now also for 43228 2G */
		if (((pi_nphy->nphy_gband_spurwar2_en) &&
		     ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) &&
		     (CHIPREV(pi->sh->chiprev) >= 2))) ||
		     (CHIPID(pi->sh->chip) == BCM43228_CHIP_ID) ||
		     (CHIPID(pi->sh->chip) == BCM43428_CHIP_ID))
		{

			/* Increase the base_noise_var on the tones that are affected by
			 * xtal and auxADC spurs (2420, 2440, 2460).
			 * Spur level above noise floor is essentially constant.
			 */

			/* We need to enable this code for both bands, so that noisevartbl is
			 * restored to default values when switching to 5G channels, where
			 * de-weighting is not needed yet, ie, no known spurs found.
			 */


			/* 2G BW20 channels see 2 spurs each */
			if (CHSPEC_IS40(pi->radio_chanspec) == 0) {

				/* Per-channel location of tones affected by spurs.
				 * Since spurs are 20MHz-periodic, we can group channels.
				 */
				PHY_INFORM(("************************* cur_channel = %d\n",
				            cur_channel));
				switch (cur_channel) {
				case 1:
				case 5:
				case 9:
				case 13:
					nphy_adj_tone_id_buf2[0] = 25;
					nphy_adj_tone_id_buf2[1] = 26;
					isAdjustNoiseVar = TRUE;
					break;
				case 2:
				case 6:
				case 10:
					nphy_adj_tone_id_buf2[0] = 9;
					nphy_adj_tone_id_buf2[1] = 10;
					isAdjustNoiseVar = TRUE;
					break;
				case 3:
				case 7:
				case 11:
					nphy_adj_tone_id_buf2[0] = -7;
					nphy_adj_tone_id_buf2[1] = -6;
					isAdjustNoiseVar = TRUE;
					break;
				case 4:
				case 8:
				case 12:
					nphy_adj_tone_id_buf2[0] = -23;
					nphy_adj_tone_id_buf2[1] = -22;
					isAdjustNoiseVar = TRUE;
					break;
				default:
					/* 5G channels fall here, so that we restore noisevartbl
					 * to default values when switching to 5G band.
					 */
					isAdjustNoiseVar = FALSE;
					break;
				}

				/* Absolute base_nvar values (for both cores):
				 *   - ch 5-8 are affected by multi-mode spur at 2440 on both cores,
				 *     in addition to xtal spur at 2440.
				 *   - other channels only have fixed xtal spur at 24[26]0 on core0
				 */
				if ((cur_channel >= 5) && (cur_channel <= 8)) {
					nphy_adj_noise_var_buf2[0] = 0x2570257;
					nphy_adj_noise_var_buf2[1] = 0x2770277;
				} else {
					nphy_adj_noise_var_buf2[0] = 0x20c0257;
					nphy_adj_noise_var_buf2[1] = 0x20c0277;
				}
				/* extra conditional for 228 */
				/* if (CHIPID_43228X_FAMILY(pi) - 43227 */
				if (((CHIPID(pi->sh->chip) == BCM43228_CHIP_ID) ||
				     (CHIPID(pi->sh->chip) == BCM43428_CHIP_ID)) &&
				    (cur_channel == 13)) {
						nphy_adj_noise_var_buf2[0] = 0x2570283;
						nphy_adj_noise_var_buf2[1] = 0x2570283;
				}
				if (isAdjustNoiseVar) {
					numTonesAdjust = 2;
					wlc_phy_adjust_base_noisevar_nphy(pi, numTonesAdjust,
					                                  nphy_adj_tone_id_buf2,
					                                  nphy_adj_noise_var_buf2);

				} else {
					/* Reset the base_noise_vars to their default values.
					 * Same reason as for restoring min_noise_vars.
					 */
					wlc_phy_adjust_base_noisevar_nphy(pi, 0, NULL, NULL);
				}

			} else {
				/* 2G BW40 channels see 4 spurs each */

				/* Per-channel location of tones affected by spurs.
				 * Since spurs are 20MHz-periodic, we can group channels.
				 */
				switch (cur_channel) {
				case 3:
				case 7:
				case 11:
					nphy_adj_tone_id_buf2[0] = -7;
					nphy_adj_tone_id_buf2[1] = -6;
					nphy_adj_tone_id_buf2[2] = 57;
					nphy_adj_tone_id_buf2[3] = 58;
					isAdjustNoiseVar = TRUE;
					break;
				case 4:
				case 8:
					nphy_adj_tone_id_buf2[0] = -23;
					nphy_adj_tone_id_buf2[1] = -22;
					nphy_adj_tone_id_buf2[2] = 41;
					nphy_adj_tone_id_buf2[3] = 42;
					isAdjustNoiseVar = TRUE;
					break;
				case 5:
				case 9:
					nphy_adj_tone_id_buf2[0] = -39;
					nphy_adj_tone_id_buf2[1] = -38;
					nphy_adj_tone_id_buf2[2] = 25;
					nphy_adj_tone_id_buf2[3] = 26;
					isAdjustNoiseVar = TRUE;
					break;
				case 6:
				case 10:
					nphy_adj_tone_id_buf2[0] = -55;
					nphy_adj_tone_id_buf2[1] = -54;
					nphy_adj_tone_id_buf2[2] = 9;
					nphy_adj_tone_id_buf2[3] = 10;
					isAdjustNoiseVar = TRUE;
					break;
				default:
					/* 5G channels fall here, so that we restore noisevartbl
					 * to default values when switching to 5G band.
					 */
					isAdjustNoiseVar = FALSE;
					break;
				}

				/* Absolute base_nvar values (for both cores) */
				nphy_adj_noise_var_buf2[0] = 0x20c0257;
				nphy_adj_noise_var_buf2[1] = 0x20c0277;
				nphy_adj_noise_var_buf2[2] = 0x20c0257;
				nphy_adj_noise_var_buf2[3] = 0x20c0277;

				if (isAdjustNoiseVar) {
					numTonesAdjust = 4;
					wlc_phy_adjust_base_noisevar_nphy(pi, numTonesAdjust,
					                                  nphy_adj_tone_id_buf2,
					                                  nphy_adj_noise_var_buf2);

				} else {
					/* Reset the base_noise_vars to their default values.
					 * Same reason as for restoring min_noise_vars.
					 */

					wlc_phy_adjust_base_noisevar_nphy(pi, 0, NULL, NULL);
				}
			}
		} else if (((CHIPID(pi->sh->chip) == BCM43131_CHIP_ID) &&
		            (RADIOVER(pi->pubpi.radiover) == 0)) ||
		           ((NREV_IS(pi->pubpi.phy_rev, (LCNXN_BASEREV + 1))) &&
		            (RADIOREV(pi->pubpi.radiorev) == 14) &&
		            (RADIOVER(pi->pubpi.radiover) == 0)))
			{
			if (CHSPEC_IS40(pi->radio_chanspec) == 0) {
				PHY_INFORM(("************************* cur_channel = %d\n",
				            cur_channel));
				switch (cur_channel) {
				case 1:
				case 5:
				case 9:
					nphy_adj_tone_id_buf2[0] = 25;
					nphy_adj_tone_id_buf2[1] = 26;
					isAdjustNoiseVar = TRUE;
					break;
				case 2:
				case 6:
				case 10:
					nphy_adj_tone_id_buf2[0] = 9;
					nphy_adj_tone_id_buf2[1] = 10;
					isAdjustNoiseVar = TRUE;
					break;
				case 3:
				case 7:
				case 11:
					nphy_adj_tone_id_buf2[0] = -7;
					nphy_adj_tone_id_buf2[1] = -6;
					isAdjustNoiseVar = TRUE;
					break;
				case 4:
				case 8:
				case 12:
					nphy_adj_tone_id_buf2[0] = -23;
					nphy_adj_tone_id_buf2[1] = -22;
					isAdjustNoiseVar = TRUE;
					break;
				default:
					isAdjustNoiseVar = FALSE;
					break;
				}


				nphy_adj_noise_var_buf2[0] = 0x20c0241;
				nphy_adj_noise_var_buf2[1] = 0x20c0261;

				if (isAdjustNoiseVar) {
					numTonesAdjust = 2;
					wlc_phy_adjust_base_noisevar_nphy(pi, numTonesAdjust,
					                                  nphy_adj_tone_id_buf2,
					                                  nphy_adj_noise_var_buf2);

				} else {
					/* Reset the base_noise_vars to their default values.
					 * Same reason as for restoring min_noise_vars.
					 */
					wlc_phy_adjust_base_noisevar_nphy(pi, 0, NULL, NULL);
				}

			} else {
				switch (cur_channel) {
				case 3:
				case 7:
					nphy_adj_tone_id_buf2[0] = -7;
					nphy_adj_tone_id_buf2[1] = -6;
					nphy_adj_tone_id_buf2[2] = 57;
					nphy_adj_tone_id_buf2[3] = 58;
					isAdjustNoiseVar = TRUE;
					break;
				case 4:
				case 8:
					nphy_adj_tone_id_buf2[0] = -23;
					nphy_adj_tone_id_buf2[1] = -22;
					nphy_adj_tone_id_buf2[2] = 41;
					nphy_adj_tone_id_buf2[3] = 42;
					isAdjustNoiseVar = TRUE;
					break;
				case 5:
				case 9:
					nphy_adj_tone_id_buf2[0] = -39;
					nphy_adj_tone_id_buf2[1] = -38;
					nphy_adj_tone_id_buf2[2] = 25;
					nphy_adj_tone_id_buf2[3] = 26;
					isAdjustNoiseVar = TRUE;
					break;
				case 6:
				case 10:
					nphy_adj_tone_id_buf2[0] = -55;
					nphy_adj_tone_id_buf2[1] = -54;
					nphy_adj_tone_id_buf2[2] = 9;
					nphy_adj_tone_id_buf2[3] = 10;
					isAdjustNoiseVar = TRUE;
					break;
				case 11:
					nphy_adj_tone_id_buf2[0] = -7;
					nphy_adj_tone_id_buf2[1] = -6;
					isAdjustNoiseVar = TRUE;
					break;
				default:
					/* 5G channels fall here, so that we restore noisevartbl
					 * to default values when switching to 5G band.
					 */
					isAdjustNoiseVar = FALSE;
					break;
				}

				/* Absolute base_nvar values (for both cores) */
				if (cur_channel == 11) {
					nphy_adj_noise_var_buf2[0] = 0x20c0241;
					nphy_adj_noise_var_buf2[1] = 0x20c0261;
					numTonesAdjust = 2;
				} else {
					nphy_adj_noise_var_buf2[0] = 0x20c0241;
					nphy_adj_noise_var_buf2[1] = 0x20c0261;
					nphy_adj_noise_var_buf2[2] = 0x20c0241;
					nphy_adj_noise_var_buf2[3] = 0x20c0261;
					numTonesAdjust = 4;
				}
				if (isAdjustNoiseVar) {

					wlc_phy_adjust_base_noisevar_nphy(pi, numTonesAdjust,
					                                  nphy_adj_tone_id_buf2,
					                                  nphy_adj_noise_var_buf2);

				} else {
					/* Reset the base_noise_vars to their default values.
					 * Same reason as for restoring min_noise_vars.
					 */

					wlc_phy_adjust_base_noisevar_nphy(pi, 0, NULL, NULL);
				}
			}
		}
		/* REV6 G-band spur WAR enabled via boardflag */
		if ((pi_nphy->nphy_gband_spurwar2_en) && CHSPEC_IS2G(pi->radio_chanspec) &&
		    (NREV_IS(pi->pubpi.phy_rev, 6)))
		{
			/* Increase the min_noise_var on the tones that are affected by the 2440 MHz
			 * spur for 40 MHz channels.
			 */
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				switch (cur_channel) {
				case 3:
					nphy_adj_tone_id_buf[0] = 57;
					nphy_adj_tone_id_buf[1] = 58;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x25f;
					isAdjustNoiseVar = TRUE;
					break;
				case 4:
					nphy_adj_tone_id_buf[0] = 41;
					nphy_adj_tone_id_buf[1] = 42;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x25f;
					isAdjustNoiseVar = TRUE;
					break;
				case 5:
					nphy_adj_tone_id_buf[0] = 25;
					nphy_adj_tone_id_buf[1] = 26;
					nphy_adj_noise_var_buf[0] = 0x24f;
					nphy_adj_noise_var_buf[1] = 0x25f;
					isAdjustNoiseVar = TRUE;
					break;
				case 6:
					nphy_adj_tone_id_buf[0] = 9;
					nphy_adj_tone_id_buf[1] = 10;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x24f;
					isAdjustNoiseVar = TRUE;
					break;
				case 7:
					nphy_adj_tone_id_buf[0] = 121;
					nphy_adj_tone_id_buf[1] = 122;
					nphy_adj_noise_var_buf[0] = 0x18f;
					nphy_adj_noise_var_buf[1] = 0x24f;
					isAdjustNoiseVar = TRUE;
					break;
				case 8:
					nphy_adj_tone_id_buf[0] = 105;
					nphy_adj_tone_id_buf[1] = 106;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x25f;
					isAdjustNoiseVar = TRUE;
					break;
				case 9:
					nphy_adj_tone_id_buf[0] = 89;
					nphy_adj_tone_id_buf[1] = 90;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x24f;
					isAdjustNoiseVar = TRUE;
					break;
				case 10:
					nphy_adj_tone_id_buf[0] = 73;
					nphy_adj_tone_id_buf[1] = 74;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x24f;
					isAdjustNoiseVar = TRUE;
					break;
				default:
					isAdjustNoiseVar = FALSE;
					break;
				}
			}

			if (isAdjustNoiseVar) {
				numTonesAdjust = sizeof(nphy_adj_tone_id_buf) /
				        sizeof(nphy_adj_tone_id_buf[0]);
				/* Adjust the min_noise_vars on the specified tones to the desired
				 * values. The min_noise_var values in the noisevartbl will be
				 * restored to their default values before introducing the
				 * adjustments.
				 */

				/* PHY_ERROR(("Adjusting min_noise_var on %d tones\n",
				 * numTonesAdjust));
				 */

				wlc_phy_adjust_min_noisevar_nphy(pi, numTonesAdjust,
				                             nphy_adj_tone_id_buf,
				                             nphy_adj_noise_var_buf);

				tempval = 0;
				/* wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
				 *                   2*nphy_adj_tone_id_buf[0]+1, 32, &tempval);
				 * PHY_ERROR(("Act Noise_var_buf at offset %d = %d\n",
				 *         2*nphy_adj_tone_id_buf[0]+1,tempval));
				 * PHY_ERROR(("nphy_adj_tone_id_buf[0]: %d,
				 * nphy_adj_noise_var_buf[0] = %d\n",
				 * nphy_adj_tone_id_buf[0],nphy_adj_noise_var_buf[0]));
				 */
			} else {
				/* Reset the min_noise_vars to their default values. This step is
				 * important if there is a channel switch where the destination
				 * channel does not require any modification to the default
				 * min_noise_var values.
				 */

				/* PHY_ERROR(("Reseting min_noise_var\n")); */

				wlc_phy_adjust_min_noisevar_nphy(pi, 0, NULL, NULL);
			}
		}

		if ((pi_nphy->nphy_aband_spurwar_en) &&
		    (CHSPEC_IS5G(pi->radio_chanspec))) {
			switch (cur_channel) {
			case 54:
				nphy_adj_tone_id_buf[0] = 32;
				nphy_adj_noise_var_buf[0] = 0x25f;
				break;
			case 38:
			case 102:
			case 118:
				if (((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
				    (CHIPID(pi->sh->chip) == BCM4748_CHIP_ID)) &&
				    (pi->sh->chippkg == BCM4717_PKG_ID)) {
					nphy_adj_tone_id_buf[0] = 32;
					nphy_adj_noise_var_buf[0] = 0x21f;
				} else {
					nphy_adj_tone_id_buf[0] = 0;
					nphy_adj_noise_var_buf[0] = 0x0;
				}
				break;
			case 134:
				nphy_adj_tone_id_buf[0] = 32;
				nphy_adj_noise_var_buf[0] = 0x21f;
				break;
			case 151:
				nphy_adj_tone_id_buf[0] = 16;
				nphy_adj_noise_var_buf[0] = 0x23f;
				break;
			case 153:
			case 161:
				nphy_adj_tone_id_buf[0] = 48;
				nphy_adj_noise_var_buf[0] = 0x23f;
				break;
			default:
				nphy_adj_tone_id_buf[0] = 0;
				nphy_adj_noise_var_buf[0] = 0x0;
				break;
			}

			if (nphy_adj_tone_id_buf[0] && nphy_adj_noise_var_buf[0]) {
				wlc_phy_adjust_min_noisevar_nphy(pi, 1,
				    nphy_adj_tone_id_buf, nphy_adj_noise_var_buf);
			} else {
				wlc_phy_adjust_min_noisevar_nphy(pi, 0, NULL, NULL);
			}
		}

		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
	}
}

/*
 * AUTOGENERATED from ../47xxdata/mimophy/subband_cust_43236B1_preproto_blu2o3.xls
 * DO NOT EDIT
 */


static void
wlc_phy_subband_cust_43236B1_preproto_blu2o3_nphy(phy_info_t *pi)
{
	uint16 fc;
	if (CHSPEC_CHANNEL(pi->radio_chanspec) > 14) {
		fc = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	} else {
		fc = CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	}

	/* 2G Band Customizations */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {

		/* Default customizations */
		/* CRS MinPwr */
		uint16 bcrsmin  = 0x46;
		uint16 crsminu  = 0x40;
		uint16 crsminl  = 0x40;
		/* Fine Str */
		uint16 fineStrHiPwrTh = 0x5342;
		uint16 FineStrMetricTh = 0x0A20;
		/* Clip1 WB Thresh */
		uint16 clip1wb1 = 0x14;
		uint16 clip1wb2 = 0x14;
		/* NB Clip  */
		uint16 clipnb1  = 0xb4;
		uint16 clipnb2  = 0xb4;
		/* Hi Gain  */
		uint16 cliphiA1 = 0x6e;
		uint16 cliphiA2 = 0x6e;
		uint16 cliphiB1 = 0x14;
		uint16 cliphiB2 = 0x14;
		/* MD Gain  */
		uint16 clipmdA1 = 0x42;
		uint16 clipmdA2 = 0x42;
		uint16 clipmdB1 = 0x4;
		uint16 clipmdB2 = 0x4;
		/* LO Gain  */
		uint16 cliploA1 = 0x50;
		uint16 cliploA2 = 0x50;
		uint16 cliploB1 = 0x08;
		uint16 cliploB2 = 0x08;
		/* InitGCode */
		uint16 initGCA1 = 0x74;
		uint16 initGCA2 = 0x74;
		uint16 initGCB1 = 0x614;
		uint16 initGCB2 = 0x614;
		/* InitGain */
		uint16 initgain[] = {0x613a, 0x613a};
		/* eLNA Gains [dB] */
		int8   elnagain1[] = {15, 15};
		int8   elnagain2[] = {15, 15};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {10, 15, 20, 25};
		int8   lna1gain2[] = {10, 15, 20, 25};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 10, 15, 18};
		int8   lna2gain2[] = {0, 10, 15, 18};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* MixTIA Gains */
		int8   mixtia1[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		int8   mixtia2[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		uint8  gainbits2[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		/* Clip2 */
		uint8  clip2c1  = 1;
		uint8  clip2c2  = 1;

		phy_reg_mod(pi, NPHY_bphycrsminpower0, NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		            (bcrsmin << NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT));
		phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
		phy_reg_mod(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
		            (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		phy_reg_write(pi, NPHY_FSTRHiPwrTh, fineStrHiPwrTh);
		phy_reg_write(pi, NPHY_FSTRMetricTh, FineStrMetricTh);
		phy_reg_mod(pi, NPHY_Core1clipwbThreshold2057,
		            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
		            (clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_reg_mod(pi, NPHY_Core2clipwbThreshold2057,
		            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
		            (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_reg_write(pi, NPHY_Core1nbClipThreshold, clipnb1);
		phy_reg_write(pi, NPHY_Core2nbClipThreshold, clipnb2);
		phy_reg_write(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
		phy_reg_write(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
		phy_reg_write(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
		phy_reg_write(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
		phy_reg_write(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
		phy_reg_write(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
		phy_reg_write(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
		phy_reg_write(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
		phy_reg_write(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
		phy_reg_write(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
		phy_reg_write(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
		phy_reg_write(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
		phy_reg_write(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
		phy_reg_write(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
		phy_reg_write(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
		phy_reg_write(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);
		phy_reg_mod(pi, NPHY_Core1computeGainInfo,
		            NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
		            (clip2c1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		phy_reg_mod(pi, NPHY_Core2computeGainInfo,
		            NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
		            (clip2c2 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));

		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {

			if ((fc >= 2412 && fc <= 2484)) {
			}

		/* BW40 customizations */
		} else {

			if ((fc >= 2422 && fc <= 2462)) {
			}
		}
	}

	/* 5G Band Customizations */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {

		/* Default customizations */
		/* CRS MinPwr */
		uint16 crsminu  = 0x42;
		uint16 crsminl  = 0x42;
		/* Fine Str */
		uint16 fineStrHiPwrTh = 0x5342;
		uint16 FineStrMetricTh = 0x0A20;
		/* Clip1 WB Thresh */
		uint16 clip1wb1 = 0x14;
		uint16 clip1wb2 = 0x14;
		/* NB Clip  */
		uint16 clipnb1  = 0xb4;
		uint16 clipnb2  = 0xb4;
		/* Hi Gain  */
		uint16 cliphiA1 = 0x74;
		uint16 cliphiA2 = 0x74;
		uint16 cliphiB1 = 0x14;
		uint16 cliphiB2 = 0x14;
		/* MD Gain  */
		uint16 clipmdA1 = 0x60;
		uint16 clipmdA2 = 0x60;
		uint16 clipmdB1 = 0x14;
		uint16 clipmdB2 = 0x14;
		/* LO Gain  */
		uint16 cliploA1 = 0x8a;
		uint16 cliploA2 = 0x8a;
		uint16 cliploB1 = 0x08;
		uint16 cliploB2 = 0x08;
		/* InitGCode */
		uint16 initGCA1 = 0x94;
		uint16 initGCA2 = 0x94;
		uint16 initGCB1 = 0x614;
		uint16 initGCB2 = 0x614;
		/* InitGain */
		uint16 initgain[] = {0x614a, 0x614a};
		/* eLNA Gains [dB] */
		int8   elnagain1[] = {13, 13};
		int8   elnagain2[] = {13, 13};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {11, 17, 21, 26};
		int8   lna1gain2[] = {11, 17, 21, 26};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 7, 11, 15};
		int8   lna2gain2[] = {0, 7, 11, 15};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* MixTIA Gains */
		int8   mixtia1[] = {-5, -2, 1, 4, 7, 7, 7, 7, 7, 7};
		int8   mixtia2[] = {-5, -2, 1, 4, 7, 7, 7, 7, 7, 7};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		uint8  gainbits2[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		/* Clip2 */
		uint8  clip2c1  = 1;
		uint8  clip2c2  = 1;
		/* Radio REGs */
		uint8  radioreg_0x86 = 0xc0;
		uint8  radioreg_0x10B = 0xc0;

		phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
		phy_reg_mod(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
		            (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		phy_reg_write(pi, NPHY_FSTRHiPwrTh, fineStrHiPwrTh);
		phy_reg_write(pi, NPHY_FSTRMetricTh, FineStrMetricTh);
		phy_reg_mod(pi, NPHY_Core1clipwbThreshold2057,
		            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
		            (clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_reg_mod(pi, NPHY_Core2clipwbThreshold2057,
		            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
		            (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_reg_write(pi, NPHY_Core1nbClipThreshold, clipnb1);
		phy_reg_write(pi, NPHY_Core2nbClipThreshold, clipnb2);
		phy_reg_write(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
		phy_reg_write(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
		phy_reg_write(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
		phy_reg_write(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
		phy_reg_write(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
		phy_reg_write(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
		phy_reg_write(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
		phy_reg_write(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
		phy_reg_write(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
		phy_reg_write(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
		phy_reg_write(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
		phy_reg_write(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
		phy_reg_write(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
		phy_reg_write(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
		phy_reg_write(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
		phy_reg_write(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);
		phy_reg_mod(pi, NPHY_Core1computeGainInfo,
		            NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
		            (clip2c1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		phy_reg_mod(pi, NPHY_Core2computeGainInfo,
		            NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
		            (clip2c2 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		write_radio_reg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0, radioreg_0x86);
		write_radio_reg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1, radioreg_0x10B);

		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {

			if ((fc >= 4920 && fc <= 4920)) {
			} else if ((fc >= 4925 && fc <= 5080)) {
			} else if ((fc >= 5180 && fc <= 5320)) {
			} else if ((fc >= 5500 && fc <= 5700)) {
			} else if ((fc >= 5745 && fc <= 5805)) {
			} else if ((fc >= 5825 && fc <= 5825)) {
			}

		/* BW40 customizations */
		} else {

			if ((fc >= 4920 && fc <= 5230)) {
				/* Clip1 WB Thresh */
				uint16 clip1wb1 = 0x14;
				uint16 clip1wb2 = 0x14;

				phy_reg_mod(pi, NPHY_Core1clipwbThreshold2057,
				            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb1 <<
				             NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
				phy_reg_mod(pi, NPHY_Core2clipwbThreshold2057,
				            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb2 <<
				             NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			} else if ((fc >= 5240 && fc <= 5550)) {
				/* Clip1 WB Thresh */
				uint16 clip1wb1 = 0x14;
				uint16 clip1wb2 = 0x14;

				phy_reg_mod(pi, NPHY_Core1clipwbThreshold2057,
				            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb1 <<
				             NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
				phy_reg_mod(pi, NPHY_Core2clipwbThreshold2057,
				            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb2 <<
				             NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			} else if ((fc >= 5560 && fc <= 5825)) {
				/* Clip1 WB Thresh */
				uint16 clip1wb1 = 0x14;
				uint16 clip1wb2 = 0x14;

				phy_reg_mod(pi, NPHY_Core1clipwbThreshold2057,
				            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb1 <<
				             NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
				phy_reg_mod(pi, NPHY_Core2clipwbThreshold2057,
				            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb2 <<
				             NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			}
		}
	}
}


/*
 * AUTOGENERATED from ../47xxdata/mimophy/subband_cust_43236B1_sulley.xls
 * DO NOT EDIT
 */

static void
wlc_phy_subband_cust_43236B1_sulley_nphy(phy_info_t *pi)
{
	uint16 fc;
	if (CHSPEC_CHANNEL(pi->radio_chanspec) > 14) {
		fc = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	} else {
		fc = CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	}

	/* 2G Band Customizations */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {

		/* Default customizations */

		/* InitGain */
		uint16 initgain[] = {0x6236, 0x6236};
		/* eLNA Gains [dB] */
		int8   elnagain1[] = {13, 13};
		int8   elnagain2[] = {13, 13};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {10, 15, 20, 20};
		int8   lna1gain2[] = {10, 15, 20, 20};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x2};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x2};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 10, 10, 10};
		int8   lna2gain2[] = {0, 10, 10, 10};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x1, 0x1};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x1, 0x1};
		/* MixTIA Gains */
		int8   mixtia1[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		int8   mixtia2[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		uint8  gainbits2[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		/* Vmid and Av for {RSSI invalid PWRDET TSSI} */
		uint16 vmidmid0[] = {0x81};
		uint16 avmid0[] = {0x1};
		uint16 vmidmid1[] = {0x89};
		uint16 avmid1[] = {0x1};

		PHY_REG_LIST_START
			/* CRS MinPwr */
			PHY_REG_MOD_ENTRY(NPHY, bphycrsminpower0, bphycrsminpower0, 0x46)
			/* Fine Str */
			PHY_REG_WRITE_ENTRY(NPHY, FSTRHiPwrTh, 0x5342)
			PHY_REG_WRITE_ENTRY(NPHY, FSTRMetricTh, 0x0A20)
			/* Clip1 WB Thresh */
			PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x14)
			PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x14)
			/* NB Clip  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0xb4)
			PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0xb4)
			/* Hi Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipHiGainCodeA2057, 0x6c)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipHiGainCodeA2057, 0x6c)
			/* MD Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeA2057, 0x60)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeA2057, 0x60)
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x04)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x04)
			/* LO Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x4a)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x4a)
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
			/* InitGCode */
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x6c)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x6c)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);

		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0b, 16, vmidmid0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0f, 16, avmid0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1b, 16, vmidmid1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1f, 16, avmid1);


		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {

			if ((fc >= 2412 && fc <= 2484)) {
				PHY_REG_LIST_START
					PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x40)
					PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x40)
				PHY_REG_LIST_EXECUTE(pi);
			}

		/* BW40 customizations */
		} else {

			if ((fc >= 2422 && fc <= 2462)) {
				PHY_REG_LIST_START
					PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x48)
					PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x48)
				PHY_REG_LIST_EXECUTE(pi);
			}
		}
	}

	/* 5G Band Customizations */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {

		/* Default customizations */

		/* InitGain */
		uint16 initgain[] = {0x622a, 0x622a};
		/* eLNA Gains [dB] */
		int8   elnagain1[] = {13, 13};
		int8   elnagain2[] = {13, 13};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {11, 17, 21, 21};
		int8   lna1gain2[] = {11, 17, 21, 21};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x2};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x2};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 7, 11, 11};
		int8   lna2gain2[] = {0, 7, 11, 11};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x2, 0x2};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x2, 0x2};
		/* MixTIA Gains */
		int8   mixtia1[] = {-5, -2, 1, 1, 1, 1, 1, 1, 1, 1};
		int8   mixtia2[] = {-5, -2, 1, 1, 1, 1, 1, 1, 1, 1};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x0, 0x1, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2};
		uint8  gainbits2[] = {0x0, 0x1, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2};
		/* Vmid and Av for {RSSI invalid PWRDET TSSI} */
		uint16 vmidmid0[] = {0x6c};
		uint16 avmid0[] = {0x3};
		uint16 vmidmid1[] = {0x74};
		uint16 avmid1[] = {0x3};
		/* Radio REGs */
		uint8  radioreg_0x86 = 0xc0;
		uint8  radioreg_0x10B = 0xc0;

		PHY_REG_LIST_START
			/* CRS MinPwr */
			PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x3C)
			PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x3C)
			/* Fine Str */
			PHY_REG_WRITE_ENTRY(NPHY, FSTRHiPwrTh, 0x5342)
			PHY_REG_WRITE_ENTRY(NPHY, FSTRMetricTh, 0x0A20)
			/* Clip1 WB Thresh */
			PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x14)
			PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x14)
			/* NB Clip  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0xb4)
			PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0xb4)
			/* Hi Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipHiGainCodeA2057, 0x54)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipHiGainCodeA2057, 0x54)
			/* MD Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeA2057, 0x24)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeA2057, 0x24)
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x4)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x4)
			/* LO Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x54)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x54)
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
			/* InitGCode */
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x54)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x54)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);

		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0b, 16, vmidmid0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0f, 16, avmid0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1b, 16, vmidmid1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1f, 16, avmid1);
		write_radio_reg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0, radioreg_0x86);
		write_radio_reg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1, radioreg_0x10B);

		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {

			if ((fc >= 4920 && fc <= 4920)) {
			} else if ((fc >= 4925 && fc <= 5080)) {
			} else if ((fc >= 5180 && fc <= 5320)) {
			} else if ((fc >= 5500 && fc <= 5700)) {
			        /* Vmid and Av for {RSSI invalid PWRDET TSSI} */
				vmidmid0[0] = 0x5f;
				avmid0[0] = 0x04;

				wlc_phy_table_write_nphy(
					pi, NPHY_TBL_ID_AFECTRL, 1, 0x0b, 16, vmidmid0);
				wlc_phy_table_write_nphy(
					pi, NPHY_TBL_ID_AFECTRL, 1, 0x0f, 16, avmid0);
			} else if ((fc >= 5745 && fc <= 5805)) {
			} else if ((fc >= 5825 && fc <= 5825)) {
			}

		/* BW40 customizations */
		} else {

			if ((fc >= 4920 && fc <= 5320)) {
			} else if ((fc >= 5500 && fc <= 5700)) {
				/* Vmid and Av for {RSSI invalid PWRDET TSSI} */
				vmidmid0[0] = 0x5f;
				avmid0[0] = 0x04;

				wlc_phy_table_write_nphy(
					pi, NPHY_TBL_ID_AFECTRL, 1, 0x0b, 16, vmidmid0);
				wlc_phy_table_write_nphy(
					pi, NPHY_TBL_ID_AFECTRL, 1, 0x0f, 16, avmid0);
			} else if ((fc >= 5745 && fc <= 5825)) {
			}
		}
	}
}

static void
wlc_phy_chanspec_nphy_setup(phy_info_t *pi, chanspec_t chanspec, const nphy_sfo_cfg_t *ci)
{
	uint16 val;
	/* set phy Band bit, required to ensure correct band's tx/rx board
	 * level controls are being driven, 0 = 2.4G, 1 = 5G.
	 * Enable BPHY in 2G, and disable it in 5G.
	 */
	if CHSPEC_IS5G(chanspec) {		/* in 5G */

		/* switch BandControl to 2G temporarily so BPHY regs are accessible */
		phy_reg_and(pi, NPHY_BandControl, ~NPHY_BandControl_currentBand_MASK);

		/* enable force gated clock on */
		val = R_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param);
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, (val | MAC_PHY_FORCE_CLK));

		/* Turn-off CCA and put bphy receiver in reset */
		phy_reg_or(pi, (NPHY_TO_BPHY_OFF + BPHY_BB_CONFIG),
			(BBCFG_RESETCCA | BBCFG_RESETRX));

		/* restore force gated clock */
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, val);

		/* select 5G band */
		phy_reg_or(pi, NPHY_BandControl, NPHY_BandControl_currentBand);

	} else if (!CHSPEC_IS5G(chanspec)) {	/* in 2G */
		/* select 2G band */
		phy_reg_and(pi, NPHY_BandControl, ~NPHY_BandControl_currentBand);

		/* enable force gated clock on */
		val = R_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param);
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, (val | MAC_PHY_FORCE_CLK));

		/* Turn-on CCA and take bphy receiver out of reset */
		phy_reg_and(pi, (NPHY_TO_BPHY_OFF + BPHY_BB_CONFIG),
			(uint16)(~(BBCFG_RESETCCA | BBCFG_RESETRX)));

		/* restore force gated clock */
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, val);
	}

	/* set SFO parameters
	 * sfo_chan_center_Ts20 = round([fc-10e6 fc fc+10e6] / 20e6 * 8), fc in Hz
	 *                      = round([$channel-10 $channel $channel+10] * 0.4),
	 *                              $channel in MHz
	 */
	phy_reg_write(pi, NPHY_BW1a, ci->PHY_BW1a);
	phy_reg_write(pi, NPHY_BW2, ci->PHY_BW2);
	phy_reg_write(pi, NPHY_BW3, ci->PHY_BW3);

	/* sfo_chan_center_factor = round(2^17./([fc-10e6 fc fc+10e6]/20e6)), fc in Hz
	 *                        = round(2621440./[$channel-10 $channel $channel+10]),
	 *                                $channel in MHz
	 */
	phy_reg_write(pi, NPHY_BW4, ci->PHY_BW4);
	phy_reg_write(pi, NPHY_BW5, ci->PHY_BW5);
	phy_reg_write(pi, NPHY_BW6, ci->PHY_BW6);


	if (CHSPEC_CHANNEL(pi->radio_chanspec) == 14) {
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_ofdm_en, 0);
		/* Bit 11 and 6 of BPHY testRegister to '10' */
		phy_reg_or(pi, NPHY_TO_BPHY_OFF + BPHY_TEST, 0x800);
	} else {
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_ofdm_en,
			NPHY_ClassifierCtrl_ofdm_en);
		/* Bit 11 and 6 of BPHY testRegister to '00' */
		if (CHSPEC_IS2G(chanspec))
			phy_reg_and(pi, NPHY_TO_BPHY_OFF + BPHY_TEST, ~0x840);
	}

	/* initially force txgain in case txpwrctrl is disabled */
	if (pi->nphy_txpwrctrl == PHY_TPC_HW_OFF) {
		wlc_phy_txpwr_fixpower_nphy(pi);
	}

	if (NREV_LT(pi->pubpi.phy_rev, 3)) {
		/* Adjust LNA gain table based on channel and gainboost mode */
		wlc_phy_adjust_lnagaintbl_nphy(pi);
	}

	/* Set the analog TX_LPF Bandwidth */
	wlc_phy_txlpfbw_nphy(pi);

	/* REV3+ needs dynamically spur avoidance, user can override the behavior */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		uint8 spuravoid = WL_SPURAVOID_OFF;

		val = CHSPEC_CHANNEL(chanspec);
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			if ((val == 102) || (val == 128) || (val == 151)) {
				/* channels 5640, 5510m, 5755m show better */
				/* EVM with spur-avoidance on */
				spuravoid = WL_SPURAVOID_ON1;
			} else {
				/* disable it till b0 comes */
				spuravoid = WL_SPURAVOID_OFF;
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
			/* 53572 */
			if (!CHSPEC_IS40(pi->radio_chanspec)) {
			/* BW20 */
				if ((val == 13)) {
					spuravoid = WL_SPURAVOID_ON1;
				}
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+2)) {
			/* 43239a0 */
			spuravoid = WL_SPURAVOID_OFF;
		} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			/* Rev7+ */
			if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
				spuravoid = wlc_phy_spuravoid_5357(pi, val);
			} else {
				/* Default channels */
				if (!CHSPEC_IS40(pi->radio_chanspec)) {
					/* BW20 */
					if ((val == 13) || (val == 14) || (val == 153)) {
						spuravoid = WL_SPURAVOID_ON1;
					}
				} else {
					/* BW40 */
					if (val == 54) {
						spuravoid = WL_SPURAVOID_ON1;
					} else if ((val == 118) || (val == 151)) {
						/* ON2 is available only in Rev8+ */
						if (NREV_GE(pi->pubpi.phy_rev, 8)) {
							spuravoid = WL_SPURAVOID_ON2;
						}
					}
				}
			}
		} else {
			/* Rev 3 - 6 */
			if (!CHSPEC_IS40(pi->radio_chanspec)) {
				/* BW20 */
				if (((val >= 5) && (val <= 8)) || (val == 13) || (val == 14)) {
					spuravoid = WL_SPURAVOID_ON1;
				}
			} else {
				/* BW40 */
				/* Rev 3 - 6 */
				if (pi->u.pi_nphy->nphy_aband_spurwar_en &&
				    ((val == 38) || (val == 102) || (val == 118))) {
					if (((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
					    (CHIPID(pi->sh->chip) == BCM4748_CHIP_ID)) &&
					    (pi->sh->chippkg == BCM4717_PKG_ID)) {
						spuravoid = WL_SPURAVOID_OFF;
					} else {
						spuravoid = WL_SPURAVOID_ON1;
					}
				}
			}
		}

		/* if user forces it to OFF/ON/ON2, honor it */
		if (pi->phy_spuravoid == SPURAVOID_DISABLE) {
			spuravoid = WL_SPURAVOID_OFF;
		} else if (pi->phy_spuravoid == SPURAVOID_FORCEON) {
			spuravoid = WL_SPURAVOID_ON1;
		} else if  (pi->phy_spuravoid == SPURAVOID_FORCEON2) {
			spuravoid = WL_SPURAVOID_ON2;
		}

		PHY_CAL(("wlc_phy_chanspec_nphy_setup: spuravoid %d\n", spuravoid));

		/* Is PHY_PLL really need to be off for PLL parameter changes */
		if (NREV_LT(pi->pubpi.phy_rev, 6)) {
			wlapi_bmac_core_phypll_ctl(pi->sh->physhim, FALSE);
			si_pmu_spuravoid(pi->sh->sih, pi->sh->osh, spuravoid);
			wlapi_bmac_core_phypll_ctl(pi->sh->physhim, TRUE);
		} else {
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
				/* For 43239 disable spur avoidance temporarily
				 * even from user control and do not call spur
				 * avoid routine
				 */
				spuravoid = WL_SPURAVOID_OFF;
			}
			else {
				si_pmu_spuravoid(pi->sh->sih, pi->sh->osh, spuravoid);
			}
		}


		/* MAC clock frequency change for certain chips in spur avoidance mode.
		 * These are the chips where the PHY and MAC clocks share the same PLL.
		 */
		wlapi_switch_macfreq(pi->sh->physhim, spuravoid);

		/* Do a soft dreset of the PLL */
		if (NREV_LT(pi->pubpi.phy_rev, 6)) {
			wlapi_bmac_core_phypll_reset(pi->sh->physhim);
		}

		/* setup resampler bits in BBConfig */
		phy_reg_mod(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK,
		            ((spuravoid == WL_SPURAVOID_OFF) ?
		             0 : NPHY_BBConfig_resample_clk160_MASK));
		if (spuravoid != WL_SPURAVOID_OFF)
			phy_reg_mod(pi, NPHY_BBConfig, NPHY_BBConfig_resamplerFreq_MASK,
			            (spuravoid - WL_SPURAVOID_ON1) <<
			            NPHY_BBConfig_resamplerFreq_SHIFT);

		wlc_phy_resetcca_nphy(pi);

		pi->u.pi_nphy->phy_isspuravoid = (spuravoid > WL_SPURAVOID_OFF);
	}

	/* Subband customization for 43236B1 Sulley boards */
	if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) &&
	    (pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID)) {
		wlc_phy_subband_cust_43236B1_sulley_nphy(pi);
		/* for Sulley Dev1 legacy */
		/* Maybe we need to revisit it someday. Because the TRISO could be better */
		if (CHSPEC_IS2G(pi->radio_chanspec) && pi->srom_fem2g.antswctrllut == 2) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x62)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x62)
			PHY_REG_LIST_EXECUTE(pi);
		}
	}

	if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) &&
	(pi->sh->boardtype == BCM943236PREPROTOBLU2O3_SSID))
		wlc_phy_subband_cust_43236B1_preproto_blu2o3_nphy(pi);

	phy_reg_write(pi, NPHY_NumDatatonesdup40, 0x3830);

	/* Spur avoidance WAR for 4322 */
	wlc_phy_spurwar_nphy(pi);

	/* removing calling of chanspec_war for lcnxn as this fn() is */
	/* not called during every time within same-band-channel-change */
	/* channnel specific settings for lcnxn rev 0 */
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		wlc_phy_chanspec_war_nphy_rev16(pi);
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		wlc_phy_chanspec_war_nphy_rev18(pi);
	}
}


uint8
wlc_phy_spuravoid_5357(phy_info_t *pi, uint16 chan)
{
	uint8 spuravoid = WL_SPURAVOID_OFF;
	if (!CHSPEC_IS40(pi->radio_chanspec)) {
		/* BW20 */
		if ((chan == 13) || (chan == 14)) {
			if (NREV_GE(pi->pubpi.phy_rev, 8)) {
				spuravoid = WL_SPURAVOID_ON2;
			}
		}
	}
	return (spuravoid);
}


#if defined(AP) && defined(RADAR)
void
wlc_phy_update_radar_detect_param_nphy(phy_info_t *pi)
{
	uint16 st_level;

	/* Set back the default st_level_time for non-RADAR
	 * 2G channels.
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 6))
		st_level = 0x1591;
	else
		st_level = 0x1901;

	/* For 5G, RADAR channels set the st_level_time based on
	 * FCC/EU modes. Change of st_level_time value based on FCC/EU
	 * is taken care in wlc_phy_radar_detect_mode_set().
	 */
	if (CHSPEC_IS5G(pi->radio_chanspec) &&
	    CHANNEL_ISRADAR(CHSPEC_CHANNEL(pi->radio_chanspec)))
		st_level = pi->rparams->radar_args.st_level_time;

	phy_reg_write(pi, NPHY_StrAddress2u, st_level);
	phy_reg_write(pi, NPHY_StrAddress2l, st_level);
}
#endif /* defined(AP) && defined(RADAR) */

void
wlc_phy_chanspec_set_nphy(phy_info_t *pi, chanspec_t chanspec)
{
	int freq;
	chan_info_nphy_radio2057_t      *t0 = NULL;
	chan_info_nphy_radio205x_t      *t1 = NULL;
	chan_info_nphy_radio2057_rev5_t *t2 = NULL;
	chan_info_nphy_2055_t           *t3 = NULL;
	bool suspend = FALSE;

	wlc_phy_chanspec_radio_set((wlc_phy_t *)pi, chanspec);

	if (NORADIO_ENAB(pi->pubpi)) {
		return;
	}

	if (!wlc_phy_chan2freq_nphy(pi, CHSPEC_CHANNEL(chanspec), &freq, &t0, &t1, &t2, &t3))
		return;

	/* Set the phy bandwidth as dictated by the chanspec */
	if (CHSPEC_BW(chanspec) != pi->bw)
		wlapi_bmac_bw_set(pi->sh->physhim, CHSPEC_BW(chanspec));

	/* Set the correct sideband if in 40MHz mode */
	if (CHSPEC_IS40(chanspec)) {
		if (CHSPEC_SB_UPPER(chanspec)) {
			phy_reg_or(pi, NPHY_RxControl, BPHY_BAND_SEL_UP20);
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				phy_reg_or(pi, NPHY_ClassifierCtrl2, PRIM_SEL_UP20);
			}
		} else {
			phy_reg_and(pi, NPHY_RxControl, ~BPHY_BAND_SEL_UP20);
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				phy_reg_and(pi, NPHY_ClassifierCtrl2, (~PRIM_SEL_UP20 & 0xffff));
			}
		}
	}

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			/* band specific 2057 radio inits */
			if ((RADIOREV(pi->pubpi.radiorev) <= 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
			    mod_radio_reg(pi, RADIO_2057_TIA_CONFIG_CORE0, 0x2,
			                  (CHSPEC_IS5G(chanspec) ? (1 << 1) : 0));
			    mod_radio_reg(pi, RADIO_2057_TIA_CONFIG_CORE1, 0x2,
			                  (CHSPEC_IS5G(chanspec) ? (1 << 1) : 0));
			}

			wlc_phy_chanspec_radio2057_setup(pi, t0, t2);
			wlc_phy_chanspec_nphy_setup(pi, chanspec,
				((RADIOREV(pi->pubpi.radiorev) == 5) ||
				(RADIOREV(pi->pubpi.radiorev) == 13) ||
				(RADIOREV(pi->pubpi.radiorev) == 14)) ?
				(const nphy_sfo_cfg_t *)&(t2->PHY_BW1a) :
				(const nphy_sfo_cfg_t *)&(t0->PHY_BW1a));

		} else {
			/* band specific 2056 radio inits */
			mod_radio_reg(pi, RADIO_2056_SYN_COM_CTRL | RADIO_2056_SYN, 0x4,
				(CHSPEC_IS5G(chanspec) ? (0x1 << 2) : 0));
			wlc_phy_chanspec_radio2056_setup(pi, t1);

			wlc_phy_chanspec_nphy_setup(pi, chanspec,
				(const nphy_sfo_cfg_t *)&(t1->PHY_BW1a));
		}

		if (CHSPEC_CHANNEL(chanspec) == pi->interf.curr_home_channel) {
			/* back in home channel */
			/* if aci mitigation was on, turn it back on */
			if (CHSPEC_IS2G(chanspec) &&
				(((pi->sh->interference_mode == WLAN_AUTO_W_NOISE ||
				pi->sh->interference_mode == WLAN_AUTO) &&
				(pi->aci_state & ACI_ACTIVE)) ||
				pi->sh->interference_mode == WLAN_MANUAL)) {
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						wlc_phy_acimode_set_nphy(pi,
							TRUE, PHY_ACI_PWR_HIGH);
					}
			}

			if ((pi->sh->interference_mode == WLAN_AUTO_W_NOISE ||
				pi->sh->interference_mode == NON_WLAN) &&
				(pi->phy_init_por == FALSE) &&
				(pi->interf.noise_sw_set == TRUE)) {

				/* suspend mac if haven't done so */
				suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) &
				            MCTL_EN_MAC);
				if (!suspend) {
					wlapi_suspend_mac_and_wait(pi->sh->physhim);
				}

				/* this is the channel for noise mitigation, use cached values */
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					phy_reg_mod(pi, NPHY_crsminpower0,
						NPHY_crsminpower0_crsminpower0_MASK,
						pi->interf.crsminpwr0);
				}
				phy_reg_mod(pi, NPHY_crsminpowerl0,
					NPHY_crsminpowerl0_crsminpower0_MASK,
					pi->interf.crsminpwrl0);
				phy_reg_mod(pi, NPHY_crsminpoweru0,
					NPHY_crsminpoweru0_crsminpower0_MASK,
					pi->interf.crsminpwru0);
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					phy_reg_write(pi, NPHY_Core1InitGainCodeA2057,
						pi->interf.init_gain_core1);
					phy_reg_write(pi, NPHY_Core2InitGainCodeA2057,
						pi->interf.init_gain_core1);
					phy_reg_write(pi, NPHY_Core1InitGainCodeB2057,
						pi->interf.init_gainb_core1);
					phy_reg_write(pi, NPHY_Core2InitGainCodeB2057,
						pi->interf.init_gainb_core1);
				} else {
					phy_reg_write(pi, NPHY_Core1InitGainCodeA2056,
						pi->interf.init_gain_core1);
					phy_reg_write(pi, NPHY_Core2InitGainCodeA2056,
						pi->interf.init_gain_core1);
				}
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x106,
					16, pi->interf.init_gain_rfseq);

				/* unsuspend mac */
				if (!suspend) {
					wlapi_enable_mac(pi->sh->physhim);
				}
			}

		} else {
			if ((pi->sh->interference_mode == WLAN_AUTO_W_NOISE ||
				pi->sh->interference_mode == WLAN_AUTO ||
				pi->sh->interference_mode == WLAN_MANUAL) &&
				(pi->aci_state & ACI_ACTIVE) &&
			    CHSPEC_IS2G(pi->radio_chanspec) &&
			    (pi->phy_init_por == FALSE)) {
				wlc_phy_acimode_set_nphy(pi, FALSE, PHY_ACI_PWR_NOTPRESENT);
			}
		}

	} else {
		/* band specific 2055 radio inits */
		mod_radio_reg(pi, RADIO_2055_MASTER_CNTRL1, 0x70,
			(CHSPEC_IS5G(chanspec) ? (0x02 << 4) : (0x05 << 4)));

		wlc_phy_chanspec_radio2055_setup(pi, t3);
		wlc_phy_chanspec_nphy_setup(pi, chanspec,
			(const nphy_sfo_cfg_t *)&(t3->PHY_BW1a));
	}

#if defined(AP) && defined(RADAR)
	/* update radar detect mode specific params
	 * based on new chanspec
	 */
	wlc_phy_update_radar_detect_param_nphy(pi);
#endif /* defined(AP) && defined(RADAR) */

	/* this needs to be executed after subband customization */
	if ((pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID) &&
		(pi->sh->interference_mode == WLAN_AUTO_W_NOISE ||
		pi->sh->interference_mode == NON_WLAN) &&
		(pi->interf.store_values == TRUE) &&
		NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_aci_noise_store_values_nphy(pi);
	}

	wlc_phy_compute_rssi_gainerror_nphy(pi);
	/* Set edcrs based on srom/nvram */
	if (pi->region_group == REGION_EU) {
		wlc_phy_set_srom_eu_edthresh_nphy(pi);
	}
}

static void
wlc_phy_savecal_nphy(phy_info_t *pi)
{
	void *tbl_ptr;
	int coreNum;
	uint16 *txcal_radio_regs = NULL;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* Save Rx calibration values */
		wlc_phy_rx_iq_coeffs_nphy(pi, 0, &pi_nphy->nphy_calibration_cache.rxcal_coeffs_2G);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			txcal_radio_regs = pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G;
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Fine LOFT compensation */
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[0] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[1] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[2] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[3] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1);

			/* Coarse LOFT compensation */
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[4] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[5] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[6] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[7] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1);
		} else {
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[0] =
				read_radio_reg(pi, RADIO_2055_CORE1_TX_VOS_CNCL);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[1] =
				read_radio_reg(pi, RADIO_2055_CORE2_TX_VOS_CNCL);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[2] =
				read_radio_reg(pi, RADIO_2055_CORE1_TX_BB_MXGM);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[3] =
				read_radio_reg(pi, RADIO_2055_CORE2_TX_BB_MXGM);
		}

		pi_nphy->nphy_iqcal_chanspec_2G = pi->radio_chanspec;
		tbl_ptr = pi_nphy->nphy_calibration_cache.txcal_coeffs_2G;
	} else {
		/* Save Rx calibration values */
		wlc_phy_rx_iq_coeffs_nphy(pi, 0, &pi_nphy->nphy_calibration_cache.rxcal_coeffs_5G);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			txcal_radio_regs = pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G;
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Fine LOFT compensation */
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[0] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[1] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[2] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[3] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1);

			/* Coarse LOFT compensation */
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[4] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[5] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[6] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[7] =
				read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1);
		} else {
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[0] =
				read_radio_reg(pi, RADIO_2055_CORE1_TX_VOS_CNCL);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[1] =
				read_radio_reg(pi, RADIO_2055_CORE2_TX_VOS_CNCL);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[2] =
				read_radio_reg(pi, RADIO_2055_CORE1_TX_BB_MXGM);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[3] =
				read_radio_reg(pi, RADIO_2055_CORE2_TX_BB_MXGM);
		}

		pi_nphy->nphy_iqcal_chanspec_5G = pi->radio_chanspec;
		tbl_ptr = pi_nphy->nphy_calibration_cache.txcal_coeffs_5G;
	}
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		for (coreNum = 0; coreNum <= 1; coreNum++) {
			/* Fine LOFT compensation */
			txcal_radio_regs[2*coreNum] =
			        READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_I);
			txcal_radio_regs[2*coreNum+1] =
			        READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_Q);

			/* Coarse LOFT compensation */
			txcal_radio_regs[2*coreNum+4] =
			        READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_I);
			txcal_radio_regs[2*coreNum+5] =
			        READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_Q);
		}
	}

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 8, 80, 16, tbl_ptr);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

static void
wlc_phy_restorecal_nphy(phy_info_t *pi)
{
	uint16 *loft_comp;
	uint16 txcal_coeffs_bphy[4];
	uint16 *tbl_ptr;
	int coreNum;
	uint16 *txcal_radio_regs = NULL;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* WARNING: Since this function is only called by wlc_nphy_init()
	   don't force the PHY to carrier search mode, even for NREV >= 3.
	   Doing so causes init problems.

	   However, in future if this function is called during non-init
	   time, ensure that the PHY is force to carrier search state for
	   NREV >= 3
	*/

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (pi_nphy->nphy_iqcal_chanspec_2G == 0)
			return;

		tbl_ptr = pi_nphy->nphy_calibration_cache.txcal_coeffs_2G;
		loft_comp = &pi_nphy->nphy_calibration_cache.txcal_coeffs_2G[5];
	} else {
		if (pi_nphy->nphy_iqcal_chanspec_5G == 0)
			return;

		tbl_ptr = pi_nphy->nphy_calibration_cache.txcal_coeffs_5G;
		loft_comp = &pi_nphy->nphy_calibration_cache.txcal_coeffs_5G[5];
	}

	/* Write IQ/LO compensation values for OFDM PHY */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 80, 16, (void *)tbl_ptr);

	/* Write IQ compensation values for B-PHY */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		txcal_coeffs_bphy[0] = tbl_ptr[0];
		txcal_coeffs_bphy[1] = tbl_ptr[1];
		txcal_coeffs_bphy[2] = tbl_ptr[2];
		txcal_coeffs_bphy[3] = tbl_ptr[3];
	} else {
		txcal_coeffs_bphy[0] = 0;
		txcal_coeffs_bphy[1] = 0;
		txcal_coeffs_bphy[2] = 0;
		txcal_coeffs_bphy[3] = 0;
	}

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 88, 16, txcal_coeffs_bphy);

	/* Write LO compensation values for OFDM PHY */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 85, 16, loft_comp);
	/* Write LO compensation values for B-PHY */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 93, 16, loft_comp);

	if (NREV_LT(pi->pubpi.phy_rev, 2)) wlc_phy_tx_iq_war_nphy(pi);

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			txcal_radio_regs = pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G;
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Fine LOFT compensation */
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[0]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[1]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[2]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[3]);

			/* Coarse LOFT compensation */
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[4]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[5]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[6]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[7]);
		} else {
			write_radio_reg(pi, RADIO_2055_CORE1_TX_VOS_CNCL,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[0]);
			write_radio_reg(pi, RADIO_2055_CORE2_TX_VOS_CNCL,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[1]);
			write_radio_reg(pi, RADIO_2055_CORE1_TX_BB_MXGM,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[2]);
			write_radio_reg(pi, RADIO_2055_CORE2_TX_BB_MXGM,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[3]);
		}

		/* Restore Rx calibration values */
		wlc_phy_rx_iq_coeffs_nphy(pi, 1, &pi_nphy->nphy_calibration_cache.rxcal_coeffs_2G);
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			txcal_radio_regs = pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G;
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Fine LOFT compensation */
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[0]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[1]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[2]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[3]);

			/* Coarse LOFT compensation */
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[4]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[5]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[6]);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[7]);
		} else {
			write_radio_reg(pi, RADIO_2055_CORE1_TX_VOS_CNCL,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[0]);
			write_radio_reg(pi, RADIO_2055_CORE2_TX_VOS_CNCL,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[1]);
			write_radio_reg(pi, RADIO_2055_CORE1_TX_BB_MXGM,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[2]);
			write_radio_reg(pi, RADIO_2055_CORE2_TX_BB_MXGM,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[3]);
		}

		/* Restore Rx calibration values */
		wlc_phy_rx_iq_coeffs_nphy(pi, 1, &pi_nphy->nphy_calibration_cache.rxcal_coeffs_5G);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		for (coreNum = 0; coreNum <= 1; coreNum++) {
			/* Fine LOFT compensation */
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_I,
			                 txcal_radio_regs[2*coreNum]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_Q,
			                 txcal_radio_regs[2*coreNum+1]);

			/* Coarse LOFT compensation */
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_I,
			                 txcal_radio_regs[2*coreNum+4]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_Q,
			                 txcal_radio_regs[2*coreNum+5]);
		}
	}
}

/* boardlevel antenna selection: init CB2 2x3 superswitch */
void
wlc_phy_antsel_init_nphy(wlc_phy_t *ppi, bool lut_init)
{
	phy_info_t *pi = (phy_info_t *)ppi;
	uint16 mask = 0xfc00;
	uint32 mc = 0;

	/* This function should not be needed for REV7+ */
	if (NREV_GE(pi->pubpi.phy_rev, 7))
		return;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		uint16 v0 = 0x211, v1 = 0x222, v2 = 0x144, v3 = 0x188;

		if (lut_init == FALSE)
			return;

		/*
		 * Initialize the AntSwCtrlLUT for default "outer" antennas.
		 * To be used for calibrations
		 */

		if (pi->srom_fem2g.antswctrllut == 0) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x02, 16, &v0);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x03, 16, &v1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x08, 16, &v2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x0C, 16, &v3);
		} else {
			PHY_ERROR(("wlc_phy_superswitch_ctrl_nphy: only srom_fem2g.antswctrllut 0"
					  "is supported with 2x3 antsel for now\n"));
			ASSERT(0);
		}

		if (pi->srom_fem5g.antswctrllut == 0) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x12, 16, &v0);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x13, 16, &v1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x18, 16, &v2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x1C, 16, &v3);
		} else {
			PHY_ERROR(("wlc_phy_superswitch_ctrl_nphy: only srom_fem5g.antswctrllut 0"
					  "is supported with 2x3 antsel for now\n"));
			ASSERT(0);
		}
	} else {
		/* kill the mimophy_oe */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, gpioLoOutEn, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, gpioHiOutEn, 0x0)
		PHY_REG_LIST_EXECUTE(pi);


		/* Give control of bits 10 to 15 of GPIO to MAC */
		si_gpiocontrol(pi->sh->sih, mask, mask, GPIO_DRV_PRIORITY);

		/* clear the selects from maccontrol, and write back -- giving
		 * control to ucode.
		 */
		mc = R_REG(pi->sh->osh, &pi->regs->maccontrol);
		mc &= ~MCTL_GPOUT_SEL_MASK;
		W_REG(pi->sh->osh, &pi->regs->maccontrol, mc);

		OR_REG(pi->sh->osh, &pi->regs->psm_gpio_oe, mask);

		AND_REG(pi->sh->osh, &pi->regs->psm_gpio_out, ~mask);


		/* conditionally reset the trsw LUT to ant choice 0/1 (outer);
		 * only needed if this routine is used to prepare Tx/Rx calibrations
		 */
		if (lut_init) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswLower1, 0x02d8)
				PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswUpper1, 0x0301)
				PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswLower2, 0x02d8)
				PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswUpper2, 0x0301)
			PHY_REG_LIST_EXECUTE(pi);
		}
	}
}

uint16
wlc_phy_classifier_nphy(phy_info_t *pi, uint16 mask, uint16 val)
{
	uint16 curr_ctl, new_ctl;
	bool suspend = FALSE;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* WAR 53887 - ucode might access NPHY_ClassifierCtrl, suspend mac */
	if (D11REV_IS(pi->sh->corerev, 16)) {
		suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
		if (!suspend)
			wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	/* Turn on/off classification (bphy, ofdm, and wait_ed), mask and
	 * val are bit fields, bit 0: bphy, bit 1: ofdm, bit 2: wait_ed;
	 * for types corresponding to bits set in mask, apply on/off state
	 * from bits set in val; if no bits set in mask, simply returns
	 * current on/off state.
	 */

	curr_ctl = phy_reg_read(pi, NPHY_ClassifierCtrl) &
		NPHY_ClassifierCtrl_classifierSel_MASK;

	new_ctl = (curr_ctl & (~mask)) | (val & mask);

	phy_reg_mod(pi, NPHY_ClassifierCtrl,
	                        NPHY_ClassifierCtrl_classifierSel_MASK, new_ctl);

	if (D11REV_IS(pi->sh->corerev, 16) && !suspend)
		wlapi_enable_mac(pi->sh->physhim);

	return new_ctl;
}

void
wlc_phy_clip_det_nphy(phy_info_t *pi, uint8 write, uint16 *vals)
{
	/* Make clip detection difficult (impossible?) */

	if (write == 0) {
		vals[0] = phy_reg_read(pi, NPHY_Core1Clip1Threshold);
		vals[1] = phy_reg_read(pi, NPHY_Core2Clip1Threshold);
	} else {
		phy_reg_write(pi, NPHY_Core1Clip1Threshold, vals[0]);
		phy_reg_write(pi, NPHY_Core2Clip1Threshold, vals[1]);
	}
}

void
wlc_phy_force_rfseq_nphy(phy_info_t *pi, uint8 cmd)
{
	uint16 trigger_mask, status_mask;
	uint16 orig_RfseqCoreActv;

	switch (cmd) {
	case NPHY_RFSEQ_RX2TX:
		trigger_mask = NPHY_RfseqTrigger_rx2tx;
		status_mask = NPHY_RfseqStatus_rx2tx;
		break;
	case NPHY_RFSEQ_TX2RX:
		trigger_mask = NPHY_RfseqTrigger_tx2rx;
		status_mask = NPHY_RfseqStatus_tx2rx;
		break;
	case NPHY_RFSEQ_RESET2RX:
		trigger_mask = NPHY_RfseqTrigger_reset2rx;
		status_mask = NPHY_RfseqStatus_reset2rx;
		break;
	case NPHY_RFSEQ_UPDATEGAINH:
		trigger_mask = NPHY_RfseqTrigger_updategainh;
		status_mask = NPHY_RfseqStatus_updategainh;
		break;
	case NPHY_RFSEQ_UPDATEGAINL:
		trigger_mask = NPHY_RfseqTrigger_updategainl;
		status_mask = NPHY_RfseqStatus_updategainl;
		break;
	case NPHY_RFSEQ_UPDATEGAINU:
		trigger_mask = NPHY_RfseqTrigger_updategainu;
		status_mask = NPHY_RfseqStatus_updategainu;
		break;
	case NPHY_RFSEQ_OCLRESET2RX:
		trigger_mask = NPHY_RfseqTrigger_oclreset2rx;
		status_mask = NPHY_RfseqStatus_oclreset2rx;
		break;
	default:
		PHY_ERROR(("wlc_phy_force_rfseq_nphy: unrecognized command."));
		return;
	}

	orig_RfseqCoreActv = phy_reg_read(pi, NPHY_RfseqMode);
	phy_reg_or(pi, NPHY_RfseqMode,
	           (NPHY_RfseqMode_CoreActv_override | NPHY_RfseqMode_Trigger_override));
	phy_reg_or(pi, NPHY_RfseqTrigger, trigger_mask);
	SPINWAIT((phy_reg_read(pi, NPHY_RfseqStatus) & status_mask),
		NPHY_SPINWAIT_FORCE_RFSEQ_STATUS);
	phy_reg_write(pi, NPHY_RfseqMode, orig_RfseqCoreActv);

	ASSERT((phy_reg_read(pi, NPHY_RfseqStatus) & status_mask) == 0);
}

static void
wlc_phy_set_rfseq_nphy(phy_info_t *pi, uint8 cmd, uint8 *events, uint8 *dlys, uint8 len)
{
	uint32 t1_offset, t2_offset;
	uint8 ctr;
	uint8 end_event = NREV_GE(pi->pubpi.phy_rev, 3) ? NPHY_REV3_RFSEQ_CMD_END :
	        NPHY_RFSEQ_CMD_END;
	uint8 end_dly   = 1;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	ASSERT(len <= 16);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	t1_offset = cmd << 4;
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, len, t1_offset, 8, events);

	if ((cmd == NPHY_RFSEQ_OCLWAKEONED) ||
		(cmd == NPHY_RFSEQ_OCLWAKEONCLIP) ||
		(cmd == NPHY_RFSEQ_OCLWAKEONCRSO) ||
		(cmd == NPHY_RFSEQ_OCLWAKEONCRSC) ||
		(cmd == NPHY_RFSEQ_OCLSHUTOFF) ||
		(cmd == NPHY_RFSEQ_SCDSHUTOFF) ||
		(cmd == NPHY_RFSEQ_TX2OCLRX) ||
		(cmd == NPHY_RFSEQ_RESET2OCLRX) ||
		(cmd == NPHY_RFSEQ_OCLWAKEONRIFS)) {
		t2_offset = t1_offset + 0x090;
	} else {
		t2_offset = t1_offset + 0x080;
	}
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, len, t2_offset, 8, dlys);

	for (ctr = len; ctr < 16; ctr++) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, t1_offset + ctr, 8, &end_event);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, t2_offset + ctr, 8, &end_dly);
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

/* This function is used for MIMOPHY Revs 7 and 8
 * For the current bandwidth setting, read the value of lpf_bw_ctl from the RFSeq table
 * For 20 MHz bandwidth, the setting for 11n 20in20 mode is read (from rx2tx_lpf_rc_lut_tx20_11n)
 * For 40 MHz bandwidth, the setting for 11n 40in40 mode is read (from rx2tx_lpf_rc_lut_tx40_11n)
 */
static uint16 wlc_phy_read_lpf_bw_ctl_nphy(phy_info_t *pi, uint16 offset)
{
	uint16 lpf_bw_ctl_val = 0;
	uint16 rx2tx_lpf_rc_lut_offset = 0;

	/* Read only core 0's value assuming that the values for core 0 and core 1 are indentical */
	if (offset == 0) {
		if (CHSPEC_IS40(pi->radio_chanspec)) {
			rx2tx_lpf_rc_lut_offset = 0x159;
		} else {
			rx2tx_lpf_rc_lut_offset = 0x154;
		}
	} else {
		rx2tx_lpf_rc_lut_offset = offset;
	}
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, (uint32)rx2tx_lpf_rc_lut_offset, 16,
	                    &lpf_bw_ctl_val);

	/* Only the LSB 3 bits of the RFSeq register correspond to lpf_bw_ctl. So apply a mask to
	 * obtain the value of lpf_bw_ctl
	 */
	lpf_bw_ctl_val = lpf_bw_ctl_val & 0x7;

	return lpf_bw_ctl_val;
}

static void
wlc_phy_rfctrl_override_nphy_rev7(phy_info_t *pi, uint16 field, uint16 value, uint8 core_mask,
                                  uint8 off, uint8 override_id)
{
	uint8  core_num;
	uint16 addr = 0, en_addr = 0, val_addr = 0, en_mask = 0, val_mask = 0;
	uint8  val_shift = 0;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		en_mask = field;
		for (core_num = 0; core_num < 2; core_num++) {
			switch (override_id) {
			case NPHY_REV7_RFCTRLOVERRIDE_ID0:
				/* Collect all settings of RfctrlOverride[0,1] here */
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
					NPHY_RfctrlRSSIOTHERS2;
				switch (field) {
				case NPHY_REV7_RfctrlOverride_tx_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_tx_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_tx_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_intpa_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_intpa_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_intpa_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1a_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1a_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1g_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1g_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rssi_wb2_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb2_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb2_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rssi_nb_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_rssi_nb_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_rssi_nb_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_hpc_MASK:
					val_addr =  (core_num == 0) ? NPHY_RfctrlAuxReg1 :
					        NPHY_RfctrlAuxReg2;
					val_mask = NPHY_REV7_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK;
					val_shift = NPHY_REV7_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rxgain_MASK:
					val_addr  = (core_num == 0) ? NPHY_RfctrlRXGAIN1 :
					        NPHY_RfctrlRXGAIN2;
					val_mask  = NPHY_REV7_RfctrlRXGAIN_rxgain_MASK;
					val_shift = NPHY_REV7_RfctrlRXGAIN_rxgain_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_txgain_MASK:
					val_addr  = (core_num == 0) ? NPHY_RfctrlTXGAIN1 :
					        NPHY_RfctrlTXGAIN2;
					val_mask  = NPHY_REV7_RfctrlTXGAIN_txgain_MASK;
					val_shift = NPHY_REV7_RfctrlTXGAIN_txgain_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK:
					val_addr  = (core_num == 0) ? NPHY_Rfctrl_lpf_gain0 :
					        NPHY_Rfctrl_lpf_gain1;
					val_mask = NPHY_Rfctrl_lpf_gain_MASK;
					val_shift = NPHY_Rfctrl_lpf_gain_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK:
					val_addr  = (core_num == 0) ? NPHY_Rfctrl_lpf_gain0 :
					        NPHY_Rfctrl_lpf_gain1;
					val_mask = NPHY_Rfctrl_lpf_gain_lpf_gain_biq0_MASK;
					val_shift = NPHY_Rfctrl_lpf_gain_lpf_gain_biq0_SHIFT;
					break;
				default:
					addr = 0xffff;
					break;
				}
				break;
			case NPHY_REV7_RFCTRLOVERRIDE_ID1 :
				/* Collect all settings of RfctrlOverride[3,4] here */
				en_addr = (core_num == 0) ? NPHY_REV7_RfctrlOverride3 :
					NPHY_REV7_RfctrlOverride4;
				val_addr = (core_num == 0) ? NPHY_REV7_RfctrlMiscReg3 :
					NPHY_REV7_RfctrlMiscReg4;
				switch (field) {
				case NPHY_REV7_RfctrlOverride_lpf_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rxmx_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_rxmx_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_rxmx_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lna1_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lna1_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lna1_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lna2_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lna2_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lna2_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rxif_pu_MASK:
					/* In tcl, rxif_pu = rxif_nolpf_pu */
					val_mask = NPHY_REV7_RfctrlMiscReg_rxif_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_rxif_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK:
					/* In tcl, lpf_bw, tx_lpf_bw, rx_lpf_bw
					   all mapped to field lpf_bw_ctl
					*/
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_sel_txrx_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_sel_txrx_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_byp_tx_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_byp_tx_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_byp_tx_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_byp_rx_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_byp_rx_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_byp_rx_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_byp_dc_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_byp_dc_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_byp_dc_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_q_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_q_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_q_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_dc_loop_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_dc_loop_pu_SHIFT;
					break;
				default:
					addr = 0xffff;
					break;
				}
				break;
			case NPHY_REV7_RFCTRLOVERRIDE_ID2 :
				/* Collect all settings of RfctrlOverride[5,6] here */
				en_addr = (core_num == 0) ? NPHY_REV7_RfctrlOverride5 :
					NPHY_REV7_RfctrlOverride6;
				val_addr = (core_num == 0) ? NPHY_REV7_RfctrlMiscReg5 :
					NPHY_REV7_RfctrlMiscReg6;
				switch (field) {
				case NPHY_REV7_RfctrlOverride_lpf_byp_dacbuf_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_byp_dacbuf_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_byp_dacbuf_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_rx_buf_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_rx_buf_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_tx_buf_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_tx_buf_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_tx_buf_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_dacbuf_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_dacbuf_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_dacbuf_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rc_cal_ovr_en_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_en_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_en_SHIFT;
					break;
				default:
					addr = 0xffff;
					break;
				}
				break;
			case NPHY_REV7_RFCTRLOVERRIDEAUX_ID0 :
				/* Collect all settings of RfctrlOverrideAux[0,1] here */
				en_addr = (core_num == 0) ? NPHY_RfctrlOverrideAux0 :
					NPHY_RfctrlOverrideAux1;
				val_addr = (core_num == 0) ? NPHY_RfctrlAuxReg1 :
					NPHY_RfctrlAuxReg2;
				switch (field) {
				case  NPHY_REV7_RfctrlOverride_tx_bias_reset_MASK :
					val_mask = NPHY_REV7_RfctrlAuxReg_tx_bias_reset_MASK;
					val_shift = NPHY_REV7_RfctrlAuxReg_tx_bias_reset_SHIFT;
					break;
				default:
					addr = 0xffff;
					break;
				}
				break;
			default:
				addr = 0xffff;
				break;
			} /* end of switch(override_id) */

			/* Perform actual overrides */
			if (off) {
				if (field == NPHY_REV7_RfctrlOverride_tx_pu_MASK) {
					if ((RADIOREV(pi->pubpi.radiorev) == 4) ||
					    (RADIOREV(pi->pubpi.radiorev) == 6)) {
						PHY_ERROR(("WARNING: 2057 radio revs 4 and 6 "
						           "require tx_pu to always be forced "
						           "ON because of PR 74381"));
					}
				}
				phy_reg_and(pi, en_addr,  ~en_mask);
				phy_reg_and(pi, val_addr, ~val_mask);
			} else {
				/* set appropriate override enable(s)
				 * one caveat: core_mask == 0 also means both cores
				 */
				if ((core_mask == 0) || (core_mask & (1 << core_num))) {
					phy_reg_or(pi, en_addr, en_mask);
					/* perform actual override value reg write */
					if (addr != 0xffff) {
						phy_reg_mod(pi, val_addr, val_mask,
						            (value << val_shift));
					}
				}
			}
		} /* for (core_num = 0; core_num < 2; core_num++) */
	} /* if (NREV_GE(pi->pubpi.phy_rev, 7)) */
}

static void
wlc_phy_rfctrl_override_nphy(phy_info_t *pi, uint16 field, uint16 value, uint8 core_mask,
                             uint8 off)
{
	uint8  core_num;
	uint16 addr = 0, mask = 0, en_addr = 0, val_addr = 0, en_mask = 0, val_mask = 0;
	uint8  shift = 0, val_shift = 0;


	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LT(pi->pubpi.phy_rev, 7)) {

		en_mask   = field;
		for (core_num = 0; core_num < 2; core_num++) {
			/* setup enable_address, value address,mask,shift (different
			 * override enables/values are located in different registers)
			 */
			switch (field) {
			case NPHY_REV3_RfctrlOverride_rx_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rx_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rx_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_tx_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_tx_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_tx_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_intpa_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_intpa_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_intpa_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_rssi_wb1a_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1a_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1a_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_rssi_wb1g_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1g_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1g_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_rssi_wb2_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb2_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb2_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_rssi_nb_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rssi_nb_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rssi_nb_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_rx_lpf_bw_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rx_lpf_bw_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rx_lpf_bw_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_hiq_dis_core_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_hiq_dis_core_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_hiq_dis_core_SHIFT;
				break;

			case NPHY_REV3_RfctrlOverride_hpf_hpc_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlAuxReg1 :
				        NPHY_RfctrlAuxReg2;
				val_mask  = NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_MASK;
				val_shift = NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_SHIFT;
				break;

			case NPHY_REV3_RfctrlOverride_lpf_hpc_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlAuxReg1 :
				        NPHY_RfctrlAuxReg2;
				val_mask  = NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK;
				val_shift = NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT;
				break;

			case NPHY_REV3_RfctrlOverride_rxgain_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRXGAIN1 :
				        NPHY_RfctrlRXGAIN2;
				val_mask  = NPHY_REV3_RfctrlRXGAIN_rxgain_MASK;
				val_shift = NPHY_REV3_RfctrlRXGAIN_rxgain_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_txgain_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlTXGAIN1 :
				        NPHY_RfctrlTXGAIN2;
				val_mask  = NPHY_REV3_RfctrlTXGAIN_txgain_MASK;
				val_shift = NPHY_REV3_RfctrlTXGAIN_txgain_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_op_buf_bw_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlMiscReg1 :
				        NPHY_RfctrlMiscReg2;
				val_mask  = NPHY_RfctrlMiscReg_op_buf_bw_MASK;
				val_shift = NPHY_RfctrlMiscReg_op_buf_bw_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverrideAux_rxrf_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverrideAux0 :
				        NPHY_RfctrlOverrideAux1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlMiscReg1 :
				        NPHY_RfctrlMiscReg2;
				val_mask  = NPHY_RfctrlMiscReg_rxrf_pu_MASK;
				val_shift = NPHY_RfctrlMiscReg_rxrf_pu_SHIFT;
				break;
			default:
				addr = 0xffff;
				break;
			}

			/* Perform actual overrides */
			if (off) {
				phy_reg_and(pi, en_addr,  ~en_mask);
				phy_reg_and(pi, val_addr, ~val_mask);
			} else {
				/* set appropriate override enable(s)
				 * one caveat: core_mask == 0 also means both cores
				 */
				if ((core_mask == 0) || (core_mask & (1 << core_num))) {
					phy_reg_or(pi, en_addr, en_mask);
					/* perform actual override value reg write */
					if (addr != 0xffff) {
						phy_reg_mod(pi, val_addr, val_mask,
						            (value << val_shift));
					}
				}
			}
		}
	} else {
		/* set/clear appropriate override enable */
		if (off) {
			phy_reg_and(pi, NPHY_RfctrlOverride, ~field);
			value = 0x0;
		} else {
			phy_reg_or(pi, NPHY_RfctrlOverride, field);
		}

		for (core_num = 0; core_num < 2; core_num++) {
			/* setup phyreg address for override value, (different
			 * override values are located in different registers)
			 */
			switch (field) {
			case NPHY_RfctrlOverride_core_sel_MASK:
			case NPHY_RfctrlOverride_RxOrTxn_MASK:
			case NPHY_RfctrlOverride_rxen_MASK:
			case NPHY_RfctrlOverride_txen_MASK:
			case NPHY_RfctrlOverride_seqen_core_MASK:
				addr = NPHY_RfctrlCmd;
				/* hard wire core_mask to 1, these overrides are not per-core */
				core_mask = 0x1;
				break;
			case NPHY_RfctrlOverride_rx_pd_MASK:
			case NPHY_RfctrlOverride_tx_pd_MASK:
			case NPHY_RfctrlOverride_pa_pd_MASK:
			case NPHY_RfctrlOverride_rssi_ctrl_MASK:
			case NPHY_RfctrlOverride_lpf_bw_MASK:
			case NPHY_RfctrlOverride_hpf_bw_hi_MASK:
			case NPHY_RfctrlOverride_hiq_dis_core_MASK:
				addr = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
					NPHY_RfctrlRSSIOTHERS2;
				break;
			case NPHY_RfctrlOverride_rxgain_MASK:
				addr = (core_num == 0) ? NPHY_RfctrlRXGAIN1 : NPHY_RfctrlRXGAIN2;
				break;
			case NPHY_RfctrlOverride_txgain_MASK:
				addr = (core_num == 0) ? NPHY_RfctrlTXGAIN1 : NPHY_RfctrlTXGAIN2;
				break;
			default:
				addr = 0xffff;
			}

			/* setup phyreg mask for override value, (different override
			 * values are located at different masks in different
			 * registers)
			 */
			switch (field) {
			case NPHY_RfctrlOverride_core_sel_MASK:
				mask = NPHY_RfctrlCmd_core_sel_MASK;
				shift = NPHY_RfctrlCmd_core_sel_SHIFT;
				break;
			case NPHY_RfctrlOverride_RxOrTxn_MASK:
				mask = NPHY_RfctrlCmd_RxOrTxn_MASK;
				shift = NPHY_RfctrlCmd_RxOrTxn_SHIFT;
				break;
			case NPHY_RfctrlOverride_rxen_MASK:
				mask = NPHY_RfctrlCmd_rxen_MASK;
				shift = NPHY_RfctrlCmd_rxen_SHIFT;
				break;
			case NPHY_RfctrlOverride_txen_MASK:
				mask = NPHY_RfctrlCmd_txen_MASK;
				shift = NPHY_RfctrlCmd_txen_SHIFT;
				break;
			case NPHY_RfctrlOverride_seqen_core_MASK:
				mask = NPHY_RfctrlCmd_seqen_core_MASK;
				shift = NPHY_RfctrlCmd_seqen_core_SHIFT;
				break;
			case NPHY_RfctrlOverride_rx_pd_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_rx_pd_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_rx_pd_SHIFT;
				break;
			case NPHY_RfctrlOverride_tx_pd_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_tx_pd_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_tx_pd_SHIFT;
				break;
			case NPHY_RfctrlOverride_pa_pd_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_pa_pd_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_pa_pd_SHIFT;
				break;
			case NPHY_RfctrlOverride_rssi_ctrl_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_rssi_ctrl_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_rssi_ctrl_SHIFT;
				break;
			case NPHY_RfctrlOverride_lpf_bw_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_lpf_bw_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_lpf_bw_SHIFT;
				break;
			case NPHY_RfctrlOverride_hpf_bw_hi_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_hpf_bw_hi_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_hpf_bw_hi_SHIFT;
				break;
			case NPHY_RfctrlOverride_hiq_dis_core_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_hiq_dis_core_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_hiq_dis_core_SHIFT;
				break;
			case NPHY_RfctrlOverride_rxgain_MASK:
				mask = 0x1fff;
				shift = 0x0;
				break;
			case NPHY_RfctrlOverride_txgain_MASK:
				mask = 0x1fff;
				shift = 0x0;
				break;
			default:
				mask = 0x0;
				shift = 0x0;
				break;
			}

			/* perform actual override value reg write */
			if ((addr != 0xffff) && (core_mask & (1 << core_num))) {
				phy_reg_mod(pi, addr, mask, (value << shift));
			}
		}

		PHY_REG_LIST_START
			PHY_REG_OR_ENTRY(NPHY, RfctrlOverride, NPHY_RfctrlOverride_trigger_MASK)
			PHY_REG_OR_ENTRY(NPHY, RfctrlCmd, NPHY_RfctrlCmd_startseq_MASK)
		PHY_REG_LIST_EXECUTE(pi);

		OSL_DELAY(1);
		phy_reg_and(pi, NPHY_RfctrlOverride, ~NPHY_RfctrlOverride_trigger_MASK);
	}
}


static void
wlc_phy_rfctrl_override_1tomany_nphy(phy_info_t *pi, uint16 cmd, uint16 value, uint8 core_mask,
                                     uint8 off)
{
	uint16 rfmxgain = 0, lpfgain = 0;
	uint16 tgain = 0;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* 1-to-many rfctrl override commands */
		switch (cmd) {
		case NPHY_REV7_RfctrlOverride_cmd_rxrf_pu:
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lna1_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lna2_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rxmx_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			break;
		case NPHY_REV7_RfctrlOverride_cmd_rx_pu:
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rxif_nolpf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID2);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK,
				0, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			break;
		case NPHY_REV7_RfctrlOverride_cmd_tx_pu:
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_tx_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_tx_buf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID2);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_dacbuf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID2);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK,
				1, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			break;
		case NPHY_REV7_RfctrlOverride_cmd_rxgain:
			rfmxgain = value & NPHY_REV7_RXGAINCODE_RFMXGAIN_MASK;
			lpfgain = value & NPHY_REV7_RXGAINCODE_LPFGAIN_MASK;
			lpfgain = lpfgain >> 8;

			/* dvgagain = value & NPHY_REV7_RXGAINCODE_DVGAGAIN_MASK 0xf0000 */
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
				rfmxgain, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK,
				lpfgain, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			break;
		case NPHY_REV7_RfctrlOverride_cmd_txgain:
			tgain = value & NPHY_REV7_TXGAINCODE_TGAIN_MASK;
			lpfgain = value & NPHY_REV7_TXGAINCODE_LPFGAIN_MASK;
			lpfgain = lpfgain >> NPHY_REV7_TXGAINCODE_BIQ0GAIN_SHIFT;

			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
				tgain, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK,
				lpfgain, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			break;
		}
	}
}

static void
wlc_phy_scale_offset_rssi_nphy(phy_info_t *pi, uint16 scale, int8 offset, uint8 coresel,
                               uint8 rail, uint8 rssi_type)
{
	uint16 valuetostuff;

	/* core can be:  0 or 1
	 * type can be: nbd, w1, w2, pwrdet, tssi2g, or tssi5g
	 * scaleval can be a floating point value from [1/2 to 95/64]
	 * offset can be: signed, 6 bits, so value can be -32 to 31 integer
	 */

	/* clip to 6 bit range, i.e. to [-32..+31] */
	offset = (offset > NPHY_RSSICAL_MAXREAD) ?
		NPHY_RSSICAL_MAXREAD : offset;
	offset = (offset < (-NPHY_RSSICAL_MAXREAD-1)) ?
		-NPHY_RSSICAL_MAXREAD-1 : offset;

	/* stuff both values into the right locations of register */
	valuetostuff = ((scale & 0x3f) << 8) | (offset & 0x3f);

	/* nbd */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_NB)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0IRSSIZ, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_NB)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0QRSSIZ, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_NB)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1IRSSIZ, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_NB)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1QRSSIZ, valuetostuff);
	}

	/* w1 */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_W1)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0IRSSIX, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_W1)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0QRSSIX, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_W1)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1IRSSIX, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_W1)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1QRSSIX, valuetostuff);
	}

	/* w2 */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_W2)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0IRSSIY, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_W2)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0QRSSIY, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_W2)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1IRSSIY, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_W2)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1QRSSIY, valuetostuff);
	}

	/* tbd */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_TBD)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0ITBD, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_TBD)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0QTBD, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_TBD)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1ITBD, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_TBD)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1QTBD, valuetostuff);
	}

	/* pwrdet */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_IQ)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0IPowerDet, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_IQ)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0QPowerDet, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_IQ)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1IPowerDet, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_IQ)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1QPowerDet, valuetostuff);
	}

	/* tssi2g */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rssi_type == NPHY_RSSI_SEL_TSSI_2G)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0ITSSI, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rssi_type == NPHY_RSSI_SEL_TSSI_2G)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1ITSSI, valuetostuff);
	}

	/* tssi5g */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rssi_type == NPHY_RSSI_SEL_TSSI_5G)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef0QTSSI, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rssi_type == NPHY_RSSI_SEL_TSSI_5G)) {
		phy_reg_write(pi, NPHY_RSSIMultCoef1QTSSI, valuetostuff);
	}
}

void
wlc_phy_rssisel_nphy(phy_info_t *pi, uint8 core_code, uint8 rssi_type)
{
	uint16 mask, val;
	uint16 afectrlovr_rssi_val, rfctrlcmd_rxen_val, rfctrlcmd_coresel_val, startseq;
	uint16 rfctrlovr_rssi_val, rfctrlovr_rxen_val, rfctrlovr_coresel_val, rfctrlovr_trigger_val;
	uint16 afectrlovr_rssi_mask, rfctrlcmd_mask, rfctrlovr_mask;
	uint16 rfctrlcmd_val, rfctrlovr_val;
	uint8  core;

	/* core_code is RADIO_MIMO_CORESEL_[OFF,CORE1,CORE2,CORE3,CORE4,ALLRX,ALLTX,ALLRXTX]
	 * rssi_type is NPHY_RSSI_SEL_[W1,W2,NB,IQ,TSSI]
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) { /* nphy rev >= 3 */
		if (core_code == RADIO_MIMO_CORESEL_OFF) {
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_rssi_select_i_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_rssi_select_i_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_rssi_select_i_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_rssi_select_i_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverrideAux0,
					NPHY_REV3_RfctrlOverrideAux_rssi_ctrl_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverrideAux1,
					NPHY_REV3_RfctrlOverrideAux_rssi_ctrl_MASK, 0)
				/* force 2056 rssi_sel lines & strobe */
				PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlMiscReg1,
					NPHY_RfctrlMiscReg_rssi_wb1a_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_wb1g_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_wb2_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_nb_sel_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlMiscReg2,
					NPHY_RfctrlMiscReg_rssi_wb1a_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_wb1g_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_wb2_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_nb_sel_MASK, 0)
			PHY_REG_LIST_EXECUTE(pi);

		} else {
			for (core = 0; core < pi->pubpi.phy_corenum; core++) {
				if (core_code == RADIO_MIMO_CORESEL_CORE1 && core == PHY_CORE_1)
					continue;
				else if (core_code == RADIO_MIMO_CORESEL_CORE2 &&
				         core == PHY_CORE_0)
					continue;

				phy_reg_mod(pi, (core == PHY_CORE_0) ?
				            NPHY_AfectrlOverride1 : NPHY_AfectrlOverride2,
				            NPHY_REV3_AfectrlOverride_rssi_select_i_MASK,
				            1 << NPHY_REV3_AfectrlOverride_rssi_select_i_SHIFT);

				if (rssi_type == NPHY_RSSI_SEL_W1 ||
				    rssi_type == NPHY_RSSI_SEL_W2 ||
				    rssi_type == NPHY_RSSI_SEL_NB) {

					/* Point AFE-Mux to rssi */
					phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_AfectrlCore1 :
					            NPHY_AfectrlCore2,
					            NPHY_REV3_AfectrlCore_rssi_select_i_MASK, 0);
					/* force 2056 rssi_sel lines & strobe */
					mask = NPHY_RfctrlMiscReg_rssi_wb1a_sel_MASK |
					        NPHY_RfctrlMiscReg_rssi_wb1g_sel_MASK |
					        NPHY_RfctrlMiscReg_rssi_wb2_sel_MASK |
					        NPHY_RfctrlMiscReg_rssi_nb_sel_MASK;
					phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlMiscReg1 :
					            NPHY_RfctrlMiscReg2, mask, 0);

					if (rssi_type == NPHY_RSSI_SEL_W1) {
						if (CHSPEC_IS5G(pi->radio_chanspec)) {
						mask = NPHY_RfctrlMiscReg_rssi_wb1a_sel_MASK;
						val = 1 << NPHY_RfctrlMiscReg_rssi_wb1a_sel_SHIFT;
						} else {
						mask = NPHY_RfctrlMiscReg_rssi_wb1g_sel_MASK;
						val = 1 << NPHY_RfctrlMiscReg_rssi_wb1g_sel_SHIFT;
						}
					} else if (rssi_type == NPHY_RSSI_SEL_W2) {
						mask = NPHY_RfctrlMiscReg_rssi_wb2_sel_MASK;
						val = 1 << NPHY_RfctrlMiscReg_rssi_wb2_sel_SHIFT;
					} else /* (rssi_type == NPHY_RSSI_SEL_NB) */ {
						mask = NPHY_RfctrlMiscReg_rssi_nb_sel_MASK;
						val = 1 << NPHY_RfctrlMiscReg_rssi_nb_sel_SHIFT;
					}
					phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlMiscReg1 :
					            NPHY_RfctrlMiscReg2, mask, val);

					mask = NPHY_REV3_RfctrlOverrideAux_rssi_ctrl_MASK;
					val = 1 << NPHY_REV3_RfctrlOverrideAux_rssi_ctrl_SHIFT;
					phy_reg_mod(pi, (core == PHY_CORE_0) ?
					            NPHY_RfctrlOverrideAux0 :
					            NPHY_RfctrlOverrideAux1, mask, val);
				} else {
					if (rssi_type == NPHY_RSSI_SEL_TBD) {
						/* force AFE rssi mux sel to "tbd" inputs */
						mask = NPHY_REV3_AfectrlCore_rssi_select_i_MASK;
						val = 1 <<
						        NPHY_REV3_AfectrlCore_rssi_select_i_SHIFT;
						phy_reg_mod(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);
						mask = NPHY_REV3_AfectrlCore_rssi_select_q_MASK;
						val = 1 <<
						        NPHY_REV3_AfectrlCore_rssi_select_q_SHIFT;
						phy_reg_mod(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);
					} else if (rssi_type == NPHY_RSSI_SEL_IQ) {
						/* force AFE rssi mux sel to
						 * 2056iq/pwr_det/temp_sense
						 */
						mask = NPHY_REV3_AfectrlCore_rssi_select_i_MASK;
						val = 2 <<
						        NPHY_REV3_AfectrlCore_rssi_select_i_SHIFT;
						phy_reg_mod(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);
						mask = NPHY_REV3_AfectrlCore_rssi_select_q_MASK;
						val = 2 <<
						        NPHY_REV3_AfectrlCore_rssi_select_q_SHIFT;
						phy_reg_mod(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);
					} else {
						/* force AFE rssi mux sel to board-PA TSSI */
						mask = NPHY_REV3_AfectrlCore_rssi_select_i_MASK;
						val = 3 <<
						        NPHY_REV3_AfectrlCore_rssi_select_i_SHIFT;
						phy_reg_mod(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);
						mask = NPHY_REV3_AfectrlCore_rssi_select_q_MASK;
						val = 3 <<
						        NPHY_REV3_AfectrlCore_rssi_select_q_SHIFT;
						phy_reg_mod(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);

						if (NREV_LT(pi->pubpi.phy_rev, 7)) {
							if (PHY_IPA(pi)) {
								write_radio_reg(pi,
									RADIO_2056_TX_TX_SSI_MUX |
									((core == PHY_CORE_0) ?
									RADIO_2056_TX0 :
									RADIO_2056_TX1),
									(CHSPEC_IS5G
									(pi->radio_chanspec)
									? 0xc : 0xe));
							} else {
								/* radio muxes in bypass mode for
								 *  external tssi
								 */
								write_radio_reg(pi,
									RADIO_2056_TX_TX_SSI_MUX |
									((core == PHY_CORE_0) ?
									RADIO_2056_TX0 :
									RADIO_2056_TX1), 0x11);
							}
						}

						afectrlovr_rssi_val = 1 <<
						      NPHY_REV3_AfectrlOverride_rssi_select_i_SHIFT;
						phy_reg_mod(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlOverride1 :
						            NPHY_AfectrlOverride2,
						       NPHY_REV3_AfectrlOverride_rssi_select_i_MASK,
						            afectrlovr_rssi_val);
					}
				}
			}	/* for core */
		}	/* not "OFF" */
	} /* NREF >= 3 */
	else { /* nphy rev < 3 */
		/* force AFE rssi mux sel */
		if ((rssi_type == NPHY_RSSI_SEL_W1) ||
			(rssi_type == NPHY_RSSI_SEL_W2) ||
			(rssi_type == NPHY_RSSI_SEL_NB)) {
			/* radio in */
			val = 0x0;
		} else if (rssi_type == NPHY_RSSI_SEL_TBD) {
			/* radio iq/pwr_det */
			val = 0x1;
		} else if (rssi_type == NPHY_RSSI_SEL_IQ) {
			/* radio iq/pwr_det */
			val = 0x2;
		} else {
			/* board-PA TSSI */
			val = 0x3;
		}
		mask = (NPHY_AfectrlCore_rssi_select_i_MASK |
			NPHY_AfectrlCore_rssi_select_q_MASK);
		val = (val << NPHY_AfectrlCore_rssi_select_i_SHIFT) |
		        (val << NPHY_AfectrlCore_rssi_select_q_SHIFT);
		phy_reg_mod(pi, NPHY_AfectrlCore1, mask, val);
		phy_reg_mod(pi, NPHY_AfectrlCore2, mask, val);

		/* force radio  rssi_sel lines & strobe */
		if ((rssi_type == NPHY_RSSI_SEL_W1) ||
			(rssi_type == NPHY_RSSI_SEL_W2) ||
			(rssi_type == NPHY_RSSI_SEL_NB)) {
			if (rssi_type == NPHY_RSSI_SEL_W1) {
				val = 0x1;
			}
			if (rssi_type == NPHY_RSSI_SEL_W2) {
				val = 0x2;
			}
			if (rssi_type == NPHY_RSSI_SEL_NB) {
				val = 0x3;
			}
			mask = NPHY_RfctrlRSSIOTHERS_rssi_ctrl_MASK;
			val  = (val << NPHY_RfctrlRSSIOTHERS_rssi_ctrl_SHIFT);
			phy_reg_mod(pi, NPHY_RfctrlRSSIOTHERS1, mask, val);
			phy_reg_mod(pi, NPHY_RfctrlRSSIOTHERS2, mask, val);
		}

		if (core_code == RADIO_MIMO_CORESEL_OFF) {
			afectrlovr_rssi_val   = 0;
			rfctrlcmd_rxen_val    = 0;
			rfctrlcmd_coresel_val = 0;
			rfctrlovr_rssi_val    = 0;
			rfctrlovr_rxen_val    = 0;
			rfctrlovr_coresel_val = 0;
			rfctrlovr_trigger_val = 0;
			startseq              = 0;
		} else {
			afectrlovr_rssi_val   = 1;
			rfctrlcmd_rxen_val    = 1;
			rfctrlcmd_coresel_val = core_code;
			rfctrlovr_rssi_val    = 1;
			rfctrlovr_rxen_val    = 1;
			rfctrlovr_coresel_val = 1;
			rfctrlovr_trigger_val = 1;
			startseq              = 1;
		}

		/* Enable AFE (Mux sel) override */
		afectrlovr_rssi_mask = (NPHY_AfectrlOverride_rssi_select_i_MASK |
		                        NPHY_AfectrlOverride_rssi_select_q_MASK);
		afectrlovr_rssi_val = (afectrlovr_rssi_val <<
			NPHY_AfectrlOverride_rssi_select_i_SHIFT) |
			(afectrlovr_rssi_val << NPHY_AfectrlOverride_rssi_select_q_SHIFT);
		phy_reg_mod(pi, NPHY_AfectrlOverride, afectrlovr_rssi_mask,
			afectrlovr_rssi_val);

		/*
		   If 2055 Rx input is selected, use RF sequencer to strobe
		   2055 RSSI selection
		*/
		if ((rssi_type == NPHY_RSSI_SEL_W1) ||
			(rssi_type == NPHY_RSSI_SEL_W2) ||
			(rssi_type == NPHY_RSSI_SEL_NB)) {
			rfctrlcmd_mask = (NPHY_RfctrlCmd_rxen_MASK | NPHY_RfctrlCmd_core_sel_MASK);
			rfctrlcmd_val = (rfctrlcmd_rxen_val << NPHY_RfctrlCmd_rxen_SHIFT) |
				(rfctrlcmd_coresel_val << NPHY_RfctrlCmd_core_sel_SHIFT);

			rfctrlovr_mask = (NPHY_RfctrlOverride_rssi_ctrl_MASK |
				NPHY_RfctrlOverride_rxen_MASK |
				NPHY_RfctrlOverride_core_sel_MASK |
				NPHY_RfctrlOverride_trigger_MASK);
			rfctrlovr_val = (rfctrlovr_rssi_val <<
				NPHY_RfctrlOverride_rssi_ctrl_SHIFT) |
				(rfctrlovr_rxen_val << NPHY_RfctrlOverride_rxen_SHIFT) |
				(rfctrlovr_coresel_val << NPHY_RfctrlOverride_core_sel_SHIFT) |
				(rfctrlovr_trigger_val << NPHY_RfctrlOverride_trigger_SHIFT);

			phy_reg_mod(pi, NPHY_RfctrlCmd, rfctrlcmd_mask, rfctrlcmd_val);
			phy_reg_mod(pi, NPHY_RfctrlOverride, rfctrlovr_mask, rfctrlovr_val);

			phy_reg_mod(pi, NPHY_RfctrlCmd, NPHY_RfctrlCmd_startseq_MASK,
				(startseq << NPHY_RfctrlCmd_startseq_SHIFT));
			OSL_DELAY(20);

			phy_reg_mod(pi, NPHY_RfctrlOverride, NPHY_RfctrlOverride_trigger_MASK, 0);
		}
	}
}

int
wlc_phy_poll_rssi_nphy(phy_info_t *pi, uint8 rssi_type, int32 *rssi_buf, uint8 nsamps)
{
	int16 rssi0, rssi1;
	uint16 afectrlCore1_save = 0;
	uint16 afectrlCore2_save = 0;
	uint16 afectrlOverride1_save = 0;
	uint16 afectrlOverride2_save = 0;
	uint16 rfctrlOverrideAux0_save = 0;
	uint16 rfctrlOverrideAux1_save = 0;
	uint16 rfctrlMiscReg1_save = 0;
	uint16 rfctrlMiscReg2_save = 0;
	uint16 rfctrlcmd_save = 0;
	uint16 rfctrloverride_save = 0;
	uint16 rfctrlrssiothers1_save = 0;
	uint16 rfctrlrssiothers2_save = 0;
	int8 tmp_buf[4];
	uint8 ctr = 0, samp = 0;
	int32 rssi_out_val;
	uint16 gpiosel_orig;

	afectrlCore1_save = phy_reg_read(pi, NPHY_AfectrlCore1);
	afectrlCore2_save = phy_reg_read(pi, NPHY_AfectrlCore2);
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		rfctrlMiscReg1_save = phy_reg_read(pi, NPHY_RfctrlMiscReg1);
		rfctrlMiscReg2_save = phy_reg_read(pi, NPHY_RfctrlMiscReg2);
		afectrlOverride1_save = phy_reg_read(pi, NPHY_AfectrlOverride1);
		afectrlOverride2_save = phy_reg_read(pi, NPHY_AfectrlOverride2);
		rfctrlOverrideAux0_save = phy_reg_read(pi, NPHY_RfctrlOverrideAux0);
		rfctrlOverrideAux1_save = phy_reg_read(pi, NPHY_RfctrlOverrideAux1);
	} else {
		afectrlOverride1_save = phy_reg_read(pi, NPHY_AfectrlOverride);
		rfctrlcmd_save = phy_reg_read(pi, NPHY_RfctrlCmd);
		rfctrloverride_save = phy_reg_read(pi, NPHY_RfctrlOverride);
		rfctrlrssiothers1_save = phy_reg_read(pi, NPHY_RfctrlRSSIOTHERS1);
		rfctrlrssiothers2_save = phy_reg_read(pi, NPHY_RfctrlRSSIOTHERS2);
	}

	wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_ALLRX, rssi_type);

	gpiosel_orig = phy_reg_read(pi, NPHY_gpioSel);
	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		phy_reg_write(pi, NPHY_gpioSel, 5);
	}

	for (ctr = 0; ctr < 4; ctr++) {
		rssi_buf[ctr] = 0;
	}

	for (samp = 0; samp < nsamps; samp++) {
		if (NREV_LT(pi->pubpi.phy_rev, 2)) {
			rssi0 = phy_reg_read(pi, NPHY_gpioLoOut);
			rssi1 = phy_reg_read(pi, NPHY_gpioHiOut);
		} else {
			rssi0 = phy_reg_read(pi, NPHY_RSSIVal1);
			rssi1 = phy_reg_read(pi, NPHY_RSSIVal2);
		}

		ctr = 0;
		tmp_buf[ctr++] = ((int8)((rssi0 & 0x3f) << 2)) >> 2;
		tmp_buf[ctr++] = ((int8)(((rssi0 >> 8) & 0x3f) << 2)) >> 2;
		tmp_buf[ctr++] = ((int8)((rssi1 & 0x3f) << 2)) >> 2;
		tmp_buf[ctr++] = ((int8)(((rssi1 >> 8) & 0x3f) << 2)) >> 2;

		for (ctr = 0; ctr < 4; ctr++) {
			rssi_buf[ctr] += tmp_buf[ctr];
		}

	}

	/* construct long word in the tcl-like order :  [ i_0 q_0 i_1 q_1 ] */
	rssi_out_val = rssi_buf[3] & 0xff;
	rssi_out_val |= (rssi_buf[2] & 0xff) << 8;
	rssi_out_val |= (rssi_buf[1] & 0xff) << 16;
	rssi_out_val |= (rssi_buf[0] & 0xff) << 24;

	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		phy_reg_write(pi, NPHY_gpioSel, gpiosel_orig);
	}

	/* Restore the saved registers */
	phy_reg_write(pi, NPHY_AfectrlCore1, afectrlCore1_save);
	phy_reg_write(pi, NPHY_AfectrlCore2, afectrlCore2_save);
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		phy_reg_write(pi, NPHY_RfctrlMiscReg1, rfctrlMiscReg1_save);
		phy_reg_write(pi, NPHY_RfctrlMiscReg2, rfctrlMiscReg2_save);
		phy_reg_write(pi, NPHY_AfectrlOverride1, afectrlOverride1_save);
		phy_reg_write(pi, NPHY_AfectrlOverride2, afectrlOverride2_save);
		phy_reg_write(pi, NPHY_RfctrlOverrideAux0, rfctrlOverrideAux0_save);
		phy_reg_write(pi, NPHY_RfctrlOverrideAux1, rfctrlOverrideAux1_save);
	} else {
		phy_reg_write(pi, NPHY_AfectrlOverride, afectrlOverride1_save);
		phy_reg_write(pi, NPHY_RfctrlCmd, rfctrlcmd_save);
		phy_reg_write(pi, NPHY_RfctrlOverride, rfctrloverride_save);
		phy_reg_write(pi, NPHY_RfctrlRSSIOTHERS1, rfctrlrssiothers1_save);
		phy_reg_write(pi, NPHY_RfctrlRSSIOTHERS2, rfctrlrssiothers2_save);
	}

	return (rssi_out_val);
}

int16
wlc_phy_tempsense_nphy(phy_info_t *pi)
{
	uint16 core1_txrf_iqcal1_save, core1_txrf_iqcal2_save;
	uint16 core2_txrf_iqcal1_save, core2_txrf_iqcal2_save;
	uint16 pwrdet_rxtx_core1_save;
	uint16 pwrdet_rxtx_core2_save;
	uint16 afectrlCore1_save;
	uint16 afectrlCore2_save;
	uint16 afectrlOverride_save;
	uint16 afectrlOverride2_save;
	uint16 pd_pll_ts_save;
	uint16 gpioSel_save;
	int32 radio_temp[4];
	int32 radio_temp2[4];
	uint16 syn_tempprocsense_save;
	int16 offset = 0;
	phy_info_nphy_t *pi_nphy;
	pi_nphy = pi->u.pi_nphy;

	if (((CHIPID_43236X_FAMILY(pi)) || (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV))) ||
		((CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) &&
		 (RADIOREV(pi->pubpi.radiorev) == 12))) /* BCM63268 */ {
		/* This is a new tempsense, different from previous mimophys (more like 4330) */
		/* Four values are read from aux-adc: 2-vref, 2-vptat */
		/* vref does not change with temperature, and is used to take out  */
		/* aux-adc variation */
		/* aux_adc_code is converted to aux_adc input Voltage */
		/* (line-plot generated using measured data) */
		/* Then this Volt(Ptat - Ref) is used in a temperture formula */
		/* offset in measured and reported temperature */
		radio_temp[0] = wlc_phy_tempsense_nphy_rev16(pi);
	} else if (NREV_IS(pi->pubpi.phy_rev, (LCNXN_BASEREV + 2))) {
		/* 43239 Temp Sense */
		radio_temp[0] = wlc_phy_tempsense_nphy_rev18(pi);
	} else if ((NREV_IS(pi->pubpi.phy_rev, (LCNXN_BASEREV + 1))) &&
		(RADIOREV(pi->pubpi.radiorev) == 14) &&
		(RADIOID(pi->pubpi.radioid) == BCM2057_ID)) {
		/* 43217 Temp Sense */
		radio_temp[0] = wlc_phy_tempsense_nphy_rev17(pi);
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		uint16 auxADC_Vmid, auxADC_Av, auxADC_Vmid_save, auxADC_Av_save;
		uint16 auxADC_rssi_ctrlL_save, auxADC_rssi_ctrlH_save;
		uint16 auxADC_rssi_ctrlL, auxADC_rssi_ctrlH;
		int32 auxADC_Vl;
		uint16 RfctrlOverride5_save, RfctrlOverride6_save;
		uint16 RfctrlMiscReg5_save, RfctrlMiscReg6_save;
		uint16 RSSIMultCoef0QPowerDet_save;
		uint16 tempsense_Rcal;

		/* Save radio registers that will be overwritten */
		syn_tempprocsense_save = read_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG);

		/* Save PHY registers that will be overwritten */
		afectrlCore1_save = phy_reg_read(pi, NPHY_AfectrlCore1);
		afectrlCore2_save = phy_reg_read(pi, NPHY_AfectrlCore2);
		afectrlOverride_save = phy_reg_read(pi, NPHY_AfectrlOverride1);
		afectrlOverride2_save = phy_reg_read(pi, NPHY_AfectrlOverride2);
		RSSIMultCoef0QPowerDet_save = phy_reg_read(pi, NPHY_RSSIMultCoef0QPowerDet);
		RfctrlOverride5_save = phy_reg_read(pi, NPHY_REV7_RfctrlOverride5);
		RfctrlOverride6_save = phy_reg_read(pi, NPHY_REV7_RfctrlOverride6);
		RfctrlMiscReg5_save = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg5);
		RfctrlMiscReg6_save = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg6);

		/* Save Current Aux ADC Settings */
		wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_AFECTRL, 1, 0x0A, 16,
			&auxADC_Vmid_save);
		wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_AFECTRL, 1, 0x0E, 16,
			&auxADC_Av_save);
		wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_AFECTRL, 1, 0x02, 16,
			&auxADC_rssi_ctrlL_save);
		wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_AFECTRL, 1, 0x03, 16,
			&auxADC_rssi_ctrlH_save);

		/* Ensure there is no offset applied for the RSSI Readings */
		phy_reg_write(pi, NPHY_RSSIMultCoef0QPowerDet, 0x0);

		/* Config Aux ADC to settings used for characterization of tempsense */
		auxADC_rssi_ctrlL = 0x0;
		auxADC_rssi_ctrlH = 0x20;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x02, 16,
			&auxADC_rssi_ctrlL);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x03, 16,
			&auxADC_rssi_ctrlH);

		/* Save Rcal to be extra-safe. According to Girish, this doesn't matter */
		tempsense_Rcal = syn_tempprocsense_save & 0x1c;

		/* PU Temp-Sense/Aux-ADC */
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, tempsense_Rcal | 0x01);

		/* IR Drop WAR - refer to proc mimophy_tempsense for more details
		 * Turn On Blocks that shared the AFE Ground
		 * 43236: Rx_BUF, AFE
		 * 5357: Rx_BUF, AFE. Assume Misc/Proc PLL are always on
		 *
		 * note - set the AfeCtrlCore Register before the AfectrlOverride Register.
		 * Prevent unwanted transistion particulary for BandGap - which can cause 100% PER.
		 */
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
		                                  1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID2);

		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_bg_pd_MASK, 0)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_bg_pd_MASK, 0)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
				NPHY_REV3_AfectrlCore_bg_pd_MASK,
				NPHY_REV3_AfectrlCore_bg_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
				NPHY_REV3_AfectrlCore_bg_pd_MASK,
				NPHY_REV3_AfectrlCore_bg_pd_MASK)
			/* After Bandgap is Powered up,
			 * Power Down the ADC, wait for 5us then power-up again.
			 * AFE Requirements
			 */
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_adc_pd_MASK,
				NPHY_REV3_AfectrlCore_adc_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_adc_pd_MASK,
				NPHY_REV3_AfectrlCore_adc_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
				NPHY_REV3_AfectrlCore_adc_pd_MASK,
				NPHY_REV3_AfectrlCore_adc_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
				NPHY_REV3_AfectrlCore_adc_pd_MASK,
				NPHY_REV3_AfectrlCore_adc_pd_MASK)
		PHY_REG_LIST_EXECUTE(pi);

		OSL_DELAY(5);

		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_adc_pd_MASK, 0)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_adc_pd_MASK, 0)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_dac_pd_MASK, 0)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_dac_pd_MASK, 0)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
				NPHY_REV3_AfectrlCore_dac_pd_MASK,
				NPHY_REV3_AfectrlCore_dac_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
				NPHY_REV3_AfectrlCore_dac_pd_MASK,
				NPHY_REV3_AfectrlCore_dac_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK, 0)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK, 0)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK)
		PHY_REG_LIST_EXECUTE(pi);

		/* Settings For Coarse AUX ADC */
		auxADC_Vmid = 0xA3;
		auxADC_Av   = 0x0;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0A, 16,
		                         &auxADC_Vmid);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0E, 16,
		                         &auxADC_Av);

		/* WAIT FOR 3 usec for Aux ADC Settings to take effect */
		OSL_DELAY(3);

		/* Poll Aux ADC with Tempsense Swap Bit On/Off */
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radio_temp, 1);
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, tempsense_Rcal | 0x03);
		/* 5us to allow tempsense and Aux ADC to settle down after config change */
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radio_temp2, 1);

		/* Determine Fine Aux ADC Settings Based on Coarse Readings */
		auxADC_Av   = 0x7;
		if (radio_temp[1] + radio_temp2[1] < -30) {
			auxADC_Vmid = 0x45;
			auxADC_Vl   = 263;
		} else if (radio_temp[1] + radio_temp2[1] < -9) {
			auxADC_Vmid = 0x200;
			auxADC_Vl   = 467;
		} else if (radio_temp[1] + radio_temp2[1] < 11) {
			auxADC_Vmid = 0x266;
			auxADC_Vl   = 634;
		} else {
			auxADC_Vmid = 0x2D5;
			auxADC_Vl   = 816;
		}

		/* Settings For Coarse AUX ADC */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0A, 16,
			&auxADC_Vmid);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0E, 16,
			&auxADC_Av);

		/* WAIT FOR 3 usec for Aux ADC Settings to take effect */
		OSL_DELAY(3);

		/* Poll Aux ADC with Tempsense Swap Bit On/Off */
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radio_temp2, 1);
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, tempsense_Rcal | 0x01);
		/* 5us to allow tempsense and Aux ADC to settle down after config change */
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radio_temp, 1);

		/* Restore Radio Register */
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, syn_tempprocsense_save);

		/* Restore the PHY registers */
		phy_reg_write(pi, NPHY_RSSIMultCoef0QPowerDet, RSSIMultCoef0QPowerDet_save);
		/* Order is Important. Restore afectrlOverride before AfectrlCore Register
		 * BandGap Is Overrided to be On for this function.
		 * Goal is to prevent BandGap from turning off when it's supposed to be On.
		 * (see Tcl for more details)
		 */
		phy_reg_write(pi, NPHY_AfectrlOverride1, afectrlOverride_save);
		phy_reg_write(pi, NPHY_AfectrlOverride2, afectrlOverride2_save);
		phy_reg_write(pi, NPHY_AfectrlCore1, afectrlCore1_save);
		phy_reg_write(pi, NPHY_AfectrlCore2, afectrlCore2_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride5, RfctrlOverride5_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride6, RfctrlOverride6_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlMiscReg5, RfctrlMiscReg5_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlMiscReg6, RfctrlMiscReg6_save);

		/* RESTORE IQ/tempsense digitizer Aux ADC */
		wlc_phy_table_write_nphy(pi,  NPHY_TBL_ID_AFECTRL, 1, 0x0A, 16,
			&auxADC_Vmid_save);
		wlc_phy_table_write_nphy(pi,  NPHY_TBL_ID_AFECTRL, 1, 0x0E, 16,
			&auxADC_Av_save);
		wlc_phy_table_write_nphy(pi,  NPHY_TBL_ID_AFECTRL, 1, 0x02, 16,
			&auxADC_rssi_ctrlL_save);
		wlc_phy_table_write_nphy(pi,  NPHY_TBL_ID_AFECTRL, 1, 0x03, 16,
			&auxADC_rssi_ctrlH_save);

		if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
			radio_temp[0] =
			        (193*(radio_temp[1] + radio_temp2[1])
			         + 88*(auxADC_Vl) - 27111 + 128) / 256;
		} else if ((CHIPID(pi->sh->chip) == BCM53572_CHIP_ID)) {
			radio_temp[0] =
			        (186*(radio_temp[1] + radio_temp2[1])
			         + 86*(auxADC_Vl) - 27436) / 256;
		} else if (CHIPID_43236X_FAMILY(pi)) {
			radio_temp[0] =
			        (198*(radio_temp[1] + radio_temp2[1])
			         + 91*(auxADC_Vl) - 27243 + 128) / 256;
			if (NREV_GE(pi->pubpi.phy_rev, 9)) {
				PHY_ERROR(("wl%d: %s Error: 43236B0 Code Scrubbing Required.\n",
				           pi->sh->unit, __FUNCTION__));
			}
		} else if  ((CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) &&
			(RADIOREV(pi->pubpi.radiorev) == 8)) {
			radio_temp[0] =
			        (199*(radio_temp[1] + radio_temp2[1])
			         + 91*(auxADC_Vl) - 26998 + 128) / 256;
		} else {
			radio_temp[0] =
			        (179*(radio_temp[1] + radio_temp2[1])
			         + 82*(auxADC_Vl) - 28861 + 128) / 256;
			PHY_ERROR(("wl%d: %s Error: This Chipset requires Tempsense callibration\n",
			           pi->sh->unit, __FUNCTION__));
		}

		offset = (int16) pi->phy_tempsense_offset;

		PHY_THERMAL(("Tempsense: Av= 0x%01x  Vmid= 0x%03x Av_save= 0x%01x "
			"Vmid_save= 0x%03x  m1= %3i  m2= %3i  ^C= %3i\n",
			auxADC_Av, auxADC_Vmid, auxADC_Av_save, auxADC_Vmid_save,
			radio_temp[1], radio_temp2[1], radio_temp[0]));

	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		syn_tempprocsense_save = read_radio_reg(pi, RADIO_2056_SYN_TEMPPROCSENSE);

		/* Save PHY registers that will be overwritten */
		afectrlCore1_save = phy_reg_read(pi, NPHY_AfectrlCore1);
		afectrlCore2_save = phy_reg_read(pi, NPHY_AfectrlCore2);
		afectrlOverride_save = phy_reg_read(pi, NPHY_AfectrlOverride1);
		afectrlOverride2_save = phy_reg_read(pi, NPHY_AfectrlOverride2);
		gpioSel_save = phy_reg_read(pi, NPHY_gpioSel);


		/* Set up the temperature sensor readout */
		write_radio_reg(pi, RADIO_2056_SYN_TEMPPROCSENSE, 0x01);

		/* Do the first temperature measurement and toggle flip bit */
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radio_temp, 1);
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		} else {
			write_radio_reg(pi, RADIO_2056_SYN_TEMPPROCSENSE, 0x05);
		}

		/* Do the second temperature measurement and toggle flip bit */
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radio_temp2, 1);
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x01);
		} else {
			write_radio_reg(pi, RADIO_2056_SYN_TEMPPROCSENSE, 0x01);
		}

		/* Average readings w/o scaling, then use line-fit at 64 scale */
		radio_temp[0] = (126 * (radio_temp[1] + radio_temp2[1]) + 3987) / 64;

		/* Restore the radio registers */
		write_radio_reg(pi, RADIO_2056_SYN_TEMPPROCSENSE, syn_tempprocsense_save);

		/* Restore the PHY registers */
		phy_reg_write(pi, NPHY_gpioSel, gpioSel_save);
		phy_reg_write(pi, NPHY_AfectrlCore1, afectrlCore1_save);
		phy_reg_write(pi, NPHY_AfectrlCore2, afectrlCore2_save);
		phy_reg_write(pi, NPHY_AfectrlOverride1, afectrlOverride_save);
		phy_reg_write(pi, NPHY_AfectrlOverride2, afectrlOverride2_save);

		PHY_THERMAL(("Tempsense: m1= %3i  m2= %3i  ^C= %3i\n",
			radio_temp[1], radio_temp2[1], radio_temp[0]));

		offset = (int16) pi->phy_tempsense_offset;
	} else {
		/* Save radio registers that will be overwritten */
		pwrdet_rxtx_core1_save = read_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE1);
		pwrdet_rxtx_core2_save = read_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE2);
		core1_txrf_iqcal1_save = read_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL1);
		core1_txrf_iqcal2_save = read_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL2);
		core2_txrf_iqcal1_save = read_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL1);
		core2_txrf_iqcal2_save = read_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL2);
		pd_pll_ts_save = read_radio_reg(pi, RADIO_2055_PD_PLL_TS);

		/* Save PHY registers that will be overwritten */
		afectrlCore1_save = phy_reg_read(pi, NPHY_AfectrlCore1);
		afectrlCore2_save = phy_reg_read(pi, NPHY_AfectrlCore2);
		afectrlOverride_save = phy_reg_read(pi, NPHY_AfectrlOverride);
		gpioSel_save = phy_reg_read(pi, NPHY_gpioSel);

		/* Set up the temperature sensor readout */
		write_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL1, 0x01);
		write_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL1, 0x01);
		write_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL2, 0x08);
		write_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL2, 0x08);
		write_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE1, 0x04);
		write_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE2, 0x04);
		write_radio_reg(pi, RADIO_2055_PD_PLL_TS, 0x00);

		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radio_temp, 1);
		xor_radio_reg(pi, RADIO_2055_CAL_TS, 0x80);
		/* Do the first temperature measurement and toggle flip bit */
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radio_temp, 1);
		xor_radio_reg(pi, RADIO_2055_CAL_TS, 0x80);
		/* Do the second temperature measurement and toggle flip bit */
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radio_temp2, 1);
		xor_radio_reg(pi, RADIO_2055_CAL_TS, 0x80);
		PHY_THERMAL(("Tempsense m1: core0_iq: %i %i, core1_iq: %i %i\n",
			radio_temp[0], radio_temp[1], radio_temp[2], radio_temp[3]));
		PHY_THERMAL(("Tempsense m2: core0_iq: %i %i, core1_iq: %i %i\n",
			radio_temp2[0], radio_temp2[1], radio_temp2[2], radio_temp2[3]));

		/* Average the readings (w/o scaling by 2) */
		radio_temp[0] = (radio_temp[0] + radio_temp2[0]);
		radio_temp[1] = (radio_temp[1] + radio_temp2[1]);
		radio_temp[2] = (radio_temp[2] + radio_temp2[2]);
		radio_temp[3] = (radio_temp[3] + radio_temp2[3]);
		/* Average over I and Q and over cores (w/o scaling by 4) */
		radio_temp[0] = (radio_temp[0] + radio_temp[1] + radio_temp[2] + radio_temp[3]);
		/* Conversion to mV assuming 350..950 mV ADC range */
		radio_temp[0] = (radio_temp[0] + (8 * 32)) * (950 - 350) / 63 + (350 * 8);
		/* Conversion to degrees Celsius */
		radio_temp[0] = (radio_temp[0] - (8 * 420)) / 38;

		/* Restore the radio registers */
		write_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE1, pwrdet_rxtx_core1_save);
		write_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE2, pwrdet_rxtx_core2_save);
		write_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL1, core1_txrf_iqcal1_save);
		write_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL1, core2_txrf_iqcal1_save);
		write_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL2, core1_txrf_iqcal2_save);
		write_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL2, core2_txrf_iqcal2_save);
		write_radio_reg(pi, RADIO_2055_PD_PLL_TS, pd_pll_ts_save);

		/* Restore the PHY registers */
		phy_reg_write(pi, NPHY_gpioSel, gpioSel_save);
		phy_reg_write(pi, NPHY_AfectrlCore1, afectrlCore1_save);
		phy_reg_write(pi, NPHY_AfectrlCore2, afectrlCore2_save);
		phy_reg_write(pi, NPHY_AfectrlOverride, afectrlOverride_save);
	}

	return ((int16) radio_temp[0] + offset);
}

static void
wlc_phy_set_rssi_2055_vcm(phy_info_t *pi, uint8 rssi_type, uint8* vcm_buf)
{
	uint8 core;

	/* for ibuf -- vcm_buf:
	 *  - [0] is Core 1 I-rail, [1] is Core 1 Q-rail,
	 *  - [2] is Core 2 I-rail, [3] is Core 2 Q-rail
	 */

	for (core = 0; core < pi->pubpi.phy_corenum; core++) {
		if (rssi_type == NPHY_RSSI_SEL_NB) {
			if (core == PHY_CORE_0) {
				mod_radio_reg(pi, RADIO_2055_CORE1_B0_NBRSSI_VCM,
				              RADIO_2055_NBRSSI_VCM_I_MASK,
				              vcm_buf[2*core] << RADIO_2055_NBRSSI_VCM_I_SHIFT);
				mod_radio_reg(pi, RADIO_2055_CORE1_RXBB_RSSI_CTRL5,
				              RADIO_2055_NBRSSI_VCM_Q_MASK,
				              vcm_buf[2*core+1] << RADIO_2055_NBRSSI_VCM_Q_SHIFT);
			} else {
				mod_radio_reg(pi, RADIO_2055_CORE2_B0_NBRSSI_VCM,
				              RADIO_2055_NBRSSI_VCM_I_MASK,
				              vcm_buf[2*core] << RADIO_2055_NBRSSI_VCM_I_SHIFT);
				mod_radio_reg(pi, RADIO_2055_CORE2_RXBB_RSSI_CTRL5,
				              RADIO_2055_NBRSSI_VCM_Q_MASK,
				              vcm_buf[2*core+1] << RADIO_2055_NBRSSI_VCM_Q_SHIFT);
			}
		} else {
			/* both I and Q rail controlled by same reg, so for
			 * consistency, apply settings from I-rail input
			 * position of each core.
			 */
			if (core == PHY_CORE_0) {
				mod_radio_reg(pi, RADIO_2055_CORE1_RXBB_RSSI_CTRL5,
				              RADIO_2055_WBRSSI_VCM_IQ_MASK,
				              vcm_buf[2*core] << RADIO_2055_WBRSSI_VCM_IQ_SHIFT);
			} else {
				mod_radio_reg(pi, RADIO_2055_CORE2_RXBB_RSSI_CTRL5,
				              RADIO_2055_WBRSSI_VCM_IQ_MASK,
				              vcm_buf[2*core] << RADIO_2055_WBRSSI_VCM_IQ_SHIFT);
			}
		}
	}
}

void
wlc_phy_rssi_cal_nphy(phy_info_t *pi)
{
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* Includes REV7+ RSSI cal */
		wlc_phy_rssi_cal_nphy_rev3(pi);
	} else {
		wlc_phy_rssi_cal_nphy_rev2(pi, NPHY_RSSI_SEL_NB);
		wlc_phy_rssi_cal_nphy_rev2(pi, NPHY_RSSI_SEL_W1);
		wlc_phy_rssi_cal_nphy_rev2(pi, NPHY_RSSI_SEL_W2);
	}
}

static void
wlc_phy_rssi_cal_nphy_rev2(phy_info_t *pi, uint8 rssi_type)
{
	int32 target_code;
	uint16 classif_state;
	uint16 clip_state[2];
	uint16 rssi_ctrl_state[2], pd_state[2];
	uint16 rfctrlintc_state[2], rfpdcorerxtx_state[2];
	uint16 rfctrlintc_override_val;
	uint16 clip_off[] = {0xffff, 0xffff};
	uint16 rf_pd_val, pd_mask, rssi_ctrl_mask;
	uint8  vcm, min_vcm, vcm_tmp[4];
	uint8  vcm_final[4] = {0, 0, 0, 0};
	uint8  result_idx, ctr;
	int32  poll_results[4][4] = {
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0}
	};
	int32  poll_miniq[4][2] = {
		{0, 0},
		{0, 0},
		{0, 0},
		{0, 0}
	};
	int32  min_d, curr_d;
	int32  fine_digital_offset[4];
	int32  poll_results_min[4] = {0, 0, 0, 0};
	int32  min_poll;


	switch (rssi_type) {
	case NPHY_RSSI_SEL_NB:
		target_code = NPHY_RSSICAL_NB_TARGET;
		break;
	case NPHY_RSSI_SEL_W1:
		target_code = NPHY_RSSICAL_W1_TARGET;
		break;
	case NPHY_RSSI_SEL_W2:
		target_code = NPHY_RSSICAL_W2_TARGET;
		break;
	default:
		PHY_ERROR(("wl%d: %s: Unrecognized RSSI Type: %d, skipping cal!\n",
		          pi->sh->unit, __FUNCTION__, rssi_type));
		return;
		break;
	}

	/* save classifier and clip threshold state */
	classif_state = wlc_phy_classifier_nphy(pi, 0, 0);
	wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, 4);
	wlc_phy_clip_det_nphy(pi, 0, clip_state);
	wlc_phy_clip_det_nphy(pi, 1, clip_off);

	/* Switch off the front-end
	 * 1. Enable the tr switch (trtx=1, trrx=0, override=1)
	 * 2. power down nb:lna & mixer, wb:lna only
	 * Save the registers so that they can be restored
	 */
	rf_pd_val = (rssi_type == NPHY_RSSI_SEL_NB) ? 0x6 : 0x4;
	rfctrlintc_override_val = CHSPEC_IS5G(pi->radio_chanspec) ? 0x140 : 0x110;
	/* core 1 */
	rfctrlintc_state[0] = phy_reg_read(pi, NPHY_RfctrlIntc1);
	rfpdcorerxtx_state[0] = read_radio_reg(pi, RADIO_2055_PD_CORE1_RXTX);
	phy_reg_write(pi, NPHY_RfctrlIntc1, rfctrlintc_override_val);
	write_radio_reg(pi, RADIO_2055_PD_CORE1_RXTX, rf_pd_val);
	/* core 2 */
	rfctrlintc_state[1] = phy_reg_read(pi, NPHY_RfctrlIntc2);
	rfpdcorerxtx_state[1] = read_radio_reg(pi, RADIO_2055_PD_CORE2_RXTX);
	phy_reg_write(pi, NPHY_RfctrlIntc2, rfctrlintc_override_val);
	write_radio_reg(pi, RADIO_2055_PD_CORE2_RXTX, rf_pd_val);

	/* save state of RSSI PDs, save state of RSSI ctrl in 2055,
	 * power up all RSSIs (clear all PD bits to 0),
	 * and select desired RSSI type
	 */
	pd_mask = RADIO_2055_NBRSSI_PD | RADIO_2055_WBRSSI_G1_PD |
		RADIO_2055_WBRSSI_G2_PD;
	pd_state[0] = read_radio_reg(pi, RADIO_2055_PD_CORE1_RSSI_MISC) & pd_mask;
	pd_state[1] = read_radio_reg(pi, RADIO_2055_PD_CORE2_RSSI_MISC) & pd_mask;
	mod_radio_reg(pi, RADIO_2055_PD_CORE1_RSSI_MISC, pd_mask, 0);
	mod_radio_reg(pi, RADIO_2055_PD_CORE2_RSSI_MISC, pd_mask, 0);
	rssi_ctrl_mask = RADIO_2055_NBRSSI_SEL | RADIO_2055_WBRSSI_G1_SEL |
		RADIO_2055_WBRSSI_G2_SEL;
	rssi_ctrl_state[0] = read_radio_reg(pi, RADIO_2055_SP_RSSI_CORE1) & rssi_ctrl_mask;
	rssi_ctrl_state[1] = read_radio_reg(pi, RADIO_2055_SP_RSSI_CORE2) &	rssi_ctrl_mask;
	wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_ALLRX, rssi_type);

	/* restore 4321 affine transform block to default --
	 * identity-transform.
	 */
	wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0, RADIO_MIMO_CORESEL_ALLRX, NPHY_RAIL_I,
	                               rssi_type);
	wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0, RADIO_MIMO_CORESEL_ALLRX, NPHY_RAIL_Q,
	                               rssi_type);

	/* collect RSSI polling results for both rails of both cores, for
	 * each of 4 candidate 2055 vcm control settings
	 */
	for (vcm = 0; vcm < 4; vcm++) {
		/* set test 2055 vcm out (but not for w2) (read w2 4X w/ same
		 * vcm, so what).
		 */
		vcm_tmp[0] = vcm_tmp[1] = vcm_tmp[2] = vcm_tmp[3] = vcm;
		if (rssi_type != NPHY_RSSI_SEL_W2) {
			wlc_phy_set_rssi_2055_vcm(pi, rssi_type, vcm_tmp);
		}

		/* sum several samples */
		wlc_phy_poll_rssi_nphy(pi, rssi_type, &poll_results[vcm][0],
		                       NPHY_RSSICAL_NPOLL);

		/* for w1,w2 only...
		 * take min(mean(i),mean(q)) to represent this 2055_vcm setting
		 * It's not the same math as during gain control, but we are quiescent.
		 * We have turned off the front end, so this gives a good answer for cal.
		 */
		if ((rssi_type == NPHY_RSSI_SEL_W1) || (rssi_type == NPHY_RSSI_SEL_W2)) {
			for (ctr = 0; ctr < 2; ctr++) {
				poll_miniq[vcm][ctr] = MIN(poll_results[vcm][ctr*2 + 0],
				                           poll_results[vcm][ctr*2 + 1]);
			}
		}
	}

	/* for all the values, find the closest to the target;
	 * also find the min poll value for vcm, for later sanity check
	 */
	for (result_idx = 0; result_idx < 4; result_idx++) {
		min_d = NPHY_RSSICAL_MAXD;
		min_vcm = 0;
		min_poll = NPHY_RSSICAL_MAXREAD * NPHY_RSSICAL_NPOLL + 1;
		for (vcm = 0; vcm < 4; vcm++) {
			curr_d = ABS(((rssi_type == NPHY_RSSI_SEL_NB) ?
			              poll_results[vcm][result_idx] :
			              poll_miniq[vcm][result_idx/2]) -
			             (target_code * NPHY_RSSICAL_NPOLL));
			if (curr_d < min_d) {
				min_d = curr_d;
				min_vcm = vcm;
			}
			if (poll_results[vcm][result_idx] < min_poll) {
				min_poll = poll_results[vcm][result_idx];
			}
		}
		vcm_final[result_idx] = min_vcm;
		poll_results_min[result_idx] = min_poll;
	}

	/* apply cal result, (but not for w2) */
	if (rssi_type != NPHY_RSSI_SEL_W2) {
		wlc_phy_set_rssi_2055_vcm(pi, rssi_type, vcm_final);
	}

	/* remove residual bias using digital affine transform block */
	for (result_idx = 0; result_idx < 4; result_idx++) {
		fine_digital_offset[result_idx] = (target_code * NPHY_RSSICAL_NPOLL) -
			poll_results[vcm_final[result_idx]][result_idx];
		if (fine_digital_offset[result_idx] < 0) {
			fine_digital_offset[result_idx] = ABS(fine_digital_offset[result_idx]);
			fine_digital_offset[result_idx] += (NPHY_RSSICAL_NPOLL/2);
			fine_digital_offset[result_idx] /= NPHY_RSSICAL_NPOLL;
			fine_digital_offset[result_idx] = -fine_digital_offset[result_idx];
		} else {
			fine_digital_offset[result_idx] += (NPHY_RSSICAL_NPOLL/2);
			fine_digital_offset[result_idx] /= NPHY_RSSICAL_NPOLL;
		}

		/* adjust final offset values by -1 if the rssi appears to be stuck at "high" */
		if (poll_results_min[result_idx] == NPHY_RSSICAL_MAXREAD * NPHY_RSSICAL_NPOLL) {
			fine_digital_offset[result_idx] = (target_code - NPHY_RSSICAL_MAXREAD - 1);
		}

		/* apply offsets to phy */
		wlc_phy_scale_offset_rssi_nphy(pi, 0x0, (int8)fine_digital_offset[result_idx],
		                               (result_idx/2 == 0) ? RADIO_MIMO_CORESEL_CORE1 :
		                               RADIO_MIMO_CORESEL_CORE2,
		                               (result_idx%2 == 0) ? NPHY_RAIL_I :
		                               NPHY_RAIL_Q,
		                               rssi_type);
	}

	/* restore state of RSSI PDs,
	 * restore state of RSSI ctrl in 2055
	 */
	mod_radio_reg(pi, RADIO_2055_PD_CORE1_RSSI_MISC, pd_mask, pd_state[0]);
	mod_radio_reg(pi, RADIO_2055_PD_CORE2_RSSI_MISC, pd_mask, pd_state[1]);
	if (rssi_ctrl_state[0] == RADIO_2055_NBRSSI_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE1, NPHY_RSSI_SEL_NB);
	} else if (rssi_ctrl_state[0] == RADIO_2055_WBRSSI_G1_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE1, NPHY_RSSI_SEL_W1);
	} else if (rssi_ctrl_state[0] == RADIO_2055_WBRSSI_G2_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE1, NPHY_RSSI_SEL_W2);
	} else {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE1, NPHY_RSSI_SEL_W2);
	}
	if (rssi_ctrl_state[1] == RADIO_2055_NBRSSI_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE2, NPHY_RSSI_SEL_NB);
	} else if (rssi_ctrl_state[1] == RADIO_2055_WBRSSI_G1_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE2, NPHY_RSSI_SEL_W1);
	} else if (rssi_ctrl_state[1] == RADIO_2055_WBRSSI_G2_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE2, NPHY_RSSI_SEL_W2);
	} else {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE2, NPHY_RSSI_SEL_W2);
	}

	/* remove mimophy RSSI ctrl overrides */
	wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_OFF, rssi_type);

	/* restore the registers that were modified for switching off front end */
	phy_reg_write(pi, NPHY_RfctrlIntc1, rfctrlintc_state[0]);
	write_radio_reg(pi, RADIO_2055_PD_CORE1_RXTX, rfpdcorerxtx_state[0]);
	phy_reg_write(pi, NPHY_RfctrlIntc2, rfctrlintc_state[1]);
	write_radio_reg(pi, RADIO_2055_PD_CORE2_RXTX, rfpdcorerxtx_state[1]);

	/* restore classifier and clip threshold state */
	wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, classif_state);
	wlc_phy_clip_det_nphy(pi, 1, clip_state);

	wlc_phy_resetcca_nphy(pi);
}

int BCMFASTPATH
wlc_phy_rssi_compute_nphy(phy_info_t *pi, wlc_d11rxhdr_t *wlc_rxh)
{
	d11rxhdr_t *rxh = &wlc_rxh->rxhdr;
	int16 rxpwr, rxpwr0, rxpwr1;
	int16 phyRx0_l, phyRx2_l;
	int32 rssi = 0;
	int32 ii;
	phy_info_nphy_t *pi_nphy = NULL;
	pi_nphy = pi->u.pi_nphy;

	/* mode = 0: rxpwr = max(rxpwr0, rxpwr1)
	 * mode = 1: rxpwr = min(rxpwr0, rxpwr1)
	 * mode = 2: rxpwr = (rxpwr0+rxpwr1)/2
	 */
	rxpwr = 0;
	rxpwr0 = ltoh16(rxh->PhyRxStatus_1) & PRXS1_nphy_PWR0_MASK;
	rxpwr1 = (ltoh16(rxh->PhyRxStatus_1) & PRXS1_nphy_PWR1_MASK) >> 8;

	/* Sign extend */
	if (rxpwr0 > 127)
		rxpwr0 -= 256;
	if (rxpwr1 > 127)
		rxpwr1 -= 256;

	/* WAR to deal with the mysterious extra 0-value byte before RX Status bytes. */
	phyRx0_l = ltoh16(rxh->PhyRxStatus_0) & 0x00ff;
	phyRx2_l = ltoh16(rxh->PhyRxStatus_2) & 0x00ff;
	if (phyRx2_l > 127)
		phyRx2_l -= 256;

	if (((rxpwr0 == 16) || (rxpwr0 == 32))) {
		rxpwr0 = rxpwr1;
		rxpwr1 = phyRx2_l;
	}


	/* Apply gain-error correction */
	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6)) {
		rxpwr0 -= pi->phy_rssi_gain_error[0];
		rxpwr1 -= pi->phy_rssi_gain_error[1];

		rxpwr0 -= 2;
		rxpwr1 -= 2;
	}

	/* only 2 antennas are valid for now */
	wlc_rxh->rxpwr[0] = (int8)rxpwr0;
	wlc_rxh->rxpwr[1] = (int8)rxpwr1;
	wlc_rxh->do_rssi_ma = 0;

	if (pi->sh->phyrxchain == 0x1)
		rxpwr = rxpwr0;
	else if (pi->sh->phyrxchain == 0x2)
		rxpwr = rxpwr1;
	else if (pi->sh->phyrxchain == pi->sh->hw_phyrxchain) {
		if (pi->sh->rssi_mode == RSSI_ANT_MERGE_MAX)
			rxpwr = (rxpwr0 > rxpwr1) ? rxpwr0 : rxpwr1;
		else if (pi->sh->rssi_mode == RSSI_ANT_MERGE_MIN)
			rxpwr = (rxpwr0 < rxpwr1) ? rxpwr0 : rxpwr1;
		else if (pi->sh->rssi_mode == RSSI_ANT_MERGE_AVG)
			rxpwr = (rxpwr0 + rxpwr1) >> 1;
	}
	else
		ASSERT(0);

	if (rxpwr < -20) /* check less than -10 to be safe */ {

		pi_nphy->intf_rssi_vals[pi_nphy->intf_rssi_window_idx ] = rxpwr;
		pi_nphy->intf_rssi_window_idx ++;
		pi_nphy->intf_rssi_window_idx %= PHY_RSSI_WINDOW_SZ;

		for (ii = 0; ii < PHY_RSSI_WINDOW_SZ; ii++) {
			rssi += pi_nphy->intf_rssi_vals[ii];
		}
		rssi /= PHY_RSSI_WINDOW_SZ;

		pi_nphy->intf_rssi_avg = (int16) rssi;

		if (pi_nphy->intf_rssi_avg >= -20) {
			/* SHOULD NEVER GET HERE */
			PHY_ERROR(("WARNING!! pi->nphy->intf_rssi_avg %d >= -20\n",
			pi_nphy->intf_rssi_avg));
			ASSERT(0);
		}
	}

	return rxpwr;
}

static void
wlc_phy_rfctrlintc_override_nphy(phy_info_t *pi, uint8 field, uint16 value,
	uint8 core_code)
{
	uint16 mask;
	uint16 val;
	uint8  core;

	/* core_code is RADIO_MIMO_CORESEL_[CORE1,CORE2,ALLRX,ALLTX,ALLRXTX] */

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		for (core = 0; core < pi->pubpi.phy_corenum; core++) {
			if (core_code == RADIO_MIMO_CORESEL_CORE1 && core == PHY_CORE_1)
				continue;
			else if (core_code == RADIO_MIMO_CORESEL_CORE2 && core == PHY_CORE_0)
				continue;

			/* enable override */
			/* For Rev7+, Fields of reg RfctrlIntc[1,2] redefined for 2057
			 * There's no single "override" bit
			 * but individual "override_[tr_sw,ext_lna,ext_pa]" bits
			 */
			if (NREV_LT(pi->pubpi.phy_rev, 7)) {
				/* REVs 3 - 6 */
				mask = NPHY_REV3_RfctrlIntc_override_MASK;
				val = 1 << NPHY_REV3_RfctrlIntc_override_SHIFT;
				phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					NPHY_RfctrlIntc2, mask, val);
			}

			if (field == NPHY_RfctrlIntc_override_OFF) {
				/* clear all bits */
				phy_reg_write(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					NPHY_RfctrlIntc2, 0);

				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					phy_reg_and(pi, NPHY_AntSelConfig2057,
					           ~NPHY_AntSelConfig2057_AntCfg_OverrideEn_MASK);
				}

				/* force rfseq */
				wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

			} else if (field == NPHY_RfctrlIntc_override_TRSW) {

				if (NREV_GE(pi->pubpi.phy_rev, 7)) {

					/* Get mask for bit 6 (tr_sw_tx_pu) & bit 7 (tr_sw_rx_pu) */
					mask = NPHY_REV7_RfctrlIntc_tr_sw_tx_pu_MASK |
					        NPHY_REV7_RfctrlIntc_tr_sw_rx_pu_MASK;

					val = value << NPHY_REV7_RfctrlIntc_tr_sw_tx_pu_SHIFT;
					phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					            NPHY_RfctrlIntc2, mask, val);

					/* set bit 10: override_tr_sw = 1 */
					phy_reg_or(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					           NPHY_RfctrlIntc2,
					           NPHY_REV7_RfctrlIntc_override_tr_sw_MASK);

					/* make sure ant. config bits are set to 0
					   => main antennas for both cores
					   for 2 of 3 selection diversity, will need to update
					*/
					PHY_REG_LIST_START
					PHY_REG_AND_ENTRY(NPHY, AntSelConfig2057,
						(uint16)~NPHY_AntSelConfig2057_AntCfg_Override_MASK)
					PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
						NPHY_AntSelConfig2057_AntCfg_OverrideEn_MASK)
					PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
						NPHY_AntSelConfig2057_Trigger_MASK)
					PHY_REG_LIST_EXECUTE(pi);
				} else {
					/* REVs 3 - 6 */
				/* set T/R switch bits */
				mask = NPHY_REV3_RfctrlIntc_tr_sw0_tx_pu_MASK |
					NPHY_REV3_RfctrlIntc_tr_sw0_rx_pu_MASK |
					NPHY_REV3_RfctrlIntc_tr_sw1_tx_pu_MASK |
					NPHY_REV3_RfctrlIntc_tr_sw1_rx_pu_MASK;
				val = value << NPHY_REV3_RfctrlIntc_tr_sw0_tx_pu_SHIFT;
				phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					NPHY_RfctrlIntc2, mask, val);
				/* do trigger sequencing */
				mask = NPHY_RfctrlOverride_trigger_MASK;
				val = 1 << NPHY_RfctrlOverride_trigger_SHIFT;
				phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlOverride0 :
					NPHY_RfctrlOverride1, mask, val);

				mask = (core == PHY_CORE_0) ? NPHY_REV3_RfctrlCmd_startseq0_MASK
					: NPHY_REV3_RfctrlCmd_startseq1_MASK;
				val = 1 << ((core == PHY_CORE_0) ?
					NPHY_REV3_RfctrlCmd_startseq0_SHIFT:
					NPHY_REV3_RfctrlCmd_startseq1_SHIFT);
				phy_reg_mod(pi, NPHY_RfctrlCmd, mask, val);

				SPINWAIT(((phy_reg_read(pi, NPHY_RfctrlCmd) & val) != 0),
					NPHY_SPINWAIT_RFCTRLINTC_REV3_OVERRIDE);
				ASSERT((phy_reg_read(pi, NPHY_RfctrlCmd) & val) == 0);

				mask = NPHY_RfctrlOverride_trigger_MASK;
				val = 0 << NPHY_RfctrlOverride_trigger_SHIFT;
				phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlOverride0 :
					NPHY_RfctrlOverride1, mask, val);
				}
			} else if (field == NPHY_RfctrlIntc_override_PA) {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					/* The difference here is we are explicitly making sure
					   ext_5g_papu is 0 if it's 2g and vice versa.
					*/
					mask = NPHY_REV7_RfctrlIntc_ext_2g_papu_MASK |
					        NPHY_REV7_RfctrlIntc_ext_5g_papu_MASK;

					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_5g_papu_SHIFT;
					} else {
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_2g_papu_SHIFT;
					}

					phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					            NPHY_RfctrlIntc2, mask, val);

					/* set bit 12: override_ext_pa = 1 */
					phy_reg_or(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					           NPHY_RfctrlIntc2,
					           NPHY_REV7_RfctrlIntc_override_ext_pa_MASK);
				} else {
					/* REVs 3 - 6 */
				if (CHSPEC_IS5G(pi->radio_chanspec)) {
					mask = NPHY_REV3_RfctrlIntc_ext_5g_papu_MASK;
					val = value << NPHY_REV3_RfctrlIntc_ext_5g_papu_SHIFT;
				} else {
					mask = NPHY_REV3_RfctrlIntc_ext_2g_papu_MASK;
					val = value << NPHY_REV3_RfctrlIntc_ext_2g_papu_SHIFT;
				}
				phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					NPHY_RfctrlIntc2, mask, val);
				}
			} else if (field == NPHY_RfctrlIntc_override_EXT_LNA_PU) {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						/* override 5g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_5g_pu_MASK;
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_lna_5g_pu_SHIFT;
						phy_reg_mod(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, val);

						/* off 2g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_2g_pu_MASK;
						phy_reg_mod(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, 0);
					} else {
						/* 2g */
						/* override 2g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_2g_pu_MASK;
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_lna_2g_pu_SHIFT;
						phy_reg_mod(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, val);

						/* off 5g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_5g_pu_MASK;
						phy_reg_mod(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, 0);
					}

					/* set ext LNA override bit */
					mask = NPHY_REV7_RfctrlIntc_override_ext_lna_MASK;
					val = 1 << NPHY_REV7_RfctrlIntc_override_ext_lna_SHIFT;
					phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					            NPHY_RfctrlIntc2, mask, val);
				} else {
					/* REVs 3 - 6 */
					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						mask = NPHY_REV3_RfctrlIntc_ext_lna_5g_pu_MASK;
						val = value <<
						        NPHY_REV3_RfctrlIntc_ext_lna_5g_pu_SHIFT;
					} else {
						mask = NPHY_REV3_RfctrlIntc_ext_lna_2g_pu_MASK;
						val = value <<
						        NPHY_REV3_RfctrlIntc_ext_lna_2g_pu_SHIFT;
					}
					phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					            NPHY_RfctrlIntc2, mask, val);
				}
			} else if (field == NPHY_RfctrlIntc_override_EXT_LNA_GAIN) {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						/* override 5g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_5g_gain_MASK;
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_lna_5g_gain_SHIFT;
						phy_reg_mod(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, val);

						/* off 2g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_2g_gain_MASK;
						phy_reg_mod(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, 0);
					} else {
						/* 2g */
						/* override 2g lna gain */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_2g_gain_MASK;
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_lna_2g_gain_SHIFT;
						phy_reg_mod(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, val);

						/* off 5g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_5g_gain_MASK;
						phy_reg_mod(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, 0);
					}

					/* set ext LNA override bit */
					mask = NPHY_REV7_RfctrlIntc_override_ext_lna_MASK;
					val = 1 << NPHY_REV7_RfctrlIntc_override_ext_lna_SHIFT;
					phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					            NPHY_RfctrlIntc2, mask, val);
				} else {
					/* REVs 3 - 6 */
					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						mask = NPHY_REV3_RfctrlIntc_ext_lna_5g_gain_MASK;
						val = value <<
						        NPHY_REV3_RfctrlIntc_ext_lna_5g_gain_SHIFT;
					} else {
						mask = NPHY_REV3_RfctrlIntc_ext_lna_2g_gain_MASK;
						val = value <<
						        NPHY_REV3_RfctrlIntc_ext_lna_2g_gain_SHIFT;
					}
					phy_reg_mod(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					            NPHY_RfctrlIntc2, mask, val);
				}
			} else {
				PHY_ERROR(("wl%d: %s: Undefined input type %d", pi->sh->unit,
				           __FUNCTION__, field));
			}
		}	/* for */
	} else {
		PHY_ERROR(("wl%d: %s: ERROR: This module not yet implemented for REV 2",
		           pi->sh->unit, __FUNCTION__));
		return;
	}
}

static void
wlc_phy_rssi_cal_nphy_rev3(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = NULL;
	uint16 classif_state;
	uint16 clip_state[2];
	uint16 clip_off[] = {0xffff, 0xffff};
	int32 target_code;
	uint8  vcm, min_vcm;
	uint8  vcm_final = 0;
	uint8  result_idx, ctr;
	int32  poll_results[8][4] = {
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0}
	};
	int32  poll_result_core[4] = {0, 0, 0, 0};
	int32  min_d = NPHY_RSSICAL_MAXD, curr_d;
	int32  fine_digital_offset[4];
	int32  poll_results_min[4] = {0, 0, 0, 0};
	int32  min_poll;
	uint8  vcm_level_max;
	uint8  core;
	uint8  wb_cnt;
	uint8  rssi_type;
	uint16 NPHY_Rfctrlintc1_save, NPHY_Rfctrlintc2_save;
	uint16 NPHY_AfectrlOverride1_save, NPHY_AfectrlOverride2_save;
	uint16 NPHY_AfectrlCore1_save, NPHY_AfectrlCore2_save;
	uint16 NPHY_RfctrlOverride0_save, NPHY_RfctrlOverride1_save;
	uint16 NPHY_RfctrlOverrideAux0_save, NPHY_RfctrlOverrideAux1_save;
	uint16 NPHY_RfctrlCmd_save, NPHY_AntSelConfig2057_save;
	uint16 NPHY_RfctrlMiscReg1_save, NPHY_RfctrlMiscReg2_save;
	uint16 NPHY_RfctrlRSSIOTHERS1_save, NPHY_RfctrlRSSIOTHERS2_save;
	uint8 rxcore_state;
	uint16 NPHY_REV7_RfctrlOverride3_save, NPHY_REV7_RfctrlOverride4_save;
	uint16 NPHY_REV7_RfctrlOverride5_save, NPHY_REV7_RfctrlOverride6_save;
	uint16 NPHY_REV7_RfctrlMiscReg3_save, NPHY_REV7_RfctrlMiscReg4_save;
	uint16 NPHY_REV7_RfctrlMiscReg5_save, NPHY_REV7_RfctrlMiscReg6_save;

	NPHY_REV7_RfctrlOverride3_save = NPHY_REV7_RfctrlOverride4_save =
	        NPHY_REV7_RfctrlOverride5_save = NPHY_REV7_RfctrlOverride6_save =
	        NPHY_REV7_RfctrlMiscReg3_save =  NPHY_REV7_RfctrlMiscReg4_save =
	        NPHY_REV7_RfctrlMiscReg5_save = NPHY_REV7_RfctrlMiscReg6_save =
	        NPHY_AntSelConfig2057_save = 0;

	pi_nphy = pi->u.pi_nphy;
	/* SAVING STATE */

	/* save classifier and clip threshold state */
	classif_state = wlc_phy_classifier_nphy(pi, 0, 0);
	wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, 4);
	wlc_phy_clip_det_nphy(pi, 0, clip_state);
	wlc_phy_clip_det_nphy(pi, 1, clip_off);

	/* saving rfctrlIntc, afectrlovr, afectrlcore, rfctrlovr,
	   rfctrlovraux, rfctrlmisc, rfctrlrssiothers regs
	*/
	NPHY_Rfctrlintc1_save = phy_reg_read(pi, NPHY_RfctrlIntc1);
	NPHY_Rfctrlintc2_save = phy_reg_read(pi, NPHY_RfctrlIntc2);
	NPHY_AfectrlOverride1_save   = phy_reg_read(pi, NPHY_AfectrlOverride1);
	NPHY_AfectrlOverride2_save   = phy_reg_read(pi, NPHY_AfectrlOverride2);
	NPHY_AfectrlCore1_save       = phy_reg_read(pi, NPHY_AfectrlCore1);
	NPHY_AfectrlCore2_save       = phy_reg_read(pi, NPHY_AfectrlCore2);
	NPHY_RfctrlOverride0_save = phy_reg_read(pi, NPHY_RfctrlOverride0);
	NPHY_RfctrlOverride1_save = phy_reg_read(pi, NPHY_RfctrlOverride1);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		NPHY_REV7_RfctrlOverride3_save   = phy_reg_read(pi, NPHY_REV7_RfctrlOverride3);
		NPHY_REV7_RfctrlOverride4_save   = phy_reg_read(pi, NPHY_REV7_RfctrlOverride4);
		NPHY_REV7_RfctrlOverride5_save   = phy_reg_read(pi, NPHY_REV7_RfctrlOverride5);
		NPHY_REV7_RfctrlOverride6_save   = phy_reg_read(pi, NPHY_REV7_RfctrlOverride6);
		NPHY_AntSelConfig2057_save       = phy_reg_read(pi, NPHY_AntSelConfig2057);
	}
	NPHY_RfctrlOverrideAux0_save = phy_reg_read(pi, NPHY_RfctrlOverrideAux0);
	NPHY_RfctrlOverrideAux1_save = phy_reg_read(pi, NPHY_RfctrlOverrideAux1);
	NPHY_RfctrlCmd_save          = phy_reg_read(pi, NPHY_RfctrlCmd);
	NPHY_RfctrlMiscReg1_save = phy_reg_read(pi, NPHY_RfctrlMiscReg1);
	NPHY_RfctrlMiscReg2_save = phy_reg_read(pi, NPHY_RfctrlMiscReg2);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		NPHY_REV7_RfctrlMiscReg3_save   = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg3);
		NPHY_REV7_RfctrlMiscReg4_save   = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg4);
		NPHY_REV7_RfctrlMiscReg5_save   = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg5);
		NPHY_REV7_RfctrlMiscReg6_save   = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg6);
	}
	NPHY_RfctrlRSSIOTHERS1_save = phy_reg_read(pi, NPHY_RfctrlRSSIOTHERS1);
	NPHY_RfctrlRSSIOTHERS2_save = phy_reg_read(pi, NPHY_RfctrlRSSIOTHERS2);

	/* Clear all bits and then set band-appropriate T/R switch to TX */
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_OFF, 0,
	                                 RADIO_MIMO_CORESEL_ALLRXTX);
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 1,
	                                 RADIO_MIMO_CORESEL_ALLRXTX);

	/* power down the radio before mixer */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_1tomany_nphy(pi, NPHY_REV7_RfctrlOverride_cmd_rxrf_pu,
		                                     0, 0, 0);
	} else {
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverrideAux_rxrf_pu_MASK, 0, 0, 0);
	}

	/* power up the radio after mixer */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_1tomany_nphy(pi, NPHY_REV7_RfctrlOverride_cmd_rx_pu,
		                                     1, 0, 0);
	} else {
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rx_pu_MASK, 1, 0, 0);
	}

	/* Turn on rssi circuit */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rssi_nb_pu_MASK,
		                                  1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rssi_wb2_pu_MASK,
		                                  1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	} else {
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rssi_nb_pu_MASK, 1, 0, 0);
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rssi_wb2_pu_MASK, 1, 0, 0);
	}

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_MASK,
				0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_MASK,
				1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		} else {
		wlc_phy_rfctrl_override_nphy(pi,
			NPHY_REV3_RfctrlOverride_rssi_wb1g_pu_MASK, 0, 0, 0);
		wlc_phy_rfctrl_override_nphy(pi,
			NPHY_REV3_RfctrlOverride_rssi_wb1a_pu_MASK, 1, 0, 0);
		}

	} else {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_MASK,
				0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_MASK,
				1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	} else {
		wlc_phy_rfctrl_override_nphy(pi,
			NPHY_REV3_RfctrlOverride_rssi_wb1a_pu_MASK, 0, 0, 0);
		wlc_phy_rfctrl_override_nphy(pi,
			NPHY_REV3_RfctrlOverride_rssi_wb1g_pu_MASK, 1, 0, 0);
	}
	}

	/* Determine which cores are enabled */
	rxcore_state = wlc_phy_rxcore_getstate_nphy((wlc_phy_t *)pi);

	vcm_level_max = 8;
	/* start of nb rssi cal */
	for (core = 0; core < pi->pubpi.phy_corenum; core++) {
		/* If this Rx core is disabled, skip the calibration for this core */
		if ((rxcore_state & (1 << core)) == 0)
			continue;

		/* restore affine transform block to default -- identity-transform */
		wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0, core == PHY_CORE_0 ?
			RADIO_MIMO_CORESEL_CORE1 : RADIO_MIMO_CORESEL_CORE2, NPHY_RAIL_I,
			NPHY_RSSI_SEL_NB);
		wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0, core == PHY_CORE_0 ?
			RADIO_MIMO_CORESEL_CORE1 : RADIO_MIMO_CORESEL_CORE2, NPHY_RAIL_Q,
			NPHY_RSSI_SEL_NB);

		/* collect RSSI polling results for both rails of both cores, for
		 * each of candidate 2056 vcm control settings
		 */
		for (vcm = 0; vcm < vcm_level_max; vcm++) {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				/* set test 2057 vcm out */
				if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
					/* FIXME4324 */
					/* fill up rssi cal for 4324 */
				} else {
					mod_radio_reg(
						pi, (core == PHY_CORE_0) ?
						RADIO_2057_NB_MASTER_CORE0 :
						RADIO_2057_NB_MASTER_CORE1,
						RADIO_2057_VCM_MASK, vcm);
				}
			} else {
				/* set test 2056 vcm out */
				mod_radio_reg(
					pi, RADIO_2056_RX_RSSI_MISC |
					((core == PHY_CORE_0) ? RADIO_2056_RX0 : RADIO_2056_RX1),
					RADIO_2056_VCM_MASK, vcm << RADIO_2056_RSSI_VCM_SHIFT);
			}

			/* sum several samples */
			wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_NB, &poll_results[vcm][0],
				NPHY_RSSICAL_NPOLL);
		}

		PHY_CAL(("\n"));
		for (vcm = 0; vcm < vcm_level_max; vcm++) {
			for (ctr = 0; ctr < 4; ctr++) {
				if (core == ctr/2)
				PHY_CAL(("wl%d: %s: %s RSSI, VCM %d; CORE %d; %s-Rail: %d\n",
					pi->sh->unit, __FUNCTION__, "NB",
					vcm, ctr/2, (((ctr % 2) == 0) ? "I" : "Q"),
					poll_results[vcm][ctr]));
			}
		}

		/* for all the values, find the closest to the target;
		 * also find the min poll value for vcm, for later sanity check
		 */
		for (result_idx = 0; result_idx < 4; result_idx++) {
			if ((core == result_idx/2) && (result_idx % 2 == 0)) {
			/* each core's I pointer */
			min_d = NPHY_RSSICAL_MAXD;
			min_vcm = 0;
			min_poll = NPHY_RSSICAL_MAXREAD * NPHY_RSSICAL_NPOLL + 1;
			for (vcm = 0; vcm < vcm_level_max; vcm++) {
				curr_d = poll_results[vcm][result_idx] *
					poll_results[vcm][result_idx] +
					poll_results[vcm][result_idx + 1] *
					poll_results[vcm][result_idx + 1];
				if (curr_d < min_d) {
					min_d = curr_d;
					min_vcm = vcm;
				}
				if (poll_results[vcm][result_idx] < min_poll) {
					min_poll = poll_results[vcm][result_idx];
				}
			}
			vcm_final = min_vcm;
			poll_results_min[result_idx] = min_poll;
			}
		}

		PHY_CAL(("\n"));
		for (ctr = 0; ctr < 4; ctr++) {
			if (core == ctr/2)
				PHY_CAL(("wl%d: %s: 205x %s RSSI vcm: CORE %d; %s-Rail: %d"
					", rssi: %d\n",
					pi->sh->unit, __FUNCTION__, "NB",
					ctr/2, (((ctr % 2) == 0) ? "I" : "Q"), vcm_final,
					poll_results[vcm_final][ctr]));
		}

		/* apply cal result */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* FIXME4324 */
				/* Fill up rssi cal for 4324 */
			} else {
				mod_radio_reg(pi, (core == PHY_CORE_0) ?
					RADIO_2057_NB_MASTER_CORE0 : RADIO_2057_NB_MASTER_CORE1,
					RADIO_2057_VCM_MASK, vcm_final);
			}
		} else {
		mod_radio_reg(pi, RADIO_2056_RX_RSSI_MISC |
			((core == PHY_CORE_0) ? RADIO_2056_RX0 : RADIO_2056_RX1),
			RADIO_2056_VCM_MASK, vcm_final << RADIO_2056_RSSI_VCM_SHIFT);
		}

		/* remove residual bias using digital affine transform block */
		for (result_idx = 0; result_idx < 4; result_idx++) {
			if (core == result_idx/2) {
				fine_digital_offset[result_idx] = (NPHY_RSSICAL_NB_TARGET *
					NPHY_RSSICAL_NPOLL) -
					poll_results[vcm_final][result_idx];
				if (fine_digital_offset[result_idx] < 0) {
					fine_digital_offset[result_idx] =
						ABS(fine_digital_offset[result_idx]);
					fine_digital_offset[result_idx] += (NPHY_RSSICAL_NPOLL/2);
					fine_digital_offset[result_idx] /= NPHY_RSSICAL_NPOLL;
					fine_digital_offset[result_idx] =
						-fine_digital_offset[result_idx];
				} else {
					fine_digital_offset[result_idx] += (NPHY_RSSICAL_NPOLL/2);
					fine_digital_offset[result_idx] /= NPHY_RSSICAL_NPOLL;
				}

				/*
				 adjust final offset values by -1 if the rssi appears to be
				 stuck at "high"
				*/
				if (poll_results_min[result_idx] == NPHY_RSSICAL_MAXREAD *
					NPHY_RSSICAL_NPOLL) {
					fine_digital_offset[result_idx] = (NPHY_RSSICAL_NB_TARGET -
						NPHY_RSSICAL_MAXREAD - 1);
				}

				/* apply offsets to phy */
				wlc_phy_scale_offset_rssi_nphy(pi, 0x0,
					(int8)fine_digital_offset[result_idx],
					(result_idx/2 == 0) ? RADIO_MIMO_CORESEL_CORE1 :
					RADIO_MIMO_CORESEL_CORE2,
					(result_idx%2 == 0) ? NPHY_RAIL_I :
					NPHY_RAIL_Q,
					NPHY_RSSI_SEL_NB);
			}
		}

		PHY_CAL(("\n"));
		for (ctr = 0; ctr < 4; ctr++) {
			if (core == ctr/2)
			PHY_CAL(("wl%d: %s: Digital Offset: %s RSSI, CORE %d; %s-Rail: %d\n",
				pi->sh->unit, __FUNCTION__, "NB",
				ctr/2, (((ctr % 2) == 0) ? "I" : "Q"),
				(int8)fine_digital_offset[ctr]));
		}
	}

	/* start of wb1, wb2 rssi cal */
	for (core = 0; core < pi->pubpi.phy_corenum; core++) {
		/* If this Rx core is disabled, skip the calibration for this core */
		if ((rxcore_state & (1 << core)) == 0)
			continue;

		for (wb_cnt = 0; wb_cnt < 2; wb_cnt++) {
			if (wb_cnt == 0) {
				rssi_type = NPHY_RSSI_SEL_W1;
				target_code = NPHY_RSSICAL_W1_TARGET_REV3;
			} else {
				rssi_type = NPHY_RSSI_SEL_W2;
				target_code = NPHY_RSSICAL_W2_TARGET_REV3;
			}

			/* restore affine transform block to default -- identity-transform */
			/* same wlc_phy_scale_offset_rssi_nphy(...) works for both 2055 and 2056 */
			wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0,
				core == PHY_CORE_0 ? RADIO_MIMO_CORESEL_CORE1 :
				RADIO_MIMO_CORESEL_CORE2, NPHY_RAIL_I, rssi_type);
			wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0,
				core == PHY_CORE_0 ? RADIO_MIMO_CORESEL_CORE1 :
				RADIO_MIMO_CORESEL_CORE2, NPHY_RAIL_Q, rssi_type);

			/* collect RSSI polling results for both rails, sum several samples */
			wlc_phy_poll_rssi_nphy(pi, rssi_type, poll_result_core,
				NPHY_RSSICAL_NPOLL);

			PHY_CAL(("\n"));
				for (ctr = 0; ctr < 4; ctr++) {
				if (core == ctr/2)
					PHY_CAL(("wl%d: %s: %s RSSI; CORE %d; %s-Rail: %d\n",
						pi->sh->unit, __FUNCTION__, (rssi_type ==
						NPHY_RSSI_SEL_W1 ? "WB1" : "WB2"),
						ctr/2, (((ctr % 2) == 0) ? "I" : "Q"),
						poll_result_core[ctr]));
			}

			/* remove residual bias using digital affine transform block */
			for (result_idx = 0; result_idx < 4; result_idx++) {
				if (core == result_idx/2) {
					fine_digital_offset[result_idx] = (target_code *
						NPHY_RSSICAL_NPOLL) -
						poll_result_core[result_idx];
					if (fine_digital_offset[result_idx] < 0) {
						fine_digital_offset[result_idx] =
							ABS(fine_digital_offset[result_idx]);
						fine_digital_offset[result_idx] +=
							(NPHY_RSSICAL_NPOLL/2);
						fine_digital_offset[result_idx] /=
							NPHY_RSSICAL_NPOLL;
						fine_digital_offset[result_idx] =
							-fine_digital_offset[result_idx];
					} else {
						fine_digital_offset[result_idx] +=
							(NPHY_RSSICAL_NPOLL/2);
						fine_digital_offset[result_idx] /=
							NPHY_RSSICAL_NPOLL;
					}

					/* apply offsets to phy */
					/*
					 note: same wlc_phy_scale_offset_rssi_nphy(...) works
					 for both 2055 and 2056
					*/
					wlc_phy_scale_offset_rssi_nphy(pi, 0x0,
						(int8)fine_digital_offset[core * 2],
						(core == PHY_CORE_0) ? RADIO_MIMO_CORESEL_CORE1 :
						RADIO_MIMO_CORESEL_CORE2,
						(result_idx % 2 == 0) ? NPHY_RAIL_I :
						NPHY_RAIL_Q,
						rssi_type);
					}
				}

		PHY_CAL(("\n"));
		for (ctr = 0; ctr < 4; ctr++) {
			if (core == ctr/2)
			PHY_CAL(("wl%d: %s: Digital Offset: %s RSSI, CORE %d; %s-Rail: %d\n",
				pi->sh->unit, __FUNCTION__, (rssi_type ==
				NPHY_RSSI_SEL_W1 ? "WB1" : "WB2"),
				ctr/2, (((ctr % 2) == 0) ? "I" : "Q"),
				(int8)fine_digital_offset[ctr]));
		}
		}
	}

	/* RESTORING STATE */

	/* restoring rfctrlIntc, afectrlovr, afectrlcore, rfctrlovr,
	   rfctrlovraux, rfctrlmisc, rfctrlrssiothers regs
	*/
	phy_reg_write(pi, NPHY_RfctrlIntc1,        NPHY_Rfctrlintc1_save);
	phy_reg_write(pi, NPHY_RfctrlIntc2,        NPHY_Rfctrlintc2_save);

	/* force rfseq */
	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	/* do trigger sequencing */
	PHY_REG_LIST_START
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverride0, NPHY_RfctrlOverride_trigger_MASK,
			1 << NPHY_RfctrlOverride_trigger_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlCmd, NPHY_REV3_RfctrlCmd_startseq0_MASK,
			1 << NPHY_REV3_RfctrlCmd_startseq0_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverride0, NPHY_RfctrlOverride_trigger_MASK, 0)
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverride1, NPHY_RfctrlOverride_trigger_MASK,
			1 << NPHY_RfctrlOverride_trigger_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlCmd, NPHY_REV3_RfctrlCmd_startseq1_MASK,
			1 << NPHY_REV3_RfctrlCmd_startseq1_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverride1, NPHY_RfctrlOverride_trigger_MASK, 0)
	PHY_REG_LIST_EXECUTE(pi);

	phy_reg_write(pi, NPHY_AfectrlOverride1,   NPHY_AfectrlOverride1_save);
	phy_reg_write(pi, NPHY_AfectrlOverride2,   NPHY_AfectrlOverride2_save);
	phy_reg_write(pi, NPHY_AfectrlCore1,       NPHY_AfectrlCore1_save);
	phy_reg_write(pi, NPHY_AfectrlCore2,       NPHY_AfectrlCore2_save);
	phy_reg_write(pi, NPHY_RfctrlOverride0,    NPHY_RfctrlOverride0_save);
	phy_reg_write(pi, NPHY_RfctrlOverride1,    NPHY_RfctrlOverride1_save);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride3,    NPHY_REV7_RfctrlOverride3_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride4,    NPHY_REV7_RfctrlOverride4_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride5,    NPHY_REV7_RfctrlOverride5_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride6,    NPHY_REV7_RfctrlOverride6_save);
		phy_reg_write(pi, NPHY_AntSelConfig2057,        NPHY_AntSelConfig2057_save);
	}
	phy_reg_write(pi, NPHY_RfctrlOverrideAux0, NPHY_RfctrlOverrideAux0_save);
	phy_reg_write(pi, NPHY_RfctrlOverrideAux1, NPHY_RfctrlOverrideAux1_save);
	phy_reg_write(pi, NPHY_RfctrlCmd,          NPHY_RfctrlCmd_save);
	phy_reg_write(pi, NPHY_RfctrlMiscReg1,     NPHY_RfctrlMiscReg1_save);
	phy_reg_write(pi, NPHY_RfctrlMiscReg2,     NPHY_RfctrlMiscReg2_save);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_reg_write(pi, NPHY_REV7_RfctrlMiscReg3,     NPHY_REV7_RfctrlMiscReg3_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlMiscReg4,     NPHY_REV7_RfctrlMiscReg4_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlMiscReg5,     NPHY_REV7_RfctrlMiscReg5_save);
		phy_reg_write(pi, NPHY_REV7_RfctrlMiscReg6,     NPHY_REV7_RfctrlMiscReg6_save);
	}
	phy_reg_write(pi, NPHY_RfctrlRSSIOTHERS1,  NPHY_RfctrlRSSIOTHERS1_save);
	phy_reg_write(pi, NPHY_RfctrlRSSIOTHERS2,  NPHY_RfctrlRSSIOTHERS2_save);

	/* Save RSSI calibration values in the cache. This will allow us to restore
	   the band-specific RSSI cal values in wlc_nphy_init() without actually
	   doing the calibration
	*/
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[0] =
			        read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE0);
			pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[1] =
			        read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE1);
		} else {
		pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[0] =
		    read_radio_reg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX0);
		pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[1] =
		    read_radio_reg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX1);
		}

		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[0] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[1] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[2] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[3] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[4] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[5] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[6] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[7] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[8] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[9] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[10]=
		    phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[11] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIY);

		pi_nphy->nphy_rssical_chanspec_2G = pi->radio_chanspec;
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[0] =
			        read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE0);
			pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[1] =
			        read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE1);
	} else {
		pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[0] =
		    read_radio_reg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX0);
		pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[1] =
		    read_radio_reg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX1);
		}

		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[0] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[1] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[2] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[3] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[4] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[5] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[6] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[7] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[8] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[9] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[10] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[11] =
		    phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIY);

		pi_nphy->nphy_rssical_chanspec_5G = pi->radio_chanspec;
	}

	/* restore classifier and clip threshold state */
	wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, classif_state);
	wlc_phy_clip_det_nphy(pi, 1, clip_state);
}

static void
wlc_phy_restore_rssical_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	ASSERT(NREV_GE(pi->pubpi.phy_rev, 3));

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (pi_nphy->nphy_rssical_chanspec_2G == 0)
			return;

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* FIXME4324 */
				/* fill up details for 20671 radio */
			} else {
				mod_radio_reg(
					pi, RADIO_2057_NB_MASTER_CORE0,
					RADIO_2057_VCM_MASK,
					pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[0]);
				mod_radio_reg(
					pi, RADIO_2057_NB_MASTER_CORE1,
					RADIO_2057_VCM_MASK,
					pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[1]);
				}
		} else {
		mod_radio_reg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX0,
		    RADIO_2056_VCM_MASK, pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[0]);
		mod_radio_reg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX1,
		    RADIO_2056_VCM_MASK, pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[1]);
		}

		phy_reg_write(pi, NPHY_RSSIMultCoef0IRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[0]);
		phy_reg_write(pi, NPHY_RSSIMultCoef0QRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[1]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1IRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[2]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1QRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[3]);
		phy_reg_write(pi, NPHY_RSSIMultCoef0IRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[4]);
		phy_reg_write(pi, NPHY_RSSIMultCoef0QRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[5]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1IRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[6]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1QRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[7]);
		phy_reg_write(pi, NPHY_RSSIMultCoef0IRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[8]);
		phy_reg_write(pi, NPHY_RSSIMultCoef0QRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[9]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1IRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[10]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1QRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[11]);

	} else {
		if (pi_nphy->nphy_rssical_chanspec_5G == 0)
			return;

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* FIXME4324 */
				/* fill up details for 20671 radio */
			} else {
				mod_radio_reg(
					pi, RADIO_2057_NB_MASTER_CORE0,
					RADIO_2057_VCM_MASK,
					pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[0]);
				mod_radio_reg(
					pi, RADIO_2057_NB_MASTER_CORE1,
					RADIO_2057_VCM_MASK,
					pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[1]);
			}
		} else {
		mod_radio_reg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX0,
		    RADIO_2056_VCM_MASK, pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[0]);
		mod_radio_reg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX1,
		    RADIO_2056_VCM_MASK, pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[1]);
		}

		phy_reg_write(pi, NPHY_RSSIMultCoef0IRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[0]);
		phy_reg_write(pi, NPHY_RSSIMultCoef0QRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[1]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1IRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[2]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1QRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[3]);
		phy_reg_write(pi, NPHY_RSSIMultCoef0IRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[4]);
		phy_reg_write(pi, NPHY_RSSIMultCoef0QRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[5]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1IRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[6]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1QRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[7]);
		phy_reg_write(pi, NPHY_RSSIMultCoef0IRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[8]);
		phy_reg_write(pi, NPHY_RSSIMultCoef0QRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[9]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1IRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[10]);
		phy_reg_write(pi, NPHY_RSSIMultCoef1QRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[11]);
	}
}


static uint16
wlc_phy_gen_load_samples_nphy(phy_info_t *pi, uint32 f_kHz, uint16 max_val, uint8 dac_test_mode)
{
	uint8 phy_bw, is_phybw40;
	uint16 num_samps, t, spur;
	fixed theta = 0, rot = 0;
	uint32 tbl_len;
/* to save memory on dongle builds (43237) using resolution of 500KHz
 * and cint16 instead of unnecessary cint32
 */
#ifdef DONGLEBUILD
	uint32* tone_buf_pack = NULL;
	cint32 data_buf;
#else
	cint32* tone_buf = NULL;
#endif
	/* check phy_bw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);
	phy_bw     = (is_phybw40 == 1)? 40 : 20;
#ifdef DONGLEBUILD
	tbl_len    = (phy_bw << 2);
#else
	tbl_len    = (phy_bw << 3);
#endif

	if (dac_test_mode == 1) {
	        spur = phy_reg_read(pi, NPHY_BBConfig);
		spur = (spur >> NPHY_BBConfig_resample_clk160_SHIFT) & 1;
		phy_bw = (spur == 1)? 82 : 80;
		phy_bw = (is_phybw40 == 1)? (phy_bw << 1): phy_bw;

		/* use smaller num_samps to prevent overflow the buffer length */
		tbl_len   = (phy_bw << 1);
	}

	/* allocate buffer */
#ifdef DONGLEBUILD
	if ((tone_buf_pack = (uint32 *)MALLOC(pi->sh->osh, sizeof(uint32) * tbl_len)) == NULL) {
#else
	if ((tone_buf = (cint32 *)MALLOC(pi->sh->osh, sizeof(cint32) * tbl_len)) == NULL) {
#endif
		PHY_ERROR(("wl%d: %s: out of memory, malloced %d bytes", pi->sh->unit,
		          __FUNCTION__, MALLOCED(pi->sh->osh)));
		return 0;
	}

	/* set up params to generate tone */
	num_samps  = (uint16)tbl_len;
	rot = FIXED((f_kHz * 36)/phy_bw) / 100; /* 2*pi*f/bw/1000  Note: f in KHz */
	theta = 0;			/* start angle 0 */

	/* tone freq = f_c MHz ; phy_bw = phy_bw MHz ; # samples = phy_bw (1us) ; max_val = 151 */
	/* TCL: set tone_buff [mimophy_gen_tone $f_c $phy_bw $phy_bw $max_val] */
	for (t = 0; t < num_samps; t++) {
		/* compute phasor */
#ifdef DONGLEBUILD
		wlc_phy_cordic(theta, &data_buf);
#else
		wlc_phy_cordic(theta, &tone_buf[t]);
#endif
		/* update rotation angle */
		theta += rot;
		/* produce sample values for play buffer */
#ifdef DONGLEBUILD
		data_buf.q = (int32)FLOAT(data_buf.q * max_val);
		data_buf.i = (int32)FLOAT(data_buf.i * max_val);
		tone_buf_pack[t] = ((((unsigned int)data_buf.i) & 0x3ff) << 10) |
		        (((unsigned int)data_buf.q) & 0x3ff);
#else
		tone_buf[t].q = (int32)FLOAT(tone_buf[t].q * max_val);
		tone_buf[t].i = (int32)FLOAT(tone_buf[t].i * max_val);
#endif
	}

	/* load sample table */
#ifdef DONGLEBUILD
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_SAMPLEPLAY, num_samps, 0, 32, tone_buf_pack);
#else
	wlc_phy_loadsampletable_nphy(pi, tone_buf, num_samps);
#endif

#ifdef DONGLEBUILD
	if (tone_buf_pack != NULL)
		MFREE(pi->sh->osh, tone_buf_pack, sizeof(uint32) * tbl_len);
#else
	if (tone_buf != NULL)
		MFREE(pi->sh->osh, tone_buf, sizeof(cint32) * tbl_len);
#endif
	return num_samps;
}

int
wlc_phy_tx_tone_nphy(phy_info_t *pi, uint32 f_kHz, uint16 max_val, uint8 iqmode,
                     uint8 dac_test_mode, bool modify_bbmult)
{
	uint16 num_samps;
	uint16 loops = 0xffff;
	uint16 wait = 0;

	/* Generate the samples of the tone and load it into the playback buffer */
	if ((num_samps = wlc_phy_gen_load_samples_nphy(pi, f_kHz, max_val, dac_test_mode)) == 0) {
		return BCME_ERROR;
	}

	/* Now, play the samples */
	wlc_phy_runsamples_nphy(pi, num_samps, loops, wait, iqmode, dac_test_mode, modify_bbmult);

	return BCME_OK;
}

#ifndef DONGLEBUILD
static void
wlc_phy_loadsampletable_nphy(phy_info_t *pi, cint32 *tone_buf, uint16 num_samps)
{
	uint16 t;
	uint32* data_buf = NULL;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* allocate buffer */
	if ((data_buf = (uint32 *)MALLOC(pi->sh->osh, sizeof(uint32) * num_samps)) == NULL) {
		PHY_ERROR(("wl%d: %s: out of memory, malloced %d bytes", pi->sh->unit,
		          __FUNCTION__, MALLOCED(pi->sh->osh)));
		return;
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* load samples into sample play buffer
	 * TCL: mimophy_load_sample_table $tone_buff
	 * TCL: set curr_samp_20bit [hexpr ($curr_samp_i << 10) | $curr_samp_q]
	 * mimophy_write_table sampleplaytbl $curr_samp_20bit $ctr
	 */
	for (t = 0; t < num_samps; t++) {
		data_buf[t] = ((((unsigned int)tone_buf[t].i) & 0x3ff) << 10) |
		        (((unsigned int)tone_buf[t].q) & 0x3ff);
	}
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_SAMPLEPLAY, num_samps, 0, 32, data_buf);

	if (data_buf != NULL)
		MFREE(pi->sh->osh, data_buf, sizeof(uint32) * num_samps);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}
#endif /* Code has been optimized for dongle builds to save memory */

static void
wlc_phy_runsamples_nphy(phy_info_t *pi, uint16 num_samps, uint16 loops, uint16 wait, uint8 iqmode,
                        uint8 dac_test_mode, bool modify_bbmult)
{
	uint16 bb_mult;
	uint8 phy_bw, sample_cmd;
	uint16 orig_RfseqCoreActv;
	uint16 lpf_bw_ctl_override3, lpf_bw_ctl_override4, lpf_bw_ctl_miscreg3, lpf_bw_ctl_miscreg4;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* check phy_bw */
	phy_bw = 20;
	if (CHSPEC_IS40(pi->radio_chanspec))
		phy_bw = 40;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* Check if the lpf_bw_ctl override has already been set before calling Sample Play.
		 * If the override has been set before calling Sample Play, then the override
		 * should not be overwritten by the Sample Play function.
		 */
		lpf_bw_ctl_override3 = phy_reg_read(pi, NPHY_REV7_RfctrlOverride3) &
		        NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK;
		lpf_bw_ctl_override4 = phy_reg_read(pi, NPHY_REV7_RfctrlOverride4) &
		        NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK;
		if (lpf_bw_ctl_override3 | lpf_bw_ctl_override4) {
			lpf_bw_ctl_miscreg3 = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg3) &
			        NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK;
			lpf_bw_ctl_miscreg4 = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg4) &
			        NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK;
			PHY_INFORM(("wl%d: %s: Analog LPF BW override via lpf_bw_ctl is already set"
			           "- core 0:"
			           "Ovr=%d, Val=%d, core 1: Ovr=%d, Val=%d. Not overriding inside "
			           "Sample Play proc.\n", pi->sh->unit, __FUNCTION__,
			           lpf_bw_ctl_override3, lpf_bw_ctl_miscreg3,
			           lpf_bw_ctl_override4, lpf_bw_ctl_miscreg4));
		} else {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  wlc_phy_read_lpf_bw_ctl_nphy(pi, 0), 0, 0,
			                                  NPHY_REV7_RFCTRLOVERRIDE_ID1);
			/* Set the flag to indicate that the LPF BW override was set inside
			 * the sample play function
			 */
			pi_nphy->nphy_sample_play_lpf_bw_ctl_ovr = TRUE;

			lpf_bw_ctl_miscreg3 = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg3) &
			        NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK;
			lpf_bw_ctl_miscreg4 = phy_reg_read(pi, NPHY_REV7_RfctrlMiscReg4) &
			        NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK;
			PHY_INFORM(("wl%d: %s: Setting the Analog LPF BW override via lpf_bw_ctl"
			           "in the Sample Play function."
			           "core 0: Ovr=%d, Val=%d, core 1: Ovr=%d, Val=%d.\n",
			           pi->sh->unit, __FUNCTION__,
			           lpf_bw_ctl_override3, lpf_bw_ctl_miscreg3, lpf_bw_ctl_override4,
			           lpf_bw_ctl_miscreg4));
		}
	}

	/* if nphy_bb_mult_save does not exist, save current bb_mult */
	if ((pi_nphy->nphy_bb_mult_save & BB_MULT_VALID_MASK) == 0) {
		/* save does not exist, save current bb_mult value */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &bb_mult);
		pi_nphy->nphy_bb_mult_save = BB_MULT_VALID_MASK | (bb_mult & BB_MULT_MASK);
	}

	/* set samp_play -> DAC_out loss to 0dB by setting bb_mult (2.6 format) to
	 * 100/64 for bw = 20MHz
	 *  71/64 for bw = 40Mhz
	 * mimophy_write_table iqloCaltbl [expr (val<<8)+val] 87
	 */
	if (modify_bbmult) {
		bb_mult = (phy_bw == 20) ? 100 : 71; /* sqrt(2) difference */
		bb_mult = (bb_mult<<8)+bb_mult;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &bb_mult);
	}


	/* play full buffer continuously without waiting and not in iqcal_mode */
	/* TCL: mimophy_run_samples [llength $tone_buff] 0xffff 0 0 */
	phy_reg_write(pi, NPHY_sampleDepthCount, num_samps-1);

	if (loops != 0xffff) {
		phy_reg_write(pi, NPHY_sampleLoopCount, loops - 1);
	} else {
		phy_reg_write(pi, NPHY_sampleLoopCount, loops);
	}
	phy_reg_write(pi, NPHY_sampleWaitCount, wait);

	/* set mimophyreg(RfseqMode.CoreActv_override) 1 */
	orig_RfseqCoreActv = phy_reg_read(pi, NPHY_RfseqMode);
	phy_reg_or(pi, NPHY_RfseqMode, NPHY_RfseqMode_CoreActv_override);
	if (iqmode) {
		PHY_REG_LIST_START
			/* set regVal [set mimophyreg(iqloCalCmdGctl)] */
			/* set mimophyreg(iqloCalCmdGctl)
			 * [hexpr $regVal & 0x3FFF] ;# Clear iqlo_cal_en
			 */
			PHY_REG_AND_ENTRY(NPHY, iqloCalCmdGctl, 0x7FFF)
			/* set mimophyreg(iqloCalCmdGctl)
			 * [hexpr $regVal | 0x8000] ;# Set iqlo_cal_en
			 */
			PHY_REG_OR_ENTRY(NPHY, iqloCalCmdGctl, 0x8000)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		/* set mimophyreg(sampleCmd) 0x1 */
		sample_cmd = (dac_test_mode == 1)? 0x5: 0x1;
		phy_reg_write(pi,  NPHY_sampleCmd, sample_cmd);
	}

	/* Wait till the Rx2Tx sequencing is done */
	SPINWAIT(((phy_reg_read(pi, NPHY_RfseqStatus) & 0x1) == 1),
		NPHY_SPINWAIT_RUNSAMPLES_RFSEQ_STATUS);

	ASSERT(!((phy_reg_read(pi, NPHY_RfseqStatus) & 0x1) == 1));
	/* restore mimophyreg(RfseqMode.CoreActv_override) */
	phy_reg_write(pi, NPHY_RfseqMode, orig_RfseqCoreActv);

	wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

void
wlc_phy_stopplayback_nphy(phy_info_t *pi)
{
	uint16 playback_status;
	uint16 bb_mult;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* check status register */
	playback_status = phy_reg_read(pi, NPHY_sampleStatus);
	if (playback_status & 0x1) {
		phy_reg_or(pi, NPHY_sampleCmd, NPHY_sampleCmd_STOP);
	} else if (playback_status & 0x2) {
		/* bug in TCL */
		phy_reg_and(pi, NPHY_iqloCalCmdGctl, (uint16)~NPHY_iqloCalCmdGctl_IQLO_CAL_EN);
	} else {
		PHY_CAL(("wlc_phy_stopplayback_nphy: already disabled\n"));
	}
	/* disable the dac_test mode */
	phy_reg_and(pi, NPHY_sampleCmd, (uint16) ~NPHY_sampleCmd_DacTestMode_MASK);

	/* if nphy_bb_mult_save does exist, restore bb_mult and
	 * undef nphy_bb_mult_save
	 */
	if ((pi_nphy->nphy_bb_mult_save & BB_MULT_VALID_MASK) != 0) {
		/* restore bb_mult */
		bb_mult = pi_nphy->nphy_bb_mult_save & BB_MULT_MASK;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &bb_mult);

		/* and undef nphy_bb_mult_save */
		pi_nphy->nphy_bb_mult_save = 0;
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (pi_nphy->nphy_sample_play_lpf_bw_ctl_ovr) {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			pi_nphy->nphy_sample_play_lpf_bw_ctl_ovr = FALSE;
			PHY_INFORM(("wl%d: %s: Clearing the Analog LPF BW override that was set"
			           "in the Sample Play function.", pi->sh->unit, __FUNCTION__));
		}
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

nphy_txgains_t
wlc_phy_get_tx_gain_nphy(phy_info_t *pi)
{
	uint16 base_idx[2], curr_gain[2];
	uint8 core_no;
	nphy_txgains_t target_gain;
	uint32 *tx_pwrctrl_tbl = NULL;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi->nphy_txpwrctrl == PHY_TPC_HW_OFF) {
		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

		/* read current tx gain from RFSeq table and use as target_gain */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, curr_gain);

		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

		/* extract gain values */
		for (core_no = 0; core_no < 2; core_no++) {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				target_gain.ipa[core_no]  = curr_gain[core_no] & 0x0007;
				target_gain.pad[core_no]  = ((curr_gain[core_no] & 0x00F8) >> 3);
				target_gain.pga[core_no]  = ((curr_gain[core_no] & 0x0F00) >> 8);
				target_gain.txgm[core_no] = ((curr_gain[core_no] & 0x7000) >> 12);
				target_gain.txlpf[core_no] = ((curr_gain[core_no] & 0x8000) >> 15);
			} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				target_gain.ipa[core_no]  = curr_gain[core_no] & 0x000F;
				target_gain.pad[core_no]  = ((curr_gain[core_no] & 0x00F0) >> 4);
				target_gain.pga[core_no]  = ((curr_gain[core_no] & 0x0F00) >> 8);
				target_gain.txgm[core_no] = ((curr_gain[core_no] & 0x7000) >> 12);
			} else {
				target_gain.ipa[core_no]  = curr_gain[core_no] & 0x0003;
				target_gain.pad[core_no]  = ((curr_gain[core_no] & 0x000C) >> 2);
				target_gain.pga[core_no]  = ((curr_gain[core_no] & 0x0070) >> 4);
				target_gain.txgm[core_no] = ((curr_gain[core_no] & 0x0380) >> 7);
			}
		}
	} else {
		base_idx[0] = (phy_reg_read(pi, NPHY_Core0TxPwrCtrlStatus) >> 8) & 0x7f;
		base_idx[1] = (phy_reg_read(pi, NPHY_Core1TxPwrCtrlStatus) >> 8) & 0x7f;
		for (core_no = 0; core_no < 2; core_no++) {
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				if (PHY_IPA(pi)) {
					tx_pwrctrl_tbl = wlc_phy_get_ipa_gaintbl_nphy(pi);
				} else {
					tx_pwrctrl_tbl = wlc_phy_get_epa_gaintbl_nphy(pi);
				}
				if NREV_GE(pi->pubpi.phy_rev, 7) {
					target_gain.ipa[core_no]  =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 16) & 0x7;
					target_gain.pad[core_no] =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 19) & 0x1f;
					target_gain.pga[core_no] =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 24) & 0xf;
					target_gain.txgm[core_no] =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 28) & 0x7;
					target_gain.txlpf[core_no] =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 31) & 0x1;
				} else {
					target_gain.ipa[core_no]  =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 16) & 0xf;
					target_gain.pad[core_no] =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 20) & 0xf;
					target_gain.pga[core_no] =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 24) & 0xf;
					target_gain.txgm[core_no] =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 28) & 0x7;
				}
			} else {
				target_gain.ipa[core_no]  =
					(nphy_tpc_txgain[base_idx[core_no]] >> 16) & 0x3;
				target_gain.pad[core_no] =
					(nphy_tpc_txgain[base_idx[core_no]] >> 18) & 0x3;
				target_gain.pga[core_no] =
					(nphy_tpc_txgain[base_idx[core_no]] >> 20) & 0x7;
				target_gain.txgm[core_no] =
					(nphy_tpc_txgain[base_idx[core_no]] >> 23) & 0x7;
			}
		}
	}

	return (target_gain);
}

static void
wlc_phy_iqcal_gainparams_nphy(phy_info_t *pi, uint16 core_no, nphy_txgains_t target_gain,
                              nphy_iqcal_params_t *params)
{
	uint8 k;
	int idx;
	uint16 gain_index;
	uint8 band_idx = (CHSPEC_IS5G(pi->radio_chanspec) ? 1 : 0);

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			params->txlpf = target_gain.txlpf[core_no];
		}
		params->txgm = target_gain.txgm[core_no];
		params->pga  = target_gain.pga[core_no];
		params->pad  = target_gain.pad[core_no];
		params->ipa  = target_gain.ipa[core_no];
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			params->cal_gain = ((params->txlpf << 15) | (params->txgm << 12) |
			                    (params->pga << 8) | (params->pad << 3) |
			                    (params->ipa));
		} else {
			params->cal_gain = ((params->txgm << 12) | (params->pga << 8) |
			                    (params->pad << 4) | (params->ipa));
		}
		params->ncorr[0] = 0x79;
		params->ncorr[1] = 0x79;
		params->ncorr[2] = 0x79;
		params->ncorr[3] = 0x79;
		params->ncorr[4] = 0x79;
	} else {
		/* compute gain_index */
		gain_index = ((target_gain.pad[core_no] << 0) |
			(target_gain.pga[core_no] << 4) | (target_gain.txgm[core_no] << 8));

		/* search table for gain_index */
		idx = -1;
		for (k = 0; k < NPHY_IQCAL_NUMGAINS; k++) {
			if (tbl_iqcal_gainparams_nphy[band_idx][k][0] == gain_index) {
				idx = k; break;
			}
		}
		/* if gain index is not in table ... */
		ASSERT(idx != -1);

		/* read table row and assign gain values */
		params->txgm = tbl_iqcal_gainparams_nphy[band_idx][k][1];
		params->pga  = tbl_iqcal_gainparams_nphy[band_idx][k][2];
		params->pad  = tbl_iqcal_gainparams_nphy[band_idx][k][3];
		params->cal_gain = ((params->txgm << 7) | (params->pga << 4) |
			(params->pad << 2));
		params->ncorr[0] = tbl_iqcal_gainparams_nphy[band_idx][k][4];
		params->ncorr[1] = tbl_iqcal_gainparams_nphy[band_idx][k][5];
		params->ncorr[2] = tbl_iqcal_gainparams_nphy[band_idx][k][6];
		params->ncorr[3] = tbl_iqcal_gainparams_nphy[band_idx][k][7];
	}
}

static void
wlc_phy_txcal_radio_setup_nphy(phy_info_t *pi)
{
	uint16 jtag_core, core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* Put the stream of read/write regs into a data driven loop. */

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* set 2057 into iq/lo cal state */
		for (core = 0; core <= 1; core++) {
			/* First save the radio registers that will be modified */
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 0] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 1] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_VCM_HG);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 2] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_IDAC);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 3] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 4] = 0;

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 5] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX);

			if (RADIOREV(pi->pubpi.radiorev) != 5)
				pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 6] =
				        READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 7] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 8] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_MISC1);

			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER, 0x0a);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_VCM_HG, 0x43);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_IDAC, 0x55);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM, 0x00);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG, 0x00);
				if (pi_nphy->nphy_use_int_tx_iqlo_cal) {
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX,
					                 0x4);
					if (!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
						/* enable A-band PAD tapoff */
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
						                 0x31);
					} else {
						/* enable A-band INTPA tapoff */
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
						                 0x21);
					}
				}
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_MISC1, 0x00);
			} else {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER, 0x06);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_VCM_HG, 0x43);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_IDAC, 0x55);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM, 0x00);
				if (RADIOREV(pi->pubpi.radiorev) != 5)
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA, 0x00);
				if (pi_nphy->nphy_use_int_tx_iqlo_cal) {
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX,
					                 0x06);
					if (!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
						/* enable G-band PAD tapoff */
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG,
						                 0x31);
					} else {
						/* enable G-band INTPA tapoff */
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG,
						                 0x21);
					}
				}
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_MISC1, 0x00);
			}
		} /* for */
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* set 2056 into iq/lo cal state */
		for (core = 0; core <= 1; core++) {
			jtag_core = (core == PHY_CORE_0)? RADIO_2056_TX0 : RADIO_2056_TX1;

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 0] =
				read_radio_reg(pi, RADIO_2056_TX_TX_SSI_MASTER | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 1] =
				read_radio_reg(pi, RADIO_2056_TX_IQCAL_VCM_HG | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 2] =
				read_radio_reg(pi, RADIO_2056_TX_IQCAL_IDAC | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 3] =
				read_radio_reg(pi, RADIO_2056_TX_TSSI_VCM | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 4] =
				read_radio_reg(pi, RADIO_2056_TX_TX_AMP_DET | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 5] =
				read_radio_reg(pi, RADIO_2056_TX_TX_SSI_MUX | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 6] =
				read_radio_reg(pi, RADIO_2056_TX_TSSIA | jtag_core);


			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 7] =
				read_radio_reg(pi, RADIO_2056_TX_TSSIG | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 8] =
				read_radio_reg(pi, RADIO_2056_TX_TSSI_MISC1 | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 9] =
				read_radio_reg(pi, RADIO_2056_TX_TSSI_MISC2 | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 10] =
				read_radio_reg(pi, RADIO_2056_TX_TSSI_MISC3 | jtag_core);

			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				write_radio_reg(pi, RADIO_2056_TX_TX_SSI_MASTER | jtag_core, 0x0a);
				write_radio_reg(pi, RADIO_2056_TX_IQCAL_VCM_HG | jtag_core, 0x40);
				write_radio_reg(pi, RADIO_2056_TX_IQCAL_IDAC | jtag_core, 0x55);
				write_radio_reg(pi, RADIO_2056_TX_TSSI_VCM | jtag_core, 0x00);
				write_radio_reg(pi, RADIO_2056_TX_TX_AMP_DET | jtag_core, 0x00);

				if (pi_nphy->nphy_use_int_tx_iqlo_cal) {
					write_radio_reg(pi, RADIO_2056_TX_TX_SSI_MUX | jtag_core,
						0x4);
					write_radio_reg(pi, RADIO_2056_TX_TSSIA | jtag_core, 0x1);
				} else {
					write_radio_reg(pi, RADIO_2056_TX_TX_SSI_MUX | jtag_core,
						0x00);
					write_radio_reg(pi, RADIO_2056_TX_TSSIA | jtag_core, 0x2f);
				}
				write_radio_reg(pi, RADIO_2056_TX_TSSIG | jtag_core, 0x00);
				write_radio_reg(pi, RADIO_2056_TX_TSSI_MISC1 | jtag_core, 0x00);

				write_radio_reg(pi, RADIO_2056_TX_TSSI_MISC2 | jtag_core, 0x00);
				write_radio_reg(pi, RADIO_2056_TX_TSSI_MISC3 | jtag_core, 0x00);
			} else {
				write_radio_reg(pi, RADIO_2056_TX_TX_SSI_MASTER | jtag_core, 0x06);
				write_radio_reg(pi, RADIO_2056_TX_IQCAL_VCM_HG | jtag_core, 0x40);
				write_radio_reg(pi, RADIO_2056_TX_IQCAL_IDAC | jtag_core, 0x55);
				write_radio_reg(pi, RADIO_2056_TX_TSSI_VCM | jtag_core, 0x00);
				write_radio_reg(pi, RADIO_2056_TX_TX_AMP_DET | jtag_core, 0x00);
				write_radio_reg(pi, RADIO_2056_TX_TSSIA | jtag_core, 0x00);

				if (pi_nphy->nphy_use_int_tx_iqlo_cal) {
					/* INTPA txiq cal */
					write_radio_reg(pi, RADIO_2056_TX_TX_SSI_MUX | jtag_core,
					                0x06);
					if (NREV_LT(pi->pubpi.phy_rev, 5)) {
						/* Enable G-band IPA tap off (4322A1/43221) */
						write_radio_reg(pi,
						    RADIO_2056_TX_TSSIG | jtag_core, 0x11);
					} else {
						/* enable G-band PAD tapoff */
						write_radio_reg(pi,
						    RADIO_2056_TX_TSSIG | jtag_core, 0x1);
					}
				} else {
					write_radio_reg(pi, RADIO_2056_TX_TX_SSI_MUX | jtag_core,
					                0x00);
					write_radio_reg(pi, RADIO_2056_TX_TSSIG | jtag_core, 0x20);
				}

				write_radio_reg(pi, RADIO_2056_TX_TSSI_MISC1 | jtag_core, 0x00);
				write_radio_reg(pi, RADIO_2056_TX_TSSI_MISC2 | jtag_core, 0x00);
				write_radio_reg(pi, RADIO_2056_TX_TSSI_MISC3 | jtag_core, 0x00);
			}
		} /* for */
	} else {
		/* set 2055 into iq/lo cal state */
		pi_nphy->tx_rx_cal_radio_saveregs[0] =
			read_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL1);
		write_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL1, 0x29);
		pi_nphy->tx_rx_cal_radio_saveregs[1] =
			read_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL2);
		write_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL2, 0x54);

		pi_nphy->tx_rx_cal_radio_saveregs[2] =
			read_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL1);
		write_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL1, 0x29);
		pi_nphy->tx_rx_cal_radio_saveregs[3] =
			read_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL2);
		write_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL2, 0x54);

		pi_nphy->tx_rx_cal_radio_saveregs[4] =
			read_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE1);
		pi_nphy->tx_rx_cal_radio_saveregs[5] =
			read_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE2);

		if ((phy_reg_read(pi, NPHY_BandControl) & NPHY_BandControl_currentBand) == 0) {
			/* switch pow detect muxes for 2.4 GHz EnvDet */
			write_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE1, 0x04);
			write_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE2, 0x04);
		} else {
			/* switch pow detect muxes for 5 GHz EnvDet */
			write_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE1, 0x20);
			write_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE2, 0x20);
		}

		if (NREV_LT(pi->pubpi.phy_rev, 2)) {
			/* use "coarse" mode for ci/cq LOFT iDACs in 4321_A0/1 (rev0,1) */
			or_radio_reg(pi, RADIO_2055_CORE1_TX_BB_MXGM, 0x20);
			or_radio_reg(pi, RADIO_2055_CORE2_TX_BB_MXGM, 0x20);
		} else {
			/* use "fine" mode for ci/cq LOFT iDACs in 4321 B0 and beyond */
			and_radio_reg(pi, RADIO_2055_CORE1_TX_BB_MXGM, 0xdf);
			and_radio_reg(pi, RADIO_2055_CORE2_TX_BB_MXGM, 0xdf);
		}
	}
}

static void
wlc_phy_txcal_radio_cleanup_nphy(phy_info_t *pi)
{
	uint16 jtag_core, core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* Put the stream of read/write regs into a data driven loop. */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		for (core = 0; core <= 1; core++) {

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 0]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_VCM_HG,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 1]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_IDAC,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 2]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 3]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 5]);

			if (RADIOREV(pi->pubpi.radiorev) != 5)
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
				                 pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 6]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 7]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_MISC1,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 8]);
		} /* for */
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		for (core = 0; core <= 1; core++) {
			jtag_core = (core == PHY_CORE_0)? RADIO_2056_TX0 : RADIO_2056_TX1;

			write_radio_reg(pi, RADIO_2056_TX_TX_SSI_MASTER | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 0]);

			write_radio_reg(pi, RADIO_2056_TX_IQCAL_VCM_HG | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 1]);

			write_radio_reg(pi, RADIO_2056_TX_IQCAL_IDAC | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 2]);

			write_radio_reg(pi, RADIO_2056_TX_TSSI_VCM | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 3]);

			write_radio_reg(pi, RADIO_2056_TX_TX_AMP_DET | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 4]);

			write_radio_reg(pi, RADIO_2056_TX_TX_SSI_MUX | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 5]);

			write_radio_reg(pi, RADIO_2056_TX_TSSIA | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 6]);

			write_radio_reg(pi, RADIO_2056_TX_TSSIG | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 7]);

			write_radio_reg(pi, RADIO_2056_TX_TSSI_MISC1 | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 8]);

			write_radio_reg(pi, RADIO_2056_TX_TSSI_MISC2 | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 9]);

			write_radio_reg(pi, RADIO_2056_TX_TSSI_MISC3 | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 10]);
		} /* for */
	} else {
		/* Clean up the 2055 */
		write_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL1,
		pi_nphy->tx_rx_cal_radio_saveregs[0]);
		write_radio_reg(pi, RADIO_2055_CORE1_TXRF_IQCAL2,
		pi_nphy->tx_rx_cal_radio_saveregs[1]);
		write_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL1,
		pi_nphy->tx_rx_cal_radio_saveregs[2]);
		write_radio_reg(pi, RADIO_2055_CORE2_TXRF_IQCAL2,
		pi_nphy->tx_rx_cal_radio_saveregs[3]);
		write_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE1,
		pi_nphy->tx_rx_cal_radio_saveregs[4]);
		write_radio_reg(pi, RADIO_2055_PWRDET_RXTX_CORE2,
		pi_nphy->tx_rx_cal_radio_saveregs[5]);
	}
}

static void
wlc_phy_txcal_physetup_nphy(phy_info_t *pi)
{
	uint16 val, mask;
	bool set_core0_trsw2r = TRUE;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if ((pi->sh->boardtype == BCM943224X21) ||
		    pi->sh->boardtype == BCM943224X21_FCC) {
			set_core0_trsw2r = FALSE;
		}

		pi_nphy->tx_rx_cal_phy_saveregs[0] = phy_reg_read(pi, NPHY_AfectrlCore1);
		pi_nphy->tx_rx_cal_phy_saveregs[1] = phy_reg_read(pi, NPHY_AfectrlCore2);

		mask = (NPHY_REV3_AfectrlCore_rssi_select_i_MASK |
		    NPHY_REV3_AfectrlCore_rssi_select_q_MASK);
		val = (0x2 << NPHY_REV3_AfectrlCore_rssi_select_i_SHIFT);
		val |= (0x2 << NPHY_REV3_AfectrlCore_rssi_select_q_SHIFT);
		phy_reg_mod(pi, NPHY_AfectrlCore1, mask, val);
		phy_reg_mod(pi, NPHY_AfectrlCore2, mask, val);

		val = phy_reg_read(pi, NPHY_AfectrlOverride1);
		pi_nphy->tx_rx_cal_phy_saveregs[2] = val;
		val |= (NPHY_REV3_AfectrlOverride_rssi_select_i_MASK |
		    NPHY_REV3_AfectrlOverride_rssi_select_q_MASK);
		phy_reg_write(pi, NPHY_AfectrlOverride1, val);

		val = phy_reg_read(pi, NPHY_AfectrlOverride2);
		pi_nphy->tx_rx_cal_phy_saveregs[3] = val;
		val |= (NPHY_REV3_AfectrlOverride_rssi_select_i_MASK |
		    NPHY_REV3_AfectrlOverride_rssi_select_q_MASK);
		phy_reg_write(pi, NPHY_AfectrlOverride2, val);

		/* Disable the re-sampler (in case spur avoidance is on) */
		pi_nphy->tx_rx_cal_phy_saveregs[4] = phy_reg_read(pi, NPHY_BBConfig);
		phy_reg_mod(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK, 0);

		/* set 6-bit ADC to offset binary */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 3, 16, &val);
		pi_nphy->tx_rx_cal_phy_saveregs[5] = val;
		val = 0;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 3, 16, &val);

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 19, 16, &val);
		pi_nphy->tx_rx_cal_phy_saveregs[6] = val;
		val = 0;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 19, 16, &val);

		pi_nphy->tx_rx_cal_phy_saveregs[7] = phy_reg_read(pi, NPHY_RfctrlIntc1);
		pi_nphy->tx_rx_cal_phy_saveregs[8] = phy_reg_read(pi, NPHY_RfctrlIntc2);
		if (NREV_GE(pi->pubpi.phy_rev, 7))
			pi_nphy->tx_rx_cal_phy_saveregs[11] = phy_reg_read(pi,
				NPHY_AntSelConfig2057);

		/* Turn off external PAs. If we are using external FEM's TSSI for the calibration
		 * then we will turn ON the PA for the specific core in the TX IQ/LO cal function
		 */
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
		    RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

		/* Set the TRSW to R position: For Core0 set ant sw0 to R
		 * for core1 set ant sw1 to R.
		 */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x2,
			                                 RADIO_MIMO_CORESEL_ALLRXTX);
		} else {
			if (set_core0_trsw2r) {
				wlc_phy_rfctrlintc_override_nphy(pi,
				    NPHY_RfctrlIntc_override_TRSW, 0x2, RADIO_MIMO_CORESEL_CORE1);
			} else {
				wlc_phy_rfctrlintc_override_nphy(pi,
				    NPHY_RfctrlIntc_override_TRSW, 0x1, RADIO_MIMO_CORESEL_CORE1);
			}
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x8,
			                                 RADIO_MIMO_CORESEL_CORE2);
		}

		/* NPHY_IPA */
		pi_nphy->tx_rx_cal_phy_saveregs[9] = phy_reg_read(pi, NPHY_PapdEnable0);
		pi_nphy->tx_rx_cal_phy_saveregs[10] = phy_reg_read(pi, NPHY_PapdEnable1);

		PHY_REG_LIST_START
			PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, compEnable, 0)
			PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, compEnable, 0)
		PHY_REG_LIST_EXECUTE(pi);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  wlc_phy_read_lpf_bw_ctl_nphy(pi, 0), 0, 0,
			                                  NPHY_REV7_RFCTRLOVERRIDE_ID1);
		}

		if (pi_nphy->nphy_use_int_tx_iqlo_cal &&
			!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
			/* Turn off IPA during Tx IQ/LO cal */
			if (NREV_IS(pi->pubpi.phy_rev, 7)) {
				/* Override the intpa_pu pincontrol */
				mod_radio_reg(pi, RADIO_2057_OVR_REG0, 1<<4, 1<<4);

				/* Power down the PA by accessing the radio register */
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					mod_radio_reg(pi, RADIO_2057_PAD2G_TUNE_PUS_CORE0, 1, 0);
					mod_radio_reg(pi, RADIO_2057_PAD2G_TUNE_PUS_CORE1, 1, 0);
				} else {
					mod_radio_reg(pi, RADIO_2057_IPA5G_CASCOFFV_PU_CORE0, 1, 0);
					mod_radio_reg(pi, RADIO_2057_IPA5G_CASCOFFV_PU_CORE1, 1, 0);
				}
			} else if (NREV_GE(pi->pubpi.phy_rev, 8)) {
				wlc_phy_rfctrl_override_nphy_rev7(
					pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 0,
					NPHY_REV7_RFCTRLOVERRIDE_ID0);
			}
		}
	} else {
		pi_nphy->tx_rx_cal_phy_saveregs[0] = phy_reg_read(pi, NPHY_AfectrlCore1);
		pi_nphy->tx_rx_cal_phy_saveregs[1] = phy_reg_read(pi, NPHY_AfectrlCore2);

		mask = (NPHY_AfectrlCore_rssi_select_i_MASK | NPHY_AfectrlCore_rssi_select_q_MASK);
		val = (0x2 << NPHY_AfectrlCore_rssi_select_i_SHIFT);
		val |= (0x2 << NPHY_AfectrlCore_rssi_select_q_SHIFT);
		phy_reg_mod(pi, NPHY_AfectrlCore1, mask, val);
		phy_reg_mod(pi, NPHY_AfectrlCore2, mask, val);

		/* afe ctrl to auto ctrl mode */
		val = phy_reg_read(pi, NPHY_AfectrlOverride);
		pi_nphy->tx_rx_cal_phy_saveregs[2] = val;
		val |= (NPHY_AfectrlOverride_rssi_select_i_MASK |
		    NPHY_AfectrlOverride_rssi_select_q_MASK);
		phy_reg_write(pi, NPHY_AfectrlOverride, val);

		/* set 6-bit ADC to offset binary */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 2, 16, &val);
		pi_nphy->tx_rx_cal_phy_saveregs[3] = val;
		val |= 0x2000;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 2, 16, &val);

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 18, 16, &val);
		pi_nphy->tx_rx_cal_phy_saveregs[4] = val;
		val |= 0x2000;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 18, 16, &val);

		/* Switch Off both PA's (set all RfctrlIntc flags to 0) */
		pi_nphy->tx_rx_cal_phy_saveregs[5] = phy_reg_read(pi, NPHY_RfctrlIntc1);
		pi_nphy->tx_rx_cal_phy_saveregs[6] = phy_reg_read(pi, NPHY_RfctrlIntc2);
		val = CHSPEC_IS5G(pi->radio_chanspec) ? 0x180 : 0x120;
		phy_reg_write(pi, NPHY_RfctrlIntc1, val);
		phy_reg_write(pi, NPHY_RfctrlIntc2, val);
	}
}

static void
wlc_phy_txcal_phycleanup_nphy(phy_info_t *pi)
{
	uint16 mask;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		phy_reg_write(pi, NPHY_AfectrlCore1, pi_nphy->tx_rx_cal_phy_saveregs[0]);
		phy_reg_write(pi, NPHY_AfectrlCore2, pi_nphy->tx_rx_cal_phy_saveregs[1]);
		phy_reg_write(pi, NPHY_AfectrlOverride1, pi_nphy->tx_rx_cal_phy_saveregs[2]);
		phy_reg_write(pi, NPHY_AfectrlOverride2, pi_nphy->tx_rx_cal_phy_saveregs[3]);
		phy_reg_write(pi, NPHY_BBConfig, pi_nphy->tx_rx_cal_phy_saveregs[4]);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 3, 16,
		        &pi_nphy->tx_rx_cal_phy_saveregs[5]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 19, 16,
		        &pi_nphy->tx_rx_cal_phy_saveregs[6]);

		/* Restore Rfctrl override settings (disable PA-off override) */
		phy_reg_write(pi, NPHY_RfctrlIntc1, pi_nphy->tx_rx_cal_phy_saveregs[7]);
		phy_reg_write(pi, NPHY_RfctrlIntc2, pi_nphy->tx_rx_cal_phy_saveregs[8]);
		if (NREV_GE(pi->pubpi.phy_rev, 7))
			phy_reg_write(pi, NPHY_AntSelConfig2057,
				pi_nphy->tx_rx_cal_phy_saveregs[11]);

		/* NPHY_IPA, Restore Papdcomp settings */
		phy_reg_write(pi, NPHY_PapdEnable0, pi_nphy->tx_rx_cal_phy_saveregs[9]);
		phy_reg_write(pi, NPHY_PapdEnable1, pi_nphy->tx_rx_cal_phy_saveregs[10]);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		}

		wlc_phy_resetcca_nphy(pi);

		if (pi_nphy->nphy_use_int_tx_iqlo_cal &&
			!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
			/* Power up the internal PA after Tx IQ/LOFT cal is completed */
			if (NREV_IS(pi->pubpi.phy_rev, 7)) {
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					mod_radio_reg(pi, RADIO_2057_PAD2G_TUNE_PUS_CORE0, 1, 1);
					mod_radio_reg(pi, RADIO_2057_PAD2G_TUNE_PUS_CORE1, 1, 1);
				} else {
					mod_radio_reg(pi, RADIO_2057_IPA5G_CASCOFFV_PU_CORE0, 1, 1);
					mod_radio_reg(pi, RADIO_2057_IPA5G_CASCOFFV_PU_CORE1, 1, 1);
				}
				/* Reset the override of the intpa_pu pincontrol */
				mod_radio_reg(pi, RADIO_2057_OVR_REG0, 1<<4, 0);
			} else if (NREV_GE(pi->pubpi.phy_rev, 8)) {
				wlc_phy_rfctrl_override_nphy_rev7(
					pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 1,
					NPHY_REV7_RFCTRLOVERRIDE_ID0);
			}
		}
	} else {
		mask = (NPHY_AfectrlCore_rssi_select_i_MASK | NPHY_AfectrlCore_rssi_select_q_MASK);
		phy_reg_mod(pi, NPHY_AfectrlCore1, mask, pi_nphy->tx_rx_cal_phy_saveregs[0]);
		phy_reg_mod(pi, NPHY_AfectrlCore2, mask, pi_nphy->tx_rx_cal_phy_saveregs[1]);
		phy_reg_write(pi, NPHY_AfectrlOverride, pi_nphy->tx_rx_cal_phy_saveregs[2]);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 2, 16,
		        &pi_nphy->tx_rx_cal_phy_saveregs[3]);

		/* TCL: mimophy_write_table AFECtrl  $SAVE_rssi2_iq_config_lo  18 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 18, 16,
		        &pi_nphy->tx_rx_cal_phy_saveregs[4]);

		/* Restore Rfctrl override settings (disable PA-off override) */
		phy_reg_write(pi, NPHY_RfctrlIntc1, pi_nphy->tx_rx_cal_phy_saveregs[5]);
		phy_reg_write(pi, NPHY_RfctrlIntc2, pi_nphy->tx_rx_cal_phy_saveregs[6]);
	}
}

#define NPHY_CAL_TSSISAMPS	64
#define NPHY_TEST_TONE_FREQ_40MHz 4000
#define NPHY_TEST_TONE_FREQ_20MHz 2500

void
wlc_phy_est_tonepwr_nphy(phy_info_t *pi, int32 *qdBm_pwrbuf, uint8 num_samps)
{
	uint16 tssi_reg;
	int32 temp, pwrindex[2];
	int32 idle_tssi[2];
	int32 rssi_buf[4];
	int32 tssival[2];
	uint8 tssi_type;

	/* Get the Idle TSSI values */
	tssi_reg = phy_reg_read(pi, NPHY_TxPwrCtrlIdleTssi);

	temp = (int32) (tssi_reg & 0x3f);
	idle_tssi[0] = (temp <= 31)? temp : (temp - 64);

	temp = (int32) ((tssi_reg >> 8) & 0x3f);
	idle_tssi[1] = (temp <= 31)?  temp : (temp - 64);

	tssi_type =
	    CHSPEC_IS5G(pi->radio_chanspec)?
	        (uint8)NPHY_RSSI_SEL_TSSI_5G : (uint8)NPHY_RSSI_SEL_TSSI_2G;

	wlc_phy_poll_rssi_nphy(pi, tssi_type, rssi_buf, num_samps);

	tssival[0] = rssi_buf[0] / ((int32)num_samps);
	tssival[1] = rssi_buf[2] / ((int32)num_samps);

	pwrindex[0] = idle_tssi[0] - tssival[0] + 64;
	pwrindex[1] = idle_tssi[1] - tssival[1] + 64;

	if (pwrindex[0] < 0) {
		pwrindex[0] = 0;
	} else if (pwrindex[0] > 63) {
		pwrindex[0] = 63;
	}

	if (pwrindex[1] < 0) {
		pwrindex[1] = 0;
	} else if (pwrindex[1] > 63) {
		pwrindex[1] = 63;
	}

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
		(uint32)pwrindex[0], 32, &qdBm_pwrbuf[0]);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
		(uint32)pwrindex[1], 32, &qdBm_pwrbuf[1]);
}

static void
wlc_phy_internal_cal_txgain_nphy(phy_info_t *pi)
{
	uint16 txcal_gain[2];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	pi_nphy->nphy_txcal_pwr_idx[0] = pi_nphy->nphy_cal_orig_pwr_idx[0];
	pi_nphy->nphy_txcal_pwr_idx[1] = pi_nphy->nphy_cal_orig_pwr_idx[0];
	wlc_phy_txpwr_index_nphy(pi, 1, pi_nphy->nphy_cal_orig_pwr_idx[0], TRUE);
	wlc_phy_txpwr_index_nphy(pi, 2, pi_nphy->nphy_cal_orig_pwr_idx[1], TRUE);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, txcal_gain);

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		txcal_gain[0] = (txcal_gain[0] & 0xF000) | 0x0F40;
		txcal_gain[1] = (txcal_gain[1] & 0xF000) | 0x0F40;
	} else {
		txcal_gain[0] = (txcal_gain[0] & 0xF000) | 0x0F60;
		txcal_gain[1] = (txcal_gain[1] & 0xF000) | 0x0F60;
	}

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, txcal_gain);
}

static void
wlc_phy_precal_txgain_nphy(phy_info_t *pi)
{
	bool save_bbmult = FALSE;
	bool cal_target_gain_set_from_idx = TRUE;
	nphy_txgains_t target_gain;
	uint8 txcal_index_2057_rev5n7 = 0;
	uint8 txcal_index_2057_rev5n7_2g = 10;
	uint8 txcal_index_2057_rev3n4n6 = 10;
	int8 target_tssi;
	int8 init_gc_idx;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->nphy_use_int_tx_iqlo_cal) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
			    (RADIOREV(pi->pubpi.radiorev) == 4) ||
			    (RADIOREV(pi->pubpi.radiorev) == 6)) {
				/* 43226a[01] and 6362a0 */
				pi_nphy->nphy_txcal_pwr_idx[0] = txcal_index_2057_rev3n4n6;
				pi_nphy->nphy_txcal_pwr_idx[1] = txcal_index_2057_rev3n4n6;
				wlc_phy_txpwr_index_nphy(pi, 3,
				                         txcal_index_2057_rev3n4n6, FALSE);
				save_bbmult = TRUE;
			} else {
				/* 5357a0/b0, 43236a0, 43236b0, and 6362b0 */
				if (PHY_IPA(pi)) {
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						/* 5357b[01] use precal gain ctrl */
						if ((RADIOREV(pi->pubpi.radiorev) == 5) &&
						     (RADIOVER(pi->pubpi.radiover) > 0)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 35;
							init_gc_idx = 11;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);

						/* 43228 uses precal gain ctrl */
						} else if ((RADIOREV(pi->pubpi.radiorev) == 9) ||
							(RADIOREV(pi->pubpi.radiorev) == 11)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 21;
							init_gc_idx = 9;
							wlc_phy_papd_enable_nphy(pi, FALSE);
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
							wlc_phy_papd_enable_nphy(pi, TRUE);
						} else if ((RADIOREV(pi->pubpi.radiorev) == 13) ||
							(RADIOREV(pi->pubpi.radiorev) == 14)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 25;
							init_gc_idx = 11;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						/* 43236b[01] use precal gain ctrl */
						} else if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
						    (RADIOVER(pi->pubpi.radiover) > 0)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 35;
							init_gc_idx = 8;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
							/* BCM63268 */
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 35;
							init_gc_idx = 8;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						/* others (incl. 43237) use fixed Tx gain index */
						} else {
							pi_nphy->nphy_txcal_pwr_idx[0] =
							        txcal_index_2057_rev5n7_2g;
							pi_nphy->nphy_txcal_pwr_idx[1] =
							        txcal_index_2057_rev5n7_2g;
							wlc_phy_txpwr_index_nphy(
								pi, 3, txcal_index_2057_rev5n7_2g,
								FALSE);
							save_bbmult = TRUE;
						}

					/* 5G */
					} else {
						/* 43236b[01] use precal gain ctrl */
						if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
						    (RADIOVER(pi->pubpi.radiover) > 0)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 12;
							init_gc_idx = 11;
							target_gain =
							   wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);

						/* 43236b[01] use precal gain ctrl */
						} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 15;
							init_gc_idx = 10;
							wlc_phy_papd_enable_nphy(pi, FALSE);
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
							wlc_phy_papd_enable_nphy(pi, TRUE);
						} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 12;
							init_gc_idx = 11;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						} else {
							pi_nphy->nphy_txcal_pwr_idx[0] =
							        txcal_index_2057_rev5n7;
							pi_nphy->nphy_txcal_pwr_idx[1] =
							        txcal_index_2057_rev5n7;
							wlc_phy_txpwr_index_nphy(pi, 3,
							              txcal_index_2057_rev5n7,
							              FALSE);
							save_bbmult = TRUE;
						}
					}

				/* external PA */
				} else {
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						if (((RADIOREV(pi->pubpi.radiorev) == 5) &&
						     (RADIOVER(pi->pubpi.radiover) > 0)) ||
						    (RADIOREV(pi->pubpi.radiorev) >= 7)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 20;
							init_gc_idx = 11;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						} else {
							pi_nphy->nphy_txcal_pwr_idx[0] =
							        txcal_index_2057_rev5n7;
							pi_nphy->nphy_txcal_pwr_idx[1] =
							        txcal_index_2057_rev5n7;
							wlc_phy_txpwr_index_nphy(
								pi, 3, txcal_index_2057_rev5n7,
								FALSE);
							save_bbmult = TRUE;
						}

					} else {
						if (pi->sh->boardtype == 0xF52A) {
							/* correspond sto Cisco E3200 brd */
							pi_nphy->nphy_txcal_pwr_idx[0] =
							        txcal_index_2057_rev5n7;
							pi_nphy->nphy_txcal_pwr_idx[1] =
							        txcal_index_2057_rev5n7;
							wlc_phy_txpwr_index_nphy(pi, 3,
							        txcal_index_2057_rev5n7,
							                         FALSE);
							save_bbmult = TRUE;
						} else {
							/* 43236b[01] use precal gain ctrl */
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 10;
							init_gc_idx = 12;
							target_gain =
							   wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						}
					}
				}
			}

		} else if (NREV_LT(pi->pubpi.phy_rev, 5)) {
			wlc_phy_cal_txgainctrl_nphy(pi, 11, FALSE);
			if (pi->sh->hw_phytxchain != 3) {
				pi_nphy->nphy_txcal_pwr_idx[1] = pi_nphy->nphy_txcal_pwr_idx[0];
				wlc_phy_txpwr_index_nphy(pi, 3, pi_nphy->nphy_txcal_pwr_idx[0],
				TRUE);
				save_bbmult = TRUE;
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 5)) {
			if (PHY_IPA(pi)) {
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					wlc_phy_cal_txgainctrl_nphy(pi, 12, FALSE);
				} else {
					pi_nphy->nphy_txcal_pwr_idx[0] = 80;
					pi_nphy->nphy_txcal_pwr_idx[1] = 80;
					wlc_phy_txpwr_index_nphy(pi, 3, 80, FALSE);
					save_bbmult = TRUE;
				}
			} else {
				/* Use internal envelope detector with ext FEM board */
				wlc_phy_internal_cal_txgain_nphy(pi);
				save_bbmult = TRUE;
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 6)) {
			if (PHY_IPA(pi)) {
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					wlc_phy_cal_txgainctrl_nphy(pi, 12, FALSE);
				} else {
					wlc_phy_cal_txgainctrl_nphy(pi, 14, FALSE);
				}
			} else {
				/* Use internal envelope detector with ext FEM board */
				wlc_phy_internal_cal_txgain_nphy(pi);
				save_bbmult = TRUE;
			}
		}

	} else { /* external PA */
		wlc_phy_cal_txgainctrl_nphy(pi, 10, FALSE);
	}

	if (save_bbmult) {
		wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &pi_nphy->nphy_txcal_bbmult);
	}

	if (cal_target_gain_set_from_idx) {
		pi_nphy->nphy_cal_target_gain = wlc_phy_get_tx_gain_nphy(pi);
		wlc_phy_txpwr_index_nphy(pi, 3, -1, FALSE);
	} else {
		pi_nphy->nphy_cal_target_gain = target_gain;
	}
}

/* Function that maintains the Av/Vmid settings to be used for pre-cal gain control */
void wlc_phy_tx_iqlo_precal_gctrl_auxadc_nphy(phy_info_t *pi)
{
	uint16 aux_adc_gain = 5;
	uint16 aux_adc_vmid_core0 = 0x19e;
	uint16 aux_adc_vmid_core1 = 0x19e;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;


	if (pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa) {
		PHY_ERROR(("intPA TSSI needs characterization\n"));
	} else {
		/* 2.4GHz */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if (PHY_IPA(pi)) {
				if (((RADIOREV(pi->pubpi.radiorev) == 5) &&
					(RADIOVER(pi->pubpi.radiover) > 0)) ||
				    (RADIOREV(pi->pubpi.radiorev) == 13) ||
				    (RADIOREV(pi->pubpi.radiorev) == 14)) {
					aux_adc_gain = 2;
					aux_adc_vmid_core0 = 0x1a9;
					aux_adc_vmid_core1 = 0x1a9;
				} else if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
					(RADIOVER(pi->pubpi.radiover) > 0)) {
					aux_adc_gain = 0;
					aux_adc_vmid_core0 = 0x8c;
					aux_adc_vmid_core1 = 0x90;
				} else if (RADIOVER(pi->pubpi.radiorev) == 9) {
					aux_adc_gain = 1;
					aux_adc_vmid_core0 = 0x7c;
					aux_adc_vmid_core1 = 0x7c;
				} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					/* BCM43239 */
					aux_adc_gain = 0;
					aux_adc_vmid_core0 = 0x92;
					aux_adc_vmid_core1 = 0x92;
				} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268 */
					aux_adc_gain = 0;
					aux_adc_vmid_core0 = 0x8c;
					aux_adc_vmid_core1 = 0x90;
				} else {
					/* Internal PA boards */
					PHY_ERROR(("2G PAD TSSI needs characterization\n"));
				}

			} else {
				/* External PA boards */
				if (((RADIOREV(pi->pubpi.radiorev) == 5) &&
					(RADIOVER(pi->pubpi.radiover) > 0)) ||
					(RADIOREV(pi->pubpi.radiorev) >= 7))
				{
					aux_adc_gain = 5;
					aux_adc_vmid_core0 = 0x19e;
					aux_adc_vmid_core1 = 0x19e;
				} else {
					PHY_ERROR(("2G PAD TSSI needs characterization\n"));
				}
			}
		/* 5GHz */
		} else {
			/* 4323X B0, B1 */
			if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
			    (RADIOVER(pi->pubpi.radiover) > 0)) {
				if (PHY_IPA(pi)) {
					aux_adc_gain = 0;
					aux_adc_vmid_core0 = 0x8b;
					aux_adc_vmid_core1 = 0x8b;
				} else {
					aux_adc_gain = 3;
					aux_adc_vmid_core0 = 0x50;
					aux_adc_vmid_core1 = 0x50;
				}
			} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
				aux_adc_gain = 4;
				aux_adc_vmid_core0 = 0x70;
				aux_adc_vmid_core1 = 0x70;
			} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
				/* BCM43239 */
				aux_adc_gain = 3;
				aux_adc_vmid_core0 = 0x75;
				aux_adc_vmid_core1 = 0x91;
			} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
				/* BCM63268 */
				aux_adc_gain = 0;
				aux_adc_vmid_core0 = 0x8b;
				aux_adc_vmid_core1 = 0x8b;
			} else {
				PHY_ERROR(("5G PAD TSSI needs characterization\n"));
			}
		}
	}

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0b, 16, &aux_adc_vmid_core0);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1b, 16, &aux_adc_vmid_core1);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0f, 16, &aux_adc_gain);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1f, 16, &aux_adc_gain);
}

nphy_txgains_t
wlc_phy_cal_txgainctrl_inttssi_nphy(phy_info_t *pi, int8 target_tssi, int8 init_gc_idx)
{
	int gainctrl_loopidx;
	uint core;
	uint16 m0m1, curr_m0m1;
	uint8 bbmult_val;
	uint16 orig_BBConfig;
	uint16 phy_saveregs[3];
	uint32 freq_test;
	uint16 ampl_test = 250;
	bool phyhang_avoid_state = FALSE;
	nphy_txgains_t target_gain, target_gain_prev;
	int8 gain_list_2057_2g[] = {1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 19, 24, 31};
	int8 gain_list_2057_5g[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15};
	int8 *gain_list;
	uint16 gain_list_len;
	int8 tssi_delta;
	int8 tssi_delta_prev;
	uint16 aux_adc_gain_save[2];
	uint16 aux_adc_vmid_save[2];
	int8 idle_tssi_core[2];
	int8 meas_tssi;
	int8 curr_index;
	uint16 rad_gain;
	int32 rssi_buf[4];
	uint8 tssi_type;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (CHSPEC_IS40(pi->radio_chanspec)) {
		freq_test = 5000;
	} else {
		freq_test = 2500;
	}

	tssi_type = CHSPEC_IS5G(pi->radio_chanspec)? (uint8)NPHY_RSSI_SEL_TSSI_5G :
	        (uint8)NPHY_RSSI_SEL_TSSI_2G;

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		gain_list = gain_list_2057_2g;
		gain_list_len = sizeof(gain_list_2057_2g) / sizeof(gain_list_2057_2g[0]);
	} else {
	        gain_list = gain_list_2057_5g;
		gain_list_len = sizeof(gain_list_2057_5g) / sizeof(gain_list_2057_5g[0]);
	}

	if (init_gc_idx > gain_list_len - 1) {
		PHY_CAL(("init_gc_idx, %d, is larger than the number of gain codes considered."
		         "Limiting init_gc_idx to maximum gain code index %d\n",
		         init_gc_idx, gain_list_len - 1));
		init_gc_idx = gain_list_len - 1;
	}

	if (init_gc_idx < 0) {
		PHY_CAL(("init_gc_idx cannot be negative. Setting it to 0\n"));
		init_gc_idx = 0;
	}

	/* Save Av/Vmid values for TSSI */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xb, 16,
	                         &aux_adc_vmid_save[0]);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xf, 16,
	                         &aux_adc_gain_save[0]);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1b, 16,
	                         &aux_adc_vmid_save[1]);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1f, 16,
	                         &aux_adc_gain_save[1]);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* Disable phyhang_avoid so that resetCCA doesn't mess with our
	 * antenna settings
	*/
	phyhang_avoid_state = pi_nphy->phyhang_avoid;
	pi_nphy->phyhang_avoid   = FALSE;

	/* Disable the re-sampler (in case we are in spur avoidance mode) */
	orig_BBConfig = phy_reg_read(pi, NPHY_BBConfig);
	phy_reg_mod(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK, 0);

	/* Setup TSSI path at the Tx IQ/LO cal detector path
	 * Save the previous envelope detector/mux settings and then modify
	 */
	wlc_phy_ipa_internal_tssi_setup_nphy(pi, !(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa));

	/* Set the Av/Vmid values for the desired TSSI tap-off */
	wlc_phy_tx_iqlo_precal_gctrl_auxadc_nphy(pi);

	phy_saveregs[0] = phy_reg_read(pi, NPHY_RfctrlIntc1);
	phy_saveregs[1] = phy_reg_read(pi, NPHY_RfctrlIntc2);
	/* to avoid compilation error, used only for REV7+ */
	phy_saveregs[2] = 0;
	if (NREV_GE(pi->pubpi.phy_rev, 7))
		phy_saveregs[2] = phy_reg_read(pi, NPHY_AntSelConfig2057);

	/* Set all RfctrlIntc flags to 0 */
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_OFF, 0,
		RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

	/* Turn off external PAs to avoid PA blowup during the calibration and to avoid spewing
	 * tones into the air
	 */
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
		RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

	if (!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
		/* Turn IPA off before pre-cal gain control */
		wlc_phy_rfctrl_override_nphy_rev7(
			pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 0,
			NPHY_REV7_RFCTRLOVERRIDE_ID0);
	}

	/* Set the TRSW to R position: For Core0 set ant sw0 to R
	 * for core1 set ant sw1 to R.
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x2,
		                                 RADIO_MIMO_CORESEL_ALLRXTX);
	} else {
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x2,
		                                 RADIO_MIMO_CORESEL_CORE1);
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x8,
		                                 RADIO_MIMO_CORESEL_CORE2);
	}

	/* Measure idle TSSI at Tx IQ/LO cal tapoff point */

	/* Set the Tx gain to 0, so that LO leakage will not affect the IDLE Tssi */
	wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
	                                  0, 0x3, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	wlc_phy_tx_tone_nphy(pi, 4000, 0, 0, 0, FALSE);

	OSL_DELAY(20);
	wlc_phy_poll_rssi_nphy(pi, tssi_type, rssi_buf, 1);
	wlc_phy_stopplayback_nphy(pi);

	/* Remove the Tx gain override */
	wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
	                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	idle_tssi_core[0] = (int8) rssi_buf[0];
	idle_tssi_core[1] = (int8) rssi_buf[2];

	PHY_CAL(("Pre Tx IQ/LO cal gctrl idle_tssi_core0: %d\n", idle_tssi_core[0]));
	PHY_CAL(("Pre Tx IQ/LO cal gctrl idle_tssi_core1: %d\n", idle_tssi_core[1]));

	/* Get the RF Tx gain */
	target_gain = wlc_phy_get_tx_gain_nphy(pi);

	/* Set default bbmult = 64 and save the bbmult value.
	 * This will be used to scale the IQcal bbmult values in the gain ladders
	 * 5357B1EPA will need to use a lower bbmult at 45, high bbmult will have bad IMGT
	*/
	if ((RADIOREV(pi->pubpi.radiorev) == 5) && (RADIOVER(pi->pubpi.radiover) >= 2)) {
		bbmult_val = 45;
	} else {
		bbmult_val = 64;
	}
	wlc_phy_ipa_set_bbmult_nphy(pi, bbmult_val, bbmult_val);
	m0m1 = (bbmult_val << 8) | bbmult_val;
	pi_nphy->nphy_txcal_bbmult = m0m1;

	for (core = 0; core < pi->pubpi.phy_corenum; core++) {

		tssi_delta_prev = 0;
		target_gain_prev = wlc_phy_get_tx_gain_nphy(pi);

		/* Remove the Tx gain override */
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);

		curr_index = init_gc_idx;

		/* Zero the bbmult for the core which is not of interest */
		if (core == PHY_CORE_0) {
			curr_m0m1 = m0m1 & 0xff00;
		} else {
			curr_m0m1 = m0m1 & 0x00ff;
		}

		for (gainctrl_loopidx = 0; gainctrl_loopidx < 5; gainctrl_loopidx++) {
			wlc_phy_tx_tone_nphy(pi, freq_test, ampl_test, 0, 0, FALSE);

			wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &curr_m0m1);
			wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &curr_m0m1);

			/* Vary the PAD gain in the 2G band and the PGA in the 5G band */
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				target_gain.pad[core] = gain_list[curr_index];
			} else {
				target_gain.pga[core] = gain_list[curr_index];
			}

			/* For Ext PA brds, the gain table will have low gain and
			 * hence, we force PAD gain to 15 for Tx IQLO cal
			 */
			if ((CHSPEC_IS5G(pi->radio_chanspec)) && !PHY_IPA(pi)) {
				target_gain.pad[core] = 15;
			}
			rad_gain = ((target_gain.txlpf[core] << 15) |
			            (target_gain.txgm[core] << 12) |
			            (target_gain.pga[core] << 8) |
			            (target_gain.pad[core] << 3) |
			            (target_gain.ipa[core]));

			/* Set the RF gain */
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_txgain_MASK, rad_gain, 0x3, 0,
				NPHY_REV7_RFCTRLOVERRIDE_ID0);

			OSL_DELAY(50);

			/* measure TSSI */
			wlc_phy_poll_rssi_nphy(pi, tssi_type, rssi_buf, 10);
			if (core == 0) {
				meas_tssi = (int8)(rssi_buf[0] / 10) - idle_tssi_core[0];
			} else {
				meas_tssi = (int8) (rssi_buf[2] / 10) - idle_tssi_core[1];
			}

			PHY_CAL(("wlc_phy_cal_txgainctrl_inttssi_nphy:  meas_tssi = %d, rad_gain = "
			         "%x, curr_index = %d\n", meas_tssi, rad_gain, curr_index));

			pi_nphy->nphy_bb_mult_save = 0;
			wlc_phy_stopplayback_nphy(pi);

			/* compute new index based on difference between target and measured TSSI */
			tssi_delta = meas_tssi - target_tssi;
			if ((gainctrl_loopidx > 0) && (tssi_delta*tssi_delta_prev <= 0)) {
				if (ABS(tssi_delta_prev) < ABS(tssi_delta))
					target_gain = target_gain_prev;

				break;
			} else if (tssi_delta < 0) {
				curr_index++;
			} else {
				curr_index--;
			}
			tssi_delta_prev = tssi_delta;
			target_gain_prev = target_gain;
			if ((curr_index > gain_list_len - 1) || (curr_index < 0))
				break;
		}
		PHY_CAL(("Pre-cal gain control on core%d converged: txgain: pad = %d,"
			         " pga = %d, txgm = %d, txlpf = %d\n", core,
			         target_gain.pad[core], target_gain.pga[core],
			         target_gain.txgm[core], target_gain.txlpf[core]));
	}

	/* Remove the Tx gain override */
	wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
	                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	/* Restore the state of the re-sampler (in case we are in spur avoidance mode) */
	phy_reg_write(pi, NPHY_BBConfig, orig_BBConfig);

	/* Restore Rfctrl override settings (PA and TRSW)  */
	phy_reg_write(pi, NPHY_RfctrlIntc1, phy_saveregs[0]);
	phy_reg_write(pi, NPHY_RfctrlIntc2, phy_saveregs[1]);
	if (NREV_GE(pi->pubpi.phy_rev, 7))
		phy_reg_write(pi, NPHY_AntSelConfig2057, phy_saveregs[2]);

	if (!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
		/* Turn IPA on after pre-cal gain control */
		wlc_phy_rfctrl_override_nphy_rev7(
			pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 1,
			NPHY_REV7_RFCTRLOVERRIDE_ID0);
	}

	/* Restore the previous envelope detector/mux settings */
	wlc_phy_internal_tssi_cleanup_nphy(pi);

	/* Restore previous Av/Vmid values for TSSI */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xb, 16,
	                         &aux_adc_vmid_save[0]);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xf, 16,
	                         &aux_adc_gain_save[0]);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1b, 16,
	                         &aux_adc_vmid_save[1]);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1f, 16,
	                         &aux_adc_gain_save[1]);

	/* Restore phyhang_avoid state  */
	pi_nphy->phyhang_avoid = phyhang_avoid_state;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	return (target_gain);
}

void
wlc_phy_cal_txgainctrl_nphy(phy_info_t *pi, int32 dBm_targetpower, bool debug)
{
	int gainctrl_loopidx;
	uint core;
	uint16 m0m1, curr_m0m1;
	int32 delta_power;
	int32 txpwrindex;
	int32 qdBm_power[2];
	uint16 orig_BBConfig;
	uint16 phy_saveregs[4];
	uint32 freq_test;
	uint16 ampl_test = 250;
	uint stepsize;
	bool phyhang_avoid_state = FALSE;
	bool set_core0_trsw2r = TRUE;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if ((pi->sh->boardtype == BCM943224X21) || (pi->sh->boardtype == BCM943224X21_FCC)) {
			set_core0_trsw2r = FALSE;
	}

	/* For REV7 and higher, the Tx gain indices indicate 0.5 dB step jumps instead of
	 * the 0.25 dB steps that were used in REVs 1 through 6
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* mimophy rev 7 and higher */
		stepsize = 2;
	} else {
		/* mimophy revs 1 through 6 */
		stepsize = 1;
	}

	if (CHSPEC_IS40(pi->radio_chanspec)) {
		freq_test = 5000;
	} else {
		freq_test = 2500;
	}

	/* Set the Tx gain, corresponding to the power index values, that we read before
	   h/w power control was disabled
	*/
	wlc_phy_txpwr_index_nphy(pi, 1, pi_nphy->nphy_cal_orig_pwr_idx[0], TRUE);
	wlc_phy_txpwr_index_nphy(pi, 2, pi_nphy->nphy_cal_orig_pwr_idx[1], TRUE);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* Disable phyhang_avoid so that resetCCA doesn't mess with our
	 * antenna settings
	*/
	phyhang_avoid_state = pi_nphy->phyhang_avoid;
	pi_nphy->phyhang_avoid   = FALSE;

	/* Enable the external PA on both cores, since we are using
	 * the external TSSI for TX gainctrl.
	 *
	 * Also set the TRSW to R position: For Core0 set ant sw0 to R
	 * for core1 set ant sw1 to R.
	 */
	phy_saveregs[0] = phy_reg_read(pi, NPHY_RfctrlIntc1);
	phy_saveregs[1] = phy_reg_read(pi, NPHY_RfctrlIntc2);
	phy_saveregs[2] = phy_reg_read(pi, NPHY_RfctrlOverride0);
	phy_saveregs[3] = phy_reg_read(pi, NPHY_RfctrlOverride1);
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
		RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

	if (! debug) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x2,
			                                 RADIO_MIMO_CORESEL_ALLRXTX);
		} else {
			if (set_core0_trsw2r) {
				wlc_phy_rfctrlintc_override_nphy(pi,
				    NPHY_RfctrlIntc_override_TRSW, 0x2, RADIO_MIMO_CORESEL_CORE1);
			} else {
				wlc_phy_rfctrlintc_override_nphy(pi,
				    NPHY_RfctrlIntc_override_TRSW, 0x1, RADIO_MIMO_CORESEL_CORE1);
			}
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x8,
			                                 RADIO_MIMO_CORESEL_CORE2);
		}
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x1,
			                                 RADIO_MIMO_CORESEL_ALLRXTX);
		} else {
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x1,
			                                 RADIO_MIMO_CORESEL_CORE1);
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x7,
			                                 RADIO_MIMO_CORESEL_CORE2);
		}
	}

	/* Disable the re-sampler (in case we are in spur avoidance mode) */
	orig_BBConfig = phy_reg_read(pi, NPHY_BBConfig);
	phy_reg_mod(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK, 0);

	/* Read the current bbmult values */
	wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &m0m1);

	for (core = 0; core < pi->pubpi.phy_corenum; core++) {
		txpwrindex = (int32) pi_nphy->nphy_cal_orig_pwr_idx[core];

		for (gainctrl_loopidx = 0; gainctrl_loopidx < 2; gainctrl_loopidx++) {
			wlc_phy_tx_tone_nphy(pi, freq_test, ampl_test, 0, 0, FALSE);

			/* First play the tone and then switch ON the extPA in order to avoid
			 * a current spike that exceeds 500mA
			 */
			OSL_DELAY(50);
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 1,
			         (core == 0)? RADIO_MIMO_CORESEL_CORE1 : RADIO_MIMO_CORESEL_CORE2);

			/* Zero the bbmult for the core which is not of interest */
			if (core == PHY_CORE_0) {
				curr_m0m1 = m0m1 & 0xff00;
			} else {
				curr_m0m1 = m0m1 & 0x00ff;
			}

			wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &curr_m0m1);
			wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &curr_m0m1);

			OSL_DELAY(50);

			/* Get the average tone power */
			wlc_phy_est_tonepwr_nphy(pi, qdBm_power, NPHY_CAL_TSSISAMPS);

			pi_nphy->nphy_bb_mult_save = 0;
			wlc_phy_stopplayback_nphy(pi);

			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
			                     RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

			delta_power = (dBm_targetpower * 4) - qdBm_power[core];

			txpwrindex -= stepsize * delta_power;
			if (txpwrindex < 0) {
				txpwrindex = 0;
			} else if (txpwrindex > 127) {
				txpwrindex = 127;
			}

			/* Limit the Tx Power for boards with high power external PA */
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				if (NREV_IS(pi->pubpi.phy_rev, 4) &&
				        (pi->srom_fem5g.extpagain == 3)) {
					if (txpwrindex < 30) {
						txpwrindex = 30;
					}
				}
			} else { /* 2 GHz band */
				if (NREV_GE(pi->pubpi.phy_rev, 5) &&
				        (pi->srom_fem2g.extpagain == 3)) {
					if (txpwrindex < 50) {
						txpwrindex = 50;
					}
				}
			}

			wlc_phy_txpwr_index_nphy(pi, (1 << core), (uint8)txpwrindex, TRUE);
		}

		pi_nphy->nphy_txcal_pwr_idx[core] = (uint8) txpwrindex;

		if (debug) {
			uint16 radio_gain;
			uint16 dbg_m0m1;

			wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &dbg_m0m1);

			wlc_phy_tx_tone_nphy(pi, freq_test, ampl_test, 0, 0, FALSE);

			wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &dbg_m0m1);
			wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &dbg_m0m1);

			OSL_DELAY(100);

			wlc_phy_est_tonepwr_nphy(pi, qdBm_power, NPHY_CAL_TSSISAMPS);

			wlc_phy_table_read_nphy(pi, 7, 1, (0x110+core), 16, &radio_gain);

			PHY_ERROR(("Check output power on spectrum analyzer for core=%d,"
			    "txpwrindex=%d, estpower=%d, radio_gain=0x%x\n",
			    core, txpwrindex, qdBm_power[core]/4, radio_gain));
			OSL_DELAY(4000000);
			pi_nphy->nphy_bb_mult_save = 0;
			wlc_phy_stopplayback_nphy(pi);
		}
	}

	wlc_phy_txpwr_index_nphy(pi, 1, pi_nphy->nphy_txcal_pwr_idx[0], TRUE);
	wlc_phy_txpwr_index_nphy(pi, 2, pi_nphy->nphy_txcal_pwr_idx[1], TRUE);

	/* Save the bbmult value. This will be used to scale the IQcal bbmult
	   values in the gain ladders
	*/
	wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &pi_nphy->nphy_txcal_bbmult);

	/* Restore the state of the re-sampler (in case we are in spur avoidance mode) */
	phy_reg_write(pi, NPHY_BBConfig, orig_BBConfig);

	/* Restore Rfctrl override settings (PA and TRSW)  */
	phy_reg_write(pi, NPHY_RfctrlIntc1, phy_saveregs[0]);
	phy_reg_write(pi, NPHY_RfctrlIntc2, phy_saveregs[1]);
	phy_reg_write(pi, NPHY_RfctrlOverride0, phy_saveregs[2]);
	phy_reg_write(pi, NPHY_RfctrlOverride1, phy_saveregs[3]);

	/* Restore phyhang_avoid state  */
	pi_nphy->phyhang_avoid = phyhang_avoid_state;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

static void
wlc_phy_update_txcal_ladder_nphy(phy_info_t *pi, uint16 core)
{
	int indx;
	uint32 bbmult_scale;
	uint16 bbmult;
	uint16 tblentry;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	nphy_txiqcal_ladder_t ladder_lo[] = {
	{3, 0}, {4, 0}, {6, 0}, {9, 0}, {13, 0}, {18, 0},
	{25, 0}, {25, 1}, {25, 2}, {25, 3}, {25, 4}, {25, 5},
	{25, 6}, {25, 7}, {35, 7}, {50, 7}, {71, 7}, {100, 7}};

	nphy_txiqcal_ladder_t ladder_iq[] = {
	{3, 0}, {4, 0}, {6, 0}, {9, 0}, {13, 0}, {18, 0},
	{25, 0}, {35, 0}, {50, 0}, {71, 0}, {100, 0}, {100, 1},
	{100, 2}, {100, 3}, {100, 4}, {100, 5}, {100, 6}, {100, 7}};

	bbmult = (core == PHY_CORE_0)?
	((pi_nphy->nphy_txcal_bbmult >> 8) & 0xff) : (pi_nphy->nphy_txcal_bbmult & 0xff);

	for (indx = 0; indx < 18; indx++) {
		bbmult_scale = ladder_lo[indx].percent * bbmult;
		bbmult_scale /= 100;

		tblentry = ((bbmult_scale & 0xff) << 8) | ladder_lo[indx].g_env;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, indx, 16, &tblentry);

		bbmult_scale = ladder_iq[indx].percent * bbmult;
		bbmult_scale /= 100;

		tblentry = ((bbmult_scale & 0xff) << 8) | ladder_iq[indx].g_env;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, indx+32, 16, &tblentry);
	}
}

void
wlc_phy_cal_perical_nphy_run(phy_info_t *pi, uint8 caltype)
{
	nphy_txgains_t target_gain;
	uint8 tx_pwr_ctrl_state;
	bool fullcal = TRUE;
	bool restore_tx_gain = FALSE;
	bool mphase;
	uint8 entries[] = {0, 0, 0, 0, 0, 0, 0, 0};

#if defined(WLMCHAN) || defined(PHYCAL_CACHING)
	ch_calcache_t *ctx = wlc_phy_get_chanctx(pi, pi->radio_chanspec);
#endif

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: Running NPHY periodic calibration chanspec 0x%x phase: %d\n",
	           pi->sh->unit,
	           pi->radio_chanspec, pi->cal_info->cal_phase_id));

	/* Exit immediately if we are running on Quickturn */
	if (NORADIO_ENAB(pi->pubpi) || (!pi->radio_is_on)) {
		wlc_phy_cal_perical_mphase_reset(pi);
		return;
	}

	/* skip cal if phy is muted */
	if (PHY_MUTED(pi))
		return;

	ASSERT(pi->phy_cal_mode != PHY_PERICAL_DISABLE);

	if (wlc_phy_eu_edcrs_status_nphy(pi))
		return;

	/*
	 * AUTO mode: If the last calibration was on the current channel, do a partial
	 * calibration, otherwise do a FULL calibration
	 * non-auto mode: full or partial based on caltype
	 */
	if (caltype == PHY_PERICAL_AUTO)
		fullcal = (pi->radio_chanspec != pi->cal_info->u.ncal.txiqlocal_chanspec);
	else if (caltype == PHY_PERICAL_PARTIAL)
		fullcal = FALSE;

	if (pi_nphy->cal_type_override != PHY_PERICAL_AUTO) {
		fullcal = (pi_nphy->cal_type_override == PHY_PERICAL_FULL)? TRUE : FALSE;
	}

#ifdef WLMCHAN
	if (!ctx) {
#endif /* WLMCHAN */
		/*
		 * If the previous phase of a multiphase calibration was on a different channel,
		 * then restart the multiphase calibration from the beginning on CURRENT channel
		 */
		if ((pi->cal_info->cal_phase_id > MPHASE_CAL_STATE_INIT)) {
			if (pi->cal_info->u.ncal.txiqlocal_chanspec != pi->radio_chanspec)
				wlc_phy_cal_perical_mphase_restart(pi);
		}
#ifdef WLMCHAN
	}
#endif

	if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
		if (pi->cal_info->cal_phase_id != MPHASE_CAL_STATE_IDLE)
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 5000);
	} else {
		/* Make the ucode send a CTS-to-self packet with duration set to 10ms. This
		 * prevents packets from other STAs/AP from interfering with Rx IQcal
		 */
		if ((pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_RXCAL)) {
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 10000);
		}

		/* send out CTS-to-self before PAPD cal
		 * using ~31ms for now which is ~max available; might or might not be enough;
		 * this is executed by ucode when ucode is suspended a few lines
		 * below here;
		 * for a future case where the initial duration is chosen too long,
		 * can consider using a "CF End" packet (need to add) when ucode
		 * resumes after the end of the calibration
		 */
		if ((pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_PAPDCAL) && (PHY_IPA(pi))) {
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 31000);
		}
	}


	wlc_phy_btcx_wlan_critical_enter_nphy(pi);
	wlapi_suspend_mac_and_wait(pi->sh->physhim);

	wlc_phyreg_enter((wlc_phy_t *)pi);

	/* For 4322, we need to save the current Tx power indices OR current Tx gain, since we
	   may land up changing them during Tx gain control. For 4321, these are just used as
	   information during cal dumps
	*/
	if ((pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_IDLE) ||
	    (pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_INIT)) {
		pi_nphy->nphy_cal_orig_pwr_idx[0] =
		    wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_0);
		pi_nphy->nphy_cal_orig_pwr_idx[1] =
		    wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_1);

		if (pi->nphy_txpwrctrl != PHY_TPC_HW_OFF) {
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2,
			    0x110, 16, pi_nphy->nphy_cal_orig_tx_gain);
		} else {
			pi_nphy->nphy_cal_orig_tx_gain[0] = 0;
			pi_nphy->nphy_cal_orig_tx_gain[1] = 0;
		}
	}
	target_gain = wlc_phy_get_tx_gain_nphy(pi);
	tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
	wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);

	/* For CB2 with 2x3 switch, want outer (0,1) ants so T/R works properly,
	 * -- reset the GPIO-based switch control
	 */
	if (pi->antsel_type == ANTSEL_2x3)
		wlc_phy_antsel_init_nphy((wlc_phy_t *)pi, TRUE);

	mphase = (pi->cal_info->cal_phase_id != MPHASE_CAL_STATE_IDLE);
	if (!mphase) {

#ifndef NOISE_CAL_LCNXNPHY
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			wlapi_suspend_mac_and_wait(pi->sh->physhim);
			wlc_phy_tempsense_based_minpwr_change(pi, TRUE);
			wlapi_enable_mac(pi->sh->physhim);
		}

#endif /* NOISE_CAL_LCNXNPHY */
		/* For 4322, set the Tx power to approx 10dBm before doing Tx/Rx cal */
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			wlc_phy_precal_txgain_nphy(pi);
			restore_tx_gain = TRUE;

			target_gain = pi_nphy->nphy_cal_target_gain;
		}
		if (BCME_OK == wlc_phy_cal_txiqlo_nphy(pi, target_gain, fullcal, mphase)) {
			/* send out CTS-to-self before PAPD cal */
			if (PHY_IPA(pi)) {
				wlc_phyreg_exit((wlc_phy_t *)pi);
				wlapi_enable_mac(pi->sh->physhim);
				if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
					wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 9000);
				} else {
					wlapi_bmac_write_shm(pi->sh->physhim,
						M_CTS_DURATION, 31000);
				}
				wlapi_suspend_mac_and_wait(pi->sh->physhim);
				wlc_phyreg_enter((wlc_phy_t *)pi);
				wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_0,
					pi->pubpi.phy_corenum - 1);
			}

			/* Enable and disable MAC, so that we can force the ucode to
			   send a CTS-to-self, before starting the RX IQcal
			*/
			wlc_phyreg_exit((wlc_phy_t *)pi);
			wlapi_enable_mac(pi->sh->physhim);
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 10000);
			wlapi_suspend_mac_and_wait(pi->sh->physhim);
			wlc_phyreg_enter((wlc_phy_t *)pi);

			if (BCME_OK == wlc_phy_cal_rxiq_nphy(pi, target_gain,
			                                     (pi->first_cal_after_assoc ||
			                                      (pi->u.pi_nphy->cal_type_override ==
			                                       PHY_PERICAL_FULL)) ? 2 : 0,
			                                     FALSE, 0x3)) {
				wlc_phy_savecal_nphy(pi);

				/* tx pwr control is on, restore coeffs */
				wlc_phy_txpwrctrl_coeff_setup_nphy(pi);

				/* update the timestamp on success */
				pi->cal_info->last_cal_time = pi->sh->now;
			}
		}
		if (caltype != PHY_PERICAL_AUTO) {
			wlc_phy_rssi_cal_nphy(pi);
		}

#if defined(PHYCAL_CACHING) || defined(WLMCHAN)
		if (ctx)
			wlc_phy_cal_cache_nphy((wlc_phy_t *)pi);
#endif

		/* Idle TSSI measurement is required while starting/joining
		   a BSS/IBSS after the NPHY calibration
		*/
		if (pi->first_cal_after_assoc ||
		    (pi->u.pi_nphy->cal_type_override == PHY_PERICAL_FULL)) {
			pi->first_cal_after_assoc = FALSE;
			wlc_phy_txpwrctrl_idle_tssi_nphy(pi);
			wlc_phy_txpwrctrl_pwr_setup_nphy(pi);
		}

		/* Do a VCO cal to prevent VCO/PLL from losing lock due to temp delta */
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			wlc_phy_radio205x_vcocal_nphy(pi);
		}
	} else {	/* mphase */
		ASSERT(pi->phy_cal_mode >= PHY_PERICAL_MPHASE);

		PHY_CAL(("wlc_phy_periodic_cal_nphy: %d\n", pi->cal_info->cal_phase_id));
		switch (pi->cal_info->cal_phase_id) {
		case MPHASE_CAL_STATE_INIT:

			if (CHSPEC_IS5G(pi->radio_chanspec) &&
			    (pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID)) {

				int16 nphy_currtemp = 0;
				uint16 crsminpwr_temp_thresh = 10;
				uint16 crsmin;

				wlapi_suspend_mac_and_wait(pi->sh->physhim);
				nphy_currtemp = wlc_phy_tempsense_nphy(pi);

				crsmin = (nphy_currtemp <= crsminpwr_temp_thresh) ?
				        0x44 : phy_reg_read(pi, NPHY_crsminpowerl0) &
				        NPHY_crsminpowerl0_crsminpower0_MASK;

				phy_reg_mod(pi, NPHY_crsminpoweru0,
				            NPHY_crsminpoweru0_crsminpower0_MASK,
				            (crsmin << NPHY_crsminpoweru0_crsminpower0_SHIFT));
				phy_reg_mod(pi, NPHY_crsminpowerl0,
				            NPHY_crsminpowerl0_crsminpower0_MASK,
				            (crsmin << NPHY_crsminpowerl0_crsminpower0_SHIFT));
				wlapi_enable_mac(pi->sh->physhim);
			}
#ifndef NOISE_CAL_LCNXNPHY
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
				wlapi_suspend_mac_and_wait(pi->sh->physhim);
				wlc_phy_tempsense_based_minpwr_change(pi, TRUE);
				wlapi_enable_mac(pi->sh->physhim);
			}
#endif /* NOISE_CAL_LCNXNPHY */

			pi->cal_info->last_cal_time = pi->sh->now;
			pi->cal_info->u.ncal.txiqlocal_chanspec = pi->radio_chanspec;
			/* For 4322, set the Tx power to approx 10dBm before doing Tx/Rx cal */
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				wlc_phy_precal_txgain_nphy(pi);
			} else {
				pi_nphy->nphy_cal_target_gain = wlc_phy_get_tx_gain_nphy(pi);
			}

			pi->cal_info->cal_phase_id++;
			break;

		case MPHASE_CAL_STATE_TXPHASE0:	/* The 1st of 6 Tx calibration phases */
		case MPHASE_CAL_STATE_TXPHASE1:
		case MPHASE_CAL_STATE_TXPHASE2:
		case MPHASE_CAL_STATE_TXPHASE3:
		case MPHASE_CAL_STATE_TXPHASE4:
		case MPHASE_CAL_STATE_TXPHASE5:
			if ((pi->radar_percal_mask & 0x10) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;

			if (wlc_phy_cal_txiqlo_nphy(pi, pi_nphy->nphy_cal_target_gain,
			    fullcal, TRUE) != BCME_OK) {
				/* rare case, just reset */
				PHY_ERROR(("wlc_phy_nphy_tqcal_tx failed\n"));
				wlc_phy_cal_perical_mphase_reset(pi);
				break;
			}

			/* this step finished, move the phase id */
			if (NREV_LE(pi->pubpi.phy_rev, 2) &&
			    (pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_TXPHASE4)) {
				pi->cal_info->cal_phase_id += 2;
			}
			else {
				pi->cal_info->cal_phase_id++;
			}
			break;

		case MPHASE_CAL_STATE_PAPDCAL:
			if ((pi->radar_percal_mask & 0x2) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			/* add papd cal as part of multi-phase PHASE calibration */
			if (PHY_IPA(pi)) {
				if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
					wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_0,
						PHY_CORE_0);
				} else {
					/*  Make antenna stay at the original place. */
					if (NREV_GE(pi->pubpi.phy_rev, 7))
						wlc_phy_ant_force_nphy(pi, entries);
					wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_0,
						pi->pubpi.phy_corenum - 1);
					/*  Restore the AntSwCtrlLUT */
					if (NREV_GE(pi->pubpi.phy_rev, 7))
						wlc_phy_ant_release_nphy(pi, entries);
				}
			}
			if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
				pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_PAPDCAL1;
			} else {
				pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RXCAL;
			}
			break;

		case MPHASE_CAL_STATE_PAPDCAL1:
			if ((pi->radar_percal_mask & 0x2) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			/* add papd cal as part of multi-phase PHASE calibration */
			if (PHY_IPA(pi)) {
				wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_1, PHY_CORE_1);
			}
			pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RXCAL;
			break;

		case MPHASE_CAL_STATE_RXCAL:
			if ((pi->radar_percal_mask & 0x1) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
				if (wlc_phy_cal_rxiq_nphy(pi, target_gain,
				                          (pi->first_cal_after_assoc ||
				                           (pi_nphy->cal_type_override ==
				                            PHY_PERICAL_FULL)) ? 2 : 0,
				                          FALSE, 0x1) == BCME_OK) {
					wlc_phy_savecal_nphy(pi);
				}

				/* this step finished, move the phase id */
				pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RXCAL1;

			} else {
				if (wlc_phy_cal_rxiq_nphy(pi, target_gain,
				                          (pi->first_cal_after_assoc ||
				                           (pi_nphy->cal_type_override ==
				                            PHY_PERICAL_FULL)) ? 2 : 0,
				                          FALSE, 0x3) == BCME_OK) {
					wlc_phy_savecal_nphy(pi);
				}

				/* this step finished, move the phase id */
				pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RSSICAL;
			}
			break;

		case MPHASE_CAL_STATE_RXCAL1:
			if ((pi->radar_percal_mask & 0x1) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			if (wlc_phy_cal_rxiq_nphy(pi, target_gain,
			                          (pi->first_cal_after_assoc ||
			                           (pi_nphy->cal_type_override ==
			                            PHY_PERICAL_FULL)) ? 2 : 0,
			                          FALSE, 0x2) == BCME_OK) {
				wlc_phy_savecal_nphy(pi);
			}
			/* this step finished, move the phase id */
			pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RSSICAL;
			break;

		case MPHASE_CAL_STATE_RSSICAL:
			if ((pi->radar_percal_mask & 0x4) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			wlc_phy_txpwrctrl_coeff_setup_nphy(pi);
			wlc_phy_rssi_cal_nphy(pi);

			/* Do a VCO cal to prevent VCO/PLL from losing lock due to temp delta */
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				wlc_phy_radio205x_vcocal_nphy(pi);
			}
			restore_tx_gain = TRUE;
			/* If this is the first calibration after association then we still have one
			 * more phase to go
			 */
			if (pi->first_cal_after_assoc) {
				pi->cal_info->cal_phase_id++;
			} else {
				wlc_phy_cal_perical_mphase_reset(pi);

#ifdef WLMCHAN
				/* store the calibrations since done */
				if (ctx) {
					PHY_CAL(("%s %d: Storing the cals for 0x%x phase %d\n",
					         __FUNCTION__, __LINE__, ctx->chanspec,
					         pi->cal_info->cal_phase_id));
					wlc_phy_cal_cache_nphy((wlc_phy_t *)pi);
				}
#endif
			}

			break;


		case MPHASE_CAL_STATE_IDLETSSI:
			if ((pi->radar_percal_mask & 0x8) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			/* Idle TSSI measurement is required while starting/joining
			 * a BSS/IBSS after the NPHY calibration
			 */
			if (pi->first_cal_after_assoc) {
				pi->first_cal_after_assoc = FALSE;
				wlc_phy_txpwrctrl_idle_tssi_nphy(pi);
				wlc_phy_txpwrctrl_pwr_setup_nphy(pi);
			}

			wlc_phy_cal_perical_mphase_reset(pi);
#ifdef WLMCHAN
			/* store the calibrations since done */
			if (ctx) {
				PHY_ERROR(("%s: Storing the cals for 0x%x phase %d\n",
				         __FUNCTION__, ctx->chanspec,
				           pi->cal_info->cal_phase_id));
				wlc_phy_cal_cache_nphy((wlc_phy_t *)pi);
			}
#endif
			break;

		default:
			PHY_ERROR(("wlc_phy_periodic_cal_nphy: Invalid calibration phase %d\n",
			    pi->cal_info->cal_phase_id));
			ASSERT(0);
			wlc_phy_cal_perical_mphase_reset(pi);
			break;
		}
	}

	/* For 4322, restore the Tx gains since they may have changed during Tx gain control */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (restore_tx_gain) {
			if (tx_pwr_ctrl_state != PHY_TPC_HW_OFF) {
				/* Restore the Tx gain, to the power index values, that we read
				   before h/w power control was disabled
				*/
				wlc_phy_txpwr_index_nphy(pi, 1,
				    pi_nphy->nphy_cal_orig_pwr_idx[0], FALSE);
				wlc_phy_txpwr_index_nphy(pi, 2,
				    pi_nphy->nphy_cal_orig_pwr_idx[1], FALSE);

				/* Reset these to default values */
				pi_nphy->nphy_txpwrindex[0].index = -1;
				pi_nphy->nphy_txpwrindex[1].index = -1;
			} else {
				wlc_phy_txpwr_index_nphy(pi, (1 << 0),
					(int8) (pi_nphy->nphy_txpwrindex[0].index_internal), FALSE);
				wlc_phy_txpwr_index_nphy(pi, (1 << 1),
					(int8) (pi_nphy->nphy_txpwrindex[1].index_internal), FALSE);
			}
		}
	}

	wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);
	wlc_phyreg_exit((wlc_phy_t *)pi);
	wlc_phy_btcx_wlan_critical_exit_nphy(pi);
	wlapi_enable_mac(pi->sh->physhim);
}

int
wlc_phy_cal_txiqlo_nphy(phy_info_t *pi, nphy_txgains_t target_gain, bool fullcal, bool mphase)
{
	uint16 val;
	uint16 tbl_buf[11];
	uint8 cal_cnt;
	uint16 cal_cmd;
	uint8 num_cals, max_cal_cmds;
	uint16 core_no, cal_type;
	uint16 diq_start = 0;
	uint8 phy_bw;
	uint16 max_val;
	uint16 tone_freq;
	uint16 gain_save[2];
	uint16 cal_gain[2];
	nphy_iqcal_params_t cal_params[2];
	uint32 tbl_len;
	void *tbl_ptr;
	bool ladder_updated[2];
	uint8 mphase_cal_lastphase = 0;
	int bcmerror = BCME_OK;
	bool   phyhang_avoid_state = FALSE;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	uint16 tbl_tx_iqlo_cal_loft_ladder_20[] = {
		0x0300, 0x0500, 0x0700, 0x0900, 0x0d00, 0x1100, 0x1900, 0x1901, 0x1902,
		0x1903, 0x1904, 0x1905, 0x1906, 0x1907, 0x2407, 0x3207, 0x4607, 0x6407
	}; /* LOFT Ladder [m / g_env] */

	uint16 tbl_tx_iqlo_cal_iqimb_ladder_20[] = {
		0x0200, 0x0300, 0x0600, 0x0900, 0x0d00, 0x1100, 0x1900, 0x2400, 0x3200,
		0x4600, 0x6400, 0x6401, 0x6402, 0x6403, 0x6404, 0x6405, 0x6406, 0x6407
	}; /* IQImb Ladder [m / g_en] */

	uint16 tbl_tx_iqlo_cal_loft_ladder_40[] = {
		0x0200, 0x0300, 0x0400, 0x0700, 0x0900, 0x0c00, 0x1200, 0x1201, 0x1202,
		0x1203, 0x1204, 0x1205, 0x1206, 0x1207, 0x1907, 0x2307, 0x3207, 0x4707
	}; /* LOFT Ladder [m / g_env] */

	uint16 tbl_tx_iqlo_cal_iqimb_ladder_40[] = {
		0x0100, 0x0200, 0x0400, 0x0700, 0x0900, 0x0c00, 0x1200, 0x1900, 0x2300,
		0x3200, 0x4700, 0x4701, 0x4702, 0x4703, 0x4704, 0x4705, 0x4706, 0x4707
	}; /* IQImb Ladder [m / g_en] */

	uint16 tbl_tx_iqlo_cal_startcoefs[] = {
		0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000
	}; /* Start Coefficients */

	uint16 tbl_tx_iqlo_cal_cmds_fullcal[] = {
		0x8123, 0x8264, 0x8086, 0x8245, 0x8056,
		0x9123, 0x9264, 0x9086, 0x9245, 0x9056
	}; /* Table of commands for calibrations: fullcal */

	uint16 tbl_tx_iqlo_cal_cmds_recal[] = {
		0x8101, 0x8253, 0x8053, 0x8234, 0x8034,
		0x9101, 0x9253, 0x9053, 0x9234, 0x9034
	}; /* Table of commands for calibrations: recal */

	/* IQ/LO cal Rev3+ specific tables */
	uint16 tbl_tx_iqlo_cal_startcoefs_nphyrev3[] = {
		0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
		0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
		0x0000
	}; /* Start Coefficients */

	uint16 tbl_tx_iqlo_cal_cmds_fullcal_nphyrev3[] = {
		0x8434, 0x8334, 0x8084, 0x8267, 0x8056, 0x8234,
		0x9434, 0x9334, 0x9084, 0x9267, 0x9056, 0x9234
	}; /* Table of commands for calibrations: fullcal */

	uint16 tbl_tx_iqlo_cal_cmds_recal_nphyrev3[] = {
		0x8423, 0x8323, 0x8073, 0x8256, 0x8045, 0x8223,
		0x9423, 0x9323, 0x9073, 0x9256, 0x9045, 0x9223
	}; /* Table of commands for calibrations: recal */
	nphy_cal_result_t *ncal = &pi->cal_info->u.ncal;

	/* The pi_nphy->nphy_use_int_tx_iqlo_cal flag determines whether
	 * the Tx IQ/LOFT cal in external
	 * PA boards would be performed boards using the radio's
	 * internal envelope/peak detectors
	 * or using the external FEM's peak detector. This flag is set in wlc_phy_init_nphy.
	 */

	wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* Disable phyhang_avoid */
	if (NREV_GE(pi->pubpi.phy_rev, 4)) {
		phyhang_avoid_state = pi_nphy->phyhang_avoid;
		pi_nphy->phyhang_avoid   = FALSE;
	}

	if (CHSPEC_IS40(pi->radio_chanspec)) {
		phy_bw = 40;
	} else {
		phy_bw = 20;
	}

	/* save tx gain setting & set new gain settings */
	/* TCL: set SAVE_gain [mimophy_read_table RFSeq 2 0x110] */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);

	for (core_no = 0; core_no <= 1; core_no++) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			PHY_CAL(("wlc_phy_cal_txiqlo_nphy: tx core %d target gain: pad = %d,"
			         " pga = %d, txgm = %d, txlpf = %d\n", core_no,
			         target_gain.pad[core_no], target_gain.pga[core_no],
			         target_gain.txgm[core_no], target_gain.txlpf[core_no]));
		} else {
			PHY_CAL(("wlc_phy_cal_txiqlo_nphy: tx core %d target gain: pad = %d,"
			         " pga = %d, txgm = %d\n", core_no, target_gain.pad[core_no],
			         target_gain.pga[core_no], target_gain.txgm[core_no]));
		}
	}

	/* TCL: set gain_config0 [mimophy_iqcal_get_gainconfig 0] */
	/* TCL: set gain_config1 [mimophy_iqcal_get_gainconfig 1] */
	for (core_no = 0; core_no <= 1; core_no++) {
		wlc_phy_iqcal_gainparams_nphy(pi, core_no, target_gain, &cal_params[core_no]);
		cal_gain[core_no] = cal_params[core_no].cal_gain;

		PHY_CAL(("%s: tx core %d cal params: pad %d, pga %d, txgm %d."
			"cal_gain 0x%x ncorr[0..3] = [0x%x 0x%x 0x%x 0x%x]\n",
			__FUNCTION__, core_no, cal_params[core_no].pad, cal_params[core_no].pga,
			cal_params[core_no].txgm, cal_gain[core_no],
			cal_params[core_no].ncorr[0], cal_params[core_no].ncorr[1],
			cal_params[core_no].ncorr[2], cal_params[core_no].ncorr[3]));
	}

	/* Set and force tx cal_gain to take effect, TCL: */
	/* TCL: mimophy_tx_gain [lindex $gain_config0 0] [lindex $gain_config0 1] \
	 *        [lindex $gain_config0 2] [lindex $gain_config1 0] [lindex $gain_config1 1] \
	 *        [lindex $gain_config1 2]  1
	 */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, cal_gain);
	/* Note: wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX); is not needed here,
	 * because the rx2tx switch occurs implicitly in the subsequent call to play tone
	 */

	/* Set the radio in TX iqlo cal state */
	wlc_phy_txcal_radio_setup_nphy(pi);

	/* Setup the PHY for TX iqlo cal */
	wlc_phy_txcal_physetup_nphy(pi);

	ladder_updated[0] = ladder_updated[1] = FALSE;
	if (!(NREV_GE(pi->pubpi.phy_rev, 6) ||
	(NREV_IS(pi->pubpi.phy_rev, 5) && PHY_IPA(pi) && (CHSPEC_IS2G(pi->radio_chanspec))))) {
		/* specify gain ladders, details see TCL code */
		if (phy_bw == 40) {
			tbl_ptr = tbl_tx_iqlo_cal_loft_ladder_40; /* ptr to val */
			tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_loft_ladder_40); /* # values   */
		} else {
			tbl_ptr = tbl_tx_iqlo_cal_loft_ladder_20; /* ptr to val */
			tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_loft_ladder_20); /* # values   */
		}
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 0, 16, tbl_ptr);

		if (phy_bw == 40) {
			tbl_ptr = tbl_tx_iqlo_cal_iqimb_ladder_40; /* ptr to val */
			tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_iqimb_ladder_40); /* # values   */
		} else {
			tbl_ptr = tbl_tx_iqlo_cal_iqimb_ladder_20; /* ptr to val */
			tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_iqimb_ladder_20); /* # values   */
		}
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 32, 16, tbl_ptr);
	}

	/* Set Gain Control Parameters including IQ/LO cal enable bit */
	/*   iqlocal_en<15> / start_index / thresh_d2 / ladder_length_d2
	 * For REV7+, increase the Aux ADC clip thresh_d2 from 10 to 13 for the IQ cal engine to
	 * make use of more dynamic range to obtain better Tx IQ/LOFT cal performance. For REVs 1
	 * through 6, the old setting of 10 is retained since they have already been extensively
	 * tested. The threshold is not increased to the maximum value of 15 to provide some
	 * headroom to guard against the event that the Aux ADC clips for any of the 9 points in
	 * the IQ/LOFT cal grid search.
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_reg_write(pi, NPHY_iqloCalCmdGctl, 0x8ad9);
	} else {
		phy_reg_write(pi, NPHY_iqloCalCmdGctl, 0x8aa9);
	}

	/* save bb_mult_m value */
	/* TCL: set SAVE_bb_mult_m [mimophy_read_table iqloCaltbl 1 87] */
	/* MOVED TO PLAY TONE */

	/* turn on test tone */
	max_val = 250;
	tone_freq = (phy_bw == 20) ? 2500 : 5000;

	/* wlc_phy_stopplayback_nphy(pi); */     /* mimophy_stop_playback */

	if (pi->cal_info->cal_phase_id > MPHASE_CAL_STATE_TXPHASE0) {
/* Temp fix for dongle builds - but we should not have the number of samlpes
 * hardcoded; it is better to store off the number of samples which have been setup
 * in the pi->cal_info structure and use it to call wlc_phy_runsamples_nphy here
 */
#ifdef DONGLEBUILD
		wlc_phy_runsamples_nphy(pi, phy_bw * 4, 0xffff, 0, 1, 0, FALSE);
#else
		wlc_phy_runsamples_nphy(pi, phy_bw * 8, 0xffff, 0, 1, 0, FALSE);
#endif
		bcmerror = BCME_OK;
	} else {
		bcmerror = wlc_phy_tx_tone_nphy(pi, tone_freq, max_val, 1, 0, FALSE);
	}

	/* !!! if play tone failed, no need to continue */
	if (bcmerror == BCME_OK) {

		/* start coefficients:
		 * a0 b0 a1 b1 ci0_cq0_ci1_cq1 di0_dq0 di1_dq1 ei0_eq0 ei1_eq1 fi0_fq0 fi1_fq1
		 */
		if (pi->cal_info->cal_phase_id > MPHASE_CAL_STATE_TXPHASE0) {
			tbl_ptr = ncal->txcal_interm_coeffs;
			tbl_len = ARRAYSIZE(pi->cal_info->u.ncal.txcal_interm_coeffs);
			if (NREV_LT(pi->pubpi.phy_rev, 3)) {
				/* For NPHY rev2, there were no fi,fq coeffs */
				tbl_len -= 2;
			}
		} else {
			if ((!fullcal) && (ncal->txiqlocal_coeffsvalid)) {
				/* run a re-calibration only */
				PHY_CAL(("wlc_phy_cal_txiqlo_nphy: recal\n"));
				tbl_ptr = ncal->txiqlocal_coeffs;
				tbl_len = ARRAYSIZE(ncal->txiqlocal_coeffs);
				if (NREV_LT(pi->pubpi.phy_rev, 3)) {
					/* For NPHY rev2, there were no fi,fq coeffs */
					tbl_len -= 2;
				}
			} else {
				/* run a full calibration */
				PHY_CAL(("wlc_phy_cal_txiqlo_nphy: full cal (forced=%s)\n",
				((!fullcal) ? "yes" : "no")));
				fullcal = TRUE;

				if (NREV_GE(pi->pubpi.phy_rev, 3)) {
					tbl_ptr = tbl_tx_iqlo_cal_startcoefs_nphyrev3;
					tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_startcoefs_nphyrev3);
				} else {
					tbl_ptr = tbl_tx_iqlo_cal_startcoefs;
					tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_startcoefs);
				}
			}
		}
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 64, 16, tbl_ptr);

		/* ------------------
		 * Calibration steps
		 * ------------------
		 */

		if (fullcal) {
			max_cal_cmds = (NREV_GE(pi->pubpi.phy_rev, 3))?
			ARRAYSIZE(tbl_tx_iqlo_cal_cmds_fullcal_nphyrev3) :
			ARRAYSIZE(tbl_tx_iqlo_cal_cmds_fullcal);
		} else {
			max_cal_cmds = (NREV_GE(pi->pubpi.phy_rev, 3))?
			ARRAYSIZE(tbl_tx_iqlo_cal_cmds_recal_nphyrev3) :
			ARRAYSIZE(tbl_tx_iqlo_cal_cmds_recal);
		}

		if (mphase) {
			cal_cnt = pi->cal_info->txcal_cmdidx;
			if ((cal_cnt + pi->cal_info->txcal_numcmds) < max_cal_cmds) {
				num_cals = cal_cnt + pi->cal_info->txcal_numcmds;
			} else {
				num_cals = max_cal_cmds;
			}
		} else {
			cal_cnt = 0;
			num_cals = max_cal_cmds;
		}

		for (; cal_cnt < num_cals; cal_cnt++) {
			/* read command from table */
			if (fullcal) {
				cal_cmd = (NREV_GE(pi->pubpi.phy_rev, 3))?
				tbl_tx_iqlo_cal_cmds_fullcal_nphyrev3[cal_cnt] :
				tbl_tx_iqlo_cal_cmds_fullcal[cal_cnt];
			} else {
				cal_cmd = (NREV_GE(pi->pubpi.phy_rev, 3))?
				tbl_tx_iqlo_cal_cmds_recal_nphyrev3[cal_cnt] :
				tbl_tx_iqlo_cal_cmds_recal[cal_cnt];
			}
			/*  get cal type and core_to_be_calibrated */
			core_no = ((cal_cmd & 0x3000) >> 12);
			cal_type = ((cal_cmd & 0x0F00) >> 8);

			if (!(pi_nphy->nphy_use_int_tx_iqlo_cal)) {
				/* Enable the external PA on the core that we are calibrating,
			     * if we are using external TSSI for TX IQCal.
			     */
				wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 1,
				((core_no == 0)?
				RADIO_MIMO_CORESEL_CORE1 : RADIO_MIMO_CORESEL_CORE2));
				OSL_DELAY(20);
			}

			if (NREV_GE(pi->pubpi.phy_rev, 6) ||
			(NREV_IS(pi->pubpi.phy_rev, 5) &&
			PHY_IPA(pi) && (CHSPEC_IS2G(pi->radio_chanspec)))) {
				if (!ladder_updated[core_no]) {
					wlc_phy_update_txcal_ladder_nphy(pi, core_no);
					ladder_updated[core_no] = TRUE;
				}
			}

			/* get & set intervals settling and measurement intervals */
			val = (cal_params[core_no].ncorr[cal_type] << 8) | NPHY_N_GCTL;
			phy_reg_write(pi, NPHY_iqloCalCmdNnum, val);

			/* if analog LO cal, store suggested (systematic) dig LOFT comp vals */
			if ((cal_type == 1) || (cal_type == 3) || (cal_type == 4)) {
				/* store suggested (systematic) dig LOFT comp vals */
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 69 + core_no,
				16, tbl_buf);

				diq_start = tbl_buf[0];
				/* reset digital DC inj to zero before analog LO cal */
				tbl_buf[0] = 0;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 69 + core_no,
				16, tbl_buf);
			}

			/* common part for all cals */
			phy_reg_write(pi, NPHY_iqloCalCmd, cal_cmd);
			/* mimophy_iqcal_wait, MAX wait time is ~20ms */
			SPINWAIT(((phy_reg_read(pi, NPHY_iqloCalCmd) & 0xc000) != 0),
			NPHY_SPINWAIT_CAL_TXIQLO);
			ASSERT((phy_reg_read(pi, NPHY_iqloCalCmd) & 0xc000) == 0);

			if (!(pi_nphy->nphy_use_int_tx_iqlo_cal)) {
				wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
				RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);
			}

			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 96, 16, tbl_buf);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 64, 16, tbl_buf);

			/* if analog LO cal, restore initial diq0 values */
			if ((cal_type == 1) || (cal_type == 3) || (cal_type == 4)) {
				/* restore initial diq0 values */
				/* TCL: mimophy_write_table iqloCaltbl  $diq_start  69+core_no ; */
				tbl_buf[0] = diq_start;
				/* ?? wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1,
				 *  69+core_no, 16, tbl_buf);
				 */
			}

		}

		/* nphase calibration, update the Tx cal cmd index, pointing to
		 * the next set of multiphase commands for the next time around.
		 * If we are done issuing all the Tx cal cmds then reset the Tx cal cmd index
		 */
		if (mphase) {
			pi->cal_info->txcal_cmdidx = num_cals;
			if (pi->cal_info->txcal_cmdidx >= max_cal_cmds)
				pi->cal_info->txcal_cmdidx = 0;
		}

		mphase_cal_lastphase =
		(NREV_LE(pi->pubpi.phy_rev, 2)) ?
		MPHASE_CAL_STATE_TXPHASE4 : MPHASE_CAL_STATE_TXPHASE5;

		/* single phase or last tx stage in multiphase cal, save the results */
		if (!mphase || (pi->cal_info->cal_phase_id == mphase_cal_lastphase)) {
			/* currently defunct Mixer iDAC cal - need to include in the loop adequately
			 * for REV2 (B0), see TCL code
			 * Important Note: The assumption is that the last cal *in each core* is NOT
			 *                 an analog LO cal (otherwise have to manually write coeffs
			 *                 from Best to radio regs, see TCL.
			 * Apply IQ Cal Results to OFDM PHY
			 *  TCL: mimophy_write_table iqloCaltbl
			 *  [mimophy_read_table iqloCaltbl 4 96] 80
			 * ---------------------
			 * End Calibration steps
			 * ---------------------
			 */

			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 96, 16, tbl_buf);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 80, 16, tbl_buf);

			if (NREV_LT(pi->pubpi.phy_rev, 2)) {
				/* Write Zeros into B-PHY IQ comp (better than phase rotated OFDM
				 * phy coeffs) -- this is just to be sure; reset values should be
				 * zero anyway
				 *  TCL: mimophy_write_table iqloCaltbl {0 0 0 0} 88; a0,b0,a1,b1
				 */
				tbl_buf[0] = 0; tbl_buf[1] = 0; tbl_buf[2] = 0; tbl_buf[3] = 0;
				/* As of REV-2 (B0 and beyond), this correction is obsolete */
			}
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 88, 16, tbl_buf);

			/* Apply Digital LOFT Comp to OFDM PHY (di0,dq0,di1,dq1) */
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 101, 16, tbl_buf);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 85, 16, tbl_buf);

			/* TCL: mimophy_write_table iqloCaltbl
			   [mimophy_read_table iqloCaltbl 2 101] 93
			 */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 93, 16, tbl_buf);

			/* Also store results in pi->txiqlocal_coeffs and flag valid */
			/* TCL: set def(tx_iqlo_cal_interm_coeffs)
			   [mimophy_read_table iqloCaltbl 9 96];
			 */
			tbl_len = ARRAYSIZE(ncal->txiqlocal_coeffs);
			if (NREV_LT(pi->pubpi.phy_rev, 3)) {
				/* For NPHY rev2, there were no fi,fq coeffs */
				tbl_len -= 2;
			}
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL,
			tbl_len, 96, 16, ncal->txiqlocal_coeffs);
			/* set valid flag */
			ncal->txiqlocal_coeffsvalid = TRUE;
			ncal->txiqlocal_chanspec = pi->radio_chanspec;
		} else {
			tbl_len = ARRAYSIZE(pi->cal_info->u.ncal.txcal_interm_coeffs);
			if (NREV_LT(pi->pubpi.phy_rev, 3)) {
				/* For NPHY rev2, there were no fi,fq coeffs */
				tbl_len -= 2;
			}
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL,
			tbl_len, 96, 16, ncal->txcal_interm_coeffs);
		}

		PHY_CAL(("wlc_phy_cal_txiqlo_nphy: results\n"));
		PHY_CAL(("\tA0=%4d B0=%4d A1=%4d B1=%4d Ci0=%4d Cq0=%4d Ci1=%4d Cq1=%4d\n",
		(int16)ncal->txiqlocal_coeffs[0], (int16)ncal->txiqlocal_coeffs[1],
		(int16)ncal->txiqlocal_coeffs[2], (int16)ncal->txiqlocal_coeffs[3],
		(int8)((ncal->txiqlocal_coeffs[4] & (0xF<<12))>>8)>>4,
		(int8)((ncal->txiqlocal_coeffs[4] & (0xF<<8))>>4)>>4,
		(int8)((ncal->txiqlocal_coeffs[4] & (0xF<<4))>>0)>>4,
		(int8)((ncal->txiqlocal_coeffs[4] & (0xF<<0))<<4)>>4));
		PHY_CAL(("\tDi0=%4d Dq0=%4d Di1=%4d Dq1=%4d Ei0=%4d Eq0=%4d Ei1=%4d Eq1=%4d\n",
		(int8)((ncal->txiqlocal_coeffs[5] & (0xFF<<8))>>8),
		(int8)((ncal->txiqlocal_coeffs[5] & (0xFF<<0))>>0),
		(int8)((ncal->txiqlocal_coeffs[6] & (0xFF<<8))>>8),
		(int8)((ncal->txiqlocal_coeffs[6] & (0xFF<<0))>>0),
		(int8)((ncal->txiqlocal_coeffs[7] & (0xFF<<8))>>8),
		(int8)((ncal->txiqlocal_coeffs[7] & (0xFF<<0))>>0),
		(int8)((ncal->txiqlocal_coeffs[8] & (0xFF<<8))>>8),
		(int8)((ncal->txiqlocal_coeffs[8] & (0xFF<<0))>>0)));

		/* Apply Analog LOFT Comp (OFDM-PHY and B-PHY)
		 * -- assumed to be unnecessary for now (see Important Note in TCL)
		 */

		/* Switch off test tone */
		wlc_phy_stopplayback_nphy(pi);	/* mimophy_stop_playback */

		/* Restore bb_mult_m */
		/* TCL: mimophy_write_table iqloCaltbl $SAVE_bb_mult_m 87 */
		/* MOVED TO TX_TONE */

		/* disable IQ/LO cal */
		phy_reg_write(pi, NPHY_iqloCalCmdGctl, 0x0000);

	} else {
		phy_reg_write(pi, NPHY_iqloCalCmdGctl, 0x0000);
	}

	/* Clean Up PHY */
	wlc_phy_txcal_phycleanup_nphy(pi);

	/* restore tx gain */
	/* TCL: mimophy_write_table RFSeq    $SAVE_gain 0x110 */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);
	/* Note: no RFSeq to enforce change, next tx will do it */

	/* Clean up RADIO */
	wlc_phy_txcal_radio_cleanup_nphy(pi);

	/* 20in40 iq comp WAR */
	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		if (!mphase || (pi->cal_info->cal_phase_id == mphase_cal_lastphase))
			wlc_phy_tx_iq_war_nphy(pi);
	}

	/* Enable phyhang_avoid for NPHY_REV4+ */
	if (NREV_GE(pi->pubpi.phy_rev, 4)) {
		pi_nphy->phyhang_avoid = phyhang_avoid_state;
	}

	wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	return bcmerror;
}

static void
wlc_phy_reapply_txcal_coeffs_nphy(phy_info_t *pi)
{
	uint16 tbl_buf[7];
	nphy_cal_result_t *ncal = &pi->cal_info->u.ncal;

	ASSERT(NREV_LT(pi->pubpi.phy_rev, 2));

	if ((ncal->txiqlocal_chanspec == pi->radio_chanspec) &&
	    (ncal->txiqlocal_coeffsvalid)) {
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, ARRAYSIZE(tbl_buf), 80, 16,
			tbl_buf);

		/*
		   If the Tx calibration coefficients have been
		   overwritten by the ucode, re-write the coefficients
		   to the IQ cal PHY table
		 */
		if ((ncal->txiqlocal_coeffs[0] != tbl_buf[0]) ||
		    (ncal->txiqlocal_coeffs[1] != tbl_buf[1]) ||
		    (ncal->txiqlocal_coeffs[2] != tbl_buf[2]) ||
		    (ncal->txiqlocal_coeffs[3] != tbl_buf[3])) {
			/* Apply IQ Cal Results to OFDM PHY */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 80, 16,
				ncal->txiqlocal_coeffs);

			tbl_buf[0] = 0; tbl_buf[1] = 0;
			tbl_buf[2] = 0; tbl_buf[3] = 0;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 88, 16, tbl_buf);

			/* Apply Digital LOFT Comp to OFDM PHY */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 85, 16,
				&ncal->txiqlocal_coeffs[5]);

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 93, 16,
				&ncal->txiqlocal_coeffs[5]);
		}
	}
}

static void
wlc_phy_tx_iq_war_nphy(phy_info_t *pi)
{
	nphy_iq_comp_t tx_comp;

	/*   Store Tx IQ Comp values in SHM for MAC to restore per frame */
	wlc_phy_table_read_nphy(pi, 15, 4, 0x50, 16, (void *)&tx_comp);

	wlapi_bmac_write_shm(pi->sh->physhim, M_20IN40_IQ, tx_comp.a0);
	wlapi_bmac_write_shm(pi->sh->physhim, M_20IN40_IQ + 2, tx_comp.b0);
	wlapi_bmac_write_shm(pi->sh->physhim, M_20IN40_IQ + 4, tx_comp.a1);
	wlapi_bmac_write_shm(pi->sh->physhim, M_20IN40_IQ + 6, tx_comp.b1);
}

void
wlc_phy_rx_iq_coeffs_nphy(phy_info_t *pi, uint8 write, nphy_iq_comp_t *pcomp)
{
	if (write) {
		phy_reg_write(pi, NPHY_Core1RxIQCompA0, pcomp->a0);
		phy_reg_write(pi, NPHY_Core1RxIQCompB0, pcomp->b0);
		phy_reg_write(pi, NPHY_Core2RxIQCompA1, pcomp->a1);
		phy_reg_write(pi, NPHY_Core2RxIQCompB1, pcomp->b1);
	} else {
		pcomp->a0 = phy_reg_read(pi, NPHY_Core1RxIQCompA0);
		pcomp->b0 = phy_reg_read(pi, NPHY_Core1RxIQCompB0);
		pcomp->a1 = phy_reg_read(pi, NPHY_Core2RxIQCompA1);
		pcomp->b1 = phy_reg_read(pi, NPHY_Core2RxIQCompB1);
	}
}

void
wlc_phy_rx_iq_est_nphy(phy_info_t *pi, phy_iq_est_t *est, uint16 num_samps,
	uint8 wait_time, uint8 wait_for_crs)
{
	uint8 core;

	/* Get Rx IQ Imbalance Estimate from modem */
	phy_reg_write(pi, NPHY_IqestSampleCount, num_samps);
	phy_reg_mod(pi, NPHY_IqestWaitTime, NPHY_IqestWaitTime_waitTime_MASK,
	            (wait_time << NPHY_IqestWaitTime_waitTime_SHIFT));
	phy_reg_mod(pi, NPHY_IqestCmd, NPHY_IqestCmd_iqMode,
	            (wait_for_crs) ? NPHY_IqestCmd_iqMode : 0);

	phy_reg_mod(pi, NPHY_IqestCmd, NPHY_IqestCmd_iqstart,
	            NPHY_IqestCmd_iqstart);

	/* wait for estimate */
	SPINWAIT(((phy_reg_read(pi, NPHY_IqestCmd) & NPHY_IqestCmd_iqstart) != 0),
		NPHY_SPINWAIT_RX_IQ_EST);
	ASSERT((phy_reg_read(pi, NPHY_IqestCmd) & NPHY_IqestCmd_iqstart) == 0);

	if ((phy_reg_read(pi, NPHY_IqestCmd) & NPHY_IqestCmd_iqstart) == 0) {
		ASSERT(pi->pubpi.phy_corenum <= PHY_CORE_MAX);
		for (core = 0; core < pi->pubpi.phy_corenum; core++) {
			est[core].i_pwr = (phy_reg_read(pi, NPHY_IqestipwrAccHi(core)) << 16) |
				phy_reg_read(pi, NPHY_IqestipwrAccLo(core));
			est[core].q_pwr = (phy_reg_read(pi, NPHY_IqestqpwrAccHi(core)) << 16) |
				phy_reg_read(pi, NPHY_IqestqpwrAccLo(core));
			est[core].iq_prod = (phy_reg_read(pi, NPHY_IqestIqAccHi(core)) << 16) |
				phy_reg_read(pi, NPHY_IqestIqAccLo(core));
			PHY_CAL(("wlc_phy_rx_iq_est_nphy: core%i "
				 "i_pwr = %u, q_pwr = %u, iq_prod = %d\n",
				 core, est[core].i_pwr, est[core].q_pwr, est[core].iq_prod));
		}
	} else
		PHY_ERROR(("wlc_phy_rx_iq_est_nphy: IQ measurement timed out\n"));
}

#define CAL_RETRY_CNT 2
static void
wlc_phy_calc_rx_iq_comp_nphy(phy_info_t *pi, uint8 core_mask)
{
	uint8 curr_core;
	phy_iq_est_t est[PHY_CORE_MAX];
	nphy_iq_comp_t old_comp, new_comp;
	int32  iq = 0;
	uint32 ii = 0, qq = 0;
	int16  iq_nbits, qq_nbits, brsh, arsh;
	int32  a, b, temp;
	int bcmerror = BCME_OK;
	uint cal_retry = 0;

	if (core_mask == 0x0) return;

	/* compute Rx compensation coeffs
	 *   -- assumes no compensation to start
	 */

	/* until have code to refine compensation params
	 *   for each re-cal, zero out comp coeffs and
	 *   do "one-shot" calibration.
	 */
	wlc_phy_rx_iq_coeffs_nphy(pi, 0, &old_comp);
	new_comp.a0 = new_comp.b0 = new_comp.a1 = new_comp.b1 = 0x0;
	wlc_phy_rx_iq_coeffs_nphy(pi, 1, &new_comp);

cal_try:
	wlc_phy_rx_iq_est_nphy(pi, est, 0x4000, 32, 0);

	/* init new comp coeffs to old ones, in case we're preserving some
	 * cores' values
	 */
	new_comp = old_comp;

	for (curr_core = 0; curr_core < pi->pubpi.phy_corenum; curr_core++) {
		/* for each core, implement the following floating point
		 * operations quantized to 10 fractional bits:
		 *   b = -iq/ii
		 *   a = -1 + sqrt(qq/ii - b*b)
		 */
		if ((curr_core == PHY_CORE_0) && (core_mask & 0x1)) {
			iq = est[curr_core].iq_prod;
			ii = est[curr_core].i_pwr;
			qq = est[curr_core].q_pwr;
			if ((CHIPID(pi->sh->chip) == BCM43239_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM53572_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM43131_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM43217_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM43227_CHIP_ID)) {
				ii = est[curr_core].q_pwr;
				qq = est[curr_core].i_pwr;
			}
			PHY_CAL(("%s: Initial Imbalance: iq0 = %d, ii0 = %d, qq0 = %d\n",
				__FUNCTION__, iq, ii, qq));
		} else if ((curr_core == PHY_CORE_1) && (core_mask & 0x2)) {
			iq = est[curr_core].iq_prod;
			ii = est[curr_core].i_pwr;
			qq = est[curr_core].q_pwr;
			if ((CHIPID(pi->sh->chip) == BCM43239_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM53572_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM43131_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM43217_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM43227_CHIP_ID)) {
				ii = est[curr_core].q_pwr;
				qq = est[curr_core].i_pwr;
			}
			PHY_CAL(("%s: Initial Imbalance: iq1 = %d, ii1 = %d, qq1 = %d\n",
				__FUNCTION__, iq, ii, qq));
		} else {
			continue;
		}

		/* bounds check estimate info */
		if ((ii + qq) < NPHY_MIN_RXIQ_PWR) {
			PHY_ERROR(("RXIQ imbalance estimate power too small, skipping cal!\n"));
			bcmerror = BCME_ERROR;
			break;
		}

		iq_nbits = wlc_phy_nbits(iq);
		qq_nbits = wlc_phy_nbits(qq);

		arsh = 10-(30-iq_nbits);
		if (arsh >= 0) {
			a = (-(iq << (30 - iq_nbits)) + (ii >> (1 + arsh)));
			temp = (int32) (ii >>  arsh);
			if (temp == 0) {
				PHY_ERROR(("Aborting Rx IQCAL! ii=%d, arsh=%d\n", ii, arsh));
				bcmerror = BCME_ERROR;
				break;
			}
		} else {
			a = (-(iq << (30 - iq_nbits)) + (ii << (-1 - arsh)));
			temp = (int32) (ii << -arsh);
			if (temp == 0) {
				PHY_ERROR(("Aborting Rx IQCAL! ii=%d, arsh=%d\n", ii, arsh));
				bcmerror = BCME_ERROR;
				break;
			}
		}

		a /= temp;

		brsh = qq_nbits-31+20;
		if (brsh >= 0) {
			b = (qq << (31-qq_nbits));
			temp = (int32) (ii >>  brsh);
			if (temp == 0) {
				PHY_ERROR(("Aborting Rx IQCAL! ii=%d, brsh=%d\n", ii, brsh));
				bcmerror = BCME_ERROR;
				break;
			}
		} else {
			b = (qq << (31-qq_nbits));
			temp = (int32) (ii << -brsh);
			if (temp == 0) {
				PHY_ERROR(("Aborting Rx IQCAL! ii=%d, brsh=%d\n", ii, brsh));
				bcmerror = BCME_ERROR;
				break;
			}
		}
		b /= temp;
		b -= a*a;
		b = (int32) wlc_phy_sqrt_int((uint32) b);
		b -= (1 << 10);

		if ((curr_core == PHY_CORE_0) && (core_mask & 0x1)) {
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				new_comp.a0 = (int16) a & 0x3ff;
				new_comp.b0 = (int16) b & 0x3ff;
			} else {
				/* For NPHY revision < 3, the a & b coeffs were swapped */
				new_comp.a0 = (int16) b & 0x3ff;
				new_comp.b0 = (int16) a & 0x3ff;
			}
		}
		if ((curr_core == PHY_CORE_1) && (core_mask & 0x2)) {
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				new_comp.a1 = (int16) a & 0x3ff;
				new_comp.b1 = (int16) b & 0x3ff;
			} else {
				/* For NPHY revision < 3, the a & b coeffs were swapped */
				new_comp.a1 = (int16) b & 0x3ff;
				new_comp.b1 = (int16) a & 0x3ff;
			}
		}
	}

	/* Restore previous calibration values if we are aborting the Rx cal */
	if (bcmerror != BCME_OK) {
#ifdef MACOSX
		OSL_LOG("phycal",
		        "Aborting Rx IQCAL attempt %d: iq0_prod=%d, i0_pwr=%d, q0_pwr=%d\n",
		        cal_retry, est[0].iq_prod, est[0].i_pwr, est[0].q_pwr);
		OSL_LOG("phycal",
		        "Aborting Rx IQCAL attempt %d: iq1_prod=%d, i1_pwr=%d, q1_pwr=%d\n",
		        cal_retry, est[1].iq_prod, est[1].i_pwr, est[1].q_pwr);
#else
		PHY_ERROR(("Aborting Rx IQCAL: iq0_prod=%d, i0_pwr=%d, q0_pwr=%d\n",
		est[0].iq_prod, est[0].i_pwr, est[0].q_pwr));
		PHY_ERROR(("Aborting Rx IQCAL: iq1_prod=%d, i1_pwr=%d, q1_pwr=%d\n",
		est[1].iq_prod, est[1].i_pwr, est[1].q_pwr));
		ASSERT(0);
#endif

		if (cal_retry < CAL_RETRY_CNT) {
			cal_retry++;
			goto cal_try;
		}

		new_comp = old_comp;
	} else if (cal_retry > 0) {
#ifdef MACOSX
		OSL_LOG("phycal", "Cal %d success: iq0_prod=%d, i0_pwr=%d, q0_pwr=%d\n",
		        cal_retry, est[0].iq_prod, est[0].i_pwr, est[0].q_pwr);
		OSL_LOG("phycal", "Cal %d success: iq1_prod=%d, i1_pwr=%d, q1_pwr=%d\n",
		        cal_retry, est[1].iq_prod, est[1].i_pwr, est[1].q_pwr);
#endif
	}

	PHY_CAL(("%s: b0 = 0x%03x, a0 = 0x%03x, b1 = 0x%03x, a1 = 0x%03x\n",
		__FUNCTION__, new_comp.b0, new_comp.a0, new_comp.b1, new_comp.a1));

	/* write computed correction */
	wlc_phy_rx_iq_coeffs_nphy(pi, 1, &new_comp);

#if ENABLE_RXIQCAL_DBG
	/* show residual imbalance for diagnostic purposes */
	wlc_phy_rx_iq_est_nphy(pi, est, 0x4000, 32, 0);
	if (core_mask & 0x1) {
		PHY_INFORM(("Residual Imbalance: iq0 = %d, ii0 = %d, qq0 = %d\n",
		           est[0].iq_prod, est[0].i_pwr, est[0].q_pwr));
	}
	if (core_mask & 0x2) {
		PHY_INFORM(("Residual Imbalance: iq1 = %d, ii1 = %d, qq1 = %d\n",
		           est[1].iq_prod, est[1].i_pwr, est[1].q_pwr));
	}
#endif  /* ENABLE_RXIQCAL_DBG */
}

static void
wlc_phy_rxcal_radio_setup_nphy(phy_info_t *pi, uint8 rx_core)
{
	uint16 offtune_val;
	uint16 bias_g = 0;
	uint16 bias_a = 0;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (rx_core == PHY_CORE_0) {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				pi_nphy->tx_rx_cal_radio_saveregs[0] =
				        read_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_5G_PWRUP);
				pi_nphy->tx_rx_cal_radio_saveregs[1] =
				        read_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_5G_ATTEN);

				write_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_5G_PWRUP, 0x3);
				write_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_5G_ATTEN, 0xaf);

			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[0] =
				        read_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_2G_PWRUP);
				pi_nphy->tx_rx_cal_radio_saveregs[1] =
				        read_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_2G_ATTEN);

				write_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_2G_PWRUP, 0x3);
				write_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_2G_ATTEN, 0x7f);
			}

		} else {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				pi_nphy->tx_rx_cal_radio_saveregs[0] =
				        read_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_5G_PWRUP);
				pi_nphy->tx_rx_cal_radio_saveregs[1] =
				        read_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_5G_ATTEN);

				write_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_5G_PWRUP, 0x3);
				write_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_5G_ATTEN, 0xaf);
			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[0] =
				        read_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_2G_PWRUP);
				pi_nphy->tx_rx_cal_radio_saveregs[1] =
				        read_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_2G_ATTEN);

				write_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_2G_PWRUP, 0x3);
				write_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_2G_ATTEN, 0x7f);
			}
		}

	} else {
	if (rx_core == PHY_CORE_0) {
		pi_nphy->tx_rx_cal_radio_saveregs[0] =
		        read_radio_reg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX1);
		pi_nphy->tx_rx_cal_radio_saveregs[1] =
		        read_radio_reg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX0);

		if (RADIOREV(pi->pubpi.radiorev) >= 5) {
			pi_nphy->tx_rx_cal_radio_saveregs[2] =
			    read_radio_reg(pi, RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX0);
			pi_nphy->tx_rx_cal_radio_saveregs[3] =
			    read_radio_reg(pi, RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX1);
		}

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			/* For 2056 radiorev >= 5, LNA1 can be powered down completely.
			 * For previous radiorevs (i.e. 4322A1 and prior chips), we
			 * de-tune LNA1
			 */
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    read_radio_reg(pi,
				        RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX0);

				write_radio_reg(pi,
				    RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX0, 0x40);

				write_radio_reg(pi,
				    RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX1, bias_a);

				write_radio_reg(pi,
				    RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX0, bias_a);
			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    read_radio_reg(pi,
				        RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX0);

				offtune_val = (pi_nphy->tx_rx_cal_radio_saveregs[2] & 0xF0) >> 8;
				offtune_val = (offtune_val <= 0x7)? 0xF : 0;

				mod_radio_reg(pi,
				    RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX0,
				        0xF0, (offtune_val << 8));
			}

			write_radio_reg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX1, 0x9);
			write_radio_reg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX0, 0x9);
		} else {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    read_radio_reg(pi,
				        RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX0);

				write_radio_reg(pi,
				    RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX0, 0x40);

				write_radio_reg(pi,
				    RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX1, bias_g);

				write_radio_reg(pi,
				    RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX0, bias_g);

			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    read_radio_reg(pi,
				        RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX0);

				offtune_val = (pi_nphy->tx_rx_cal_radio_saveregs[2] & 0xF0) >> 8;
				offtune_val = (offtune_val <= 0x7)? 0xF : 0;

				mod_radio_reg(pi,
				    RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX0,
				        0xF0, (offtune_val << 8));
			}

			write_radio_reg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX1, 0x6);
			write_radio_reg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX0, 0x6);
		}

	} else { /* rx_core == PHY_CORE_1 */
		pi_nphy->tx_rx_cal_radio_saveregs[0] =
		        read_radio_reg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX0);
		pi_nphy->tx_rx_cal_radio_saveregs[1] =
		        read_radio_reg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX1);

		if (RADIOREV(pi->pubpi.radiorev) >= 5) {
			pi_nphy->tx_rx_cal_radio_saveregs[2] =
			    read_radio_reg(pi, RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX1);
			pi_nphy->tx_rx_cal_radio_saveregs[3] =
			    read_radio_reg(pi, RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX0);
		}

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			/* For 2056 radiorev >= 5, LNA1 can be powered down completely.
			 * For previous radiorevs (i.e. 4322A1 and prior chips), we
			 * de-tune LNA1
			 */
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    read_radio_reg(pi,
				        RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX1);

				write_radio_reg(pi,
				    RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX1, 0x40);

				write_radio_reg(pi,
				    RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX0, bias_a);

				write_radio_reg(pi,
				    RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX1, bias_a);
			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    read_radio_reg(pi,
				        RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX1);

				offtune_val = (pi_nphy->tx_rx_cal_radio_saveregs[2] & 0xF0) >> 8;
				offtune_val = (offtune_val <= 0x7)? 0xF : 0;

				mod_radio_reg(pi,
				    RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX1,
				        0xF0, (offtune_val << 8));
			}


			write_radio_reg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX0, 0x9);
			write_radio_reg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX1, 0x9);
		} else {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    read_radio_reg(pi,
				        RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX1);

				write_radio_reg(pi,
				    RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX1, 0x40);

				write_radio_reg(pi,
				    RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX0, bias_g);

				write_radio_reg(pi,
				    RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX1, bias_g);
			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    read_radio_reg(pi,
				        RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX1);

				offtune_val = (pi_nphy->tx_rx_cal_radio_saveregs[2] & 0xF0) >> 8;
				offtune_val = (offtune_val <= 0x7)? 0xF : 0;

				mod_radio_reg(pi,
				    RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX1,
				        0xF0, (offtune_val << 8));
			}

			write_radio_reg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX0, 0x6);
			write_radio_reg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX1, 0x6);
		}
	}
}
}

static void
wlc_phy_rxcal_radio_cleanup_nphy(phy_info_t *pi, uint8 rx_core)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (rx_core == PHY_CORE_0) {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				write_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_5G_PWRUP,
				                pi_nphy->tx_rx_cal_radio_saveregs[0]);
				write_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_5G_ATTEN,
				                pi_nphy->tx_rx_cal_radio_saveregs[1]);

			} else {
				write_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_2G_PWRUP,
				                pi_nphy->tx_rx_cal_radio_saveregs[0]);
				write_radio_reg(pi, RADIO_2057_TX0_TXRXCOUPLE_2G_ATTEN,
				                pi_nphy->tx_rx_cal_radio_saveregs[1]);
			}

		} else {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				write_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_5G_PWRUP,
				                pi_nphy->tx_rx_cal_radio_saveregs[0]);
				write_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_5G_ATTEN,
				                pi_nphy->tx_rx_cal_radio_saveregs[1]);

			} else {
				write_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_2G_PWRUP,
				                pi_nphy->tx_rx_cal_radio_saveregs[0]);
				write_radio_reg(pi, RADIO_2057_TX1_TXRXCOUPLE_2G_ATTEN,
				                pi_nphy->tx_rx_cal_radio_saveregs[1]);
			}
		}

	} else {
	if (rx_core == PHY_CORE_0) {
		write_radio_reg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX1,
		        pi_nphy->tx_rx_cal_radio_saveregs[0]);

		write_radio_reg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX0,
		        pi_nphy->tx_rx_cal_radio_saveregs[1]);

		if (RADIOREV(pi->pubpi.radiorev) >= 5) {
			write_radio_reg(pi, RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX0,
			        pi_nphy->tx_rx_cal_radio_saveregs[2]);

			write_radio_reg(pi, RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX1,
			        pi_nphy->tx_rx_cal_radio_saveregs[3]);
		}

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				write_radio_reg(pi, RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX0,
				    pi_nphy->tx_rx_cal_radio_saveregs[4]);
			} else {
				write_radio_reg(pi, RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX0,
				    pi_nphy->tx_rx_cal_radio_saveregs[4]);
			}
		} else {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				write_radio_reg(pi, RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX0,
				    pi_nphy->tx_rx_cal_radio_saveregs[4]);
			} else {
				write_radio_reg(pi, RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX0,
				    pi_nphy->tx_rx_cal_radio_saveregs[4]);
			}
		}

	} else {
		write_radio_reg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX0,
		        pi_nphy->tx_rx_cal_radio_saveregs[0]);

		write_radio_reg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX1,
		        pi_nphy->tx_rx_cal_radio_saveregs[1]);

		if (RADIOREV(pi->pubpi.radiorev) >= 5) {
			write_radio_reg(pi, RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX1,
			    pi_nphy->tx_rx_cal_radio_saveregs[2]);

			write_radio_reg(pi, RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX0,
			    pi_nphy->tx_rx_cal_radio_saveregs[3]);
		}

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				write_radio_reg(pi, RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX1,
				    pi_nphy->tx_rx_cal_radio_saveregs[4]);
			} else {
				write_radio_reg(pi, RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX1,
				    pi_nphy->tx_rx_cal_radio_saveregs[4]);
			}
		} else {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				write_radio_reg(pi, RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX1,
				    pi_nphy->tx_rx_cal_radio_saveregs[4]);
			} else {
				write_radio_reg(pi, RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX1,
				    pi_nphy->tx_rx_cal_radio_saveregs[4]);
			}
		}
	}
}
}


static void
wlc_phy_rxcal_physetup_nphy(phy_info_t *pi, uint8 rx_core)
{
	uint8 tx_core;
	uint16 rx_antval, tx_antval;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* intra-core loopback */
		tx_core = rx_core;
	} else {
		tx_core = (rx_core == PHY_CORE_0)? 1 : 0;
	}

	/* save off pre-cal reg values */
	pi_nphy->tx_rx_cal_phy_saveregs[0] = phy_reg_read(pi, NPHY_RfseqCoreActv);
	pi_nphy->tx_rx_cal_phy_saveregs[1] = phy_reg_read(pi, (rx_core == PHY_CORE_0) ?
	        NPHY_AfectrlCore1 : NPHY_AfectrlCore2);
	pi_nphy->tx_rx_cal_phy_saveregs[2] = phy_reg_read(pi, (rx_core == PHY_CORE_0)?
	        NPHY_AfectrlOverride1 : NPHY_AfectrlOverride2);
	pi_nphy->tx_rx_cal_phy_saveregs[3] = phy_reg_read(pi, NPHY_RfctrlIntc1);
	pi_nphy->tx_rx_cal_phy_saveregs[4] = phy_reg_read(pi, NPHY_RfctrlIntc2);
	pi_nphy->tx_rx_cal_phy_saveregs[5] = phy_reg_read(pi, NPHY_RfctrlRSSIOTHERS1);
	pi_nphy->tx_rx_cal_phy_saveregs[6] = phy_reg_read(pi, NPHY_RfctrlRSSIOTHERS2);
	pi_nphy->tx_rx_cal_phy_saveregs[7] = phy_reg_read(pi, NPHY_RfctrlOverride0);
	pi_nphy->tx_rx_cal_phy_saveregs[8] = phy_reg_read(pi, NPHY_RfctrlOverride1);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		pi_nphy->tx_rx_cal_phy_saveregs[11] = phy_reg_read(pi, NPHY_REV7_RfctrlOverride3);
		pi_nphy->tx_rx_cal_phy_saveregs[12] = phy_reg_read(pi, NPHY_REV7_RfctrlOverride4);
		pi_nphy->tx_rx_cal_phy_saveregs[13] = phy_reg_read(pi, NPHY_REV7_RfctrlOverride5);
		pi_nphy->tx_rx_cal_phy_saveregs[14] = phy_reg_read(pi, NPHY_REV7_RfctrlOverride6);
		pi_nphy->tx_rx_cal_phy_saveregs[15] = phy_reg_read(pi, NPHY_AntSelConfig2057);
	}

	/* NPHY_IPA */
	pi_nphy->tx_rx_cal_phy_saveregs[9] = phy_reg_read(pi, NPHY_PapdEnable0);
	pi_nphy->tx_rx_cal_phy_saveregs[10] = phy_reg_read(pi, NPHY_PapdEnable1);

	PHY_REG_LIST_START
		PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, compEnable, 0)
		PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, compEnable, 0)
	PHY_REG_LIST_EXECUTE(pi);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* The register name in REV7+ is RfseqCoreActv2057, but fields and address
		 * are the same as in REV3-6, so keep the old name
		 */

		/* Intra-core loopback: enable Tx for core being calibrated... */
		phy_reg_mod(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_EnTx_MASK,
		            (1 << tx_core) << NPHY_RfseqCoreActv_EnTx_SHIFT);

		phy_reg_mod(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_DisRx_MASK,
		            (1 << (1-rx_core)) << NPHY_RfseqCoreActv_DisRx_SHIFT);

	} else {
	/* Set the core that is being calibrated to Rx mode and the other core
	   to Tx mode
	*/
	phy_reg_mod(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_DisRx_MASK,
	        (1 << tx_core) << NPHY_RfseqCoreActv_DisRx_SHIFT);
	phy_reg_mod(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_EnTx_MASK,
	        (1 << tx_core) << NPHY_RfseqCoreActv_EnTx_SHIFT);
	phy_reg_mod(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_EnRx_MASK,
	        (1 << rx_core) << NPHY_RfseqCoreActv_EnRx_SHIFT);
	phy_reg_mod(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_DisTx_MASK,
	        (1 << rx_core) << NPHY_RfseqCoreActv_DisTx_SHIFT);
	}

	/* Power up the ADC */
	phy_reg_mod(pi, ((rx_core == PHY_CORE_0) ? NPHY_AfectrlCore1 : NPHY_AfectrlCore2),
	        NPHY_REV3_AfectrlCore_adc_pd_MASK, 0);
	phy_reg_mod(pi, (rx_core == PHY_CORE_0)? NPHY_AfectrlOverride1 : NPHY_AfectrlOverride2,
	            NPHY_REV3_AfectrlOverride_adc_pd_MASK,
	            NPHY_REV3_AfectrlOverride_adc_pd_MASK);
	if (NREV_LT(pi->pubpi.phy_rev, 7)) {
		phy_reg_mod(pi, ((rx_core == PHY_CORE_0) ? NPHY_AfectrlCore1 : NPHY_AfectrlCore2),
		            NPHY_REV3_AfectrlCore_adc_lp_MASK |
		            NPHY_REV3_AfectrlCore_adc_hp_MASK,
		            0);
		phy_reg_mod(pi, (rx_core == PHY_CORE_0) ?
		            NPHY_AfectrlOverride1 : NPHY_AfectrlOverride2,
		            NPHY_REV3_AfectrlOverride_adc_lp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_hp_MASK,
		            NPHY_REV3_AfectrlOverride_adc_lp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_hp_MASK);
	}

	/* Disable the external PA on both cores */
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
		RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK,
		                                  0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_rx_MASK,
		                                  0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_tx_MASK,
		                                  1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK,
		                                  1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
		                                  1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID2);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK,
		                                  0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		if (CHSPEC_IS40(pi->radio_chanspec)) {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  2, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		} else {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		}
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
		                                  0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lna1_pu_MASK,
		                                  0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
	} else {
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 0, 3, 0);
	}

	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* Set the TR switch to T position on the core being calibrated */
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x1, rx_core+1);
	} else {
		/* For the Rx core, set the TR switch to T and for the Tx core
		 * set the TR switch to R.
		 */
		if (rx_core == PHY_CORE_0) {
			rx_antval = 0x1;
			tx_antval = 0x8;
		} else {
			rx_antval = 0x4;
			tx_antval = 0x2;
		}

		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, rx_antval,
		                                 rx_core+1);
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, tx_antval,
		                                 tx_core+1);
	}
}

static void
wlc_phy_rxcal_phycleanup_nphy(phy_info_t *pi, uint8 rx_core)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	/* restore pre-cal reg values */
	phy_reg_write(pi, NPHY_RfseqCoreActv, pi_nphy->tx_rx_cal_phy_saveregs[0]);
	phy_reg_write(pi, (rx_core == PHY_CORE_0) ? NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
	        pi_nphy->tx_rx_cal_phy_saveregs[1]);
	phy_reg_write(pi, (rx_core == PHY_CORE_0)? NPHY_AfectrlOverride1 : NPHY_AfectrlOverride2,
	        pi_nphy->tx_rx_cal_phy_saveregs[2]);
	phy_reg_write(pi, NPHY_RfctrlIntc1, pi_nphy->tx_rx_cal_phy_saveregs[3]);
	phy_reg_write(pi, NPHY_RfctrlIntc2, pi_nphy->tx_rx_cal_phy_saveregs[4]);


	phy_reg_write(pi, NPHY_RfctrlRSSIOTHERS1, pi_nphy->tx_rx_cal_phy_saveregs[5]);
	phy_reg_write(pi, NPHY_RfctrlRSSIOTHERS2, pi_nphy->tx_rx_cal_phy_saveregs[6]);
	phy_reg_write(pi, NPHY_RfctrlOverride0, pi_nphy->tx_rx_cal_phy_saveregs[7]);
	phy_reg_write(pi, NPHY_RfctrlOverride1, pi_nphy->tx_rx_cal_phy_saveregs[8]);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride3, pi_nphy->tx_rx_cal_phy_saveregs[11]);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride4, pi_nphy->tx_rx_cal_phy_saveregs[12]);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride5, pi_nphy->tx_rx_cal_phy_saveregs[13]);
		phy_reg_write(pi, NPHY_REV7_RfctrlOverride6, pi_nphy->tx_rx_cal_phy_saveregs[14]);
		phy_reg_write(pi, NPHY_AntSelConfig2057,     pi_nphy->tx_rx_cal_phy_saveregs[15]);
	}

	/* NPHY_IPA */
	phy_reg_write(pi, NPHY_PapdEnable0, pi_nphy->tx_rx_cal_phy_saveregs[9]);
	phy_reg_write(pi, NPHY_PapdEnable1, pi_nphy->tx_rx_cal_phy_saveregs[10]);
}

static void
wlc_phy_rxcal_gainctrl_nphy_rev5(phy_info_t *pi, uint8 rx_core, uint16 *rxgain, uint8 cal_type)
{
	/* Also covers REV7+ */
	uint16 num_samps;
	phy_iq_est_t est[PHY_CORE_MAX];
	uint8 tx_core;
	nphy_iq_comp_t save_comp, zero_comp;
	uint32 i_pwr, q_pwr, curr_pwr, optim_pwr = 0, prev_pwr = 0, thresh_pwr = 10000;
	int16 desired_log2_pwr, actual_log2_pwr, delta_pwr;
	bool gainctrl_done = FALSE;
	uint8 mix_tia_gain = 3;
	int8 optim_gaintbl_index = 0, prev_gaintbl_index = 0;
	int8 curr_gaintbl_index = 3;
	uint8 gainctrl_dirn = NPHY_RXCAL_GAIN_INIT;
	nphy_ipa_txrxgain_t *nphy_rxcal_gaintbl;
	uint16 hpvga, lpf_biq1, lpf_biq0, lna2, lna1;
	int16 fine_gain_idx;
	int8 txpwrindex;
	uint16 nphy_rxcal_txgain[2];

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* intra-core loopback */
		tx_core = rx_core;
	} else {
		tx_core = 1 - rx_core;
	}

	num_samps = 1024;
	desired_log2_pwr = (cal_type == 0) ? 13 : 13;

	wlc_phy_rx_iq_coeffs_nphy(pi, 0, &save_comp);
	zero_comp.a0 = zero_comp.b0 = zero_comp.a1 = zero_comp.b1 = 0x0;
	wlc_phy_rx_iq_coeffs_nphy(pi, 1, &zero_comp);

	/* Adjust mix_tia gain based on A/G band as per rxgain-control choices */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			mix_tia_gain = 3;
		} else if (NREV_GE(pi->pubpi.phy_rev, 4)) {
			mix_tia_gain = 4;
		} else {
			mix_tia_gain = 6;
		}
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_5GHz_rev7;
		} else {
			nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_5GHz;
		}
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_2GHz_rev7;
		} else {
			nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_2GHz;
		}
	}

	do {
		/* REV7+ does not have an analog VGA, so zero-out it's gain code to be safe */
		hpvga = (NREV_GE(pi->pubpi.phy_rev, 7)) ?
		        0 : nphy_rxcal_gaintbl[curr_gaintbl_index].hpvga;
		lpf_biq1 = nphy_rxcal_gaintbl[curr_gaintbl_index].lpf_biq1;
		lpf_biq0 = nphy_rxcal_gaintbl[curr_gaintbl_index].lpf_biq0;
		lna2 = nphy_rxcal_gaintbl[curr_gaintbl_index].lna2;
		lna1 = nphy_rxcal_gaintbl[curr_gaintbl_index].lna1;
		txpwrindex = nphy_rxcal_gaintbl[curr_gaintbl_index].txpwrindex;

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_1tomany_nphy(
				pi, NPHY_REV7_RfctrlOverride_cmd_rxgain,
				((lpf_biq1 << 12) | (lpf_biq0 << 8) |
				 (mix_tia_gain << 4) | (lna2 << 2) | lna1), 0x3, 0);
		} else {
			wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK,
			                             ((hpvga << 12) | (lpf_biq1 << 10) |
			                              (lpf_biq0 << 8) | (mix_tia_gain << 4) |
			                              (lna2 << 2) | lna1), 0x3, 0);
		}

		pi_nphy->nphy_rxcal_pwr_idx[tx_core] = txpwrindex;

		if (txpwrindex == -1) {
			nphy_rxcal_txgain[0] = 0x8ff0 | pi_nphy->nphy_gmval;
			nphy_rxcal_txgain[1] = 0x8ff0 | pi_nphy->nphy_gmval;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
			    2, 0x110, 16, nphy_rxcal_txgain);
		} else {
			wlc_phy_txpwr_index_nphy(pi, tx_core+1, txpwrindex, FALSE);
		}

		/* Send a reference tone */
		wlc_phy_tx_tone_nphy(pi, (CHSPEC_IS40(pi->radio_chanspec)) ?
		                     NPHY_RXCAL_TONEFREQ_40MHz : NPHY_RXCAL_TONEFREQ_20MHz,
		                     NPHY_RXCAL_TONEAMP, 0, cal_type, FALSE);

		/* Get the Rx power */
		wlc_phy_rx_iq_est_nphy(pi, est, num_samps, 32, 0);
		i_pwr = (est[rx_core].i_pwr + num_samps / 2) / num_samps;
		q_pwr = (est[rx_core].q_pwr + num_samps / 2) / num_samps;
		curr_pwr = i_pwr + q_pwr;
		PHY_CAL(("core %u (gain idx %d): i_pwr = %u, q_pwr = %u, curr_pwr = %d\n",
		         rx_core, curr_gaintbl_index, i_pwr, q_pwr, curr_pwr));

		switch (gainctrl_dirn) {
		case NPHY_RXCAL_GAIN_INIT:
			if (curr_pwr > thresh_pwr) {
				gainctrl_dirn = NPHY_RXCAL_GAIN_DOWN;
				prev_gaintbl_index = curr_gaintbl_index;
				curr_gaintbl_index--;
			} else {
				gainctrl_dirn = NPHY_RXCAL_GAIN_UP;
				prev_gaintbl_index = curr_gaintbl_index;
				curr_gaintbl_index++;
			}
			break;

		case NPHY_RXCAL_GAIN_UP:
			if (curr_pwr > thresh_pwr) {
				gainctrl_done = TRUE;
				optim_pwr = prev_pwr;
				optim_gaintbl_index = prev_gaintbl_index;
			} else {
				prev_gaintbl_index = curr_gaintbl_index;
				curr_gaintbl_index++;
			}
			break;

		case NPHY_RXCAL_GAIN_DOWN:
			if (curr_pwr > thresh_pwr) {
				prev_gaintbl_index = curr_gaintbl_index;
				curr_gaintbl_index--;
			} else {
				gainctrl_done = TRUE;
				optim_pwr = curr_pwr;
				optim_gaintbl_index = curr_gaintbl_index;
			}
			break;

		default:
			PHY_ERROR(("Invalid gaintable direction id %d\n", gainctrl_dirn));
			ASSERT(0);
		}

		if ((curr_gaintbl_index < 0) ||
			(curr_gaintbl_index > NPHY_IPA_RXCAL_MAXGAININDEX)) {
			gainctrl_done = TRUE;
			optim_pwr = curr_pwr;
			optim_gaintbl_index = prev_gaintbl_index;
		} else {
			prev_pwr = curr_pwr;
		}

		/* Turn off the tone */
		wlc_phy_stopplayback_nphy(pi);
	} while (! gainctrl_done);


	hpvga = nphy_rxcal_gaintbl[optim_gaintbl_index].hpvga;
	lpf_biq1 = nphy_rxcal_gaintbl[optim_gaintbl_index].lpf_biq1;
	lpf_biq0 = nphy_rxcal_gaintbl[optim_gaintbl_index].lpf_biq0;
	lna2 = nphy_rxcal_gaintbl[optim_gaintbl_index].lna2;
	lna1 = nphy_rxcal_gaintbl[optim_gaintbl_index].lna1;
	txpwrindex = nphy_rxcal_gaintbl[optim_gaintbl_index].txpwrindex;

	actual_log2_pwr = wlc_phy_nbits(optim_pwr);
	delta_pwr = desired_log2_pwr - actual_log2_pwr;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		fine_gain_idx = (int)lpf_biq1 + delta_pwr;
		/* Limit Total LPF To 30 dB */
		if (fine_gain_idx + (int)lpf_biq0 > 10) {
			lpf_biq1 = 10 - lpf_biq0;
		} else {
			lpf_biq1 = (uint16) MAX(fine_gain_idx, 0);
		}
		wlc_phy_rfctrl_override_1tomany_nphy(
			pi, NPHY_REV7_RfctrlOverride_cmd_rxgain,
			((lpf_biq1 << 12) | (lpf_biq0 << 8) |
			 (mix_tia_gain << 4) | (lna2 << 2) | lna1), 0x3, 0);
		PHY_CAL(("FINAL: gainIdx=%3d, lna1=%3d, lna2=%3d, mix_tia=%3d, "
		         "lpf0=%3d, lpf1=%3d, txpwridx=%3d\n",
		         optim_gaintbl_index, lna1, lna2, mix_tia_gain,
		         lpf_biq0, lpf_biq1, txpwrindex));
	} else {
		hpvga = (uint16) MAX(MIN(((int)hpvga) + delta_pwr, 10), 0);
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK,
		                             ((hpvga << 12) | (lpf_biq1 << 10) | (lpf_biq0 << 8) |
		                              (mix_tia_gain << 4) | (lna2 << 2) | lna1), 0x3, 0);

		PHY_CAL(("FINAL: gainIdx=%3d, lna1=%3d, lna2=%3d, mix_tia=%3d, "
		         "lpf0=%3d, lpf1=%3d, hpvga=%3d, txpwridx=%3d\n",
		         optim_gaintbl_index, lna1, lna2, mix_tia_gain, lpf_biq0, lpf_biq1,
		         hpvga, txpwrindex));
	}

	if (rxgain != NULL) {
		*rxgain++ = lna1;
		*rxgain++ = lna2;
		*rxgain++ = mix_tia_gain;
		*rxgain++ = lpf_biq0;
		*rxgain++ = lpf_biq1;
		*rxgain = hpvga;
	}

	wlc_phy_rx_iq_coeffs_nphy(pi, 1, &save_comp);
}


static void
wlc_phy_rxcal_gainctrl_nphy(phy_info_t *pi, uint8 rx_core, uint16 *rxgain, uint8 cal_type)
{
	wlc_phy_rxcal_gainctrl_nphy_rev5(pi, rx_core, rxgain, cal_type);
}

static uint8
wlc_phy_rc_sweep_nphy(phy_info_t *pi, uint8 core_idx, uint8 loopback_type)
{
	uint32 target_bws[2]           = {9500, 21000};
	uint32 ref_tones[2]            = {3000, 6000};
	uint32 target_bw, ref_tone;
	/* corresponds to target_pwr_ratio = [0.4365, 0.2818] */
	uint32 target_pwr_ratios[2]    = {28606, 18468};
	uint32 target_pwr_ratio, pwr_ratio, last_pwr_ratio = 0;

	uint16 start_rccal_ovr_val     = 128;
	uint16 txlpf_rccal_lpc_ovr_val = 128;
	uint16 rxlpf_rccal_hpc_ovr_val = 159;

	uint16 orig_txlpf_rccal_lpc_ovr_val;
	uint16 orig_rxlpf_rccal_hpc_ovr_val;
	uint16 radio_addr_offset_rx;
	uint16 radio_addr_offset_tx;
	uint16 orig_dcBypass;
	uint16 orig_RxStrnFilt40Num[6];
	uint16 orig_RxStrnFilt40Den[4];
	uint16 orig_rfctrloverride[2];
	uint16 orig_rfctrlauxreg[2];
	uint16 orig_rfctrlrssiothers;
	uint16 tx_lpf_bw = 4;
	/* corresponds to 9Mhz & 18.5Mhz */
	uint16 rx_lpf_bw, rx_lpf_bws[2] = {2, 4};
	uint16 lpf_hpc = 7, hpvga_hpc = 7;

	int8   rccal_stepsize;
	uint16 rccal_val, last_rccal_val = 0, best_rccal_val = 0;
	uint32 ref_iq_vals = 0, target_iq_vals = 0;
	uint16 num_samps, log_num_samps = 10;
	phy_iq_est_t est[PHY_CORE_MAX];

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* not needed for REV7+ (rccal done in radio) so skip function to be safe */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		return 0;
	}

	/* choose num_samps to be some power of 2 */
	num_samps = (1 << log_num_samps);

	/* set the reference tone & target_tone according to phy_bw */
	if (CHSPEC_IS40(pi->radio_chanspec)) {
	        target_bw              = target_bws[1];
		target_pwr_ratio       = target_pwr_ratios[1];
		ref_tone               = ref_tones[1];
		rx_lpf_bw              = rx_lpf_bws[1];
	} else {
	        target_bw              = target_bws[0];
		target_pwr_ratio       = target_pwr_ratios[0];
		ref_tone               = ref_tones[0];
		rx_lpf_bw              = rx_lpf_bws[0];
	}

	PHY_CAL(("core_idx = %d\n", core_idx));

	/* assuming the same coupling path as rx_iq_cal, tx0 -> rx1, tx1 -> rx0 */
	if (core_idx == 0) {
	        radio_addr_offset_rx = RADIO_2056_RX0;
	        radio_addr_offset_tx = (loopback_type == 0)? RADIO_2056_TX0 : RADIO_2056_TX1;
	} else {
	        radio_addr_offset_rx = RADIO_2056_RX1;
	        radio_addr_offset_tx = (loopback_type == 0)? RADIO_2056_TX1 : RADIO_2056_TX0;
	}

	/* Save registers that will be modified during the rc_sweep  */
	/*  a) TX LPF LPC  & RX LPF HPC */
	orig_txlpf_rccal_lpc_ovr_val = read_radio_reg(pi, (RADIO_2056_TX_TXLPF_RCCAL
	                                                   | radio_addr_offset_tx));
	orig_rxlpf_rccal_hpc_ovr_val = read_radio_reg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC
	                                                   | radio_addr_offset_rx));

	/*  b) DC-block filter */
	orig_dcBypass = ((phy_reg_read(pi, NPHY_DcFiltAddress) >>
	                  NPHY_DcFiltAddress_dcBypass_SHIFT) & 1);

	/*  c) RX digital filter */
	orig_RxStrnFilt40Num[0] = phy_reg_read(pi, NPHY_RxStrnFilt40Num00);
	orig_RxStrnFilt40Num[1] = phy_reg_read(pi, NPHY_RxStrnFilt40Num01);
	orig_RxStrnFilt40Num[2] = phy_reg_read(pi, NPHY_RxStrnFilt40Num02);
	orig_RxStrnFilt40Den[0] = phy_reg_read(pi, NPHY_RxStrnFilt40Den00);
	orig_RxStrnFilt40Den[1] = phy_reg_read(pi, NPHY_RxStrnFilt40Den01);
	orig_RxStrnFilt40Num[3] = phy_reg_read(pi, NPHY_RxStrnFilt40Num10);
	orig_RxStrnFilt40Num[4] = phy_reg_read(pi, NPHY_RxStrnFilt40Num11);
	orig_RxStrnFilt40Num[5] = phy_reg_read(pi, NPHY_RxStrnFilt40Num12);
	orig_RxStrnFilt40Den[2] = phy_reg_read(pi, NPHY_RxStrnFilt40Den10);
	orig_RxStrnFilt40Den[3] = phy_reg_read(pi, NPHY_RxStrnFilt40Den11);

	/*  d) TX-LPF-BW & RX-LPF-BW & LPF-HPC & HPVGA-HPC */
	orig_rfctrloverride[0] = phy_reg_read(pi, NPHY_RfctrlOverride0);
	orig_rfctrloverride[1] = phy_reg_read(pi, NPHY_RfctrlOverride1);
	orig_rfctrlauxreg[0]   = phy_reg_read(pi, NPHY_RfctrlAuxReg1);
	orig_rfctrlauxreg[1]   = phy_reg_read(pi, NPHY_RfctrlAuxReg2);
	orig_rfctrlrssiothers  = phy_reg_read(pi, (core_idx == 0)?
	                                      NPHY_RfctrlRSSIOTHERS1:NPHY_RfctrlRSSIOTHERS2);

	/* Set the TX LPF Low Pass Corner wide,
	 * so that it's not going to attenuate the probe signal
	 */
	write_radio_reg(pi, (RADIO_2056_TX_TXLPF_RCCAL | radio_addr_offset_tx),
	                txlpf_rccal_lpc_ovr_val);

	/* Set the RX LPF High Pass Corner to be the minimal value */
	write_radio_reg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC | radio_addr_offset_rx),
	                rxlpf_rccal_hpc_ovr_val);

	PHY_REG_LIST_START
		/* Bypass the DC-block filter */
		PHY_REG_MOD_ENTRY(NPHY, DcFiltAddress, dcBypass, 0x1)
		/* Bypass the RX digital filter */
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num00, 0x02d4)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num01, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num02, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den00, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den01, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num10, 0x02d4)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num11, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num12, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den10, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den11, 0x0000)
	PHY_REG_LIST_EXECUTE(pi);

	/* Override the tx_lpf_bw & rx_lpf_bw & hpvga_hpc & lpf_hpc */
	phy_reg_or(pi, (core_idx == 0)?NPHY_RfctrlOverride0:NPHY_RfctrlOverride1,
	           NPHY_REV3_RfctrlOverride_rx_lpf_bw_MASK);
	phy_reg_or(pi, (core_idx == 0)?NPHY_RfctrlOverride1:NPHY_RfctrlOverride0,
	           NPHY_REV3_RfctrlOverride_tx_lpf_bw_MASK);
	phy_reg_or(pi, (core_idx == 0)?NPHY_RfctrlOverride0:NPHY_RfctrlOverride1,
	           NPHY_REV3_RfctrlOverride_hpf_hpc_MASK);
	phy_reg_or(pi, (core_idx == 0)?NPHY_RfctrlOverride0:NPHY_RfctrlOverride1,
	           NPHY_REV3_RfctrlOverride_lpf_hpc_MASK);

	phy_reg_mod(pi, (core_idx == 0)?NPHY_RfctrlAuxReg2:NPHY_RfctrlAuxReg1,
	            NPHY_RfctrlAuxReg_tx_lpf_bw_MASK,
	            (tx_lpf_bw << NPHY_RfctrlAuxReg_tx_lpf_bw_SHIFT));
	phy_reg_mod(pi, (core_idx == 0)?NPHY_RfctrlAuxReg1:NPHY_RfctrlAuxReg2,
	            NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_MASK,
	            (hpvga_hpc << NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_SHIFT));
	phy_reg_mod(pi, (core_idx == 0)?NPHY_RfctrlAuxReg1:NPHY_RfctrlAuxReg2,
	            NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK,
	            (lpf_hpc << NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT));
	phy_reg_mod(pi, (core_idx == 0)?NPHY_RfctrlRSSIOTHERS1:NPHY_RfctrlRSSIOTHERS2,
	            NPHY_REV3_RfctrlRSSIOTHERS_rx_lpf_bw_MASK,
	            (rx_lpf_bw << NPHY_REV3_RfctrlRSSIOTHERS_rx_lpf_bw_SHIFT));

	/* Initialization of the rc_sweep */
	rccal_stepsize   = 16;
	rccal_val        = start_rccal_ovr_val + rccal_stepsize;

	while (rccal_stepsize >= 0) {
		write_radio_reg(pi, (RADIO_2056_RX_RXLPF_RCCAL_LPC | radio_addr_offset_rx),
		                rccal_val);

		/* if it's the first rccal value, get the ref iq power */
		if (rccal_stepsize == 16) {
			/* send the reference tone */
			wlc_phy_tx_tone_nphy(pi, ref_tone, NPHY_RXCAL_TONEAMP, 0, 1, FALSE);
			OSL_DELAY(2);

			/* estimate the response of the reference tone */
			wlc_phy_rx_iq_est_nphy(pi, est, num_samps, 32, 0);

			if (core_idx == 0) {
				ref_iq_vals = MAX((est[0].i_pwr + est[0].q_pwr) >>
					(log_num_samps + 1), 1);
			} else {
				ref_iq_vals = MAX((est[1].i_pwr + est[1].q_pwr) >>
					(log_num_samps + 1), 1);
			}

			/* send the target tone */
			wlc_phy_tx_tone_nphy(pi, target_bw, NPHY_RXCAL_TONEAMP, 0, 1, FALSE);
			OSL_DELAY(2);
		}

		/* estimate the response of the tone at target_bw */
		wlc_phy_rx_iq_est_nphy(pi, est, num_samps, 32, 0);

		if (core_idx == 0) {
		        target_iq_vals = (est[0].i_pwr + est[0].q_pwr) >> (log_num_samps + 1);
		} else {
		        target_iq_vals = (est[1].i_pwr + est[1].q_pwr) >> (log_num_samps + 1);
		}
		pwr_ratio = (uint) ((target_iq_vals << 16) / ref_iq_vals);

		/* for demonstrating purpose */
		PHY_CAL(("pwr_ratio = %d, rccal_val = %d, target_pwr = %d, ref_pwr = %d\n",
		           pwr_ratio, rccal_val, target_iq_vals, ref_iq_vals));

		/* for demonstrating purpose */
		PHY_INFORM(("pwr_ratio = %d, rccal_val = %d, target_pwr = %d, ref_pwr = %d\n",
		           pwr_ratio, rccal_val, target_iq_vals, ref_iq_vals));

		/* using binary search principle:
		 * decrease/increase rccal_val based on ($pwr_ratio >< $target_pwr_ratio)
		 */
		if (rccal_stepsize == 0) {
			rccal_stepsize--;
		} else if (rccal_stepsize == 1) {
			last_rccal_val = rccal_val;
			rccal_val += (pwr_ratio > target_pwr_ratio)? 1: -1;
			last_pwr_ratio = pwr_ratio;
			rccal_stepsize--;
		} else {
			rccal_stepsize  = (rccal_stepsize >> 1);
			rccal_val += ((pwr_ratio > target_pwr_ratio)?
			              rccal_stepsize:(-rccal_stepsize));
		}

		if (rccal_stepsize == -1) {
			best_rccal_val =
			        (ABS((int)last_pwr_ratio - (int)target_pwr_ratio)<
				ABS((int)pwr_ratio - (int)target_pwr_ratio))? last_rccal_val:
				rccal_val;

			/* bound the best_rccal_values:
			 * for 40Mhz, rccal_value should be within [7, 12] + 0x80,
			 * for 20Mhz, rccal_value should be within [9, 14] + 0x80
			 */
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				if ((best_rccal_val > 140) || (best_rccal_val < 135)) {
					PHY_INFORM(("warning: rccal_val is not inside [7, 12], "));
					PHY_INFORM(("default value 10 is used!\n"));
					best_rccal_val = 138;
				}
			} else {
				if ((best_rccal_val > 142) || (best_rccal_val < 137)) {
					PHY_INFORM(("warning: rccal_val is not inside [9, 14], "));
					PHY_INFORM(("default value 12 is used!\n"));
					best_rccal_val = 140;
				}
			}

			write_radio_reg(pi, (RADIO_2056_RX_RXLPF_RCCAL_LPC | radio_addr_offset_rx),
			                best_rccal_val);
		}
	}

	/* tx_tone_off */
	wlc_phy_stopplayback_nphy(pi);

	/* Restore registers that has been modified during the rc_cal */

	/*  a) TX LPF LPC  & RX LPF HPC */
	write_radio_reg(pi, (RADIO_2056_TX_TXLPF_RCCAL     | radio_addr_offset_tx),
	                orig_txlpf_rccal_lpc_ovr_val);
	write_radio_reg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC | radio_addr_offset_rx),
	                orig_rxlpf_rccal_hpc_ovr_val);

	/*  b) DC-block filter */
	phy_reg_mod(pi, NPHY_DcFiltAddress, NPHY_DcFiltAddress_dcBypass_MASK,
	            (orig_dcBypass << NPHY_DcFiltAddress_dcBypass_SHIFT));

	/*  c) RX digital filter */
	phy_reg_write(pi, NPHY_RxStrnFilt40Num00, orig_RxStrnFilt40Num[0]);
	phy_reg_write(pi, NPHY_RxStrnFilt40Num01, orig_RxStrnFilt40Num[1]);
	phy_reg_write(pi, NPHY_RxStrnFilt40Num02, orig_RxStrnFilt40Num[2]);
	phy_reg_write(pi, NPHY_RxStrnFilt40Den00, orig_RxStrnFilt40Den[0]);
	phy_reg_write(pi, NPHY_RxStrnFilt40Den01, orig_RxStrnFilt40Den[1]);
	phy_reg_write(pi, NPHY_RxStrnFilt40Num10, orig_RxStrnFilt40Num[3]);
	phy_reg_write(pi, NPHY_RxStrnFilt40Num11, orig_RxStrnFilt40Num[4]);
	phy_reg_write(pi, NPHY_RxStrnFilt40Num12, orig_RxStrnFilt40Num[5]);
	phy_reg_write(pi, NPHY_RxStrnFilt40Den10, orig_RxStrnFilt40Den[2]);
	phy_reg_write(pi, NPHY_RxStrnFilt40Den11, orig_RxStrnFilt40Den[3]);

	/*  d) TX-LPF-BW & RX-LPF-BW & LPF-HPC & HPVGA-HPC */
	phy_reg_write(pi, NPHY_RfctrlOverride0, orig_rfctrloverride[0]);
	phy_reg_write(pi, NPHY_RfctrlOverride1, orig_rfctrloverride[1]);
	phy_reg_write(pi, NPHY_RfctrlAuxReg1, orig_rfctrlauxreg[0]);
	phy_reg_write(pi, NPHY_RfctrlAuxReg2, orig_rfctrlauxreg[1]);
	phy_reg_write(pi, (core_idx == 0)? NPHY_RfctrlRSSIOTHERS1:NPHY_RfctrlRSSIOTHERS2,
	              orig_rfctrlrssiothers);

	/* Reset the flag that indicates the analog rx LPF b/w was adjusted.
	 * This flag is used by Ch11 40 MHz spur avoidance code.
	 */
	pi_nphy->nphy_anarxlpf_adjusted = FALSE;

	return (best_rccal_val - 0x80);
}

#define WAIT_FOR_SCOPE	4000000 /* in unit of us */
static int
wlc_phy_cal_rxiq_nphy_rev3(phy_info_t *pi, nphy_txgains_t target_gain, uint8 cal_type, bool debug,
                           uint8 core_mask)
{
	uint16 orig_BBConfig;
	uint8  core_no, rx_core;
	uint8  best_rccal[2];
	uint16 gain_save[2];
	uint16 cal_gain[2];
	nphy_iqcal_params_t cal_params[2];
	uint8 rxcore_state;
	int8   rxlpf_rccal_hpc, txlpf_rccal_lpc;
	int8   txlpf_idac;
	bool   phyhang_avoid_state = FALSE;
	bool skip_rxiqcal = FALSE;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* Disable the re-sampler (in case we are in spur avoidance mode) */
	orig_BBConfig = phy_reg_read(pi, NPHY_BBConfig);
	phy_reg_mod(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK, 0);

	wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* Need to set forceclk to 0x1f for rx iq cal */
	/* Ned to validate if its necessary */
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		phy_reg_write(pi, NPHY_forceClk, 0x1f);
	}

	/* Disable phyhang_avoid */
	if (NREV_GE(pi->pubpi.phy_rev, 4)) {
		phyhang_avoid_state = pi_nphy->phyhang_avoid;
		pi_nphy->phyhang_avoid   = FALSE;
	}

	/* save tx gain setting & set new gain settings */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);

	for (core_no = 0; core_no <= 1; core_no++) {
		wlc_phy_iqcal_gainparams_nphy(pi, core_no, target_gain, &cal_params[core_no]);
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			PHY_CAL(("tx core %d cal params: pad %d,pga %d,txgm %d,txlpf %d,ipa %d,"
			         " cal_gain 0x%x\n", core_no, cal_params[core_no].pad,
			         cal_params[core_no].pga, cal_params[core_no].txgm,
			         cal_params[core_no].txlpf, cal_params[core_no].ipa,
			         cal_params[core_no].cal_gain));
		} else {
			PHY_CAL(("tx core %d cal params: pad %d,pga %d,txgm %d,ipa %d,cal_gain"
			         " 0x%x\n", core_no, cal_params[core_no].pad,
			         cal_params[core_no].pga, cal_params[core_no].txgm,
			         cal_params[core_no].ipa, cal_params[core_no].cal_gain));
		}
		cal_gain[core_no] = cal_params[core_no].cal_gain;
	}

	/* Set and force tx cal_gain to take effect */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, cal_gain);

	rxcore_state = wlc_phy_rxcore_getstate_nphy((wlc_phy_t *)pi);

	/* run over requested cores */
	for (rx_core = 1- (core_mask & 0x1);
		rx_core <= ((pi->pubpi.phy_corenum == 1) ? 0 : (core_mask >> 1)); rx_core++) {
		/* If this Rx core is disabled, skip the calibration for this core */
		skip_rxiqcal = ((rxcore_state & (1 << rx_core)) == 0) ? TRUE: FALSE;

		/* Save PHY registers and setup the AFE */
		wlc_phy_rxcal_physetup_nphy(pi, rx_core);

		/* Connect the 2 cores internally in the radio */
		wlc_phy_rxcal_radio_setup_nphy(pi, rx_core);

		/* cal_type = 0 ==> rxiq_cal, cal_type = 1 ==> rc_cal, cal_type = 2 ==> both cals */
		if ((!skip_rxiqcal) && ((cal_type == 0) || (cal_type == 2))) {
			/* per-core rxgain control, ensure that the tone amplitude
			 * covers the desired ADC range of the RX core
			 */
			PHY_CAL(("\nBefore RxIQCAL rxgainctrl\n"));
			wlc_phy_rxcal_gainctrl_nphy(pi, rx_core, NULL, 0);

			/* Do the Rx IQ calibration */
			wlc_phy_tx_tone_nphy(pi,
			    (CHSPEC_IS40(pi->radio_chanspec))?
			    NPHY_RXCAL_TONEFREQ_40MHz : NPHY_RXCAL_TONEFREQ_20MHz,
			    NPHY_RXCAL_TONEAMP,
			    0,
			    cal_type, FALSE);

			if (debug)
				OSL_DELAY(WAIT_FOR_SCOPE);

			wlc_phy_calc_rx_iq_comp_nphy(pi, rx_core+1);
			wlc_phy_stopplayback_nphy(pi);
		}

		/* Skip RC-cal section altogether for REV7+ since cal is done in radio */
		if (((cal_type == 1) || (cal_type == 2)) && NREV_LT(pi->pubpi.phy_rev, 7)) {

			/* The rccal values of the two cores are always the same or only
			 * differ by 1 tick.  In order to save time, we only do calibration
			 * on one of the cores, and copy the rccal value for the other core.
			 * Particularly, calibration is done for TX0-RX1, because this coupling
			 * path has higher loop-back gain than the other.
			 */

			if (rx_core == PHY_CORE_1) {
				/* If only Core 0 is enabled then enable both cores, since RC cal
				   is done only with Core 1 as Rx core and the result is used for
				   both cores
				*/
				if (rxcore_state == 1) {
					wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, 3, 0);
				}

				/* do the per-core power control to make sure the tone amplitude
				 * covers the desired ADC range
				 */
				PHY_CAL(("\nBefore RC_CAL rxgainctrl\n"));
				wlc_phy_rxcal_gainctrl_nphy(pi, rx_core, NULL, 1);

				best_rccal[rx_core] = wlc_phy_rc_sweep_nphy(pi, rx_core, 1);
				pi_nphy->nphy_rccal_value = best_rccal[rx_core];
				PHY_CAL(("best_rccal for core%d = %d\n",
				           rx_core, best_rccal[rx_core]));

				if (rxcore_state == 1) {
					wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi,
					rxcore_state, 0);
				}
			}
		}

		/* Break the internal connection between the 2 cores inside the radio */
		wlc_phy_rxcal_radio_cleanup_nphy(pi, rx_core);

		/* Restore PHY registers and AFE */
		wlc_phy_rxcal_phycleanup_nphy(pi, rx_core);
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
	}

	/* rccal values of RX-LPF HPC & TX-LPF LPC can be characterized
	 * as deterministic functions of the rccal value of RX-LPF LPC
	 */
	if ((cal_type == 1) || (cal_type == 2)) {
		/* copy the core1 rccal value (TX0-RX1) to core0 (TX1-RX0) */
		best_rccal[0] = best_rccal[1];
		write_radio_reg(pi, (RADIO_2056_RX_RXLPF_RCCAL_LPC | RADIO_2056_RX0),
		                (best_rccal[0] | 0x80));

		for (rx_core = 0; rx_core < pi->pubpi.phy_corenum; rx_core++) {
			rxlpf_rccal_hpc = (((int)best_rccal[rx_core] - 12)>>1) + 10;
			txlpf_rccal_lpc = ((int)best_rccal[rx_core] - 12) + 10;

			if (PHY_IPA(pi)) {
				if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
					BFL2_FCC_BANDEDGE_WAR) {
					txlpf_rccal_lpc += IS40MHZ(pi) ? 24 : 16;
				} else {
					txlpf_rccal_lpc += IS40MHZ(pi) ? 24 : 12;
				}
				txlpf_idac = IS40MHZ(pi) ? 0x0e : 0x13;
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, rx_core,
				                     TXLPF_IDAC_4, txlpf_idac);
			}

			rxlpf_rccal_hpc = MAX(MIN(rxlpf_rccal_hpc, 31), 0);
			txlpf_rccal_lpc = MAX(MIN(txlpf_rccal_lpc, 31), 0);

			write_radio_reg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC |
				((rx_core == PHY_CORE_0)? RADIO_2056_RX0: RADIO_2056_RX1)),
				(rxlpf_rccal_hpc | 0x80));

			write_radio_reg(pi, (RADIO_2056_TX_TXLPF_RCCAL |
				((rx_core == PHY_CORE_0)? RADIO_2056_TX0: RADIO_2056_TX1)),
				(txlpf_rccal_lpc | 0x80));
		}
	}

	/* Restore the state of the re-sampler (in case we are in spur avoidance mode) */
	phy_reg_write(pi, NPHY_BBConfig, orig_BBConfig);

	wlc_phy_resetcca_nphy(pi);

	/* restore pre-cal gain */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_1tomany_nphy(pi, NPHY_REV7_RfctrlOverride_cmd_rxgain,
		                                     0, 0x3, 1);
	} else {
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK, 0, 0x3, 1);
	}
	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);

	/* Enable phyhang_avoid for NPHY_REV4+ */
	if (NREV_GE(pi->pubpi.phy_rev, 4)) {
		pi_nphy->phyhang_avoid = phyhang_avoid_state;
	}

	/* Restoring the forceclock after rx iq cal */
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		phy_reg_write(pi, NPHY_forceClk, 0x2);
	}

	wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	return BCME_OK;
}

static int
wlc_phy_cal_rxiq_nphy_rev2(phy_info_t *pi, nphy_txgains_t target_gain, bool debug)
{
	phy_iq_est_t est[PHY_CORE_MAX];
	uint8 core_num, rx_core, tx_core;
	uint16 lna_vals[] = {0x3, 0x3, 0x1};
	uint16 hpf1_vals[] = {0x7, 0x2, 0x0};
	uint16 hpf2_vals[] = {0x2, 0x0, 0x0};
	int16 curr_hpf1, curr_hpf2, curr_hpf, curr_lna;
	int16 desired_log2_pwr, actual_log2_pwr, hpf_change;
	uint16 orig_RfseqCoreActv, orig_AfectrlCore, orig_AfectrlOverride;
	uint16 orig_RfctrlIntcRx, orig_RfctrlIntcTx;
	uint16 num_samps;
	uint32 i_pwr, q_pwr, tot_pwr[3];
	uint8 gain_pass, use_hpf_num;
	uint16 mask, val1, val2;
	uint16 core_no;
	uint16 gain_save[2];
	uint16 cal_gain[2];
	nphy_iqcal_params_t cal_params[2];
	uint8 phy_bw;
	int bcmerror = BCME_OK;
	bool first_playtone = TRUE;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 phyrxchain;

	/* need enable two RX cores before do PHY RXIQ Calibration */
	/* will turn off RX core after calibration */
	phyrxchain = pi->sh->phyrxchain;
	if (phyrxchain == 0x1)
		wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, 3, 0);

	wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		/* Re-apply the TX IQcal coeffs, if they have been
		   overwritten by the ucode
		*/
		wlc_phy_reapply_txcal_coeffs_nphy(pi);
	}

	/* save tx gain setting & set new gain settings */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);

	for (core_no = 0; core_no <= 1; core_no++) {
		PHY_CAL(("%s: tx core %d target gain: pad = %d, pga = %d, txgm = %d\n",
			__FUNCTION__, core_no, target_gain.pad[core_no], target_gain.pga[core_no],
			target_gain.txgm[core_no]));
	}

	/* TCL: set gain_config0 [mimophy_iqcal_get_gainconfig 0] */
	/* TCL: set gain_config1 [mimophy_iqcal_get_gainconfig 1] */
	for (core_no = 0; core_no <= 1; core_no++) {
		wlc_phy_iqcal_gainparams_nphy(pi, core_no, target_gain, &cal_params[core_no]);
		cal_gain[core_no] = cal_params[core_no].cal_gain;

		PHY_CAL(("tx core %d cal params: pad %d, pga %d, txgm %d. cal_gain 0x%x\n",
		           core_no, cal_params[core_no].pad, cal_params[core_no].pga,
		           cal_params[core_no].txgm, cal_gain[core_no]));
		PHY_CAL(("tx core %d cal params: ncorr[0..3] = [0x%x 0x%x 0x%x 0x%x]\n",
		           core_no, cal_params[core_no].ncorr[0],  cal_params[core_no].ncorr[1],
		           cal_params[core_no].ncorr[2], cal_params[core_no].ncorr[3]));
	}

	/* Set and force tx cal_gain to take effect, TCL: */
	/* TCL: mimophy_tx_gain [lindex $gain_config0 0] [lindex $gain_config0 1] \
	 *        [lindex $gain_config0 2] [lindex $gain_config1 0] [lindex $gain_config1 1] \
	 *        [lindex $gain_config1 2]  1
	 */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, cal_gain);

	/* Note: wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX); is not needed here,
	 * because the rx2tx switch occurs implicitly in the subsequent call to play tone
	 */

	/* gain control on Rx datapath to get right
	 *   power into rx_iq_est
	 *
	 * want i_pwr and q_pwr each around 2048 * num_samps
	 */
	num_samps = 1024;
	desired_log2_pwr = 13;

	/* loop over Tx Cores (do tx_tone on _other_ core) */
	for (core_num = 0; core_num < 2; core_num++) {

		/* NOTE: in this implementation, for convenience and
		 * consistency with other driver work, rx_core and tx_core
		 * assume values [0,1], whereas in the tcl implementation they
		 * assume values [1,2]
		 */
		rx_core = core_num;
		tx_core = 1-core_num;

		/* save off pre-cal reg values */
		orig_RfseqCoreActv   = phy_reg_read(pi, NPHY_RfseqCoreActv);
		orig_AfectrlCore     = phy_reg_read(pi, (rx_core == PHY_CORE_0) ?
		        NPHY_AfectrlCore1 : NPHY_AfectrlCore2);
		orig_AfectrlOverride = phy_reg_read(pi, NPHY_AfectrlOverride);
		orig_RfctrlIntcRx    = phy_reg_read(pi, (rx_core == PHY_CORE_0) ?
		        NPHY_RfctrlIntc1 : NPHY_RfctrlIntc2);
		orig_RfctrlIntcTx    = phy_reg_read(pi, (tx_core == PHY_CORE_0) ?
		        NPHY_RfctrlIntc1 : NPHY_RfctrlIntc2);
		/* do Core1 Tx -> Core2 Rx cal */
		phy_reg_mod(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_DisRx_MASK,
		        (1 << tx_core) << NPHY_RfseqCoreActv_DisRx_SHIFT);
		phy_reg_mod(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_EnTx_MASK,
		        (1 << tx_core) << NPHY_RfseqCoreActv_EnTx_SHIFT);

		phy_reg_or(pi, ((rx_core == PHY_CORE_0) ? NPHY_AfectrlCore1 : NPHY_AfectrlCore2),
		        (NPHY_AfectrlCore_coarsepwup_adc_MASK |
		        NPHY_AfectrlCore_finepwup_adc_MASK));
		phy_reg_or(pi, NPHY_AfectrlOverride,
		        (NPHY_AfectrlOverride_coarsepwup_adc_MASK |
		        NPHY_AfectrlOverride_finepwup_adc_MASK));

		/* force board level interface lines:
		 *   - RX core TR to "R", PA_PU "off"
		 *   - TX core TR to "T", PA_PU "on"
		 */
		if (((pi_nphy->nphy_rxcalparams) & 0xff000000)) {
			/* Switch RX core to 'T' */
			phy_reg_write(pi,
			    (rx_core == PHY_CORE_0) ? NPHY_RfctrlIntc1 : NPHY_RfctrlIntc2,
			    (CHSPEC_IS5G(pi->radio_chanspec) ? 0x140 : 0x110));
		} else {
			/* Switch RX core to 'R' */
			phy_reg_write(pi,
			    (rx_core == PHY_CORE_0) ? NPHY_RfctrlIntc1 : NPHY_RfctrlIntc2,
			    (CHSPEC_IS5G(pi->radio_chanspec) ? 0x180 : 0x120));
		}

		phy_reg_write(pi, (tx_core == PHY_CORE_0) ? NPHY_RfctrlIntc1 : NPHY_RfctrlIntc2,
		    (CHSPEC_IS5G(pi->radio_chanspec) ? 0x148 : 0x114));

		/* in the 2055, couple the tx out from one core into the rx
		 * LNA of the other
		 */
		mask = RADIO_2055_COUPLE_RX_MASK | RADIO_2055_COUPLE_TX_MASK;
		if (rx_core == PHY_CORE_0) {
			val1  = RADIO_2055_COUPLE_RX_MASK;
			val2  = RADIO_2055_COUPLE_TX_MASK;
		} else {
			val1  = RADIO_2055_COUPLE_TX_MASK;
			val2  = RADIO_2055_COUPLE_RX_MASK;
		}

		if ((pi_nphy->nphy_rxcalparams & 0x10000)) {
			mod_radio_reg(pi, RADIO_2055_CORE1_GEN_SPARE2, mask, val1);
			mod_radio_reg(pi, RADIO_2055_CORE2_GEN_SPARE2, mask, val2);
		}

		for (gain_pass = 0; gain_pass < 4; gain_pass++) {
			/* debug delay to permit scope captures */
			if (debug)
				OSL_DELAY(WAIT_FOR_SCOPE);

			if (gain_pass < 3) {
				curr_lna = lna_vals[gain_pass];
				curr_hpf1 = hpf1_vals[gain_pass];
				curr_hpf2 = hpf2_vals[gain_pass];
			} else {
				/* decide if high gain was too high if pwr is compressed
				 *   (assumes 20dB difference between low & high gains)
				 *
				 * changed:
				 * decide if high gain was too high if high_gain
				 * rms > 70.7 per rail
				 */
				if (tot_pwr[1] > 10000) {
					curr_lna        = lna_vals[2];
					curr_hpf1       = hpf1_vals[2];
					curr_hpf2       = hpf2_vals[2];
					use_hpf_num     = 1;
					curr_hpf        = curr_hpf1;
					actual_log2_pwr = wlc_phy_nbits(tot_pwr[2]);
				} else {
					if (tot_pwr[0] > 10000) {
						curr_lna        = lna_vals[1];
						curr_hpf1       = hpf1_vals[1];
						curr_hpf2       = hpf2_vals[1];
						use_hpf_num     = 1;
						curr_hpf        = curr_hpf1;
						actual_log2_pwr = wlc_phy_nbits(tot_pwr[1]);
					} else {
						curr_lna        = lna_vals[0];
						curr_hpf1       = hpf1_vals[0];
						curr_hpf2       = hpf2_vals[0];
						use_hpf_num     = 2;
						curr_hpf        = curr_hpf2;
						actual_log2_pwr = wlc_phy_nbits(tot_pwr[0]);
					}
				}

				/* compute needed amount of hpf change as difference between
				 * desired and actual total power bit width, this is
				 * effectively the number or 3 dB steps of change needed,
				 * hence this is the difference needed in hpf2 setting.
				 */
				hpf_change = desired_log2_pwr - actual_log2_pwr;
				curr_hpf += hpf_change;
				curr_hpf = MAX(MIN(curr_hpf, 10), 0);
				if (use_hpf_num == 1) {
					curr_hpf1 = curr_hpf;
				} else {
					curr_hpf2 = curr_hpf;
				}
			}

			/* set rx gain */
			wlc_phy_rfctrl_override_nphy(pi, NPHY_RfctrlOverride_rxgain_MASK,
			                             ((curr_hpf2 << 8) | (curr_hpf1 << 4) |
			                              (curr_lna << 2)), 0x3, 0);
			wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
			PHY_CAL(("wlc_phy_cal_rxiq_nphy_rev2: gain_pass = %d "
				"rx_gc[21]_core1 = 0x%02x%02x, rx_gc[21]_core2 = 0x%02x%02x\n",
				gain_pass, read_radio_reg(pi, RADIO_2055_SP_RX_GC2_CORE1),
				read_radio_reg(pi, RADIO_2055_SP_RX_GC1_CORE1),
				read_radio_reg(pi, RADIO_2055_SP_RX_GC2_CORE2),
				read_radio_reg(pi, RADIO_2055_SP_RX_GC1_CORE2)));

			/* turn on tx tone as stimulus */
			wlc_phy_stopplayback_nphy(pi);     /* mimophy_stop_playback */

			if (first_playtone) {
				bcmerror = wlc_phy_tx_tone_nphy(pi, 4000,
					(uint16)(pi_nphy->nphy_rxcalparams & 0xffff),
					0, 0, TRUE);
				first_playtone = FALSE;
			} else {
				phy_bw = (CHSPEC_IS40(pi->radio_chanspec))? 40 : 20;
/* Temp fix for dongle builds - but we should not have the number of samlpes
 * hardcoded; it is better to store off the number of samples which have been setup
 * in the pi->cal_info structure and use it to call wlc_phy_runsamples_nphy here
 */
#ifdef DONGLEBUILD
				wlc_phy_runsamples_nphy(pi, phy_bw * 4, 0xffff, 0, 0, 0, TRUE);
#else
				wlc_phy_runsamples_nphy(pi, phy_bw * 8, 0xffff, 0, 0, 0, TRUE);
#endif
			}

			if (bcmerror == BCME_OK) {
				PHY_CAL(("wlc_phy_cal_rxiq_nphy_rev2: pd_core1 = 0x%04x,"
					" pd_core2 = 0x%04x\n",
					read_radio_reg(pi, RADIO_2055_SP_PD_MISC_CORE1),
					read_radio_reg(pi, RADIO_2055_SP_PD_MISC_CORE2)));

				if (gain_pass < 3) {
					/* get other core's IQ info */
					wlc_phy_rx_iq_est_nphy(pi, est, num_samps, 32, 0);
					i_pwr = (est[rx_core].i_pwr + num_samps / 2) / num_samps;
					q_pwr = (est[rx_core].q_pwr + num_samps / 2) / num_samps;
					tot_pwr[gain_pass] = i_pwr + q_pwr;
					PHY_CAL(("i_pwr = %u, q_pwr = %u, tot_pwr = %d\n",
					           i_pwr, q_pwr, tot_pwr[gain_pass]));
				} else {
					/* Actually perform the RX IQ Cal now that gain has been
					 * adjusted.
					 */
					wlc_phy_calc_rx_iq_comp_nphy(pi, (1 << rx_core));
				}

				/* clean up per-core Rx Cal */

				/* stop tx tone */
				wlc_phy_stopplayback_nphy(pi);	/* mimophy_stop_playback */
			} /* if (bcmerror == BCME_OK) */

			if (bcmerror != BCME_OK) break;
		}

		/* uncouple 2055 RX/TX */
		and_radio_reg(pi, RADIO_2055_CORE1_GEN_SPARE2, ~mask);
		and_radio_reg(pi, RADIO_2055_CORE2_GEN_SPARE2, ~mask);


		/* restore pre-cal reg values */
		phy_reg_write(pi, (tx_core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
		              NPHY_RfctrlIntc2, orig_RfctrlIntcTx);
		phy_reg_write(pi, (rx_core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
		              NPHY_RfctrlIntc2, orig_RfctrlIntcRx);
		phy_reg_write(pi, NPHY_AfectrlOverride, orig_AfectrlOverride);
		phy_reg_write(pi, (rx_core == PHY_CORE_0) ? NPHY_AfectrlCore1 :
		              NPHY_AfectrlCore2, orig_AfectrlCore);
		phy_reg_write(pi, NPHY_RfseqCoreActv, orig_RfseqCoreActv);


		if (bcmerror != BCME_OK) break;
	}

	/* restore pre-cal gain */
	wlc_phy_rfctrl_override_nphy(pi, NPHY_RfctrlOverride_rxgain_MASK, 0, 0x3, 1);
	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	/* restore tx gain */
	/* TCL: mimophy_write_table RFSeq    $SAVE_gain 0x110 */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);

	/* Note: no RFSeq to enforce change, next tx will do it */

	wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	if (phyrxchain == 0x1)
		wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, 1, 0);

	return bcmerror;
}


int
wlc_phy_cal_rxiq_nphy(phy_info_t *pi, nphy_txgains_t target_gain, uint8 cal_type, bool debug,
                      uint8 core_mask)
{

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* REV7+ needs IQ-cal only, RC-cal is done in the radio */
		cal_type = 0;
	}
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		return wlc_phy_cal_rxiq_nphy_rev3(pi, target_gain, cal_type, debug, core_mask);
	} else {
		return wlc_phy_cal_rxiq_nphy_rev2(pi, target_gain, debug);
	}
}

/* configure tx filter for SM shaping in ExtPA case */
static void
wlc_phy_extpa_set_tx_digi_filts_nphy(phy_info_t *pi)
{
	int j, type = 2;
	uint16 addr_offset = NPHY_ccktxfilt20CoeffStg0A1;

	for (j = 0; j < NPHY_NUM_DIG_FILT_COEFFS; j++) {
		phy_reg_write(pi, addr_offset+j,
		              NPHY_IPA_REV4_txdigi_filtcoeffs[type][j]);
	}
}

static void
wlc_phy_intpa_set_tx_digi_filts_nphy(phy_info_t *pi, uint16 addr_offset, int idx)
{
	int j;
	for (j = 0; j < NPHY_NUM_DIG_FILT_COEFFS; j++) {
		phy_reg_write(pi, addr_offset+j,
			NPHY_IPA_REV4_txdigi_filtcoeffs[idx][j]);
	}
}

/* configure tx filter for SM shaping in IPA case */
static void
wlc_phy_ipa_set_tx_digi_filts_nphy(phy_info_t *pi)
{
	int type;
	uint16 addr_offset[] = {NPHY_txfilt20CoeffStg0A1, NPHY_txfilt40CoeffStg0A1,
		NPHY_ccktxfilt20CoeffStg0A1};
	uint16 curr_channel = 0;

	curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
#ifdef WLMEDIA_TXFILTER_OVERRIDE
	if (pi->sh->txfilter_sm_override == WLC_TXFILTER_OVERRIDE_ENABLED) {
		return;
	}
#endif /* WLMEDIA_TXFILTER_OVERRIDE */

	for (type = 0; type < 3; type ++) {
		wlc_phy_intpa_set_tx_digi_filts_nphy(pi, addr_offset[type], type);
	}

	if (CHSPEC_IS2G(pi->radio_chanspec) && (CHSPEC_IS20(pi->radio_chanspec))) {
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			wlc_phy_intpa_set_tx_digi_filts_nphy(pi, NPHY_txfilt20CoeffStg0A1, 9);
		}
	}

	/* Using a new cck filter for 43239 with sharper cutoffs to enable higher target powers */
	if (CHSPEC_IS2G(pi->radio_chanspec) && (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))) {
		wlc_phy_intpa_set_tx_digi_filts_nphy(pi, NPHY_ccktxfilt20CoeffStg0A1, 10);
	}

	/* Using a new cck filter for 43217 */
	if ((NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 1)) &&
	    (RADIOREV(pi->pubpi.radiorev) == 14)) {
		wlc_phy_intpa_set_tx_digi_filts_nphy(pi, NPHY_txfilt20CoeffStg0A1, 14);
		if (RADIOVER(pi->pubpi.radiover) == 1) {
			wlc_phy_intpa_set_tx_digi_filts_nphy(pi, NPHY_ccktxfilt20CoeffStg0A1, 10);
		}
	}

	if (NREV_GE(pi->pubpi.phy_rev, 8)) {
		if ((pi->sh->sromrev >= 8) && (pi->sh->boardflags2 & BFL2_FCC_BANDEDGE_WAR) &&
		    ((curr_channel == 3) && CHSPEC_IS40(pi->radio_chanspec))) {
			/* Use sharper 40 MHz filter
			 * Note: Because of channel dependency, the filter coeffs
			 * must also be set in wlc_phy_chanspec_radio2057_setup()
			 */
			if ((NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) &&
			    (RADIOREV(pi->pubpi.radiorev) == 14)) {
				wlc_phy_intpa_set_tx_digi_filts_nphy(pi,
					NPHY_txfilt40CoeffStg0A1, 11);
			} else {
				wlc_phy_intpa_set_tx_digi_filts_nphy(pi,
					NPHY_txfilt40CoeffStg0A1, 7);
			}
		} else {
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
				if ((RADIOREV(pi->pubpi.radiorev) == 14) &&
				    (RADIOID(pi->pubpi.radioid) == BCM2057_ID)) {
					wlc_phy_intpa_set_tx_digi_filts_nphy(pi,
						NPHY_txfilt40CoeffStg0A1, 1);
				} else {
					wlc_phy_intpa_set_tx_digi_filts_nphy(pi,
						NPHY_txfilt40CoeffStg0A1, 8);
				}
			} else {
				wlc_phy_intpa_set_tx_digi_filts_nphy(pi,
					NPHY_txfilt40CoeffStg0A1, 1);
			}
		}
	}

	if (IS40MHZ(pi)) {
		/* to use default 20mhz ofdm filter for 20in40 mode */
		wlc_phy_intpa_set_tx_digi_filts_nphy(pi, NPHY_txfilt20CoeffStg0A1, 3);
	} else {
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			wlc_phy_intpa_set_tx_digi_filts_nphy(pi, NPHY_txfilt20CoeffStg0A1, 5);
		}

		/* Japanese channel 14 bandwidth occupancy requirements */
		if (CHSPEC_CHANNEL(pi->radio_chanspec) == 14) {
			wlc_phy_intpa_set_tx_digi_filts_nphy(pi, NPHY_ccktxfilt20CoeffStg0A1, 6);
		}
	}
}


/* restore to default OFDM filter */
static void
wlc_phy_ipa_restore_tx_digi_filts_nphy(phy_info_t *pi)
{
	if (IS40MHZ(pi)) {
		wlc_phy_intpa_set_tx_digi_filts_nphy(pi, NPHY_txfilt40CoeffStg0A1, 4);
	} else {
		wlc_phy_intpa_set_tx_digi_filts_nphy(pi, NPHY_txfilt20CoeffStg0A1, 3);
	}
}


static uint16
wlc_phy_ipa_get_bbmult_nphy(phy_info_t *pi)
{
	uint16 m0m1;

	wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &m0m1);

	return m0m1;
}

static void
wlc_phy_ipa_set_bbmult_nphy(phy_info_t *pi, uint8 m0, uint8 m1)
{
	uint16 m0m1 = (uint16)((m0 << 8) | m1);

	wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &m0m1);
	wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &m0m1);
}

static uint32*
wlc_phy_get_ipa_gaintbl_nphy(phy_info_t *pi)
{
	uint32* tx_pwrctrl_tbl = NULL;

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* 2.4G gain tables */
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* FIXME4324 */
			/* ipa gain table entry for 4324 */
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
			if (RADIOREV(pi->pubpi.radiorev) == 13) {
			/* new table for 53572 */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev13;
			} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
				/* new table for 43217 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev14;
			} else {
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev13;
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			/* set gm gain to 0x6 for singlw band boards */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev9;
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			/* 43239a0 */
			/* set gm gain to 0x6 for singlw band boards */
			if (pi->sh->boardtype == BCM943239MOD_SSID) {
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev11_mod;
			}
			else {
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev11_ref;
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, 7)) {
			/* 43226a[01], 6362a0 */

			if (CHIPID(pi->sh->chip) == BCM43226_CHIP_ID) {
				/* 43226a0 and a1 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev4n6;

			} else if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
				/* 6362a0 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev3;
			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 8)) {
			/* 5357a0, 43236a0, 6362b0 */

			if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
				/* 5357a0 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev5;

			} else if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43235_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID)) {
				/* 43236a0 (b0 and b1 are NREV 9) */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev7;
			} else if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
				if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev12;
				} else {
					/* 6362b0 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev8;
				}
			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 9)) {
			/* 5357b0, 5357b1, 43236b0, 43236b1 */

			if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM43235_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM43234_CHIP_ID)) {

				if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
					(RADIOVER(pi->pubpi.radiover) == 2)) {
					/* 43236b1 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev7_ver2;
				} else {
					/* 43236b0, using same as 43236a0 for now */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev7;
				}

			} else if (CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) {
				if (CHIPREV(pi->sh->chiprev) == 1) {
					if (RADIOVER(pi->pubpi.radiover) == 12)
						/* 5357TC4 */
						tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev5v2;
					else {
						/* 5357B0 */
						tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev5v1;
					}
				} else if (CHIPREV(pi->sh->chiprev) == 2) {
					/* 5357B1 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev5v3;
				}

			} else if (CHIPID(pi->sh->chip) == BCM4749_CHIP_ID) {
				/* 4749 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev5v1;

			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d and ver %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev),
				           RADIOVER(pi->pubpi.radiover)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 10)) {
			/* 43237a0 */

			if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
				/* 43237a0, using same as 43236b0 for now */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev7;

			}  else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d and ver %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev),
				           RADIOVER(pi->pubpi.radiover)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 6)) {
			/* MIMOPHY REV6 */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_rev6;
			if (CHIPID(pi->sh->chip) == BCM47162_CHIP_ID) {
				/* 47162 radio is similar to 4716(rev5) */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_rev5;
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 5)) {
			/* MIMOPHY REV5 */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_rev5;
		} else {
			/* MIMOPHY REV3-4 */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa;
		}

	} else {
		/* 5G gain tables */
		if (NREV_IS(pi->pubpi.phy_rev, 7)) {
			/* 43226a[01], and 6362a0 */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057;

		} else if (NREV_IS(pi->pubpi.phy_rev, 8)) {
			/* 43236a0, 6362b0 */

			if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID)) {
				/* 43236a0 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev7;

			} else if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
				if (RADIOVER(pi->pubpi.radiover) == 12) {
					/* BCM63268 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev12;
				} else {
					/* 6362b0 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev8;
				}

			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}

		} else if  (NREV_IS(pi->pubpi.phy_rev, 9)) {
			/* 43236b0,43236b1 only for now */
			if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID)) {
				/* 43236b0, using same as 43236a0 for now */
			  if (RADIOVER(pi->pubpi.radiover) == 2) {
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev7_sul;
			  } else {
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev7;
			  }
			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d and ver %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev),
				           RADIOVER(pi->pubpi.radiover)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 10)) {
			/* 43237a0 */

			if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
				/* 43237a0, using same as 43236b0 for now */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev7;

			}  else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d and ver %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev),
				           RADIOVER(pi->pubpi.radiover)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			/* Use rev 8 gain table for 5g band */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev9;
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			/* 43239a0 */
			/* Use rev 8 gain table for 5g band */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev9;
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* FIXME4324 */
			/* ipa 5g tx gian table foir 4324 */
		} else {
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g;
		}
	}

	return tx_pwrctrl_tbl;
}

static uint32*
wlc_phy_get_epa_gaintbl_nphy(phy_info_t *pi)
{
	uint32* tx_pwrctrl_tbl = NULL;

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* 4324 tx gain tables : epa */
			tx_pwrctrl_tbl = nphy_tpc_5GHz_txgain_epa_20671rev0;
		} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (pi->sh->boardtype == 0xF52A) {
				/* corresponds to the Cisco E3200 brd */
				tx_pwrctrl_tbl = nphy_tpc_5GHz_txgain_epa_2057rev7_brdtype_0xF52A;
			} else {
				tx_pwrctrl_tbl = nphy_tpc_5GHz_txgain_epa_2057rev7;
			}
		} else {
			if (NREV_IS(pi->pubpi.phy_rev, 3)) {
				tx_pwrctrl_tbl = nphy_tpc_5GHz_txgain_rev3;
			} else if (NREV_IS(pi->pubpi.phy_rev, 4)) {
				tx_pwrctrl_tbl = (pi->srom_fem5g.extpagain == 3)?
					nphy_tpc_5GHz_txgain_HiPwrEPA:
					nphy_tpc_5GHz_txgain_rev4;
			} else {
				tx_pwrctrl_tbl = nphy_tpc_5GHz_txgain_rev5;
			}
		}
	} else {
		if (NREV_IS(pi->pubpi.phy_rev, 7)) {
			/* 6362a0 only */
			if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
				/* 6362a0 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev3;
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, 8)) {
			/* 5357a0, 43236a0, 6362b0 */
			if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
				/* 5357a0 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5;

			} else if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43238_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID)) {
				/* 43236a0, 6362b0 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev7;
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, 9)) {
			/* 5357b0, 43236b0 */
			if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
				/* 5357b0 */
				if ((RADIOREV(pi->pubpi.radiorev) == 5) &&
					(RADIOVER(pi->pubpi.radiover) >= 2)) {
					/* 5357B1 EPA */
					tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5v2;
				} else {
					tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5v1;
				}
			} else if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43238_CHIP_ID)) {
				/* 43236b0, using same as 43236a0 for now */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev7;

			}
		} else if (NREV_IS(pi->pubpi.phy_rev, 10)) {
			/* 43237a0 */
			if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
				/* 43237a0, using same as 43236b0 for now */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev7;
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
			/* 53572a0 */
			if (CHIPID(pi->sh->chip) == BCM53572_CHIP_ID) {
				/* 53572a0, using same as 5357b1  */
				if (pi->srom_fem2g.extpagain == 3) {
					tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev7_2gv2;
				} else {
					tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5v2;
				}
			} else if (CHIPID(pi->sh->chip) == BCM43131_CHIP_ID ||
			           CHIPID(pi->sh->chip) == BCM43227_CHIP_ID) {
				/* 43131  using same as 5357b1  */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5v2;
			} else if (CHIPID(pi->sh->chip) == BCM43217_CHIP_ID) {
				/* 43217 , using independent one */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev7_2gv17;
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* 4324 tx gain tables : epa */
			tx_pwrctrl_tbl = nphy_tpc_2GHz_txgain_epa_20671rev0;
		} else {
			if (NREV_GE(pi->pubpi.phy_rev, 5) &&
			    (pi->srom_fem2g.extpagain == 3)) {
				tx_pwrctrl_tbl =  nphy_tpc_txgain_HiPwrEPA;
			} else {
				tx_pwrctrl_tbl =  nphy_tpc_txgain_rev3;
			}
		}
	}

	if (tx_pwrctrl_tbl == NULL) {
		tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5v2;
		PHY_ERROR(("Unsupported NREV %d radio rev %d combo\n",
			pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev)));
		ASSERT(0);
	}
	return tx_pwrctrl_tbl;
}

/* NPHY PAPD calibration setup for particular core */
static void
wlc_phy_papd_cal_setup_nphy(phy_info_t *pi, nphy_papd_restore_state *state, uint8 core)
{
	int32 tone_freq;
	uint8 off_core;
	uint16 mixgain = 0;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_CAL(("Setting up papd cal on core %d channel: %d\n", core,
	           CHSPEC_CHANNEL(pi->radio_chanspec)));

	off_core = core ^ 0x1;
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* REV7+ */

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  wlc_phy_read_lpf_bw_ctl_nphy(pi, 0), 0, 0,
			                                  NPHY_REV7_RFCTRLOVERRIDE_ID1);
		}

		/* Select the Rx gain to be used in the PAPD loopback path. The Rx mixer is the
		 * only Rx gain element that is present in the PAPD loopback path.
		 */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if (RADIOREV(pi->pubpi.radiorev) == 5) {
				if (RADIOVER(pi->pubpi.radiover) == 0x0) {
					/* 5357A0 */
					mixgain = (core == 0) ? 0x20 : 0x00;
				} else {
					/* 5357B0 */
					mixgain = (core == 0) ? 0x20 : 0x10;
				}

			} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
				(RADIOREV(pi->pubpi.radiorev) == 10)) {
				/* 43236 */
				mixgain = 0x10;

			} else if ((RADIOREV(pi->pubpi.radiorev) <= 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6) ||
				(RADIOREV(pi->pubpi.radiorev) == 8)) {
				/* 43226a[01], 6362a0, 6362b0 */
				mixgain = 0x00;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 11)) {
				/* LCNXN */
				mixgain = 0x00;
			} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
				/* BCM63268B0 */
				mixgain = 0x00;
			} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
				mixgain = 0x00;
			} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
				/* 43217 */
				mixgain = 0x00;
			} else {
				PHY_ERROR(("Unsupported radio rev %d\n",
					RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}

		} else {
			if ((RADIOREV(pi->pubpi.radiorev) == 4) ||
			    (RADIOREV(pi->pubpi.radiorev) == 6)) {
				/* 43226a0/1 */
				mixgain = 0x50;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
				(RADIOREV(pi->pubpi.radiorev) == 7) ||
				(RADIOREV(pi->pubpi.radiorev) == 8) ||
				(RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 11) ||
				(RADIOREV(pi->pubpi.radiorev) == 10) ||
				(RADIOREV(pi->pubpi.radiorev) == 12))
			{
				/* 43236a0,b0,b1,43237a0, 6362[ab]0 */
				mixgain = 0x0;
			} else {
				PHY_ERROR(("Unsupported radio rev %d\n",
					RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}
		}

		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
		                                  mixgain, (1 << core), 0,
		                                  NPHY_REV7_RFCTRLOVERRIDE_ID0);

		/* ovr Tx (no LPF/iPA) to be ON for core being cal'd, and OFF for alternate core */
		wlc_phy_rfctrl_override_1tomany_nphy(pi, NPHY_REV7_RfctrlOverride_cmd_tx_pu,
		                                     1, (1 << core), 0);
		wlc_phy_rfctrl_override_1tomany_nphy(pi, NPHY_REV7_RfctrlOverride_cmd_tx_pu,
		                                     0, (1 << off_core), 0);

		/* Shut off both PAs. They will be turned on just before the cal to reduce the
		 * spewing of energy into the air.
		 */
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK,
		                                  0, 0x3, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxif_pu_MASK,
		                                  1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK,
		                                  0, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
		                                  1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID2);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_dc_MASK,
		                                  0, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_rx_MASK,
		                                  1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_tx_MASK,
		                                  0, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxmx_pu_MASK,
		                                  1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lna1_pu_MASK,
		                                  0, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lna2_pu_MASK,
		                                  0, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

		state->afectrl[core] = phy_reg_read(pi, (core == PHY_CORE_0) ?
		                                    NPHY_AfectrlCore1 : NPHY_AfectrlCore2);
		state->afeoverride[core] = phy_reg_read(pi, (core == PHY_CORE_0) ?
		                                        NPHY_AfectrlOverride1 :
		                                        NPHY_AfectrlOverride2);
		state->afectrl[off_core] = phy_reg_read(pi, (core == PHY_CORE_0) ?
		                                        NPHY_AfectrlCore2 : NPHY_AfectrlCore1);
		state->afeoverride[off_core] = phy_reg_read(pi, (core == PHY_CORE_0) ?
		                                            NPHY_AfectrlOverride2 :
		                                            NPHY_AfectrlOverride1);
		state->tr2g_config1 = read_radio_reg(pi, RADIO_2057_TR2G_CONFIG1_CORE0_NU);

		PHY_CAL(("PAPD setup : core %d afectrl 0x%x afeoverride 0x%x, off_core %d afectrl "
		         "0x%x afeoverride 0x%x\n", core, state->afectrl[core],
		         state->afeoverride[core], off_core, state->afectrl[off_core],
		         state->afeoverride[off_core]));

		/* Power up the ADC for specified core (adc_pd only) */
		phy_reg_mod(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlCore1 : NPHY_AfectrlCore2),
		            NPHY_REV3_AfectrlCore_adc_pd_MASK, 0);
		phy_reg_mod(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlOverride1 :
		                 NPHY_AfectrlOverride2),
		            NPHY_REV3_AfectrlCore_adc_pd_MASK, NPHY_REV3_AfectrlCore_adc_pd_MASK);
		/* Power down the ADC for the other core */
		phy_reg_mod(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlCore2 : NPHY_AfectrlCore1),
		            NPHY_REV3_AfectrlCore_adc_pd_MASK, NPHY_REV3_AfectrlCore_adc_pd_MASK);
		phy_reg_mod(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlOverride2 :
		                 NPHY_AfectrlOverride1),
		            NPHY_REV3_AfectrlCore_adc_pd_MASK, NPHY_REV3_AfectrlCore_adc_pd_MASK);

		/* Set Rx path mux to PAPD and turn on PAPD mixer */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			state->pwrup[core] = READ_RADIO_REG3(pi, RADIO_2057, TX, core,
			                                      TXRXCOUPLE_2G_PWRUP);
			state->atten[core] = READ_RADIO_REG3(pi, RADIO_2057, TX, core,
			                                      TXRXCOUPLE_2G_ATTEN);
			state->pwrup[off_core] = READ_RADIO_REG3(pi, RADIO_2057, TX, off_core,
			                                          TXRXCOUPLE_2G_PWRUP);
			state->atten[off_core] = READ_RADIO_REG3(pi, RADIO_2057, TX, off_core,
			                                          TXRXCOUPLE_2G_ATTEN);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_PWRUP, 0xc);

			/* Loopback atten is radio-rev specific */
			if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
			    (RADIOREV(pi->pubpi.radiorev) == 4) ||
			    (RADIOREV(pi->pubpi.radiorev) == 6)) {
				/* 43226a0/1 and 6362a0 */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_ATTEN,
				                 0xf0);

			} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
				if (RADIOVER(pi->pubpi.radiover) == 0x0) {
					/* 5357a0 */
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
					                 TXRXCOUPLE_2G_ATTEN,
					                 (core == 0) ? 0xf7 : 0xf2);
				} else {
					/* 5357b0 */
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
					                 TXRXCOUPLE_2G_ATTEN,
					                 (core == 0) ? 0xf3 : 0xf2);
				}

			} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
				/* 6362b0 */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_ATTEN,
				                 (core == 0) ? 0xf7 : 0xf2);

			} else if (RADIOREV(pi->pubpi.radiorev) == 7) {
				/* 43236 */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_ATTEN,
				                 0xf0);

			} else if (RADIOREV(pi->pubpi.radiorev) == 10) {
				/* 43237 */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_ATTEN,
				                 0xf0);

			} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
				/* LCNXN */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_ATTEN,
				                 0xf2);
			} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
				/* LCNXN 43239 */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_ATTEN,
				                 0xf2);
			} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
				/* BCM63268 */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_ATTEN,
				                 0xf0);
			} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
				/* 53572 */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_ATTEN,
				                 0xf2);
			} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
				/* 43217 */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_ATTEN,
				                 0xf2);
			} else {
				PHY_ERROR(("Unsupported 2057 radio rev %d\n",
					RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, off_core, TXRXCOUPLE_2G_PWRUP, 0x0);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, off_core, TXRXCOUPLE_2G_ATTEN,
			                 0xff);

			/* LCNXN */
			/* the override logic to short the LNA input */
			/* to ground during Tx is not correct in the */
			/* 2G band. Hence, a manual radio override needs */
			/* to be issued to short the LNA1 input to ground */
			/* for PAPD cal. Shorting the input of LNA1 */
			/* to ground helps avoid/reduce the output of the */
			/* internal PA coupling back into the PAPD */
			/* Rx loopback path via LNA1 (which may happen even if it is turned off) */
			if (pi_nphy->nphy_papd_kill_switch_en) {
				if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
					(RADIOREV(pi->pubpi.radiorev) == 9) ||
					(RADIOREV(pi->pubpi.radiorev) == 11)) {
					state->tr2g_config1 = read_radio_reg(pi,
						RADIO_2057_TR2G_CONFIG1_CORE0_NU);
					mod_radio_reg(pi, RADIO_2057_TR2G_CONFIG1_CORE0_NU,
						0x1, 0x0);
					mod_radio_reg(pi, RADIO_2057_TR2G_CONFIG1_CORE1_NU,
						0x1, 0x0);
				} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
					/* 43217 kill switch/short setting */
					state->tr2g_config1 = read_radio_reg(pi,
						RADIO_2057_TR2G_CONFIG1_CORE0_NU);
					state->reg10 =
						read_radio_reg(pi, RADIO_2057_OVR_REG10);
					state->reg20 =
						read_radio_reg(pi, RADIO_2057_OVR_REG20);
					state->reg21 =
						read_radio_reg(pi, RADIO_2057_OVR_REG21);
					write_radio_reg(pi, RADIO_2057_OVR_REG10, 0xc);
					write_radio_reg(pi, RADIO_2057_OVR_REG20, 0x1);
					write_radio_reg(pi, RADIO_2057_OVR_REG21, 0x80);
					write_radio_reg(pi, RADIO_2057_TR2G_CONFIG1_CORE0_NU, 0x2);
					write_radio_reg(pi, RADIO_2057_TR2G_CONFIG1_CORE1_NU, 0x2);
					state->reg29 =
						read_radio_reg(pi, RADIO_2057_OVR_REG29);
					state->tr2g_config4_core[0] =
						read_radio_reg(pi, RADIO_2057_TR2G_CONFIG4_CORE0);
					state->tr2g_config4_core[1] =
						read_radio_reg(pi, RADIO_2057_TR2G_CONFIG4_CORE1);
					write_radio_reg(pi, RADIO_2057_OVR_REG29, 0x48);
					write_radio_reg(pi, RADIO_2057_TR2G_CONFIG4_CORE0, 0x2);
					write_radio_reg(pi, RADIO_2057_TR2G_CONFIG4_CORE1, 0x2);
				}
			}

		} else {
			state->pwrup[core] = READ_RADIO_REG3(pi, RADIO_2057, TX, core,
			                                      TXRXCOUPLE_5G_PWRUP);
			state->atten[core] = READ_RADIO_REG3(pi, RADIO_2057, TX, core,
			                                      TXRXCOUPLE_5G_ATTEN);
			state->pwrup[off_core] = READ_RADIO_REG3(pi, RADIO_2057, TX, off_core,
			                                          TXRXCOUPLE_5G_PWRUP);
			state->atten[off_core] = READ_RADIO_REG3(pi, RADIO_2057, TX, off_core,
			                                          TXRXCOUPLE_5G_ATTEN);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_5G_PWRUP, 0xc);

			/* Loopback atten is radio-rev specific */
			if (RADIOREV(pi->pubpi.radiorev) == 7) {
				if (RADIOVER(pi->pubpi.radiover) == 0) {
					/* 43236a0 */
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
					                 TXRXCOUPLE_5G_ATTEN, 0xf4);
				} else {
					/* 43236a0TC3, TC4, B0 */
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
					                 TXRXCOUPLE_5G_ATTEN, 0xf0);
				}

			} else if (RADIOREV(pi->pubpi.radiorev) == 10) {
				/* 43237a0 */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
				                 TXRXCOUPLE_5G_ATTEN, 0xf0);

			} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
				/* 6362b0 */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_5G_ATTEN,
				                 0xf4);
			} else {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_5G_ATTEN,
				                 0xf0);
			}

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, off_core, TXRXCOUPLE_5G_PWRUP, 0x0);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, off_core, TXRXCOUPLE_5G_ATTEN, 0xff);
		}

		tone_freq = 4000;
		/* test force txpwrindex */
		wlc_phy_tx_tone_nphy(pi, tone_freq, 181, 0, 0, FALSE);

		/* PAPD regs common */
		PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, NPHY_PAPD_COMP_ON);
		PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, calEnable, 1);
		PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdEnable, compEnable, NPHY_PAPD_COMP_OFF);
		PHY_REG_MOD_CORE(pi, NPHY_REV6, off_core, PapdCalShifts, calEnable, 0);
	} else {
		/* REVs <= 6 */

		/* this eventually should be replaced by papdcal gainctrl */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK, 0, 0x3, 0);

		/* test tone */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 1, 0, 0);

		/* turn off rx RF chain */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverrideAux_rxrf_pu_MASK,
		                             0, 0x3, 0);

		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_tx_pu_MASK, 1, 0x3, 0);
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rx_pu_MASK, 1, 0x3, 0);

		state->afectrl[core] = phy_reg_read(pi, (core == PHY_CORE_0) ?
		                                    NPHY_AfectrlCore1 : NPHY_AfectrlCore2);
		state->afeoverride[core] = phy_reg_read(pi, (core == PHY_CORE_0) ?
		                                        NPHY_AfectrlOverride1 :
		                                        NPHY_AfectrlOverride2);
		PHY_CAL(("PAPD setup : core %d afectrl 0x%x afeoverride 0x%x\n", core,
		         state->afectrl[core], state->afeoverride[core]));

		/* Power up the ADC for specified core */
		phy_reg_mod(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlCore1 : NPHY_AfectrlCore2),
		            NPHY_REV3_AfectrlCore_adc_lp_MASK |
		            NPHY_REV3_AfectrlCore_adc_hp_MASK |
		            NPHY_REV3_AfectrlCore_adc_pd_MASK,
		            0);
		phy_reg_mod(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlOverride1 :
		                 NPHY_AfectrlOverride2),
		            NPHY_REV3_AfectrlOverride_adc_lp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_hp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_pd_MASK,
		            NPHY_REV3_AfectrlOverride_adc_lp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_hp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_pd_MASK);

		/* Set Rx path mux to PAPD and turn on PAPD mixer */
		state->vga_master [core] = READ_RADIO_REG2(pi, RADIO_2056, RX, core, VGA_MASTER);
		WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, VGA_MASTER, 0x2b);
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			state->fbmix[core] = READ_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_G);
			state->intpa_master[core] = READ_RADIO_REG2(pi, RADIO_2056, TX, core,
			                                            INTPAG_MASTER);

			WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_G, 0x03);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, INTPAG_MASTER, 0x04);
		} else {
			state->fbmix[core] = READ_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_A);
			state->intpa_master[core] = READ_RADIO_REG2(pi, RADIO_2056, TX, core,
			                                            INTPAA_MASTER);

			WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_A, 0x03);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, INTPAA_MASTER, 0x04);

		}

		/* start tone */
		tone_freq = 4000;
		/* test force txpwrindex */
		wlc_phy_tx_tone_nphy(pi, tone_freq, 181, 0, 0, FALSE);

		/* PAPD regs common */
		PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, 1);
		PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdEnable, compEnable, 0);

		/* Shut off both PAs */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 0);
	}
}

static void
wlc_phy_papd_cal_cleanup_nphy(phy_info_t *pi, nphy_papd_restore_state *state)
{
	uint8 core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_CAL(("Cleanning up papd cal on channel: %d\n", CHSPEC_CHANNEL(pi->radio_chanspec)));

	wlc_phy_stopplayback_nphy(pi);     /* mimophy_stop_playback */

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* REV7+ */
		for (core = 0; core < pi->pubpi.phy_corenum; core ++) {
			/* Restore attenuation settings and turn off loopback bath for both cores */
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_PWRUP, 0);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_ATTEN,
				                 state->atten[core]);
			} else {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_5G_PWRUP, 0);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_5G_ATTEN,
				                 state->atten[core]);
			}
		}
		if (pi_nphy->nphy_papd_kill_switch_en) {
			if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
			    (RADIOREV(pi->pubpi.radiorev) == 9) ||
			    (RADIOREV(pi->pubpi.radiorev) == 11)) {
				/* LCNXN */
				write_radio_reg(pi, RADIO_2057_TR2G_CONFIG1_CORE0_NU,
					state->tr2g_config1);
				write_radio_reg(pi, RADIO_2057_TR2G_CONFIG1_CORE1_NU,
					state->tr2g_config1);
			} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
				/* 43217 restore kill switch setting when papd is done */
				write_radio_reg(pi, RADIO_2057_TR2G_CONFIG1_CORE0_NU,
					state->tr2g_config1);
				write_radio_reg(pi, RADIO_2057_TR2G_CONFIG1_CORE1_NU,
					state->tr2g_config1);
				write_radio_reg(pi, RADIO_2057_OVR_REG10, state->reg10);
				write_radio_reg(pi, RADIO_2057_OVR_REG20, state->reg20);
				write_radio_reg(pi, RADIO_2057_OVR_REG21, state->reg21);
				write_radio_reg(pi, RADIO_2057_OVR_REG29, state->reg29);
				write_radio_reg(pi, RADIO_2057_TR2G_CONFIG4_CORE0,
					state->tr2g_config4_core[0]);
				write_radio_reg(pi, RADIO_2057_TR2G_CONFIG4_CORE1,
					state->tr2g_config4_core[1]);
			}
		}

		if ((RADIOREV(pi->pubpi.radiorev) == 4) || (RADIOREV(pi->pubpi.radiorev) == 6)) {
			wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_tx_pu_MASK,
				1, 0x3, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		} else {
			wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_tx_pu_MASK,
			                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		}
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_tx_buf_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID2);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_dacbuf_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID2);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK,
		                                  1, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxif_pu_MASK,
		                                  1, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
		                                  1, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID2);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_dc_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_rx_MASK,
		                                  1, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_tx_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxmx_pu_MASK,
		                                  1, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lna1_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lna2_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);

		for (core = 0; core < pi->pubpi.phy_corenum; core ++) {
			/* Clear ADC override */
			phy_reg_write(pi, (core == PHY_CORE_0) ?
			              NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
			              state->afectrl[core]);
			phy_reg_write(pi, (core == PHY_CORE_0) ? NPHY_AfectrlOverride1 :
			              NPHY_AfectrlOverride2, state->afeoverride[core]);
		}

		/* Stop tone, restore CRS */
		wlc_phy_ipa_set_bbmult_nphy(pi, (state->mm >> 8) & 0xff, (state->mm & 0xff));

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		}
	} else {
		/* REVs <= 6 */

		/* clean up tx/rx gain override */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK, 0, 0x3, 1);
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_txgain_MASK, 0, 0x3, 1);
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverrideAux_rxrf_pu_MASK,
		                             0, 0x3, 1);

		/* Clear rx/tx PU override */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_tx_pu_MASK,
		                             0, 0x3, 1);
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rx_pu_MASK,
		                             0, 0x3, 1);

		for (core = 0; core < pi->pubpi.phy_corenum; core ++) {
			/* Restore rx path mux and turn off PAPD mixer */
			WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, VGA_MASTER,
			                 state->vga_master[core]);
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_G,
				                 state->fbmix[core]);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, INTPAG_MASTER,
				                 state->intpa_master[core]);
			} else {
				WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_A,
				                 state->fbmix[core]);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, INTPAA_MASTER,
				                 state->intpa_master[core]);
			}

			PHY_CAL(("PAPD before cleanup : core %d afectrl 0x%x afeoverride 0x%x\n",
			         core, state->afectrl[core], state->afeoverride[core]));

			/* Clear ADC override */
			phy_reg_write(pi, (core == PHY_CORE_0) ?
			              NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
			              state->afectrl[core]);
			phy_reg_write(pi, (core == PHY_CORE_0) ? NPHY_AfectrlOverride1 :
			              NPHY_AfectrlOverride2, state->afeoverride[core]);
		}

		/* Stop tone, restore CRS */
		wlc_phy_ipa_set_bbmult_nphy(pi, (state->mm >> 8) & 0xff, (state->mm & 0xff));
		/* turn off PA override */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 1);
	}
}

static void
wlc_phy_papd_smooth_nphy(phy_info_t *pi, uint8 core, uint32 winsz, uint32 start, uint32 end)
{
	uint32 *buf, *src, *dst, sz;

	PHY_CAL(("Smoothing papd cal on core: %d\n", core));

	sz = end - start + 1;
	ASSERT(end > start);
	ASSERT(end < NPHY_PAPD_EPS_TBL_SIZE);

	/* Allocate storage for both source & destination tables */
	if ((buf = MALLOC(pi->sh->osh, 2 * sizeof(uint32) * NPHY_PAPD_EPS_TBL_SIZE)) == NULL) {
		PHY_ERROR(("wl%d: %s: MALLOC failure\n", pi->sh->unit, __FUNCTION__));
		return;
	}

	/* Setup source & destination pointers */
	src = buf;
	dst = buf + NPHY_PAPD_EPS_TBL_SIZE;

	/* Read original table */
	wlc_phy_table_read_nphy(pi, (core == PHY_CORE_0 ? NPHY_TBL_ID_EPSILONTBL0 :
	                         NPHY_TBL_ID_EPSILONTBL1),
	                    NPHY_PAPD_EPS_TBL_SIZE,
	                    0, 32, src);

	/* Average coeffs across window */
	do {
		uint32 win_start, win_end;
		int32 nAvr, eps_r, eps_i, eps_real, eps_imag;

		win_start = end - MIN(end, (winsz >> 1));
		win_end = MIN(NPHY_PAPD_EPS_TBL_SIZE - 1, end + (winsz >> 1));
		nAvr = win_end - win_start + 1;
		eps_real = 0;
		eps_imag = 0;

		do {
			wlc_phy_papd_decode_epsilon(src[win_end], &eps_r, &eps_i);
			eps_real += eps_r;
			eps_imag += eps_i;
		} while (win_end-- != win_start);

		eps_real /= nAvr;
		eps_imag /= nAvr;
		dst[end] = ((uint32)eps_imag << 13) | ((uint32)eps_real & 0x1fff);
	} while (end-- != start);

	/* Write updated table */
	wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ? NPHY_TBL_ID_EPSILONTBL0 :
		NPHY_TBL_ID_EPSILONTBL1, sz, start, 32, dst);

	/* Free allocated buffer */
	MFREE(pi->sh->osh, buf, 2 * sizeof(uint32) * NPHY_PAPD_EPS_TBL_SIZE);
}

/* output papd coeffs (epsilon table) to PHY_CAL trace */
static void
wlc_phy_papd_dump_eps_trace_nphy(phy_info_t *pi)
{
	uint core, j;
	uint32 eps_table[NPHY_PAPD_EPS_TBL_SIZE];
	int32 eps_re, eps_im;

	for (core = 0; core < pi->pubpi.phy_corenum; core++) {
		wlc_phy_table_read_nphy(pi, (core == PHY_CORE_0 ? NPHY_TBL_ID_EPSILONTBL0 :
			NPHY_TBL_ID_EPSILONTBL1),
			NPHY_PAPD_EPS_TBL_SIZE,
			0, 32, eps_table);

		PHY_CAL(("core %d\n", core));

		for (j = 0; j < NPHY_PAPD_EPS_TBL_SIZE; j++) {
			wlc_phy_papd_decode_epsilon(eps_table[j], &eps_re, &eps_im);
			PHY_CAL(("{%d %d} ", eps_re, eps_im));
		}
		PHY_CAL(("\n"));
	}
	PHY_CAL(("\n"));
}

static void
wlc_phy_papd_cal_nphy(phy_info_t *pi, nphy_ipa_txcalgains_t *txgains, phy_cal_mode_t cal_mode,
uint16 num_iter, uint8 core)
{
	uint16 startindex, stopindex, yrefindex;
	uint16 pga_gain, rad_gain;
	bool swcal;
	uint8 off_core, m[2];
	uint32 zero = 0;
	nphy_txgains_t target_gain;

	/* Not supported below rev3 */
	if (NREV_LT(pi->pubpi.phy_rev, 3))
		return;

	off_core = (core == PHY_CORE_0) ? 1 : 0;

	PHY_CAL(("Running papd cal on core %d channel: %d, cal_mode: %d OFF core %d\n", core,
	           CHSPEC_CHANNEL(pi->radio_chanspec), cal_mode, off_core));

	ASSERT((cal_mode == CAL_FULL) || (cal_mode == CAL_GCTRL) || (cal_mode == CAL_SOFT));
	swcal = ((cal_mode == CAL_GCTRL) || (cal_mode == CAL_SOFT)) ? TRUE : FALSE;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* Read the current target gain to obtain the LPF, gm, and intPA gain codes in the
		 * 2G band and the LPF, gm, PAD, and intPA gain codes in the 5G band
		 */
		target_gain = wlc_phy_get_tx_gain_nphy(pi);

		/* Obtain the radio gain at which PAPD cal is to be performed */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			rad_gain = ((target_gain.txlpf[core] << 15) |
			            (target_gain.txgm[core] << 12) |
			            (target_gain.pga[core] << 8) |
			            (txgains->gains.pad[core] << 3) |
			            (target_gain.ipa[core]));
		} else {
			rad_gain = ((target_gain.txlpf[core] << 15) |
			            (target_gain.txgm[core] << 12) |
			            (txgains->gains.pga[core] << 8) |
			            (target_gain.pad[core] << 3) |
			            (target_gain.ipa[core]));
		}

		wlc_phy_rfctrl_override_1tomany_nphy(pi,
		                                     NPHY_REV7_RfctrlOverride_cmd_txgain,
		                                     rad_gain, (1 << core), 0);

		/* Force bbmult */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if ((RADIOREV(pi->pubpi.radiorev) <= 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
				/* 43226a0/1 and 6362a0 */
				m[core] = IS40MHZ(pi) ? 60 : 79;
			} else {
				/* 5357a0 and 43236a0 and 6362b0 */
				m[core] = IS40MHZ(pi) ? 45 : 64;
			}

		} else {
			m[core] = IS40MHZ(pi) ? 75 : 107;
		}

		m[off_core] = 0;
		wlc_phy_ipa_set_bbmult_nphy(pi, m[0], m[1]);

		stopindex = 63;

		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if (RADIOREV(pi->pubpi.radiorev) == 3) {
				startindex = 35;
				yrefindex = 35;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
				startindex = 30;
				yrefindex = 30;
			} else {
				startindex = 25;
				yrefindex = 25;
			}
		} else {
			if ((RADIOREV(pi->pubpi.radiorev) == 5) ||
				(RADIOREV(pi->pubpi.radiorev) == 7) ||
				(RADIOREV(pi->pubpi.radiorev) == 8) ||
				(RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 10) ||
				(RADIOREV(pi->pubpi.radiorev) == 11) ||
				(RADIOREV(pi->pubpi.radiorev) == 13) ||
				(RADIOREV(pi->pubpi.radiorev) == 14))
			{
				/* 43237 Nintendo, using new PAPD approach non-LMS */
				if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
					startindex = 15;
					yrefindex = 15;
				} else {
					yrefindex = 25;
					startindex = 25;
				}
			} else {
				startindex = 35;
				yrefindex = 35;
			}
		}
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
			phy_reg_write(pi, NPHY_PapdCore2Cal, core);
		}

		if (cal_mode == CAL_GCTRL) {
			if (((RADIOREV(pi->pubpi.radiorev) == 5) ||
				(RADIOREV(pi->pubpi.radiorev) == 8) ||
				(RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 10) ||
				(RADIOREV(pi->pubpi.radiorev) == 11) ||
                (RADIOREV(pi->pubpi.radiorev) == 12) || /* BCM63268 */
				(RADIOREV(pi->pubpi.radiorev) == 13) ||
				(RADIOREV(pi->pubpi.radiorev) == 14)) &&
				(CHSPEC_IS2G(pi->radio_chanspec)))
			{
				startindex = 55;
			} else if (((RADIOREV(pi->pubpi.radiorev) == 7) &&
			            (CHSPEC_IS2G(pi->radio_chanspec)))) {
				startindex = 63;
			} else if (((RADIOREV(pi->pubpi.radiorev) == 9) &&
				(CHSPEC_IS5G(pi->radio_chanspec)))) {
				startindex = 55;
			} else {
				startindex = 63;
			}

		} else if ((cal_mode != CAL_FULL) && (cal_mode != CAL_SOFT)) {
			/* undefined mode */
			startindex = 35;
			yrefindex = 35;
		}

		/* setup PAPD cal engine */
		PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, 1);
		PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdEnable, compEnable, 0);

		PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, calEnable, 1);
		PHY_REG_MOD_CORE(pi, NPHY_REV6, off_core, PapdCalShifts, calEnable, 0);

		/* setup LMS convergence related params */

		if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
			((RADIOVER(pi->pubpi.radiover) == 1) ||
			(RADIOVER(pi->pubpi.radiover) == 2))) {
			if (CHSPEC_IS40(pi->radio_chanspec) == 1) {
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, PapdCalSettle, 0x40)
					PHY_REG_WRITE_ENTRY(NPHY, PapdCalCorrelate, 0x40)
				PHY_REG_LIST_EXECUTE(pi);

				PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, CorrShift, 0x1);
				phy_reg_write(pi, NPHY_PapdIpaOffCorr, 0x3fe);
			} else {
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, PapdCalSettle, 0x20)
					PHY_REG_WRITE_ENTRY(NPHY, PapdCalCorrelate, 0x20)
				PHY_REG_LIST_EXECUTE(pi);

				PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, CorrShift, 0x0);
				phy_reg_write(pi, NPHY_PapdIpaOffCorr, 0x1ff);
			}
		} else {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalSettle, 0x80)
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalCorrelate, 0x100)
			PHY_REG_LIST_EXECUTE(pi);

			PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, CorrShift, 0x3);
			phy_reg_write(pi, NPHY_PapdIpaOffCorr, 0);
		}

		PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, lambdaI, 11);
		PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, lambdaQ, 11);
		phy_reg_write(pi, NPHY_PapdEpsilonUpdateIterations, num_iter);

		if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
			bool corr_sat = 0;
			uint8 corr_shift = 0x3;
			uint16 index = 4;
			int32 mag_corr_papd_index;
			uint32 dst[64];
			uint16 next_index_interp = startindex;
			uint16 next_index_write = startindex;
			uint16 next_index_interp_init = startindex;
			int16 abs_c, eps_re_curr = 0, eps_im_curr = 0,
				eps_re_prev = 0, eps_im_prev = 0,
				eps_re_interp = 0, eps_im_interp = 0;
			int16 corr_papd_index_I = 0, corr_papd_index_Q = 0,
				corr_papd_index_I_yref = 0, corr_papd_index_Q_yref = 0;
			uint16 vin_prev = 0, vin_curr = 0, vin_p[64];
			for (index = 0; index <= 63; index++) {
				vin_p[index] = (uint16)(nphy_papd_scaltbl[index] & 0xffff);
			}

			PHY_REG_LIST_START
			        PHY_REG_MOD_ENTRY(NPHY, PapdCalYrefEpsilon, InitYref, 0x1)
			        PHY_REG_WRITE_ENTRY(NPHY, PapdEpsilonUpdateIterations, 0x1)
			        PHY_REG_MOD_ENTRY(NPHY, PapdCalYrefEpsilon, EpsilonInit, 0x0)
			PHY_REG_LIST_EXECUTE(pi);

			/* Need to enable PAPD so HW computes correlation */
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, 1);
			PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdEnable, compEnable, 0);

			/* Looping over yrefindex + (startindex -> stopindex);
			 * yrefindex, startindex can be the same
			 */
			for (index = yrefindex; index <= stopindex+1; index = (corr_sat) ?
				index : (((index == yrefindex) && (yrefindex != startindex)) ?
				startindex : index+1)) {
				if (corr_sat) {
					PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts,
						CorrShift, ++corr_shift);
				}

				if ((index == yrefindex) || ((index >= startindex) &&
					(index <= stopindex))) {
					PHY_REG_MOD(pi, NPHY, PapdCalYrefEpsilon, YrefAddr, index);
					PHY_REG_MOD(pi, NPHY, PapdCalAddress, StartAddr, index);
					PHY_REG_MOD(pi, NPHY, PapdCalAddress, EndAddr, index);
					phy_reg_write(pi, NPHY_papdCalCorrDebugAddr, index);
					wlc_phy_rfctrl_override_nphy_rev7(pi,
					    NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 1,
					    ((core == 0) ? 1 : 2), 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
					wlc_phy_rfctrl_override_nphy_rev7(pi,
					    NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0,
					    ((core == 0) ? 2 : 1), 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
					phy_reg_write(pi, NPHY_PapdCalStart, 1);
				}
				if (((yrefindex == startindex) && (index > startindex+1)) ||
					((yrefindex != startindex) && (index > startindex))) {
					/* 1+eps = c = Yref/Y = Yref*conj(Y)/abs(Y)^2 */
					mag_corr_papd_index =
					    (int32)corr_papd_index_I*
					    (int32)corr_papd_index_I +
					    (int32)corr_papd_index_Q*
					    (int32)corr_papd_index_Q;
					eps_re_prev = eps_re_curr;
					eps_im_prev = eps_im_curr;
					if (mag_corr_papd_index >> 12) {
						eps_re_curr = ((
					    (int32)corr_papd_index_I*
					    (int32)corr_papd_index_I_yref +
					    (int32)corr_papd_index_Q*
					    (int32)corr_papd_index_Q_yref) /
					    (mag_corr_papd_index >> 12)) - 4096;
						eps_im_curr = (
					    (int32)corr_papd_index_Q*
					    (int32)corr_papd_index_I_yref -
					    (int32)corr_papd_index_I*
					    (int32)corr_papd_index_Q_yref) /
					    (mag_corr_papd_index >> 12);
					} else {
						eps_re_curr = 0;
						eps_im_curr = 0;
					}
					abs_c = (uint16)wlc_phy_sqrt_int(
					    ((int32)4096 + (int32)eps_re_curr)*
					    ((int32)4096 + (int32)eps_re_curr) +
					    ((int32)eps_im_curr*(int32)eps_im_curr));
					vin_prev = vin_curr;
					if (abs_c) {
					vin_curr = (uint16)(((uint32)vin_p[index-1]<<12)/abs_c);
					} else {
						vin_curr = vin_p[index-1];
					}
					eps_re_curr = (eps_re_curr > 4095) ? 4095 :
					   ((eps_re_curr < -4096) ? -4096: eps_re_curr);
					eps_im_curr = (eps_im_curr > 4095) ? 4095 :
					   ((eps_im_curr < -4096) ? -4096: eps_im_curr);
				}
				if (cal_mode != CAL_GCTRL) {
					/* computing the first index to interpolate for based on
					 * the first vin computed
					 */
				if (((yrefindex != startindex) && (index == startindex+1)) ||
				((yrefindex == startindex) && (index == startindex+2))) {
						while ((next_index_interp_init <= 63) &&
						  (vin_curr > vin_p[next_index_interp_init])) {
							dst[next_index_interp_init++] = 0;
						}
						next_index_interp = next_index_interp_init;
						next_index_write = next_index_interp_init;
					}
					while ((next_index_interp <= 63) &&
						(index > startindex+1) &&
						(vin_curr >	vin_p[next_index_interp]) &&
						(vin_prev <= vin_p[next_index_interp]) &&
						(vin_curr != vin_prev)) {
						eps_re_interp =
							(int16)(((int32)eps_re_curr*(int32)
							(vin_p[next_index_interp] - vin_prev) +
							(int32)eps_re_prev*(int32)
							(vin_curr - vin_p[next_index_interp]))/
							(int16)(vin_curr - vin_prev));
						eps_im_interp =
							(int16)(((int32)eps_im_curr*(int32)
							(vin_p[next_index_interp] - vin_prev) +
							(int32)eps_im_prev*(int32)
							(vin_curr - vin_p[next_index_interp]))/
							(int16)(vin_curr - vin_prev));
						dst[next_index_interp] =
						    (uint32)((((int32)eps_im_interp &
						    0x1fff) << 13) |
						    ((int32)eps_re_interp & 0x1fff));
						next_index_interp++;
					}
					while ((next_index_write < index) &&
						(next_index_write < next_index_interp) &&
						(next_index_write <= 63)) {
						wlc_phy_table_write_nphy(pi,
							(core == PHY_CORE_0) ?
							NPHY_TBL_ID_EPSILONTBL0 :
							NPHY_TBL_ID_EPSILONTBL1, 1,
							next_index_write, 32,
							&dst[next_index_write]);
						next_index_write++;
					}
				}
				if (index <= stopindex) {
					SPINWAIT(phy_reg_read(pi, NPHY_PapdCalStart),
					    NPHY_SPINWAIT_PAPDCAL);
					ASSERT(!(phy_reg_read(pi, NPHY_PapdCalStart) & 1));
					/* clear iPA ovr */
					wlc_phy_rfctrl_override_nphy_rev7(pi,
					    NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 0,
					    NPHY_REV7_RFCTRLOVERRIDE_ID0);
					corr_papd_index_I = (core == PHY_CORE_1) ?
						phy_reg_read(pi, NPHY_PapdCalYref_I1):
					    phy_reg_read(pi, NPHY_PapdCalYref_I0);
					corr_papd_index_Q = (core == PHY_CORE_1) ?
					    phy_reg_read(pi, NPHY_PapdCalYref_Q1):
					    phy_reg_read(pi, NPHY_PapdCalYref_Q0);
					if (index == yrefindex) {
						corr_papd_index_I_yref = corr_papd_index_I;
						corr_papd_index_Q_yref = corr_papd_index_Q;
					}
				}
				corr_sat = ((index == yrefindex) &&
					((ABS(corr_papd_index_I) > 32000) ||
				(ABS(corr_papd_index_Q) > 32000)));
			}

			/* To cover gctrl only for (the case where startindex <
			 * stopindex is already covered)
			 */
			if (cal_mode == CAL_GCTRL) {
				dst[stopindex] =
				    (uint32)((((int32)eps_im_curr & 0x1fff) << 13) |
				    ((int32)eps_re_curr & 0x1fff));
				wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ?
				    NPHY_TBL_ID_EPSILONTBL0 : NPHY_TBL_ID_EPSILONTBL1,
				    1, stopindex, 32, &dst[stopindex]);
			} else {
				if ((next_index_interp_init > startindex) &&
					(next_index_interp_init <= 63)) {
					wlc_phy_table_write_nphy(pi,
						(core == PHY_CORE_0) ?
					    NPHY_TBL_ID_EPSILONTBL0 :
						NPHY_TBL_ID_EPSILONTBL1,
						next_index_interp_init - startindex,
						startindex, 32, &dst[startindex]);
				}
				/* Fill remaining indices with last result */
				for (index = next_index_interp; index <= stopindex; index++) {
					dst[index] =
					    (uint32)((((int32)eps_im_interp & 0x1fff) << 13) |
					    ((int32)eps_re_interp & 0x1fff));
				}
				if (stopindex >= next_index_write) {
					wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ?
					    NPHY_TBL_ID_EPSILONTBL0 : NPHY_TBL_ID_EPSILONTBL1,
					    stopindex-next_index_write+1, next_index_write,
						32, &dst[next_index_write]);
				}
				for (index = 0; index < startindex; index++) {
					dst[index] = 0x0;
				}
				wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ?
				    NPHY_TBL_ID_EPSILONTBL0 : NPHY_TBL_ID_EPSILONTBL1,
				    startindex, 0, 32, dst);
			}
		} else {
		        /* setup iter, Yref, start and end address */
		        PHY_REG_MOD(pi, NPHY, PapdCalYrefEpsilon, YrefAddr, yrefindex);
		        PHY_REG_MOD(pi, NPHY, PapdCalAddress, StartAddr, startindex);
		        PHY_REG_MOD(pi, NPHY, PapdCalAddress, EndAddr, stopindex);

		        /* ovr iPA to be ON for core being cal'd, and OFF for alternate core */
		        wlc_phy_rfctrl_override_nphy_rev7(pi,
		            NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 1,
		            ((core == 0) ? 1 : 2), 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		        wlc_phy_rfctrl_override_nphy_rev7(pi,
		            NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0,
		            ((core == 0) ? 2 : 1), 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);

		        /* start PAPD calibration */
		        phy_reg_write(pi, NPHY_PapdCalStart, 1);
		        SPINWAIT(phy_reg_read(pi, NPHY_PapdCalStart), NPHY_SPINWAIT_PAPDCAL);
		        ASSERT(!(phy_reg_read(pi, NPHY_PapdCalStart) & 1));

		        /* clear iPA ovr */
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			    NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3,
			    0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		}

		wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ? NPHY_TBL_ID_EPSILONTBL0 :
		                     NPHY_TBL_ID_EPSILONTBL1, 1, yrefindex, 32, &zero);

		/* smooth PAPD eps curve */
		if (cal_mode != CAL_GCTRL) {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				wlc_phy_papd_smooth_nphy(pi, core, 5, 0, 35);
			}
			if (PHY_CAL_ON())
				wlc_phy_papd_dump_eps_trace_nphy(pi);
		}

		wlc_phy_rfctrl_override_1tomany_nphy(pi,
		                                     NPHY_REV7_RfctrlOverride_cmd_txgain,
		                                     rad_gain, (1 << core), 1);

	} else {
		/* Set calibration tx gain */
		if (txgains) {
			if (txgains->useindex) {
				pga_gain = 15 - ((txgains->index) >> 3);
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					if (NREV_GE(pi->pubpi.phy_rev, 6)) {
						rad_gain = 0x00f7 | (pga_gain << 8);
						/* 47162 is similar to 4716 */
						if (CHIPID(pi->sh->chip) ==
						    BCM47162_CHIP_ID) {
							rad_gain = 0x10f7 | (pga_gain << 8);
						}
					} else if (NREV_IS(pi->pubpi.phy_rev, 5))
						rad_gain = 0x10f7 | (pga_gain << 8);
					else
						rad_gain = 0x50f7 | (pga_gain << 8);
				} else {
					rad_gain = 0x70f7 | (pga_gain << 8);
				}
				wlc_phy_rfctrl_override_nphy(pi,
				                             NPHY_REV3_RfctrlOverride_txgain_MASK,
				                             rad_gain, (1 << core), 0);
				PHY_CAL(("start papd cal at rad_gain : 0x%4x\n", rad_gain));
			} else {
				wlc_phy_rfctrl_override_nphy(pi,
				                             NPHY_REV3_RfctrlOverride_txgain_MASK,
				                             0x5bf7, (1 << core), 0);
			}
		}

		/* Force bbmult */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			m[core] = IS40MHZ(pi) ? 45 : 64;
		} else {
			m[core] = IS40MHZ(pi) ? 75 : 107;
		}

		m[off_core] = 0;
		wlc_phy_ipa_set_bbmult_nphy(pi, m[0], m[1]);

		stopindex = 63;

		if (cal_mode == CAL_FULL) {
			startindex = 25; yrefindex = 25;
		} else if (cal_mode == CAL_SOFT) {
			startindex = 25; yrefindex = 25;
		} else if (cal_mode == CAL_GCTRL) {
			startindex = 63; yrefindex = 25;
		} else {
			/* undefined mode */
			startindex = 25;
			yrefindex = 25;
		}

		/* setup PAPD cal engine */
		PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, 1);
		PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdEnable, compEnable, 0);

		if (NREV_GE(pi->pubpi.phy_rev, 6)) {
			PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, calEnable, 1);
			PHY_REG_MOD_CORE(pi, NPHY_REV6, off_core, PapdCalShifts, calEnable, 0);

			/* setup LMS convergence related params */
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalSettle, 0x20)
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalCorrelate, 0x60)
			PHY_REG_LIST_EXECUTE(pi);

			PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, lambdaI, 9);
			PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, lambdaQ, 9);
			PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, CorrShift, 0x2);
			phy_reg_write(pi, NPHY_REV6_PapdEpsilonUpdateIterations, num_iter);
		} else {
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, calEnable, 1);
			PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdCalShifts, calEnable, 0);

			/* setup LMS convergence related params */
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalSettle, 0x80)
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalCorrelate, 0x600)
			PHY_REG_LIST_EXECUTE(pi);

			PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, lambdaI, 0);
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, lambdaQ, 0);
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, CorrShift, 0x3);
			PHY_REG_MOD(pi, NPHY, PapdCalYrefEpsilon, NumIters, num_iter);
		}

		/* setup iter, Yref, start and end address */
		PHY_REG_MOD(pi, NPHY, PapdCalYrefEpsilon, YrefAddr, yrefindex);
		PHY_REG_MOD(pi, NPHY, PapdCalAddress, StartAddr, startindex);
		PHY_REG_MOD(pi, NPHY, PapdCalAddress, EndAddr, stopindex);

		/* start PAPD calibration */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 1, 0x3, 0);

		phy_reg_write(pi, NPHY_PapdCalStart, 1);
		SPINWAIT(phy_reg_read(pi, NPHY_PapdCalStart), NPHY_SPINWAIT_PAPDCAL);

		/* turn off int pa */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 0);

		wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ? NPHY_TBL_ID_EPSILONTBL0 :
		                     NPHY_TBL_ID_EPSILONTBL1, 1, yrefindex, 32, &zero);

		/* smooth PAPD eps curve */
		if (cal_mode != CAL_GCTRL) {
			wlc_phy_papd_smooth_nphy(pi, core, 5, 0, 40);
			if (PHY_CAL_ON())
				wlc_phy_papd_dump_eps_trace_nphy(pi);
		}
	}
}

/* For NREVS<7, the function returns gain index in tx power control table for which papd cal is done
 * For NREVs>=7, the function returns the PAD or PGA gain index for which papd cal is done
 *               If both the PGA and the PAD are varied in the 5G band, a better method needs
 *               to be figured out.
 * The reason for using a different method for selecting the radio gain during gain control for
 * NREVs>=7 is because the 2057 radio does not have uniform gain deltas between different PGA
 * (or PAD) gain codes. On the other hand, the 2056 radio more or less has a constant 2 dB
 * step size between different PGA gain codes that makes it easy to implement PAPD gain ctrl
 * using the tx pwr index.
*/
static uint8
wlc_phy_papd_cal_gctrl_nphy(phy_info_t *pi, uint8 start_gain, uint8 core)
{
	int gain_step;
	int max_iter;
	bool clipping;
	nphy_ipa_txcalgains_t txgains;
	bool prev_clipping = FALSE;
	bool first_pass = TRUE;
	int32 eps_real, eps_imag;
	uint32 val;
	int j;
	bool done = FALSE;
	int gain_index;
	uint8 gain_min = 0;
	uint8 gain_max;
	uint8* gain_codes_used = NULL;
	int32 epsmax = 4095;
	uint16 freq;


	txgains.useindex = TRUE;
	gain_index = start_gain;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* For NREVs>=7, implement PAPD gain control in the same way as in Tcl, i.e.,
		 * by scanning through the radio gains directly instead of searching the tx
		 * power indices. This approach is easier to use with the 2057 radio, which
		 * had irregular gain steps in both the PGA and the PAD gain codes
		 */

		max_iter = 20;
		gain_step = 1;

		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if ((RADIOREV(pi->pubpi.radiorev) == 5) ||
			    (RADIOREV(pi->pubpi.radiorev) == 13) ||
			    (RADIOREV(pi->pubpi.radiorev) == 14)) {
				/* 5357b0 and 53572a0 */
				gain_codes_used = pad_gain_codes_used_2057rev5;
				gain_min = sizeof(pad_gain_codes_used_2057rev5)/
				        sizeof(pad_gain_codes_used_2057rev5[0]) - 1;

			} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
				(RADIOREV(pi->pubpi.radiorev) == 8) ||
				(RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 10))
			{
			  /* 43236a0 (and 6362b0 until we separate it) */
			  if (pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID) {
				gain_codes_used = pad_gain_codes_used_2057rev7_sul;
				gain_min = sizeof(pad_gain_codes_used_2057rev7_sul)/
				  sizeof(pad_gain_codes_used_2057rev7_sul[0]) - 1;
			  } else {
				gain_codes_used = pad_gain_codes_used_2057rev7;
				gain_min = sizeof(pad_gain_codes_used_2057rev7)/
				  sizeof(pad_gain_codes_used_2057rev7[0]) - 1;
			  }
			} else if (RADIOREV(pi->pubpi.radiorev) == 11)
			{
			  /* BCM43239 */
				gain_codes_used = pad_gain_codes_used_2057rev11;
				gain_min = sizeof(pad_gain_codes_used_2057rev11)/
				  sizeof(pad_gain_codes_used_2057rev11[0]) - 1;
			} else if (RADIOREV(pi->pubpi.radiorev) == 12)
			{
			  /* BCM63268 */
				gain_codes_used = pad_gain_codes_used_2057rev12;
				gain_min = sizeof(pad_gain_codes_used_2057rev12)/
				  sizeof(pad_gain_codes_used_2057rev12[0]) - 1;
			} else {
				/* 43226a[01], 6362a0 */
				gain_codes_used = pad_all_gain_codes_2057;
				gain_min = sizeof(pad_all_gain_codes_2057)/
				        sizeof(pad_all_gain_codes_2057[0]) - 1;
			}

		} else {
			/* for now, all REV7+ chips use all PGA gain codes */
			gain_codes_used = pga_all_gain_codes_2057;
			gain_min = sizeof(pga_all_gain_codes_2057)/
			        sizeof(pga_all_gain_codes_2057[0]) - 1;
		}

		/* REV7+ interpretation of gain_[min,max] is reversed to prev REVs
		 *
		 * gain_codes_used is arranged so that:
		 *         gain_codes_used[0]   is the gain code that gives the MAX gain in dB
		 *         gain_codes_used[end] is the gain code that gives the MIN gain in dB
		 *
		 * Hence:
		 * gain_min = index that corresponds to the MIN gain in gain_codes_used
		 * gain_max = index that corresponds to the MAX gain in gain_codes_used
		 */

		/* this epsmax code below is useful to limit the radio gain during
		   papd cal.  For example, to lower gain by ~3dB use epsmax = 1700
		   (assuming 12 fractional bits of epsilon).  The math is
		   20*log10(2/(1+1700/4096))= 3 dB.  We are not talking advantage of it below,
		   but it is good to have, just in case we have FCC violations.
		*/

		if (CHSPEC_IS2G(pi->radio_chanspec)) {
		  epsmax = 4095;
		} else {
		  freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
		  if ((freq >= 5150) && (freq <= 5350)) {
			epsmax = 4095;
		  }
		}

		gain_max = 0;

		for (j = 0; j < max_iter; j++) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				txgains.gains.pad[core] = (uint16)gain_codes_used[gain_index];
			} else {
				txgains.gains.pga[core] = (uint16)gain_codes_used[gain_index];
			}

			wlc_phy_papd_cal_nphy(pi, &txgains, CAL_GCTRL, 16, core);

			wlc_phy_table_read_nphy(pi, (core == PHY_CORE_0 ? NPHY_TBL_ID_EPSILONTBL0 :
			                         NPHY_TBL_ID_EPSILONTBL1), 1, 63, 32, &val);

			wlc_phy_papd_decode_epsilon(val, &eps_real, &eps_imag);

			PHY_CAL(("papd_gctrl: gain: %d epsilon: %d + j*%d\n",
			         gain_codes_used[gain_index], eps_real, eps_imag));

			clipping = ((eps_real >= epsmax) || (eps_real <= -1 * (epsmax + 1)) ||
			            (eps_imag >= epsmax) || (eps_imag <= -1 * (epsmax + 1)));

			if (!first_pass && (clipping != prev_clipping)) {
				if (!clipping) {
					if (!((((RADIOREV(pi->pubpi.radiorev) == 5) &&
					        (RADIOVER(pi->pubpi.radiover) == 0x0)) ||
					       (RADIOREV(pi->pubpi.radiorev) == 8)) &&
					      (CHSPEC_IS2G(pi->radio_chanspec))))
						gain_index -= (uint8)gain_step;
				}
				done = TRUE;
				break;
			}

			if (clipping)
				gain_index += (uint8)gain_step;
			else
				gain_index -= (uint8)gain_step;

			/* limit index to gain table range */
			if ((gain_index < gain_max) || (gain_index > gain_min)) {
				if (gain_index < gain_max) {
					gain_index = gain_max;
				} else {
					gain_index = gain_min;
				}
				done = TRUE;
				break;
			}

			first_pass = FALSE;
			prev_clipping = clipping;
		}

		if (!done) {
			PHY_ERROR(("Warning PAPD gain control failed to converge in %d attempts\n",
			           max_iter));
		}

		PHY_CAL(("papd gctrl settled on index: %d, in %d attempts\n",
		         gain_codes_used[gain_index], j));
	} else {
		max_iter = 10;
		gain_step = 8;
		for (j = 0; j < max_iter; j++) {
			txgains.index = (uint8) gain_index;
			wlc_phy_papd_cal_nphy(pi, &txgains, CAL_GCTRL, 32, core);

			wlc_phy_table_read_nphy(pi, (core == PHY_CORE_0 ? NPHY_TBL_ID_EPSILONTBL0 :
			                         NPHY_TBL_ID_EPSILONTBL1), 1, 63, 32, &val);

			wlc_phy_papd_decode_epsilon(val, &eps_real, &eps_imag);

			PHY_CAL(("papd_gctrl: gain: %d epsilon: %d + j*%d\n",
			         gain_index, eps_real, eps_imag));

			clipping = ((eps_real == 4095) || (eps_real == -4096) ||
			            (eps_imag == 4095) || (eps_imag == -4096));

			if (!first_pass && (clipping != prev_clipping)) {
				if (!clipping) {
					gain_index -= (uint8)gain_step;
				}
				done = TRUE;
				break;
			}

			if (clipping)
				gain_index += (uint8)gain_step;
			else
				gain_index -= (uint8)gain_step;

			/* limit index to gain table range */
			if ((gain_index < 0) || (gain_index > 127)) {
				if (gain_index < 0) {
					gain_index = 0;
				} else {
					gain_index = 127;
				}
				done = TRUE;
				break;
			}

			first_pass = FALSE;
			prev_clipping = clipping;
		}

		if (!done) {
			PHY_ERROR(("Warning PAPD gain control failed to converge in %d attempts\n",
			           max_iter));
		}

		PHY_CAL(("papd gctrl settled on index: %d, in %d attempts\n", gain_index, j));
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		return (uint8) gain_codes_used[gain_index];
	} else {
		return (uint8) gain_index;
	}

}


bool
wlc_phy_eu_edcrs_status_nphy(phy_info_t *pi)
{
	bool edcrs = FALSE, suspend;
	uint loop_count = 50, percentage = 75, edcrs_high_count = 0;
	uint16 reg_val;
	uint8 i = 0;

	if (!pi->sh->up)
		return edcrs;

	/* suspend mac if haven't done so */
	suspend = (0 == (R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC));
	if (!suspend) {
		wlc_phy_btcx_wlan_critical_enter_nphy(pi);
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	wlc_phyreg_enter((wlc_phy_t *)pi);		

	/* Check EDCRS a few times to decide if the medium is busy.
	   If medium is busy, skip PAPD this time around.*/
	
	for (i = 0; i < loop_count; i++)
	{
		reg_val = phy_reg_read(pi, NPHY_ed_crs);
		if ((reg_val & 0xee) > 0) {
			edcrs_high_count++;
		}
	}
	if (edcrs_high_count > (loop_count*percentage/100)) {
		edcrs = TRUE;
	}
	
	wlc_phyreg_exit((wlc_phy_t *)pi);	
	if (!suspend) {
		wlc_phy_btcx_wlan_critical_exit_nphy(pi);
		wlapi_enable_mac(pi->sh->physhim);
	}

	return edcrs;
}



/* Run PAPD calibration for NPHY */
static void
wlc_phy_txpwr_papd_cal_run(phy_info_t *pi, bool full_cal, uint8 core_from, uint8 core_to)
{
	phy_info_nphy_t *pi_nphy = NULL;
	nphy_ipa_txcalgains_t txgains[2];
	nphy_papd_restore_state restore_state;
	bool suspend;
	uint8 tx_pwr_ctrl_state;
	uint8 core;
	int16 yref_i, yref_q, offset, pgag, padg;
	uint16 nphy_saved_bbconf;
	int16 bbmult_offset, pgagain_offset, padgain_offset;
	uint8 is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);
	uint8 curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);


	pgagain_offset = 0;
	padgain_offset = 0;
	pgag = 0;
	padg = 0;
	offset = 0;
	pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->nphy_papd_skip == 1)
		return;

	/* skip cal if phy is muted */
	if (PHY_MUTED(pi))
		return;

	PHY_CAL(("Entering PAPD cal loop\n"));

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlc_phy_btcx_wlan_critical_enter_nphy(pi);
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	/* Disable CRS */
	wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	pi_nphy->nphy_force_papd_cal = FALSE;

	for (core = core_from; core <= core_to; core ++)
		pi_nphy->nphy_papd_tx_gain_at_last_cal[core] =
			wlc_phy_txpwr_idx_cur_get_nphy(pi, core);

	PHY_CAL(("PAPD cal at gain index (%d, %d)\n",
	           pi_nphy->nphy_papd_tx_gain_at_last_cal[0],
	           pi_nphy->nphy_papd_tx_gain_at_last_cal[1]));

	pi_nphy->nphy_papd_last_cal = pi->sh->now;
	pi_nphy->nphy_papd_recal_counter++;

	if (NORADIO_ENAB(pi->pubpi))
		return;

	/* Save tx power control and gain state */
	tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
	wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_SCALARTBL0, 64, 0, 32, nphy_papd_scaltbl);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_SCALARTBL1, 64, 0, 32, nphy_papd_scaltbl);
	nphy_saved_bbconf = phy_reg_read(pi, NPHY_BBConfig);
	phy_reg_mod(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK, 0);

	for (core = core_from; core <= core_to; core ++) {
		int32 i, val = 0;
		for (i = 0; i < 64; i ++) {
			wlc_phy_table_write_nphy(pi,
				((core == PHY_CORE_0) ? NPHY_TBL_ID_EPSILONTBL0 :
				NPHY_TBL_ID_EPSILONTBL1), 1, i, 32, &val);
		}
	}

	/* always use default tx-filt to calibrate */
	wlc_phy_ipa_restore_tx_digi_filts_nphy(pi);

	bzero(&restore_state, sizeof(restore_state));
	restore_state.mm = wlc_phy_ipa_get_bbmult_nphy(pi);
	for (core = core_from; core <= core_to; core ++) {
		wlc_phy_papd_cal_setup_nphy(pi, &restore_state, core);

		/* calibrate and override the txgain */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {

				if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
					(RADIOREV(pi->pubpi.radiorev) == 4) ||
					(RADIOREV(pi->pubpi.radiorev) == 6)) {
					/* no gctrl for 43226a[01] or 6362a0 */
					pi_nphy->nphy_papd_cal_gain_index[core] = 23;

				} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
					if (RADIOVER(pi->pubpi.radiover) == 0x0) {
						/* 5357a0: start at max PAD gain */
						pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					} else {
						/* 5357b0 */
						pi_nphy->nphy_papd_cal_gain_index[core] = 8;
					}
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core);

				} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
				           (RADIOREV(pi->pubpi.radiorev) == 10)) {
					/* 43236: start at middle PAD gain */
					pi_nphy->nphy_papd_cal_gain_index[core] = 6;

					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core);

				} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
					/* 43236: start at max PAD gain */
					pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core);

				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					/* LCNXN */
					pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core);
				} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					/* 43239a0 */
					/* LCNXN */
					pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core);
				} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268 */
					pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core);
				} else if ((RADIOREV(pi->pubpi.radiorev) == 13) ||
					(RADIOREV(pi->pubpi.radiorev) == 14)) {
					/* 53572a0 */
					pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core);
				} else {
					PHY_ERROR(("Unsupported radio rev %d\n",
					           RADIOREV(pi->pubpi.radiorev)));
					ASSERT(0);
				}

				txgains[core].gains.pad[core] =
					pi_nphy->nphy_papd_cal_gain_index[core];

			} else {
				if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
					(RADIOREV(pi->pubpi.radiorev) == 10))
				{
					/* 43236: start at mid PGA gain */
					pi_nphy->nphy_papd_cal_gain_index[core] = 5;
				} else {
					pi_nphy->nphy_papd_cal_gain_index[core] = 0;
				}
				pi_nphy->nphy_papd_cal_gain_index[core] =
				        wlc_phy_papd_cal_gctrl_nphy(
						pi, pi_nphy->nphy_papd_cal_gain_index[core], core);
				txgains[core].gains.pga[core] =
				        pi_nphy->nphy_papd_cal_gain_index[core];
			}
		} else {
			txgains[core].useindex = TRUE;
			txgains[core].index = 16;
			txgains[core].index =
			        wlc_phy_papd_cal_gctrl_nphy(pi, txgains[core].index, core);

			pi_nphy->nphy_papd_cal_gain_index[core] = 15 - ((txgains[core].index) >> 3);
		}

		switch (pi_nphy->nphy_papd_cal_type) {
		case 0:
		  wlc_phy_papd_cal_nphy(pi, &txgains[core], CAL_FULL, 32, core);
			break;
		case 1:
		  wlc_phy_papd_cal_nphy(pi, &txgains[core], CAL_SOFT, 32, core);
			break;
		}

		/* For each core, end with a PAPD cal cleanup. This way, it can be ensured that
		 * the register settings are correctly set and restored for each core, and
		 * the driver code will also be in sync with what is done in Tcl.
		 */

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			/* room for acceleration: both cores cleaned up at every call */
			wlc_phy_papd_cal_cleanup_nphy(pi, &restore_state);
		}
	}

	if (NREV_LT(pi->pubpi.phy_rev, 7)) {
		wlc_phy_papd_cal_cleanup_nphy(pi, &restore_state);
	}

	for (core = core_from; core <= core_to; core ++) {
		int eps_offset = 0;		/* artificial shift in papd lut */

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if (CHIPID(pi->sh->chip) == BCM43226_CHIP_ID) {
					/* handles 2057 revs 4 and 6 */
					eps_offset = -1;
				} else if (RADIOREV(pi->pubpi.radiorev) == 3) {
					/* 6362a0 */
					eps_offset = -2;
				} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
					if (RADIOVER(pi->pubpi.radiover) == 0x0) {
						/* 5357a0 */
						eps_offset = 3;
					} else {
						/* 5357b0 */
						eps_offset = (core == 0) ? 2 : 4;
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 7) {
				  if (RADIOVER(pi->pubpi.radiover) > 0) {
					if (RADIOVER(pi->pubpi.radiover) == 2)
					  eps_offset = -2;
					else
					  eps_offset = 0;
				  } else {
						/* 43236a0 */
						eps_offset = -1;
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 10) {
					eps_offset = 0;
				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					/* LCNXN */
					if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
						BFL_FEM_BT) {
						if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
							BFL_3TSWITCH)
							eps_offset = -1;  /* 43228 combo */
						else
							eps_offset = 0;  /* 43227 combo */
					} else {
						eps_offset = -1;  /* 43227/8 standalone */
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
					/* 53572a0 */
					eps_offset = 2;
				} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
					/* 43217 */
					if (CHSPEC_IS40(pi->radio_chanspec) == 1) {
						if (core == 0) {
							eps_offset = -3;
						} else {
							eps_offset = -1;
						}
					} else
						if (RADIOVER(pi->pubpi.radiover) == 0) {
							if (core == 0) {
								eps_offset = -1;
							} else {
								eps_offset = 1;
							}
						} else {
							eps_offset = 1;
						}
				} else {
					/* 6362b0 */
					eps_offset = 2;
				}

			} else {
				if (((RADIOREV(pi->pubpi.radiorev) == 7) &&
					(RADIOVER(pi->pubpi.radiover) > 0)) ||
				    (RADIOREV(pi->pubpi.radiorev) == 10))
				{
					eps_offset = (core == 0) ? 1 : 2;
				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
						BFL_FEM_BT) &&
						(core == 0) && (is_phybw40 == 0) &&
						(curr_channel < 100))
						/* combo, core0, 20mhz, chan<5500 */
						eps_offset = 1;
					else
						eps_offset = 2;
				} else {
					eps_offset = 2;
				}
			}

			/* Configure epsilon offset based on calibration txgain
			 * NOTE: The calculation of epsilon offset is slightly different from
			 * the calculation done in Tcl. As a result, some of the epsilon
			 * offset values can differ by a tick from those used in Tcl.
			 * A one tick different should not make a difference to performance,
			 * based on 2056-based intPA designs, but this note is inserted as a
			 * caution in case this difference does cause different performance
			 * between Tcl and driver.
			 */
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				padg = txgains[core].gains.pad[core];
				bbmult_offset = 0;
					if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
					    (RADIOREV(pi->pubpi.radiorev) == 4) ||
					    (RADIOREV(pi->pubpi.radiorev) == 6)) {
						padgain_offset =
						        -(nphy_papd_padgain_dlt_2g_2057rev3n4[padg]
						          + 1)/2;
						bbmult_offset = -1;
					}  else if (RADIOREV(pi->pubpi.radiorev) == 5) {
						if ((pi->pubpi.radiover == 1)) {
							padgain_offset =
							-(nphy_papd_padgain_dlt_2g_2057rev5[padg]
							+ 1)/2;
						} else {
							padgain_offset =
							-(nphy_papd_padgain_dlt_2g_2057rev5v1[padg]
							+ 1)/2;
						}
					} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
					           (RADIOREV(pi->pubpi.radiorev) == 8) ||
					           (RADIOREV(pi->pubpi.radiorev) == 10)) {

						/* 43236B1 */
						if (RADIOVER(pi->pubpi.radiover) == 2) {
						padgain_offset =
						-(nphy_papd_padgain_dlt_2g_2057rev7_ver2[padg]
						+ 1)/2;

						/* 43236A0, 43236B0, 6362B0, 43237A0 */
						} else {
							padgain_offset =
							-(nphy_papd_padgain_dlt_2g_2057rev7[padg]
							          + 1)/2;
						}
					}  else if (RADIOREV(pi->pubpi.radiorev) == 9) {
						/* LCNXN */
						padgain_offset =
							-(nphy_papd_padgain_dlt_2g_2057rev9_ver1
							[padg] + 1)/2;
					}  else if (RADIOREV(pi->pubpi.radiorev) == 11) {
						/* 43239a0 */
						padgain_offset =
							-(nphy_papd_padgain_dlt_2g_2057rev11
							[padg] + 1)/2;
					}  else if (RADIOREV(pi->pubpi.radiorev) == 12) {
						/* BCM63268 */
						padgain_offset =
							-(nphy_papd_padgain_dlt_2g_2057rev12
							[padg] + 1)/2;
					}  else if (RADIOREV(pi->pubpi.radiorev) == 13) {
						/* 53572A0 */
						padgain_offset =
						        -(nphy_papd_padgain_dlt_2g_2057rev13[padg]
						          + 1)/2;
					}  else if (RADIOREV(pi->pubpi.radiorev) == 14) {
						/* 43217 */
						padgain_offset =
						        -(nphy_papd_padgain_dlt_2g_2057rev14[padg]
						          + 1)/2;
					} else {
						PHY_ERROR(("Unsupported radio rev %d\n",
						           RADIOREV(pi->pubpi.radiorev)));
						ASSERT(0);
					}
			} else {
				pgag = txgains[core].gains.pga[core];
				if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
				    (RADIOREV(pi->pubpi.radiorev) == 4) ||
				    (RADIOREV(pi->pubpi.radiorev) == 6)) {
					pgagain_offset = -(nphy_papd_pgagain_dlt_5g_2057[pgag]
					                   + 1)/2;
				} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
					(RADIOREV(pi->pubpi.radiorev) == 8) ||
					(RADIOREV(pi->pubpi.radiorev) == 10) ||
					(RADIOREV(pi->pubpi.radiorev) == 12))
				{
					pgagain_offset = -(nphy_papd_pgagain_dlt_5g_2057rev7[pgag]
					                   + 1)/2;
				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					pgagain_offset = -(nphy_papd_pgagain_dlt_5g_2057rev9[pgag]
					                   + 1)/2;
				}  else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					/* LCNXN */
					pgagain_offset = -(nphy_papd_pgagain_dlt_5g_2057rev9[pgag]
					                   + 1)/2;
				} else {
						PHY_ERROR(("Unsupported radio rev %d\n",
						           RADIOREV(pi->pubpi.radiorev)));
						ASSERT(0);
				}

				bbmult_offset = -9; /* compensate for using bbmult other than 64 */
			}

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				offset = -60 + 27 + eps_offset + padgain_offset + bbmult_offset;
			} else {
				/* 43237:different offset corresponding to the modified
				 * scal tbl for the new PAPD cal
				 */
				offset = -60 + 27 + eps_offset + pgagain_offset + bbmult_offset;
			}

			PHY_REG_MOD_CORE(pi, NPHY, core, EpsilonTableAdjust, epsilonOffset, offset);

			/* save this value, in case some other pro re-init phyregs */
			pi_nphy->nphy_papd_epsilon_offset[core] = offset;

			/* dump some status Yref */
			yref_i = (int16) PHY_REG_READ_CORE(pi, NPHY, core, PapdCalYref_I);
			yref_q = (int16) PHY_REG_READ_CORE(pi, NPHY, core, PapdCalYref_Q);

			if (CHSPEC_IS5G(pi->radio_chanspec))  {
				PHY_CAL(("PAPD cal Yref core %d: (%d, %d), pga_gain: %d,"
				         "total offset %d\n", core, yref_i, yref_q,
				         pgag, offset));
			} else {
				PHY_CAL(("PAPD  cal Yref core %d: (%d, %d), pad_gain: %d,"
				         "tot offset %d\n", core, yref_i, yref_q, padg,
				         offset));
			}
		} else {
			if (NREV_LT(pi->pubpi.phy_rev, 5)) {
				eps_offset = 4;
			} else {
				eps_offset = 2;
			}

			/* Configure epsilon offset based on calibration txgain */
			pgag = 15 - ((txgains[core].index) >> 3);

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				pgagain_offset = -(nphy_papd_pga_gain_delta_ipa_2g[pgag] + 1)/2;
				bbmult_offset = 0;
			} else {
				pgagain_offset = -(nphy_papd_pga_gain_delta_ipa_5g[pgag] + 1)/2;
				bbmult_offset = -9; /* compensate for using bbmult other than 64 */
			}

			offset = -60 + 27 + eps_offset + pgagain_offset + bbmult_offset;

			PHY_REG_MOD_CORE(pi, NPHY, core, EpsilonTableAdjust, epsilonOffset, offset);

			/* save this value, in case some other pro re-init phyregs */
			pi_nphy->nphy_papd_epsilon_offset[core] = offset;

			/* dump some status Yref */
			yref_i = (int16) PHY_REG_READ_CORE(pi, NPHY, core, PapdCalYref_I);
			yref_q = (int16) PHY_REG_READ_CORE(pi, NPHY, core, PapdCalYref_Q);

			PHY_CAL(("PAPD cal Yref core %d: (%d, %d), pga_gain: %d, total offset %d\n",
			         core, yref_i, yref_q, pgag, offset));
		}
	}

	/* leave PAPD comp ON */
	PHY_REG_LIST_START
		PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, compEnable, NPHY_PAPD_COMP_ON)
		PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, compEnable, NPHY_PAPD_COMP_ON)
	PHY_REG_LIST_EXECUTE(pi);

	if (NREV_GE(pi->pubpi.phy_rev, 6)) {
		PHY_REG_LIST_START
			PHY_REG_MOD_CORE_ENTRY(NPHY_REV6, 0, PapdCalShifts, calEnable,  0)
			PHY_REG_MOD_CORE_ENTRY(NPHY_REV6, 1, PapdCalShifts, calEnable,  0)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		PHY_REG_LIST_START
			PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdCalShifts, calEnable, 0)
			PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdCalShifts, calEnable, 0)
		PHY_REG_LIST_EXECUTE(pi);
	}

	/* For 43239, turn OFF PAPD comp for cck */
	if (CHSPEC_IS2G(pi->radio_chanspec) && (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))) {
		PHY_REG_LIST_START
			PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, compCckEnable, 0)
			PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, compCckEnable, 0)
		PHY_REG_LIST_EXECUTE(pi);
	}

	pi_nphy->nphy_papdcomp = NPHY_PAPD_COMP_ON;

	phy_reg_write(pi, NPHY_BBConfig, nphy_saved_bbconf);

	wlc_phy_ipa_set_tx_digi_filts_nphy(pi);

	/* Restore tx power and reenable tx power control; restore m0/m1!!! */
	wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);
	if (tx_pwr_ctrl_state == PHY_TPC_HW_OFF) {
		wlc_phy_txpwr_index_nphy(pi, (1 << 0),
		                         (int8) (pi_nphy->nphy_txpwrindex[0].index_internal),
		                         FALSE);
		wlc_phy_txpwr_index_nphy(pi, (1 << 1),
		                         (int8) (pi_nphy->nphy_txpwrindex[1].index_internal),
		                         FALSE);
	}

	wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	if (!suspend) {
		wlc_phy_btcx_wlan_critical_exit_nphy(pi);
		wlapi_enable_mac(pi->sh->physhim);
	}
}

/* use fixed power */
void
wlc_phy_txpwr_fixpower_nphy(phy_info_t *pi)
{
	uint core;
	uint32 txgain = 0;
	uint16 rad_gain, dac_gain, bbmult, m1m2;
	uint8 txpi[2], chan_freq_range;
	int32 rfpwr_offset;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* initially force txgain in case txpwrctrl is disabled */
	ASSERT(pi->nphy_txpwrctrl == PHY_TPC_HW_OFF);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (pi->sh->sromrev < 4) {
		txpi[0] = txpi[1] = 72;
	} else {
		/* pick power index from SROM based on current channel */
		chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
		switch (chan_freq_range) {
		case WL_CHAN_FREQ_RANGE_2G:
			txpi[0] = pi_nphy->nphy_txpid2g[0];
			txpi[1] = pi_nphy->nphy_txpid2g[1];
			break;
		case WL_CHAN_FREQ_RANGE_5GL:
			txpi[0] = pi_nphy->nphy_txpid5gl[0];
			txpi[1] = pi_nphy->nphy_txpid5gl[1];
			break;
		case WL_CHAN_FREQ_RANGE_5GM:
			txpi[0] = pi_nphy->nphy_txpid5g[0];
			txpi[1] = pi_nphy->nphy_txpid5g[1];
			break;
		case WL_CHAN_FREQ_RANGE_5GH:
			txpi[0] = pi_nphy->nphy_txpid5gh[0];
			txpi[1] = pi_nphy->nphy_txpid5gh[1];
			break;
#ifdef	WL_PPR_SUBBAND
		/* assume the table was on ver.0 */
		case WL_CHAN_FREQ_RANGE_5GLL_5BAND:
		case WL_CHAN_FREQ_RANGE_5GLH_5BAND:
			txpi[0] = pi_nphy->nphy_txpid5g[0];
			txpi[1] = pi_nphy->nphy_txpid5g[1];
			break;
		case WL_CHAN_FREQ_RANGE_5GML_5BAND:
		case WL_CHAN_FREQ_RANGE_5GMH_5BAND:
			txpi[0] = pi_nphy->nphy_txpid5gh[0];
			txpi[1] = pi_nphy->nphy_txpid5gh[1];
			break;
		case WL_CHAN_FREQ_RANGE_5GH_5BAND:
			txpi[0] = pi_nphy->nphy_txpid5gh[0];
			txpi[1] = pi_nphy->nphy_txpid5gh[1];
			break;
#endif	/* WL_PPR_SUBBAND */
		default:
			PHY_TXPWR(("wl%d: %s: channel not found in any defined frequency range.\n",
			          pi->sh->unit, __FUNCTION__));
			txpi[0] = txpi[1] = 91;
			break;
		}
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		txpi[0] = txpi[1] = 30;
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		txpi[0] = txpi[1] = 40;
	}

	if (NREV_LT(pi->pubpi.phy_rev, 7)) {
		/* Clamp txpi value to something sane */
		if ((txpi[0] < 40) || (txpi[0] > 100) ||
		    (txpi[1] < 40) || (txpi[1] > 100))
			txpi[0] = txpi[1] = 91;
	}

	pi_nphy->nphy_txpwrindex[PHY_CORE_0].index_internal = txpi[0];
	pi_nphy->nphy_txpwrindex[PHY_CORE_1].index_internal = txpi[1];
	pi_nphy->nphy_txpwrindex[PHY_CORE_0].index_internal_save = txpi[0];
	pi_nphy->nphy_txpwrindex[PHY_CORE_1].index_internal_save = txpi[1];

	for (core = 0; core < pi->pubpi.phy_corenum; core++) {
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			if (PHY_IPA(pi)) {
				uint32 *tx_gaintbl = wlc_phy_get_ipa_gaintbl_nphy(pi);
				txgain = tx_gaintbl[txpi[core]];
			} else {
				uint32 *tx_gaintbl = wlc_phy_get_epa_gaintbl_nphy(pi);
				txgain = tx_gaintbl[txpi[core]];
			}
		} else {
			txgain = nphy_tpc_txgain[txpi[core]];
		}

		PHY_TXPWR(("wl%d: %s: Fixed TX Gain for Core %d is 0x%08x.\n",
		          pi->sh->unit, __FUNCTION__, core, txgain));

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			rad_gain = (txgain >> 16) & ((1<<(32-16+1))-1);
		} else {
			rad_gain = (txgain >> 16) & ((1<<(28-16+1))-1);
		}

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			dac_gain = (txgain >>  8) & ((1<<(10-8+1))-1);
		} else {
		dac_gain = (txgain >>  8) & ((1<<(13- 8+1))-1);
		}
		bbmult   = (txgain >>  0) & ((1<<(7 - 0+1))-1);

		/* DAC gain */
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			phy_reg_mod(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlOverride1 :
			                 NPHY_AfectrlOverride2),
			            NPHY_REV3_AfectrlOverride_dac_gain_MASK,
			            NPHY_REV3_AfectrlOverride_dac_gain_MASK);
		} else {
			phy_reg_mod(pi, NPHY_AfectrlOverride, NPHY_AfectrlOverride_dac_gain_MASK,
			            NPHY_AfectrlOverride_dac_gain_MASK);
		}
		phy_reg_write(pi, (core == PHY_CORE_0) ? NPHY_AfectrlDacGain1 :
			NPHY_AfectrlDacGain2, dac_gain);

		/* radio gain */
		wlc_phy_table_write_nphy(pi, 7, 1, (0x110+core), 16, &rad_gain);

		/* bbmult, core 1 and 2 vals are packed into common reg */
		wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &m1m2);
		m1m2 &= ((core == PHY_CORE_0) ? 0x00ff : 0xff00);
		m1m2 |= ((core == PHY_CORE_0) ? (bbmult << 8) : (bbmult << 0));
		wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &m1m2);

		/* NPHY_IPA : force loading RFPWR OFFSET */
		if (PHY_IPA(pi)) {
			wlc_phy_table_read_nphy(pi,
				(core == PHY_CORE_0 ? NPHY_TBL_ID_CORE1TXPWRCTL :
				NPHY_TBL_ID_CORE2TXPWRCTL), 1,
				576 + txpi[core], 32, &rfpwr_offset);

			PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, gainDacRfValue,
				(int16) rfpwr_offset);
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, gainDacRfOverride, 1);
			PHY_CAL(("PAPD offset for core %d : 0x%04x %d\n", core,
			           (int16) rfpwr_offset, (int16) rfpwr_offset));
		}
	}

	/* ensure lutIndex is 0, since bphyScale table was built on that
	 * assumption. lutIndex == 0 -> scaling of 96/256 in 11b TX path.
	 */
	phy_reg_and(pi, NPHY_BphyControl2, (uint16)(~NPHY_BphyControl2_lutIndex_MASK));

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

static void
BCMNMIATTACHFN(wlc_phy_txpwr_nphy_srom_convert)(uint8 *srom_max, uint16 *pwr_offset,
	uint8 tmp_max_pwr, uint8 rate_start, uint8 rate_end)
{
	uint8 rate;
	uint8 word_num, nibble_num;
	uint8 tmp_nibble;

	for (rate = rate_start; rate <= rate_end; rate++) {
		word_num = (rate - rate_start) >> 2;
		nibble_num = (rate - rate_start) & 0x3;
		tmp_nibble = (pwr_offset[word_num] >> 4 * nibble_num) & 0xf;
		/* nibble info indicates offset in 0.5dB units */
		srom_max[rate] = tmp_max_pwr - 2*tmp_nibble;
	}
}

static void
BCMNMIATTACHFN(wlc_phy_txpwr_nphy_po_apply)(uint8 *srom_max, uint8 pwr_offset,
	uint8 rate_start, uint8 rate_end)
{
	uint8 rate;

	/* Power offset is in .5dB units */
	for (rate = rate_start; rate <= rate_end; rate++) {
		srom_max[rate] -= 2*pwr_offset;
	}
}

/* The following two functions wlc_phy_ofdm_to_mcs_powers_nphy() and
 * wlc_phy_mcs_to_ofdm_powers_nphy() make use of the following mapping between the
 * constellation/coding rates of Legacy OFDM (11a/g) and 11n rates:
 *
 * -----------------------------------------------------------------
 * Constellation and coding rate        Legacy Rate     HT-OFDM rate
 * -----------------------------------------------------------------
 * BPSK, code rate 1/2			6 Mbps		mcs-0
 * BPSK, code rate 3/4			9 Mbps		Not used
 * QPSK, code rate 1/2			12 Mbps		mcs-1
 * QPSK, code rate 3/4			18 Mbps		mcs-2
 * 16 QAM, code rate 1/2		24 Mbps		mcs-3
 * 16 QAM, code rate 3/4		36 Mbps		mcs-4
 * 64 QAM, rate 2/3			48 Mbps		mcs-5
 * 64 QAM rate 3/4			54 Mbps		mcs-6
 * 64 QAM, rate 5/6			Not used	mcs-7
 * -----------------------------------------------------------------
 */

/* Maps Legacy OFDM powers-per-rate to MCS 0-7 powers-per-rate by matching the
 * constellation and coding rate of the corresponding Legacy OFDM and MCS rates. The power
 * of MCS-7 is set to the power of MCS-6 since no equivalent of MCS-7 exists in Legacy OFDM
 * standards in terms of constellation and coding rate.
 */
void
wlc_phy_ofdm_to_mcs_powers_nphy(uint8 *power, uint8 rate_mcs_start, uint8 rate_mcs_end,
                            uint8 rate_ofdm_start)
{
	uint8 rate1, rate2;

	rate2 = rate_ofdm_start;
	for (rate1 = rate_mcs_start; rate1 <= rate_mcs_end-1; rate1++) {
		power[rate1] = power[rate2];
		rate2 += (rate1 == rate_mcs_start) ? 2 : 1;
	}
	power[rate_mcs_end] = power[rate_mcs_end-1];
}

/* Maps MCS 0-7 powers-per-rate to Legacy OFDM powers-per-rate by matching the
 * constellation and coding rate of the corresponding Legacy OFDM and MCS rates. The power
 * of 9 Mbps Legacy OFDM is set to the power of MCS-0 (same as 6 Mbps power) since no equivalent
 * of 9 Mbps exists in the 11n standard in terms of constellation and coding rate.
 */
void
wlc_phy_mcs_to_ofdm_powers_nphy(uint8 *power, uint8 rate_ofdm_start, uint8 rate_ofdm_end,
                            uint8 rate_mcs_start)
{
	uint8 rate1, rate2;

	for (rate1 = rate_ofdm_start, rate2 = rate_mcs_start;
	     rate1 <= rate_ofdm_end; rate1++, rate2++) {
		power[rate1] = power[rate2];
		if (rate1 == rate_ofdm_start)
			power[++rate1] = power[rate2];
	}
}

void
BCMNMIATTACHFN(wlc_phy_txpwr_apply_nphy)(phy_info_t *pi)
{
	uint rate1, rate2, band_num;
	uint8 tmp_bw40po = 0, tmp_cddpo = 0, tmp_stbcpo = 0;
	uint8 tmp_max_pwr = 0;
	uint16 pwr_offsets1[2], *pwr_offsets2 = NULL;
	uint8 *tx_srom_max_rate = NULL;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

#ifdef	WL_PPR_SUBBAND
	uint8	channel_idx;
	int	current_channel = 0;
	if (pi->sh->subband5Gver == PHY_SUBBAND_5BAND) {
		channel_idx = wlc_phy_locate_poparam_channel_index_nphy(pi);
		current_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
	}
#endif /* WL_PPR_SUBBAND */

	for (band_num = 0; band_num < (CH_2G_GROUP + CH_5G_GROUP + PHY_SUBBAND_NUM); band_num++) {
		if ((pi->sh->subband5Gver != PHY_SUBBAND_5BAND) &&
			(band_num >= (CH_2G_GROUP + CH_5G_GROUP)))
			return;

		switch (band_num) {
		case 0:
			/* 2G band */
			tmp_max_pwr = MIN(pi_nphy->nphy_pwrctrl_info[0].max_pwr_2g,
			                  pi_nphy->nphy_pwrctrl_info[1].max_pwr_2g);
			/* 2G CCK */
			pwr_offsets1[0] = pi->ppr.sr8.cck2gpo;
			wlc_phy_txpwr_nphy_srom_convert(pi->tx_srom_max_rate_2g, pwr_offsets1,
			                                tmp_max_pwr, TXP_FIRST_CCK, TXP_LAST_CCK);
			/* 2G ofdm2gpo power offsets */
			pwr_offsets1[0] = (uint16)(pi->ppr.sr8.ofdm2gpo & 0xffff);
			pwr_offsets1[1] = (uint16)(pi->ppr.sr8.ofdm2gpo >> 16) & 0xffff;

			/* 2G mcs2gpo power offsets */
			pwr_offsets2 = pi->ppr.sr8.mcs2gpo;

			/* CDD, STBC, and BW40 power offsets */
			tmp_cddpo = pi->ppr.sr8.cdd2gpo;
			tmp_stbcpo = pi->ppr.sr8.stbc2gpo;
			tmp_bw40po = pi->ppr.sr8.bw402gpo;

			tx_srom_max_rate = pi->tx_srom_max_rate_2g;
			break;
		case 1:
			/* 5G band, mid */
			tmp_max_pwr = MIN(pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gm,
			                  pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gm);

			/* 5G midband ofdm5gpo power offsets */
			pwr_offsets1[0] = (uint16)(pi->ppr.sr8.ofdm5gpo & 0xffff);
			pwr_offsets1[1] = (uint16)(pi->ppr.sr8.ofdm5gpo >> 16) & 0xffff;

			/* 5G midband mcs5gpo power offsets */
			pwr_offsets2 = pi->ppr.sr8.mcs5gpo;

			/* CDD, STBC, and BW40 power offsets */
			tmp_cddpo = pi->ppr.sr8.cdd5gpo;
			tmp_stbcpo = pi->ppr.sr8.stbc5gpo;
			tmp_bw40po = pi->ppr.sr8.bw405gpo;

			tx_srom_max_rate = pi->tx_srom_max_rate_5g_mid;
			break;
		case 2:
			/* 5G lowband */
			tmp_max_pwr = MIN(pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gl,
			                  pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gl);

			/* 5G lowband ofdm5glpo power offsets */
			pwr_offsets1[0] = (uint16)(pi->ppr.sr8.ofdm5glpo & 0xffff);
			pwr_offsets1[1] = (uint16)(pi->ppr.sr8.ofdm5glpo >> 16) & 0xffff;

			/* 5G lowband mcs5glpo power offsets */
			pwr_offsets2 = pi->ppr.sr8.mcs5glpo;

			/* CDD, STBC, and BW40 power offsets */
			tmp_cddpo = pi->ppr.sr8.cdd5glpo;
			tmp_stbcpo = pi->ppr.sr8.stbc5glpo;
			tmp_bw40po = pi->ppr.sr8.bw405glpo;

			tx_srom_max_rate = pi->tx_srom_max_rate_5g_low;
			break;
		case 3:
#ifdef	WL_PPR_SUBBAND
		case 8:
#endif	/* WL_PPR_SUBBAND */
			/* 5G highband */
			tmp_max_pwr = MIN(pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gh,
			                  pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gh);

			/* 5G highband ofdm5ghpo power offsets */
			pwr_offsets1[0] = (uint16)(pi->ppr.sr8.ofdm5ghpo & 0xffff);
			pwr_offsets1[1] = (uint16)(pi->ppr.sr8.ofdm5ghpo >> 16) & 0xffff;

			/* 5G highband mcs5ghpo power offsets */
			pwr_offsets2 = pi->ppr.sr8.mcs5ghpo;

			/* CDD, STBC, and BW40 power offsets */
			tmp_cddpo = pi->ppr.sr8.cdd5ghpo;
			tmp_stbcpo = pi->ppr.sr8.stbc5ghpo;
			tmp_bw40po = pi->ppr.sr8.bw405ghpo;

			tx_srom_max_rate = pi->tx_srom_max_rate_5g_hi;
			break;
#ifdef	WL_PPR_SUBBAND
		case 4:
			/* 5G_LOW_LO */
			tmp_max_pwr = MIN(pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gll,
			                  pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gll);
			/* 5G low-lo band ofdm5gllpo power offsets */
			pwr_offsets1[0] = (uint16)(pi->ppr.sr8.ofdm5gllpo & 0xffff);
			pwr_offsets1[1] = (uint16)(pi->ppr.sr8.ofdm5gllpo >> 16) & 0xffff;
			/* 5G low-lo band mcs5gllpo power offsets */
			pwr_offsets2 = pi->ppr.sr8.mcs5gllpo;
			/* CDD, STBC, and BW40 power offsets */
			tmp_cddpo = pi->ppr.sr8.cdd5gllpo;
			tmp_stbcpo = pi->ppr.sr8.stbc5gllpo;
			tmp_bw40po = pi->ppr.sr8.bw405gllpo;
			tx_srom_max_rate = pi->tx_srom_max_rate_5g_ll;
			break;
		case 5:
			/* 5G_LOW_HI */
			tmp_max_pwr = MIN(pi_nphy->nphy_pwrctrl_info[0].max_pwr_5glh,
			                  pi_nphy->nphy_pwrctrl_info[1].max_pwr_5glh);
			/* 5G low-hi band ofdm5glhpo power offsets */
			pwr_offsets1[0] = (uint16)(pi->ppr.sr8.ofdm5glhpo & 0xffff);
			pwr_offsets1[1] = (uint16)(pi->ppr.sr8.ofdm5glhpo >> 16) & 0xffff;
			/* 5G low-hi band mcs5glhpo power offsets */
			pwr_offsets2 = pi->ppr.sr8.mcs5glhpo;
			/* CDD, STBC, and BW40 power offsets */
			tmp_cddpo = pi->ppr.sr8.cdd5glhpo;
			tmp_stbcpo = pi->ppr.sr8.stbc5glhpo;
			tmp_bw40po = pi->ppr.sr8.bw405glhpo;
			tx_srom_max_rate = pi->tx_srom_max_rate_5g_lh;
			break;
		case 6:
			/* 5G_MID_LO */
			tmp_max_pwr = MIN(pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gml,
			                  pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gml);
			/* 5G mid-lo band ofdm5gmlpo power offsets */
			pwr_offsets1[0] = (uint16)(pi->ppr.sr8.ofdm5gmlpo & 0xffff);
			pwr_offsets1[1] = (uint16)(pi->ppr.sr8.ofdm5gmlpo >> 16) & 0xffff;
			/* 5G mid-lo band mcs5gmlpo power offsets */
			pwr_offsets2 = pi->ppr.sr8.mcs5gmlpo;
			/* CDD, STBC, and BW40 power offsets */
			tmp_cddpo = pi->ppr.sr8.cdd5gmlpo;
			tmp_stbcpo = pi->ppr.sr8.stbc5gmlpo;
			tmp_bw40po = pi->ppr.sr8.bw405gmlpo;
			tx_srom_max_rate = pi->tx_srom_max_rate_5g_ml;
			break;
		case 7:
			/* 5G_MID_HI */
			tmp_max_pwr = MIN(pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gmh,
			                  pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gmh);
			/* 5G mid-hi band ofdm5gmlpo power offsets */
			pwr_offsets1[0] = (uint16)(pi->ppr.sr8.ofdm5gmhpo & 0xffff);
			pwr_offsets1[1] = (uint16)(pi->ppr.sr8.ofdm5gmhpo >> 16) & 0xffff;
			/* 5G mid-hi band mcs5gmlpo power offsets */
			pwr_offsets2 = pi->ppr.sr8.mcs5gmhpo;
			/* CDD, STBC, and BW40 power offsets */
			tmp_cddpo = pi->ppr.sr8.cdd5gmhpo;
			tmp_stbcpo = pi->ppr.sr8.stbc5gmhpo;
			tmp_bw40po = pi->ppr.sr8.bw405gmhpo;
			tx_srom_max_rate = pi->tx_srom_max_rate_5g_mh;
			break;
#endif /* WL_PPR_SUBBAND */
		}

		/* 20MHz Legacy OFDM SISO */
		wlc_phy_txpwr_nphy_srom_convert(tx_srom_max_rate, pwr_offsets1, tmp_max_pwr,
		                                TXP_FIRST_OFDM, TXP_LAST_OFDM);

		/* 20 MHz MCS 0-7 SISO */
		wlc_phy_ofdm_to_mcs_powers_nphy(tx_srom_max_rate, TXP_FIRST_MCS_20_SISO,
		                                TXP_LAST_MCS_20_SISO, TXP_FIRST_OFDM);

		/* 20MHz MCS 0-7 CDD */
		wlc_phy_txpwr_nphy_srom_convert(tx_srom_max_rate, pwr_offsets2, tmp_max_pwr,
		                                TXP_FIRST_MCS_20_CDD, TXP_LAST_MCS_20_CDD);

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Apply power-offset specified by the cddpo SROM field to rates sent
			 * in the CDD STF mode
			 */
			wlc_phy_txpwr_nphy_po_apply(tx_srom_max_rate, tmp_cddpo,
			                            TXP_FIRST_MCS_20_CDD, TXP_LAST_MCS_20_CDD);
		}

		/* 20MHz Legacy OFDM CDD */
		wlc_phy_mcs_to_ofdm_powers_nphy(tx_srom_max_rate, TXP_FIRST_OFDM_20_CDD,
		                                TXP_LAST_OFDM_20_CDD, TXP_FIRST_MCS_20_CDD);

		/* 20MHz MCS 0-7 STBC */
		wlc_phy_txpwr_nphy_srom_convert(tx_srom_max_rate, pwr_offsets2, tmp_max_pwr,
		                                TXP_FIRST_MCS_20_STBC, TXP_LAST_MCS_20_STBC);

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Apply power-offset specified by the stbcpo SROM field to rates sent
			 * in the STBC STF mode
			 */
			wlc_phy_txpwr_nphy_po_apply(tx_srom_max_rate, tmp_stbcpo,
			                            TXP_FIRST_MCS_20_STBC, TXP_LAST_MCS_20_STBC);
		}

		/* 20MHz MCS 8-15 SDM */
		wlc_phy_txpwr_nphy_srom_convert(tx_srom_max_rate, &pwr_offsets2[2], tmp_max_pwr,
		                                TXP_FIRST_MCS_20_SDM, TXP_LAST_MCS_20_SDM);

		/* For nphy_rev>=5, re-interpret the mcs[2g,5g,5gl,5gh]po4-7 SROM fields to be the
		 * power-offsets for 40 MHz mcs0-15 w.r.t the max power. For nphy_rev<5, 40 MHz
		 * mcs0-15, use the same power offsets as for 20 MHz mcs0-15.
		 * The bw402gpo field is further used to implement an additional uniform power
		 * back-off for all 40 MHz OFDM rates.
		 */
		if (NPHY_IS_SROM_REINTERPRET) {
			/* 40MHz MCS 0-7 SISO */
			wlc_phy_txpwr_nphy_srom_convert(tx_srom_max_rate, &pwr_offsets2[4],
			                                tmp_max_pwr, TXP_FIRST_MCS_40_SISO,
			                                TXP_LAST_MCS_40_SISO);

			/* 40MHz Legacy OFDM SISO */
			wlc_phy_mcs_to_ofdm_powers_nphy(tx_srom_max_rate, TXP_FIRST_OFDM_40_SISO,
			                                TXP_LAST_OFDM_40_SISO,
			                                TXP_FIRST_MCS_40_SISO);

			/* 40MHz MCS 0-7 CDD */
			wlc_phy_txpwr_nphy_srom_convert(tx_srom_max_rate, &pwr_offsets2[4],
			                                tmp_max_pwr, TXP_FIRST_MCS_40_CDD,
			                                TXP_LAST_MCS_40_CDD);

			/* Apply power-offset specified by the cddpo SROM field to rates
			 * sent in the CDD STF mode
			 */
			wlc_phy_txpwr_nphy_po_apply(tx_srom_max_rate, tmp_cddpo,
			                            TXP_FIRST_MCS_40_CDD,
			                            TXP_LAST_MCS_40_CDD);

			/* 40MHz Legacy OFDM CDD */
			wlc_phy_mcs_to_ofdm_powers_nphy(tx_srom_max_rate, TXP_FIRST_OFDM_40_CDD,
			                                TXP_LAST_OFDM_40_CDD, TXP_FIRST_MCS_40_CDD);

			/* 40MHz MCS 0-7 STBC */
			wlc_phy_txpwr_nphy_srom_convert(tx_srom_max_rate, &pwr_offsets2[4],
			                                tmp_max_pwr, TXP_FIRST_MCS_40_STBC,
			                                TXP_LAST_MCS_40_STBC);

			/* Apply power-offset specified by the cddpo SROM field to rates
			 * sent in the STBC STF mode
			 */
			wlc_phy_txpwr_nphy_po_apply(tx_srom_max_rate, tmp_stbcpo,
			                            TXP_FIRST_MCS_40_STBC,
			                            TXP_LAST_MCS_40_STBC);

			/* 40MHz MCS 8-15 SDM */
			wlc_phy_txpwr_nphy_srom_convert(tx_srom_max_rate, &pwr_offsets2[6],
			                                tmp_max_pwr, TXP_FIRST_MCS_40_SDM,
			                                TXP_LAST_MCS_40_SDM);
		} else {
			/* For nphy_rev<5, set the powers of the 40MHz rates sames as the
			 * 20 MHz rates. The bw40po will be applied later.
			 */
			for (rate1 = TXP_FIRST_OFDM_40_SISO, rate2 = TXP_FIRST_OFDM;
			     rate1 <= TXP_LAST_MCS_40_SDM; rate1++, rate2++)
				tx_srom_max_rate[rate1] = tx_srom_max_rate[rate2];
		}

		/* Apply bw402gpo power offset to all 40 MHz Legacy OFDM and MCS rates */
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			wlc_phy_txpwr_nphy_po_apply(tx_srom_max_rate, tmp_bw40po,
			                            TXP_FIRST_OFDM_40_SISO, TXP_LAST_MCS_40_SDM);
		}

		/* Set mcs-32 power to the same power as 40 MHz mcs-0 CDD */
		tx_srom_max_rate[TXP_MCS_32] = tx_srom_max_rate[TXP_FIRST_MCS_40_CDD];
	}

	return;
}

#ifdef	WL_PPR_SUBBAND
static void
BCMATTACHFN(wlc_phy_init_poparam_tbl_nphy)(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8	current_channel_idx;

	pi_nphy->nphy_pwrctrl_info[0].poparam = poparam_5gchantbl_core0;
	pi_nphy->nphy_pwrctrl_info[1].poparam = poparam_5gchantbl_core1;
	/* Read all the channels from NVRAM settings */
	for (current_channel_idx = 0; current_channel_idx < MAX_5G_CHANS_PHY5GSB_HIGHPWR_5B;
		current_channel_idx++)
		wlc_phy_txpwr_srom_read_poparam_nphy(pi, current_channel_idx);
}

static uint8
BCMATTACHFN(wlc_phy_locate_poparam_channel_index_nphy)(phy_info_t *pi)
{
	int16	channel_idx;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8	current_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
	chan_poparam_t *pi_poparam;

	for (channel_idx = 0; channel_idx < MAX_5G_CHANS_PHY5GSB_HIGHPWR_5B; channel_idx++) {
		pi_poparam = pi_nphy->nphy_pwrctrl_info[0].poparam + channel_idx;
		if ((uint8)(pi_poparam->channel) == current_channel)
			return (uint8)channel_idx;
	}
	return 0xFF;
}


static void
BCMATTACHFN(wlc_phy_txpwr_srom_read_poparam_nphy)(phy_info_t *pi, uint8	current_channel_idx)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8	current_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
	uint8	channel_idx = 0;
	chan_poparam_t *pi_poparam_core0, *pi_poparam_core1;
	unsigned char	chan_param[256];
	phy_pwrctrl_t *pwrctl_core0, *pwrctl_core1;

	/* Auto locating the channel index ? */
	if (current_channel_idx == 0xFF)
		channel_idx = wlc_phy_locate_poparam_channel_index_nphy(pi);
	else {
		/* Specify channel index and channel number */
		channel_idx = current_channel_idx;
		pi_poparam_core0 = pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].poparam + channel_idx;
	}

	if (channel_idx == 0xFF)
		return;

	pi_poparam_core0 = pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].poparam + channel_idx;
	pi_poparam_core1 = pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].poparam + channel_idx;
	current_channel = (uint8)pi_poparam_core0->channel;

	pwrctl_core0 = &pi_nphy->nphy_pwrctrl_info[PHY_CORE_0];
	pwrctl_core1 = &pi_nphy->nphy_pwrctrl_info[PHY_CORE_1];

	sprintf(chan_param, "pa5gch%d", current_channel);
	if ((PHY_GETVAR(pi, chan_param)) != NULL) {
		int i;
		uint16 *params[6] = {
			&pi_poparam_core0->a1,	/* ant0 a1 */
			&pi_poparam_core0->b0,	/* ant0 b0 */
			&pi_poparam_core0->b1,	/* ant0 b1 */
			&pi_poparam_core1->a1,	/* ant1 a1 */
			&pi_poparam_core1->b0,	/* ant1 b0 */
			&pi_poparam_core1->b1		/* ant1 b1 */
  		};

		/* read the 6 values from the chan_param string */
		for (i = 0; i < 6; i++) {
			*params[i] = (uint16)getintvararray(pi->vars, chan_param, i);
			/* fall through to non-override code if the string does not have all
			 * 6 values
			*/
			if (*params[i] == 0)
				break;
		}

		/* fall through to non-override code if the string does not have all
		 * 6 values, otherwise just return since we are done
		*/
		if (i == 6)
			goto print_pa_params;
	}

	/* Power per Subband */
	if ((current_channel >= 36) && (current_channel <= 48)) {
		if ((PHY_GETVAR(pi, "pa5gllw0a0")) != NULL) {
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5gllw0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5gllw1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5gllw2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5gllw0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5gllw1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5gllw2a1");
		} else if ((PHY_GETVAR(pi, "pa5gb1w0a0")) != NULL) {
			/* Backward compatible with Ducati */
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5gb1w0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5gb1w1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5gb1w2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5gb1w0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5gb1w1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5gb1w2a1");
		} else {
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5gw0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5gw1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5gw2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5gw0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5gw1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5gw2a1");
		}
	} else if ((current_channel >= 52) && (current_channel <= 64)) {
		if ((PHY_GETVAR(pi, "pa5glhw0a0")) != NULL) {
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5glhw0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5glhw1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5glhw2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5glhw0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5glhw1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5glhw2a1");
		} else {
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5gw0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5gw1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5gw2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5gw0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5gw1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5gw2a1");
		}
	} else if ((current_channel >= 100) && (current_channel <= 140)) {
		if (((PHY_GETVAR(pi, "pa5gmlw0a0")) != NULL) &&
			(current_channel <= 120)) {
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5gmlw0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5gmlw1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5gmlw2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5gmlw0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5gmlw1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5gmlw2a1");
		} else if (((PHY_GETVAR(pi, "pa5gmhw0a0")) != NULL) &&
			(current_channel >= 124)) {
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5gmhw0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5gmhw1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5gmhw2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5gmhw0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5gmhw1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5gmhw2a1");
		} else if ((PHY_GETVAR(pi, "pa5gb3w0a0")) != NULL) {
			/* Backward compatible with Ducati */
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5gb3w0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5gb3w1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5gb3w2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5gb3w0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5gb3w1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5gb3w2a1");
		} else if (((PHY_GETVAR(pi, "pa5ghb3lw0a0")) != NULL) &&
			(current_channel <= 120)) {
			/* Backward compatible with DUCATI */
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5ghb3lw0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5ghb3lw1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5ghb3lw2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5ghb3lw0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5ghb3lw1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5ghb3lw2a1");
		} else if (((PHY_GETVAR(pi, "pa5ghb3hw0a0")) != NULL) &&
			(current_channel >= 124)) {
			/* Backward compatible with DUCATI */
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5ghb3hw0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5ghb3hw1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5ghb3hw2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5ghb3hw0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5ghb3hw1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5ghb3hw2a1");
		} else {
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5ghw0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5ghw1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5ghw2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5ghw0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5ghw1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5ghw2a1");
		}
	} else if ((current_channel >= 149) && (current_channel <= 165)) {
			pi_poparam_core0->a1 = (int16)PHY_GETINTVAR(pi, "pa5ghw0a0");
			pi_poparam_core0->b0 = (int16)PHY_GETINTVAR(pi, "pa5ghw1a0");
			pi_poparam_core0->b1 = (int16)PHY_GETINTVAR(pi, "pa5ghw2a0");
			pi_poparam_core1->a1 = (int16)PHY_GETINTVAR(pi, "pa5ghw0a1");
			pi_poparam_core1->b0 = (int16)PHY_GETINTVAR(pi, "pa5ghw1a1");
			pi_poparam_core1->b1 = (int16)PHY_GETINTVAR(pi, "pa5ghw2a1");
	}

print_pa_params:
	if ((current_channel >= 36) && (current_channel <= 48)) {
		pwrctl_core0->pwrdet_5gll_a1 = pi_poparam_core0->a1;	/* a1 */
		pwrctl_core0->pwrdet_5gll_b0 = pi_poparam_core0->b0;	/* b0 */
		pwrctl_core0->pwrdet_5gll_b1 = pi_poparam_core0->b1;	/* b1 */
		pwrctl_core1->pwrdet_5gll_a1 = pi_poparam_core1->a1;	/* a1 */
		pwrctl_core1->pwrdet_5gll_b0 = pi_poparam_core1->b0;	/* b0 */
		pwrctl_core1->pwrdet_5gll_b1 = pi_poparam_core1->b1;	/* b1 */
	}
	else if ((current_channel >= 52) && (current_channel <= 64)) {
		pwrctl_core0->pwrdet_5glh_a1 = pi_poparam_core0->a1;	/* a1 */
		pwrctl_core0->pwrdet_5glh_b0 = pi_poparam_core0->b0;	/* b0 */
		pwrctl_core0->pwrdet_5glh_b1 = pi_poparam_core0->b1;	/* b1 */
		pwrctl_core1->pwrdet_5glh_a1 = pi_poparam_core1->a1;	/* a1 */
		pwrctl_core1->pwrdet_5glh_b0 = pi_poparam_core1->b0;	/* b0 */
		pwrctl_core1->pwrdet_5glh_b1 = pi_poparam_core1->b1;	/* b1 */
	}
	else if ((current_channel >= 100) && (current_channel <= 120)) {
		pwrctl_core0->pwrdet_5gml_a1 = pi_poparam_core0->a1;	/* a1 */
		pwrctl_core0->pwrdet_5gml_b0 = pi_poparam_core0->b0;	/* b0 */
		pwrctl_core0->pwrdet_5gml_b1 = pi_poparam_core0->b1;	/* b1 */
		pwrctl_core1->pwrdet_5gml_a1 = pi_poparam_core1->a1;	/* a1 */
		pwrctl_core1->pwrdet_5gml_b0 = pi_poparam_core1->b0;	/* b0 */
		pwrctl_core1->pwrdet_5gml_b1 = pi_poparam_core1->b1;	/* b1 */
	}
	else if ((current_channel >= 124) && (current_channel <= 140)) {
		pwrctl_core0->pwrdet_5gmh_a1 = pi_poparam_core0->a1;	/* a1 */
		pwrctl_core0->pwrdet_5gmh_b0 = pi_poparam_core0->b0;	/* b0 */
		pwrctl_core0->pwrdet_5gmh_b1 = pi_poparam_core0->b1;	/* b1 */
		pwrctl_core1->pwrdet_5gmh_a1 = pi_poparam_core1->a1;	/* a1 */
		pwrctl_core1->pwrdet_5gmh_b0 = pi_poparam_core1->b0;	/* b0 */
		pwrctl_core1->pwrdet_5gmh_b1 = pi_poparam_core1->b1;	/* b1 */
	}
	else {
		pwrctl_core0->pwrdet_5gh_a1 = pi_poparam_core0->a1;	/* a1 */
		pwrctl_core0->pwrdet_5gh_b0 = pi_poparam_core0->b0;	/* b0 */
		pwrctl_core0->pwrdet_5gh_b1 = pi_poparam_core0->b1;	/* b1 */
		pwrctl_core1->pwrdet_5gh_a1 = pi_poparam_core1->a1;	/* a1 */
		pwrctl_core1->pwrdet_5gh_b0 = pi_poparam_core1->b0;	/* b0 */
		pwrctl_core1->pwrdet_5gh_b1 = pi_poparam_core1->b1;	/* b1 */
	}
	PHY_TXPWR(("[READ]CH%d PA - ANT0[a1=0x%02X,b0=0x%02X,b1=0x%02X]\n",
		current_channel,
		pi_poparam_core0->a1 & 0xFFFF,
		pi_poparam_core0->b0 & 0xFFFF,
		pi_poparam_core0->b1 & 0xFFFF));
	PHY_TXPWR(("[READ]CH%d PA - ANT1[a1=0x%02X,b0=0x%02X,b1=0x%02X]\n",
		current_channel,
		pi_poparam_core1->a1 & 0xFFFF,
		pi_poparam_core1->b0 & 0xFFFF,
		pi_poparam_core1->b1 & 0xFFFF));
}
#endif	/* WL_PPR_SUBBAND */

static void
BCMATTACHFN(wlc_phy_txpwr_srom_read_ppr_nphy)(phy_info_t *pi)
{
	uint16 bw40po, cddpo, stbcpo, bwduppo;
	uint band_num;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* Read bw40po value
	 * each nibble corresponds to 2g, 5g, 5gl, 5gh specific offset respectively
	 */
	bw40po = (uint16)PHY_GETINTVAR(pi, "bw40po");
	pi->ppr.sr8.bw402gpo = bw40po & 0xf;
	pi->ppr.sr8.bw405gpo = (bw40po & 0xf0) >> 4;
	pi->ppr.sr8.bw405glpo = (bw40po & 0xf00) >> 8;
	pi->ppr.sr8.bw405ghpo = (bw40po & 0xf000) >> 12;
#ifdef	WL_PPR_SUBBAND
	pi->ppr.sr8.bw405gllpo = pi->ppr.sr8.bw405gpo;
	pi->ppr.sr8.bw405glhpo = pi->ppr.sr8.bw405gpo;
	pi->ppr.sr8.bw405gmlpo = pi->ppr.sr8.bw405ghpo;
	pi->ppr.sr8.bw405gmhpo = pi->ppr.sr8.bw405ghpo;
#endif	/* WL_PPR_SUBBAND */
	/* Read cddpo value
	 * each nibble corresponds to 2g, 5g, 5gl, 5gh specific offset respectively
	 */
	cddpo = (uint16)PHY_GETINTVAR(pi, "cddpo");
	pi->ppr.sr8.cdd2gpo = cddpo & 0xf;
	pi->ppr.sr8.cdd5gpo = (cddpo & 0xf0) >> 4;
	pi->ppr.sr8.cdd5glpo = (cddpo & 0xf00) >> 8;
	pi->ppr.sr8.cdd5ghpo = (cddpo & 0xf000) >> 12;
#ifdef	WL_PPR_SUBBAND
	pi->ppr.sr8.cdd5gllpo = pi->ppr.sr8.cdd5gpo;
	pi->ppr.sr8.cdd5glhpo = pi->ppr.sr8.cdd5gpo;
	pi->ppr.sr8.cdd5gmlpo = pi->ppr.sr8.cdd5ghpo;
	pi->ppr.sr8.cdd5gmhpo = pi->ppr.sr8.cdd5ghpo;
#endif /* WL_PPR_SUBBAND */
	/* Read stbcpo value
	 * each nibble corresponds to 2g, 5g, 5gl, 5gh specific offset respectively
	 */
	stbcpo = (uint16)PHY_GETINTVAR(pi, "stbcpo");
	pi->ppr.sr8.stbc2gpo = stbcpo & 0xf;
	pi->ppr.sr8.stbc5gpo = (stbcpo & 0xf0) >> 4;
	pi->ppr.sr8.stbc5glpo = (stbcpo & 0xf00) >> 8;
	pi->ppr.sr8.stbc5ghpo = (stbcpo & 0xf000) >> 12;
#ifdef	WL_PPR_SUBBAND
	pi->ppr.sr8.stbc5gllpo = pi->ppr.sr8.stbc5gpo;
	pi->ppr.sr8.stbc5glhpo = pi->ppr.sr8.stbc5gpo;
	pi->ppr.sr8.stbc5gmlpo = pi->ppr.sr8.stbc5ghpo;
	pi->ppr.sr8.stbc5gmhpo = pi->ppr.sr8.stbc5ghpo;
#endif /* WL_PPR_SUBBAND */
	/* Read bwduppo value
	 * each nibble corresponds to 2g, 5g, 5gl, 5gh specific offset respectively
	 */
	bwduppo = (uint16)PHY_GETINTVAR(pi, "bwduppo");
	pi->ppr.sr8.bwdup2gpo = bwduppo & 0xf;
	pi->ppr.sr8.bwdup5gpo = (bwduppo & 0xf0) >> 4;
	pi->ppr.sr8.bwdup5glpo = (bwduppo & 0xf00) >> 8;
	pi->ppr.sr8.bwdup5ghpo = (bwduppo & 0xf000) >> 12;
#ifdef	WL_PPR_SUBBAND
	pi->ppr.sr8.bwdup5gllpo = pi->ppr.sr8.bwdup5gpo;
	pi->ppr.sr8.bwdup5glhpo = pi->ppr.sr8.bwdup5gpo;
	pi->ppr.sr8.bwdup5gmlpo = pi->ppr.sr8.bwdup5ghpo;
	pi->ppr.sr8.bwdup5gmhpo = pi->ppr.sr8.bwdup5ghpo;
#endif	/* WL_PPR_SUBBAND */

#ifdef	WL_PPR_SUBBAND
	if (pi->sh->subband5Gver == PHY_SUBBAND_5BAND)
		wlc_phy_txpwr_srom_read_poparam_nphy(pi, 0xFF);
#endif

	/* Read and interpret the power-offset parameters from the SROM for each band/subband */
	for (band_num = 0; band_num < (CH_2G_GROUP + CH_5G_GROUP + PHY_SUBBAND_NUM); band_num++) {
		if ((pi->sh->subband5Gver != PHY_SUBBAND_5BAND) &&
			(band_num >= (CH_2G_GROUP + CH_5G_GROUP)))
			break;

		switch (band_num) {
		case 0:
			/* 2G band */
			pi_nphy->nphy_txpid2g[PHY_CORE_0]  = (uint8)PHY_GETINTVAR(pi, "txpid2ga0");
			pi_nphy->nphy_txpid2g[PHY_CORE_1]  = (uint8)PHY_GETINTVAR(pi, "txpid2ga1");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_2g =
			        (int8)PHY_GETINTVAR(pi, "maxp2ga0");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_2g =
			        (int8)PHY_GETINTVAR(pi, "maxp2ga1");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_2g_a1 =
			        (int16)PHY_GETINTVAR(pi, "pa2gw0a0");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_2g_a1 =
			        (int16)PHY_GETINTVAR(pi, "pa2gw0a1");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_2g_b0 =
			        (int16)PHY_GETINTVAR(pi, "pa2gw1a0");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_2g_b0 =
			        (int16)PHY_GETINTVAR(pi, "pa2gw1a1");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_2g_b1 =
			        (int16)PHY_GETINTVAR(pi, "pa2gw2a0");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_2g_b1 =
			        (int16)PHY_GETINTVAR(pi, "pa2gw2a1");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_targ_2g =
			        (int8)PHY_GETINTVAR(pi, "itt2ga0");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_targ_2g =
			        (int8)PHY_GETINTVAR(pi, "itt2ga1");

			/* 2G CCK */
			pi->ppr.sr8.cck2gpo = (uint16)PHY_GETINTVAR(pi, "cck2gpo");

			/* 2G ofdm2gpo power offsets */
			pi->ppr.sr8.ofdm2gpo = (uint32)PHY_GETINTVAR(pi, "ofdm2gpo");

			/* 2G mcs2gpo power offsets */
			pi->ppr.sr8.mcs2gpo[0] = (uint16)PHY_GETINTVAR(pi,
			                                               "mcs2gpo0"); /* mcs0-3 */
			pi->ppr.sr8.mcs2gpo[1] = (uint16)PHY_GETINTVAR(pi,
			                                               "mcs2gpo1"); /* mcs4-7 */
			pi->ppr.sr8.mcs2gpo[2] = (uint16)PHY_GETINTVAR(pi,
			                                               "mcs2gpo2"); /* mcs8-11 */
			pi->ppr.sr8.mcs2gpo[3] = (uint16)PHY_GETINTVAR(pi,
			                                               "mcs2gpo3"); /* mcs12-15 */
			pi->ppr.sr8.mcs2gpo[4] = (uint16)PHY_GETINTVAR(pi,
			                                               "mcs2gpo4"); /* mcs16-19 */
			pi->ppr.sr8.mcs2gpo[5] = (uint16)PHY_GETINTVAR(pi,
			                                               "mcs2gpo5"); /* mcs20-23 */
			pi->ppr.sr8.mcs2gpo[6] = (uint16)PHY_GETINTVAR(pi,
			                                               "mcs2gpo6"); /* mcs24-27 */
			pi->ppr.sr8.mcs2gpo[7] = (uint16)PHY_GETINTVAR(pi,
			                                               "mcs2gpo7"); /* mcs28-31 */
			break;
		case 1:
			/* 5G band, mid */
			pi_nphy->nphy_txpid5g[PHY_CORE_0]  = (uint8)PHY_GETINTVAR(pi, "txpid5ga0");
			pi_nphy->nphy_txpid5g[PHY_CORE_1]  = (uint8)PHY_GETINTVAR(pi, "txpid5ga1");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_5gm =
			        (int8)PHY_GETINTVAR(pi, "maxp5ga0");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_5gm =
			        (int8)PHY_GETINTVAR(pi, "maxp5ga1");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gm_a1 =
			        (int16)PHY_GETINTVAR(pi, "pa5gw0a0");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gm_a1 =
			        (int16)PHY_GETINTVAR(pi, "pa5gw0a1");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gm_b0 =
			        (int16)PHY_GETINTVAR(pi, "pa5gw1a0");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gm_b0 =
			        (int16)PHY_GETINTVAR(pi, "pa5gw1a1");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gm_b1 =
			        (int16)PHY_GETINTVAR(pi, "pa5gw2a0");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gm_b1 =
			        (int16)PHY_GETINTVAR(pi, "pa5gw2a1");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_targ_5gm =
			        (int8)PHY_GETINTVAR(pi, "itt5ga0");
			pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_targ_5gm =
			        (int8)PHY_GETINTVAR(pi, "itt5ga1");

			/* 5G midband ofdm5gpo power offsets */
			pi->ppr.sr8.ofdm5gpo = (uint32)PHY_GETINTVAR(pi, "ofdm5gpo");

			/* 5G midband mcs5gpo power offsets */
			pi->ppr.sr8.mcs5gpo[0] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo0");
			pi->ppr.sr8.mcs5gpo[1] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo1");
			pi->ppr.sr8.mcs5gpo[2] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo2");
			pi->ppr.sr8.mcs5gpo[3] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo3");
			pi->ppr.sr8.mcs5gpo[4] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo4");
			pi->ppr.sr8.mcs5gpo[5] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo5");
			pi->ppr.sr8.mcs5gpo[6] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo6");
			pi->ppr.sr8.mcs5gpo[7] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo7");
			break;
		case 2:
			/* 5G lowband */
			pi_nphy->nphy_txpid5gl[0] = (uint8)PHY_GETINTVAR(pi, "txpid5gla0");
			pi_nphy->nphy_txpid5gl[1] = (uint8)PHY_GETINTVAR(pi, "txpid5gla1");
			pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gl =
			        (int8)PHY_GETINTVAR(pi, "maxp5gla0");
			pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gl =
			        (int8)PHY_GETINTVAR(pi, "maxp5gla1");
			pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gl_a1 =
			        (int16)PHY_GETINTVAR(pi, "pa5glw0a0");
			pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gl_a1 =
			        (int16)PHY_GETINTVAR(pi, "pa5glw0a1");
			pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gl_b0 =
			        (int16)PHY_GETINTVAR(pi, "pa5glw1a0");
			pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gl_b0 =
			        (int16)PHY_GETINTVAR(pi, "pa5glw1a1");
			pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gl_b1 =
			        (int16)PHY_GETINTVAR(pi, "pa5glw2a0");
			pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gl_b1 =
			        (int16)PHY_GETINTVAR(pi, "pa5glw2a1");
			pi_nphy->nphy_pwrctrl_info[0].idle_targ_5gl = 0;
			pi_nphy->nphy_pwrctrl_info[1].idle_targ_5gl = 0;

			/* 5G lowband ofdm5glpo power offsets */
			pi->ppr.sr8.ofdm5glpo = (uint32)PHY_GETINTVAR(pi, "ofdm5glpo");

			/* 5G lowband mcs5glpo power offsets */
			pi->ppr.sr8.mcs5glpo[0] = (uint16)PHY_GETINTVAR(pi, "mcs5glpo0");
			pi->ppr.sr8.mcs5glpo[1] = (uint16)PHY_GETINTVAR(pi, "mcs5glpo1");
			pi->ppr.sr8.mcs5glpo[2] = (uint16)PHY_GETINTVAR(pi, "mcs5glpo2");
			pi->ppr.sr8.mcs5glpo[3] = (uint16)PHY_GETINTVAR(pi, "mcs5glpo3");
			pi->ppr.sr8.mcs5glpo[4] = (uint16)PHY_GETINTVAR(pi, "mcs5glpo4");
			pi->ppr.sr8.mcs5glpo[5] = (uint16)PHY_GETINTVAR(pi, "mcs5glpo5");
			pi->ppr.sr8.mcs5glpo[6] = (uint16)PHY_GETINTVAR(pi, "mcs5glpo6");
			pi->ppr.sr8.mcs5glpo[7] = (uint16)PHY_GETINTVAR(pi, "mcs5glpo7");
			break;
		case 3:
#ifdef	WL_PPR_SUBBAND
		case 8:
#endif	/* WL_PPR_SUBBAND */
			/* 5G highband */
			pi_nphy->nphy_txpid5gh[0] = (uint8)PHY_GETINTVAR(pi, "txpid5gha0");
			pi_nphy->nphy_txpid5gh[1] = (uint8)PHY_GETINTVAR(pi, "txpid5gha1");
			pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gh =
			        (int8)PHY_GETINTVAR(pi, "maxp5gha0");
			pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gh =
			        (int8)PHY_GETINTVAR(pi, "maxp5gha1");
			pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gh_a1 =
			        (int16)PHY_GETINTVAR(pi, "pa5ghw0a0");
			pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gh_a1 =
			        (int16)PHY_GETINTVAR(pi, "pa5ghw0a1");
			pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gh_b0 =
			        (int16)PHY_GETINTVAR(pi, "pa5ghw1a0");
			pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gh_b0 =
			        (int16)PHY_GETINTVAR(pi, "pa5ghw1a1");
			pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gh_b1 =
			        (int16)PHY_GETINTVAR(pi, "pa5ghw2a0");
			pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gh_b1 =
			        (int16)PHY_GETINTVAR(pi, "pa5ghw2a1");
			pi_nphy->nphy_pwrctrl_info[0].idle_targ_5gh = 0;
			pi_nphy->nphy_pwrctrl_info[1].idle_targ_5gh = 0;

			/* 5G highband ofdm5ghpo power offsets */
			pi->ppr.sr8.ofdm5ghpo = (uint32)PHY_GETINTVAR(pi, "ofdm5ghpo");

			/* 5G highband mcs5ghpo power offsets */
			pi->ppr.sr8.mcs5ghpo[0] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo0");
			pi->ppr.sr8.mcs5ghpo[1] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo1");
			pi->ppr.sr8.mcs5ghpo[2] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo2");
			pi->ppr.sr8.mcs5ghpo[3] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo3");
			pi->ppr.sr8.mcs5ghpo[4] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo4");
			pi->ppr.sr8.mcs5ghpo[5] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo5");
			pi->ppr.sr8.mcs5ghpo[6] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo6");
			pi->ppr.sr8.mcs5ghpo[7] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo7");
			break;
#ifdef	WL_PPR_SUBBAND
		case 4:
			/* 5G LOW_LO */
			pi_nphy->nphy_txpid5gll[0] = (uint8)PHY_GETINTVAR(pi, "txpid5glla0");
			pi_nphy->nphy_txpid5gll[1] = (uint8)PHY_GETINTVAR(pi, "txpid5glla1");
			pi_nphy->nphy_pwrctrl_info[0].idle_targ_5gll = 0;
			pi_nphy->nphy_pwrctrl_info[1].idle_targ_5gll = 0;
			/* read extended settings, only if exists */
			if (PHY_GETVAR(pi, "maxp5glla0") != NULL) {
				pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gll =
				(int8)PHY_GETINTVAR(pi, "maxp5glla0");
				pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gll =
				(int8)PHY_GETINTVAR(pi, "maxp5glla1");
				if (PHY_GETVAR(pi, "ofdm5gllpo") != NULL) {
					/* 5G low-lo band ofdm5gllpo power offsets */
					pi->ppr.sr8.ofdm5gllpo =
						(uint32)PHY_GETINTVAR(pi, "ofdm5gllpo");

					/* 5G low-lo band mcs5gllpo power offsets */
					pi->ppr.sr8.mcs5gllpo[0] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gllpo0");
					pi->ppr.sr8.mcs5gllpo[1] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gllpo1");
					pi->ppr.sr8.mcs5gllpo[2] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gllpo2");
					pi->ppr.sr8.mcs5gllpo[3] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gllpo3");
					pi->ppr.sr8.mcs5gllpo[4] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gllpo4");
					pi->ppr.sr8.mcs5gllpo[5] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gllpo5");
					pi->ppr.sr8.mcs5gllpo[6] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gllpo6");
					pi->ppr.sr8.mcs5gllpo[7] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gllpo7");
				}
				else
					goto read_ofdm5g_ll_override;
			}
			else {
				pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gll =
					(int8)PHY_GETINTVAR(pi, "maxp5ga0");
				pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gll =
					(int8)PHY_GETINTVAR(pi, "maxp5ga1");
read_ofdm5g_ll_override:
				/* 5G low-lo band ofdm5gpo power offsets */
				pi->ppr.sr8.ofdm5gllpo = (uint32)PHY_GETINTVAR(pi, "ofdm5gpo");

				/* 5G low-lo band mcs5gpo power offsets */
				pi->ppr.sr8.mcs5gllpo[0] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo0");
				pi->ppr.sr8.mcs5gllpo[1] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo1");
				pi->ppr.sr8.mcs5gllpo[2] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo2");
				pi->ppr.sr8.mcs5gllpo[3] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo3");
				pi->ppr.sr8.mcs5gllpo[4] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo4");
				pi->ppr.sr8.mcs5gllpo[5] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo5");
				pi->ppr.sr8.mcs5gllpo[6] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo6");
				pi->ppr.sr8.mcs5gllpo[7] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo7");
			}
			break;
		case 5:
			/* 5G LOW_HI */
			pi_nphy->nphy_txpid5glh[0] = (uint8)PHY_GETINTVAR(pi, "txpid5glha0");
			pi_nphy->nphy_txpid5glh[1] = (uint8)PHY_GETINTVAR(pi, "txpid5glha1");
			pi_nphy->nphy_pwrctrl_info[0].idle_targ_5glh = 0;
			pi_nphy->nphy_pwrctrl_info[1].idle_targ_5glh = 0;

			/* read extended settings, only if exists */
			if (PHY_GETVAR(pi, "maxp5glha0") != NULL) {
				pi_nphy->nphy_pwrctrl_info[0].max_pwr_5glh =
					(int8)PHY_GETINTVAR(pi, "maxp5glha0");
				pi_nphy->nphy_pwrctrl_info[1].max_pwr_5glh =
					(int8)PHY_GETINTVAR(pi, "maxp5glha1");
				if (PHY_GETVAR(pi, "ofdm5glhpo") != NULL) {
					/* 5G low-hi band ofdm5glhpo power offsets */
					pi->ppr.sr8.ofdm5glhpo =
						(uint32)PHY_GETINTVAR(pi, "ofdm5glhpo");

					/* 5G low-hi band mcs5glhpo power offsets */
					pi->ppr.sr8.mcs5glhpo[0] =
						(uint16)PHY_GETINTVAR(pi, "mcs5glhpo0");
					pi->ppr.sr8.mcs5glhpo[1] =
						(uint16)PHY_GETINTVAR(pi, "mcs5glhpo1");
					pi->ppr.sr8.mcs5glhpo[2] =
						(uint16)PHY_GETINTVAR(pi, "mcs5glhpo2");
					pi->ppr.sr8.mcs5glhpo[3] =
						(uint16)PHY_GETINTVAR(pi, "mcs5glhpo3");
					pi->ppr.sr8.mcs5glhpo[4] =
						(uint16)PHY_GETINTVAR(pi, "mcs5glhpo4");
					pi->ppr.sr8.mcs5glhpo[5] =
						(uint16)PHY_GETINTVAR(pi, "mcs5glhpo5");
					pi->ppr.sr8.mcs5glhpo[6] =
						(uint16)PHY_GETINTVAR(pi, "mcs5glhpo6");
					pi->ppr.sr8.mcs5glhpo[7] =
						(uint16)PHY_GETINTVAR(pi, "mcs5glhpo7");
				}
				else
					goto read_ofdm5g_lh_override;
			}
			else {
				pi_nphy->nphy_pwrctrl_info[0].max_pwr_5glh =
					(int8)PHY_GETINTVAR(pi, "maxp5ga0");
				pi_nphy->nphy_pwrctrl_info[1].max_pwr_5glh =
					(int8)PHY_GETINTVAR(pi, "maxp5ga1");
read_ofdm5g_lh_override:
				/* 5G low-hi band ofdm5gpo power offsets */
				pi->ppr.sr8.ofdm5glhpo = (uint32)PHY_GETINTVAR(pi, "ofdm5gpo");

				/* 5G low-hi band mcs5gpo power offsets */
				pi->ppr.sr8.mcs5glhpo[0] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo0");
				pi->ppr.sr8.mcs5glhpo[1] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo1");
				pi->ppr.sr8.mcs5glhpo[2] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo2");
				pi->ppr.sr8.mcs5glhpo[3] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo3");
				pi->ppr.sr8.mcs5glhpo[4] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo4");
				pi->ppr.sr8.mcs5glhpo[5] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo5");
				pi->ppr.sr8.mcs5glhpo[6] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo6");
				pi->ppr.sr8.mcs5glhpo[7] = (uint16)PHY_GETINTVAR(pi, "mcs5gpo7");
			}
			break;
		case 6:
			/* 5G MID_LO */
			pi_nphy->nphy_txpid5gml[0] = (uint8)PHY_GETINTVAR(pi, "txpid5gmla0");
			pi_nphy->nphy_txpid5gml[1] = (uint8)PHY_GETINTVAR(pi, "txpid5gmla1");
			pi_nphy->nphy_pwrctrl_info[0].idle_targ_5gml = 0;
			pi_nphy->nphy_pwrctrl_info[1].idle_targ_5gml = 0;

			if (PHY_GETVAR(pi, "maxp5gmla0") != NULL) {
				pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gml =
					(int8)PHY_GETINTVAR(pi, "maxp5gmla0");
				pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gml =
					(int8)PHY_GETINTVAR(pi, "maxp5gmla1");
				if (PHY_GETVAR(pi, "ofdm5gmlpo") != NULL) {
					/* 5G mid-lo band ofdm5gmlpo power offsets */
					pi->ppr.sr8.ofdm5gmlpo =
						(uint32)PHY_GETINTVAR(pi, "ofdm5gmlpo");

					/* 5G mid-lo band mcs5gmlpo power offsets */
					pi->ppr.sr8.mcs5gmlpo[0] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmlpo0");
					pi->ppr.sr8.mcs5gmlpo[1] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmlpo1");
					pi->ppr.sr8.mcs5gmlpo[2] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmlpo2");
					pi->ppr.sr8.mcs5gmlpo[3] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmlpo3");
					pi->ppr.sr8.mcs5gmlpo[4] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmlpo4");
					pi->ppr.sr8.mcs5gmlpo[5] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmlpo5");
					pi->ppr.sr8.mcs5gmlpo[6] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmlpo6");
					pi->ppr.sr8.mcs5gmlpo[7] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmlpo7");
				}
				else
					goto read_ofdm5g_ml_override;
			} else {
				pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gml =
					(int8)PHY_GETINTVAR(pi, "maxp5gha0");
				pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gml =
					(int8)PHY_GETINTVAR(pi, "maxp5gha1");
read_ofdm5g_ml_override:
				/* 5G mid-lo band ofdm5ghpo power offsets */
				pi->ppr.sr8.ofdm5gmlpo = (uint32)PHY_GETINTVAR(pi, "ofdm5ghpo");

				/* 5G mid-lo band mcs5ghpo power offsets */
				pi->ppr.sr8.mcs5gmlpo[0] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo0");
				pi->ppr.sr8.mcs5gmlpo[1] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo1");
				pi->ppr.sr8.mcs5gmlpo[2] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo2");
				pi->ppr.sr8.mcs5gmlpo[3] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo3");
				pi->ppr.sr8.mcs5gmlpo[4] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo4");
				pi->ppr.sr8.mcs5gmlpo[5] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo5");
				pi->ppr.sr8.mcs5gmlpo[6] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo6");
				pi->ppr.sr8.mcs5gmlpo[7] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo7");
			}
			break;
		case 7:
			/* 5G MID_HI */
			pi_nphy->nphy_txpid5gmh[0] = (uint8)PHY_GETINTVAR(pi, "txpid5gmha0");
			pi_nphy->nphy_txpid5gmh[1] = (uint8)PHY_GETINTVAR(pi, "txpid5gmha1");
			pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gmh =
				(int8)PHY_GETINTVAR(pi, "maxp5gmha0");
			pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gmh =
				(int8)PHY_GETINTVAR(pi, "maxp5gmha1");
			pi_nphy->nphy_pwrctrl_info[0].idle_targ_5gmh = 0;
			pi_nphy->nphy_pwrctrl_info[1].idle_targ_5gmh = 0;

			if (PHY_GETVAR(pi, "maxp5gmha0") != NULL) {
				pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gmh =
					(int8)PHY_GETINTVAR(pi, "maxp5gmha0");
				pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gmh =
					(int8)PHY_GETINTVAR(pi, "maxp5gmha1");
				if (PHY_GETVAR(pi, "ofdm5gmhpo") != NULL) {
					/* 5G mid-lo band ofdm5gmhpo power offsets */
					pi->ppr.sr8.ofdm5gmhpo =
						(uint32)PHY_GETINTVAR(pi, "ofdm5gmhpo");

					/* 5G mid-lo band mcs5gmhpo power offsets */
					pi->ppr.sr8.mcs5gmhpo[0] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmhpo0");
					pi->ppr.sr8.mcs5gmhpo[1] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmhpo1");
					pi->ppr.sr8.mcs5gmhpo[2] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmhpo2");
					pi->ppr.sr8.mcs5gmhpo[3] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmhpo3");
					pi->ppr.sr8.mcs5gmhpo[4] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmhpo4");
					pi->ppr.sr8.mcs5gmhpo[5] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmhpo5");
					pi->ppr.sr8.mcs5gmhpo[6] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmhpo6");
					pi->ppr.sr8.mcs5gmhpo[7] =
						(uint16)PHY_GETINTVAR(pi, "mcs5gmhpo7");
				}
				else
					goto read_ofdm5g_mh_override;
			} else {
				pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gmh =
					(int8)PHY_GETINTVAR(pi, "maxp5gha0");
				pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gmh =
					(int8)PHY_GETINTVAR(pi, "maxp5gha1");
read_ofdm5g_mh_override:
				/* 5G mid-lo band ofdm5ghpo power offsets */
				pi->ppr.sr8.ofdm5gmhpo = (uint32)PHY_GETINTVAR(pi, "ofdm5ghpo");

				/* 5G mid-lo band mcs5ghpo power offsets */
				pi->ppr.sr8.mcs5gmhpo[0] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo0");
				pi->ppr.sr8.mcs5gmhpo[1] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo1");
				pi->ppr.sr8.mcs5gmhpo[2] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo2");
				pi->ppr.sr8.mcs5gmhpo[3] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo3");
				pi->ppr.sr8.mcs5gmhpo[4] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo4");
				pi->ppr.sr8.mcs5gmhpo[5] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo5");
				pi->ppr.sr8.mcs5gmhpo[6] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo6");
				pi->ppr.sr8.mcs5gmhpo[7] = (uint16)PHY_GETINTVAR(pi, "mcs5ghpo7");
			}
			break;
#endif	/* WL_PPR_SUBBAND */
		}
	}


	/* Finished reading from SROM, calculate and apply powers */
	wlc_phy_txpwr_apply_nphy(pi);
}

static void
BCMATTACHFN(wlc_phy_txpwr_srom9_var_remap)(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = NULL;
	srom9_pwrdet_t  *pwrdet  = &pi->pwrdet;
	uint8 b;

	if (ISNPHY(pi)) {
		pi_nphy = pi->u.pi_nphy;
	} else {
		return;
	}

	/* 2G band */
	b = WL_CHAN_FREQ_RANGE_2G;
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_2g = pwrdet->max_pwr[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_2g = pwrdet->max_pwr[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_2g_a1 = pwrdet->pwrdet_a1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_2g_a1 = pwrdet->pwrdet_a1[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_2g_b0 = pwrdet->pwrdet_b0[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_2g_b0 = pwrdet->pwrdet_b0[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_2g_b1 = pwrdet->pwrdet_b1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_2g_b1 = pwrdet->pwrdet_b1[1][b];

	/* 5G band, low */
	b = WL_CHAN_FREQ_RANGE_5GL;
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_5gl = pwrdet->max_pwr[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_5gl = pwrdet->max_pwr[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gl_a1 = pwrdet->pwrdet_a1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gl_a1 = pwrdet->pwrdet_a1[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gl_b0 = pwrdet->pwrdet_b0[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gl_b0 = pwrdet->pwrdet_b0[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gl_b1 = pwrdet->pwrdet_b1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gl_b1 = pwrdet->pwrdet_b1[1][b];

	/* 5G band, mid */
	b = WL_CHAN_FREQ_RANGE_5GM;
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_5gm = pwrdet->max_pwr[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_5gm = pwrdet->max_pwr[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gm_a1 = pwrdet->pwrdet_a1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gm_a1 = pwrdet->pwrdet_a1[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gm_b0 = pwrdet->pwrdet_b0[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gm_b0 = pwrdet->pwrdet_b0[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gm_b1 = pwrdet->pwrdet_b1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gm_b1 = pwrdet->pwrdet_b1[1][b];

	/* 5G band, high */
	b = WL_CHAN_FREQ_RANGE_5GH;
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_5gh = pwrdet->max_pwr[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_5gh = pwrdet->max_pwr[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gh_a1 = pwrdet->pwrdet_a1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gh_a1 = pwrdet->pwrdet_a1[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gh_b0 = pwrdet->pwrdet_b0[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gh_b0 = pwrdet->pwrdet_b0[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gh_b1 = pwrdet->pwrdet_b1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gh_b1 = pwrdet->pwrdet_b1[1][b];

#ifdef	WL_PPR_SUBBAND
	b = WL_CHAN_FREQ_RANGE_5GLL_5BAND;
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_5gll = pwrdet->max_pwr[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_5gll = pwrdet->max_pwr[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gll_a1 = pwrdet->pwrdet_a1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gll_a1 = pwrdet->pwrdet_a1[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gll_b0 = pwrdet->pwrdet_b0[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gll_b0 = pwrdet->pwrdet_b0[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gll_b1 = pwrdet->pwrdet_b1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gll_b1 = pwrdet->pwrdet_b1[1][b];

	b = WL_CHAN_FREQ_RANGE_5GLH_5BAND;
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_5glh = pwrdet->max_pwr[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_5glh = pwrdet->max_pwr[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5glh_a1 = pwrdet->pwrdet_a1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5glh_a1 = pwrdet->pwrdet_a1[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5glh_b0 = pwrdet->pwrdet_b0[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5glh_b0 = pwrdet->pwrdet_b0[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5glh_b1 = pwrdet->pwrdet_b1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5glh_b1 = pwrdet->pwrdet_b1[1][b];

	b = WL_CHAN_FREQ_RANGE_5GML_5BAND;
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_5gml = pwrdet->max_pwr[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_5gml = pwrdet->max_pwr[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gml_a1 = pwrdet->pwrdet_a1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gml_a1 = pwrdet->pwrdet_a1[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gml_b0 = pwrdet->pwrdet_b0[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gml_b0 = pwrdet->pwrdet_b0[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gml_b1 = pwrdet->pwrdet_b1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gml_b1 = pwrdet->pwrdet_b1[1][b];

	b = WL_CHAN_FREQ_RANGE_5GMH_5BAND;
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_5gmh = pwrdet->max_pwr[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_5gmh = pwrdet->max_pwr[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gmh_a1 = pwrdet->pwrdet_a1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gmh_a1 = pwrdet->pwrdet_a1[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gmh_b0 = pwrdet->pwrdet_b0[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gmh_b0 = pwrdet->pwrdet_b0[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gmh_b1 = pwrdet->pwrdet_b1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gmh_b1 = pwrdet->pwrdet_b1[1][b];

	b = WL_CHAN_FREQ_RANGE_5GMH_5BAND;
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_5gmh = pwrdet->max_pwr[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_5gmh = pwrdet->max_pwr[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gmh_a1 = pwrdet->pwrdet_a1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gmh_a1 = pwrdet->pwrdet_a1[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gmh_b0 = pwrdet->pwrdet_b0[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gmh_b0 = pwrdet->pwrdet_b0[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gmh_b1 = pwrdet->pwrdet_b1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gmh_b1 = pwrdet->pwrdet_b1[1][b];

	b = WL_CHAN_FREQ_RANGE_5GH_5BAND;
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].max_pwr_5gh = pwrdet->max_pwr[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].max_pwr_5gh = pwrdet->max_pwr[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gh_a1 = pwrdet->pwrdet_a1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gh_a1 = pwrdet->pwrdet_a1[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gh_b0 = pwrdet->pwrdet_b0[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gh_b0 = pwrdet->pwrdet_b0[1][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].pwrdet_5gh_b1 = pwrdet->pwrdet_b1[0][b];
	pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].pwrdet_5gh_b1 = pwrdet->pwrdet_b1[1][b];
#endif /* WL_PPR_SUBBAND */
}

static bool
BCMATTACHFN(wlc_phy_txpwr_srom_read_nphy)(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = NULL;

	if (ISNPHY(pi))
		 pi_nphy = pi->u.pi_nphy;

	/* read in antenna-related config */
	pi->antswitch = (uint8) PHY_GETINTVAR(pi, "antswitch");
	pi->aa2g = (uint8) PHY_GETINTVAR(pi, "aa2g");
	pi->aa5g = (uint8) PHY_GETINTVAR(pi, "aa5g");

	/* read in FEM stuff */
	pi->srom_fem2g.tssipos = (uint8)PHY_GETINTVAR(pi, "tssipos2g");
	pi->srom_fem2g.extpagain = (uint8)PHY_GETINTVAR(pi, "extpagain2g");
	pi->srom_fem2g.pdetrange = (uint8)PHY_GETINTVAR(pi, "pdetrange2g");
	pi->srom_fem2g.triso = (uint8)PHY_GETINTVAR(pi, "triso2g");
	pi->srom_fem2g.antswctrllut = (uint8)PHY_GETINTVAR(pi, "antswctl2g");

	pi->srom_fem5g.tssipos = (uint8)PHY_GETINTVAR(pi, "tssipos5g");
	pi->srom_fem5g.extpagain = (uint8)PHY_GETINTVAR(pi, "extpagain5g");
	pi->srom_fem5g.pdetrange = (uint8)PHY_GETINTVAR(pi, "pdetrange5g");
	pi->srom_fem5g.triso = (uint8)PHY_GETINTVAR(pi, "triso5g");

	/* If antswctl5g entry exists, use it.
	 * Fallback to antswctl2g value if 5g entry does not exist.
	 * Previous code used 2g value only, thus...
	 * this is a WAR for any legacy NVRAMs that only had a 2g entry.
	 */
	pi->srom_fem5g.antswctrllut = (uint8)PHY_GETINTVAR_DEFAULT(pi, "antswctl5g",
		PHY_GETINTVAR(pi, "antswctl2g"));

	if (PHY_GETVAR(pi, "elna2g")) {
		/* extlnagain2g entry exists, so use it. */
		pi->u.pi_nphy->elna2g = (uint8)PHY_GETINTVAR(pi, "elna2g");
	}
	if (PHY_GETVAR(pi, "elna5g")) {
		/* extlnagain5g entry exists, so use it. */
		pi->u.pi_nphy->elna5g = (uint8)PHY_GETINTVAR(pi, "elna5g");
	}

	/* srom_fem2/5g.extpagain changed */
	wlc_phy_txpower_ipa_upd(pi);

	pi->phy_tempsense_offset = (int8)PHY_GETINTVAR(pi, "tempoffset");
	if (pi->phy_tempsense_offset != 0) {
		if (pi->phy_tempsense_offset > (NPHY_SROM_TEMPSHIFT + NPHY_SROM_MAXTEMPOFFSET)) {
			pi->phy_tempsense_offset = NPHY_SROM_MAXTEMPOFFSET;
		} else if (pi->phy_tempsense_offset < (NPHY_SROM_TEMPSHIFT +
			NPHY_SROM_MINTEMPOFFSET)) {
			pi->phy_tempsense_offset = NPHY_SROM_MINTEMPOFFSET;
		} else {
			pi->phy_tempsense_offset -= NPHY_SROM_TEMPSHIFT;
		}
	}

	pi->phycal_tempdelta = (uint8)PHY_GETINTVAR(pi, "phycal_tempdelta");
	if (pi->phycal_tempdelta > NPHY_CAL_MAXTEMPDELTA) {
		pi->phycal_tempdelta = 0;
	}


	/* Power per Rate */
	wlc_phy_txpwr_srom_read_ppr_nphy(pi);

	return TRUE;
}

void
wlc_phy_txpower_recalc_target_nphy(phy_info_t *pi)
{
	uint8 tx_pwr_ctrl_state;

	if (NREV_GE(pi->pubpi.phy_rev, 8) && (pi->sh->sromrev >= 9)) {
		/* maps to wlc_update_txppr_offset() in wlc.c */
		wlapi_high_update_txppr_offset(pi->sh->physhim, pi->tx_power_offset);

	} else {
		/* older SROMs use HW table for Tx power offset */
		wlc_phy_txpwr_limit_to_tbl_nphy(pi);
	}

	wlc_phy_txpwrctrl_pwr_setup_nphy(pi);

	/* restore power contrl */
	tx_pwr_ctrl_state = pi->nphy_txpwrctrl;

	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12)) {
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK,  MCTL_PHYLOCK);
		(void)R_REG(pi->sh->osh, &pi->regs->maccontrol);
		OSL_DELAY(1);
	}

	wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);

	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12))
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK,  0);

	/* Draconian Power Limits for Olympic Sulley */
	if (NREV_GE(pi->pubpi.phy_rev, 7) &&
	    pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID)
		wlc_phy_set_target_tx_pwr_nphy(pi, wlc_phy_get_target_tx_pwr_nphy(pi));
}

/* use IQ & LO cal values from iqloCaltbl to populate per-tx_gain tx_pwr_ctrl table */
static void
wlc_phy_txpwrctrl_coeff_setup_nphy(phy_info_t *pi)
{
	uint32 idx;
	uint16 iqloCalbuf[7];
	uint32 iqcomp, locomp, curr_locomp;
	int8   locomp_i, locomp_q;
	int8   curr_locomp_i, curr_locomp_q;
	uint32 tbl_id, tbl_len, tbl_offset;
	uint32 regval[128];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s, RSSI LUT done\n", pi->sh->unit, __FUNCTION__));

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* read TX IQ/LO cal result back from iqloCaltbl
	 *    a0, b0,  are at offset 80, 81
	 *    a1, b1,  are at offset 82, 83
	 *    di0/dq0, are at offset 85
	 *    di1/dq1, are at offset 86
	 */
	wlc_phy_table_read_nphy(pi, 15, 7, 80, 16, iqloCalbuf);

	/* copy IQ cal result to IQ comp tables
	 *    (19:10 -- "a" coeff   9:0 -- "b" coeff)
	 *    entries in tx power table 0101xxxxx
	 *                              0110xxxxx
	 */
	tbl_len    = 128;
	tbl_offset = 320;
	for (tbl_id = NPHY_TBL_ID_CORE1TXPWRCTL; tbl_id <= NPHY_TBL_ID_CORE2TXPWRCTL; tbl_id++) {
		iqcomp = (tbl_id == 26) ?
		    (((uint32)(iqloCalbuf[0] & 0x3ff)) << 10) | (iqloCalbuf[1] & 0x3ff) :
		    (((uint32)(iqloCalbuf[2] & 0x3ff)) << 10) | (iqloCalbuf[3] & 0x3ff);

		for (idx = 0; idx < tbl_len; idx++) {
			regval[idx] = iqcomp;
		}
		wlc_phy_table_write_nphy(pi, tbl_id, tbl_len, tbl_offset, 32, regval);
	}

	/* copy LO cal result to LO comp tables
	 *    (15:8 -- I offset   7:0 -- Q offset)
	 *    entries in tx power table 0111xxxxx
	 *                              1000xxxxx
	 */
	tbl_offset = 448;
	for (tbl_id = NPHY_TBL_ID_CORE1TXPWRCTL;
	      tbl_id <= NPHY_TBL_ID_CORE2TXPWRCTL; tbl_id++) {

		locomp = (uint32) ((tbl_id == 26) ? iqloCalbuf[5] : iqloCalbuf[6]);
		locomp_i = (int8) ((locomp >> 8) & 0xff);
		locomp_q = (int8) ((locomp) & 0xff);
		for (idx = 0; idx < tbl_len; idx++) {
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				curr_locomp_i = locomp_i;
				curr_locomp_q = locomp_q;
			} else {
				curr_locomp_i = (int8) ((locomp_i *
					nphy_tpc_loscale[idx] + 128) >> 8);
				curr_locomp_q = (int8) ((locomp_q *
					nphy_tpc_loscale[idx] + 128) >> 8);
			}
			curr_locomp = (uint32) ((curr_locomp_i & 0xff) << 8);
			curr_locomp |= (uint32) (curr_locomp_q & 0xff);
			regval[idx] = curr_locomp;
		}
		wlc_phy_table_write_nphy(pi, tbl_id, tbl_len, tbl_offset, 32, regval);
	}

	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		/* Prevent the ucode from overwriting the Tx comp
		   coeffs
		*/
		wlapi_bmac_write_shm(pi->sh->physhim, M_CURR_IDX1, 0xFFFF);
		wlapi_bmac_write_shm(pi->sh->physhim, M_CURR_IDX2, 0xFFFF);
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

static void
wlc_phy_ipa_internal_tssi_setup_nphy(phy_info_t *pi, bool use_pad_tapoff)
{
	uint8 core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if ((RADIOREV(pi->pubpi.radiorev) == 3) || (RADIOREV(pi->pubpi.radiorev) == 4) ||
		    (RADIOREV(pi->pubpi.radiorev) == 6)) {
			use_pad_tapoff = TRUE;
		}

		for (core = 0; core < pi->pubpi.phy_corenum; core ++) {
			pi_nphy->tx_precal_tssi_radio_saveregs[core][0] =
			        (uint8) READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM);
			pi_nphy->tx_precal_tssi_radio_saveregs[core][1] =
			        (uint8) READ_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX);
			pi_nphy->tx_precal_tssi_radio_saveregs[core][2] =
			        (uint8) READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG);
			if (RADIOREV(pi->pubpi.radiorev) != 5)
				pi_nphy->tx_precal_tssi_radio_saveregs[core][3] =
				        (uint8) READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA);

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER, 0x5);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX, 0xe);

				if (RADIOREV(pi->pubpi.radiorev) != 5)
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA, 0);

				if (!use_pad_tapoff) {
					/* Use intPA tap off point
					 *
					 * Most 2057 radios have correct value as default,
					 * so no need to write tssig here.
					 *
					 * TSSIG=2 only for radiorev = 9
					 */

					if (RADIOREV(pi->pubpi.radiorev) == 9) {
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
							TSSIG, 0x2);
					}

					if (RADIOREV(pi->pubpi.radiorev) == 7) {
					  if (RADIOVER(pi->pubpi.radiover) == 1) {
					    WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
					                     TSSIG, 0x1);
					  } else {
					    WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
					                     TSSIG, 0x2);
					  }
					}
					/* Use intPA tap off point
					 *
					 * Most 2057 radios have correct value as default,
					 * so no need to write tssig here.
					 *
					 * TSSIG=21 only for radiorev = 11
					 */
					if (RADIOREV(pi->pubpi.radiorev) == 11) {
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
							TSSIG, 0x21);
					}
				} else {
					/* use PAD tap off point */
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG, 0x11);
				}
			} else {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER, 0x9);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX, 0xc);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG, 0);

				if (!use_pad_tapoff) {
					/* use intPA tap off point */
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
					                 0x21);
				} else {
					/* use PAD tap off point */
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
					                 0x11);
				}
			}
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_VCM_HG, 0);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_IDAC, 0);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM, 0x3);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_MISC1, 0x0);
		}
	} else {
		WRITE_RADIO_SYN(pi, RADIO_2056, RESERVED_ADDR31,
		                (CHSPEC_IS2G(pi->radio_chanspec)) ? 0x128 : 0x80);
		WRITE_RADIO_SYN(pi, RADIO_2056, RESERVED_ADDR30, 0x0);
		WRITE_RADIO_SYN(pi, RADIO_2056, GPIO_MASTER1, 0x29);

		for (core = 0; core < pi->pubpi.phy_corenum; core ++) {
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, IQCAL_VCM_HG, 0x0);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, IQCAL_IDAC, 0x0);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSI_VCM, 0x3);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TX_AMP_DET, 0x0);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSI_MISC1, 0x8);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSI_MISC2, 0x0);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSI_MISC3, 0x0);

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TX_SSI_MASTER, 0x5);
				if (RADIOREV(pi->pubpi.radiorev) != 5)
					WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSIA, 0x0);
				if (NREV_GE(pi->pubpi.phy_rev, 5)) {
					/* use intPA tap off point */
					WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSIG, 0x31);
				} else {
					WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSIG, 0x11);
				}
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TX_SSI_MUX, 0xe);
			} else {
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TX_SSI_MASTER, 0x9);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSIA, 0x31);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSIG, 0x0);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TX_SSI_MUX, 0xc);
			}
		}
	}
}

static void
wlc_phy_internal_tssi_cleanup_nphy(phy_info_t *pi)
{
	uint8 core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		for (core = 0; core < pi->pubpi.phy_corenum; core ++) {
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM,
			                 (uint16)pi_nphy->tx_precal_tssi_radio_saveregs[core][0]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX,
			                 (uint16)pi_nphy->tx_precal_tssi_radio_saveregs[core][1]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG,
			                 (uint16)pi_nphy->tx_precal_tssi_radio_saveregs[core][2]);
			if (RADIOREV(pi->pubpi.radiorev) != 5)
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
					(uint16)pi_nphy->tx_precal_tssi_radio_saveregs[core][3]);
		}
	}
}

static void
wlc_phy_external_tssi_setup_nphy(phy_info_t *pi)
{
	uint8  core;

	if (RADIOID(pi->pubpi.radioid) == BCM2057_ID) {
		for (core = 0; core < pi->pubpi.phy_corenum; core++) {
			write_radio_reg(pi, ((core == PHY_CORE_0) ? RADIO_2057_TX0_TX_SSI_MUX :
			                     RADIO_2057_TX1_TX_SSI_MUX), 0x11);
		}
		/* The external TSSI input pin in the 2057 radio is shared with the I/Q test pins.
		 * Hence, the IQ test pins need to be powered up so that the external TSSI
		 * signal can be input to the chip.
		 */
		write_radio_reg(pi, RADIO_2057_IQTEST_SEL_PU, 0x1);
	} else if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
		/* FIXME4324 */
		/* Fill up ext tssi setup for 4324 */
	}
}

/* measure NPHY idle TSSI by sending 0-magnitude tone */
static void
wlc_phy_txpwrctrl_idle_tssi_nphy(phy_info_t *pi)
{
	int32 rssi_buf[4];
	int32 int_val;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* BMAC_NOTE: Why is the idle tss skipped? Is it avoiding doing a cal
	 * on a temporary channel (this is why I would think it would check
	 * SCAN_RM_IN_PROGRESS(pi) || PLT_INPROG_PHY(pi)), or is it preventing
	 * any energy emission (this is why I would think it would check
	 * PHY_MUTED()), or both?
	 */
	if (SCAN_RM_IN_PROGRESS(pi) || PLT_INPROG_PHY(pi) || PHY_MUTED(pi))
		/* skip idle tssi cal */
		return;

	if (PHY_IPA(pi)) {
		if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
			/* FIXME4324 */
			/* Fill up 20671 radio tunings for tssi */
		} else {
			wlc_phy_ipa_internal_tssi_setup_nphy(pi, FALSE);
		}
	} else {
		/* For NPHY_REVs <= 6, external tssi setup is done in wlc_phy_rssisel_nphy() */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_external_tssi_setup_nphy(pi);
		}
	}

	/* Set the Tx gain to 0, so that LO leakage will not affect the IDLE Tssi */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
		                                  0, 0x3, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_txgain_MASK, 0, 3, 0);
	}

	wlc_phy_stopplayback_nphy(pi);

	wlc_phy_tx_tone_nphy(pi, 4000, 0, 0, 0, FALSE);

	OSL_DELAY(20);
	int_val = wlc_phy_poll_rssi_nphy(pi, (uint8)NPHY_RSSI_SEL_TSSI_2G, rssi_buf, 1);
	wlc_phy_stopplayback_nphy(pi);
	wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_OFF, 0);


	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_txgain_MASK, 0, 3, 1);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* For NPHY rev >= 3, the TSSI value is available only on the I component of the
		 * AUX ADC output. The Q component should be ignored
		 */
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_2g =
			(uint8) ((int_val >> 24) & 0xff);
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_5g =
			(uint8) ((int_val >> 24) & 0xff);

		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_2g =
			(uint8) ((int_val >> 8) & 0xff);
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_5g =
			(uint8) ((int_val >> 8) & 0xff);
	} else {
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_2g =
			(uint8) ((int_val >> 24) & 0xff);

		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_2g =
			(uint8) ((int_val >>  8) & 0xff);

		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_5g =
			(uint8) ((int_val >> 16) & 0xff);
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_5g =
			(uint8) ((int_val) & 0xff);
	}

	PHY_TXPWR(("idletssi 2g: %d %d\n", pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_2g,
	          pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_2g));
	PHY_TXPWR(("idletssi 5g: %d %d\n", pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_5g,
	          pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_5g));
}

/* write target_pwr reg and TSSI->pwr & adjusted pwr tables */
static void
wlc_phy_txpwrctrl_pwr_setup_nphy(phy_info_t *pi)
{
	uint16 idx;
	int16  a1[2], b0[2], b1[2];
	int8   target_pwr_qtrdbm[2];
	int32  pwr_est;
	uint8  chan_freq_range;
	uint8  idle_tssi[2];
	uint32 tbl_id, tbl_len, tbl_offset;
	uint32 regval[64];
	uint8 core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	srom9_pwrdet_t *pwrdet = &pi->pwrdet;
#ifdef	WL_PPR_SUBBAND
	uint8	channel_idx = 0x00;
	chan_poparam_t *pi_poparam_core0 = pi_nphy->nphy_pwrctrl_info[0].poparam;
	chan_poparam_t *pi_poparam_core1 = pi_nphy->nphy_pwrctrl_info[1].poparam;
	uint8	current_channel = 0;
#endif	/* WL_PPR_SUBBAND */
	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12)) {
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK,  MCTL_PHYLOCK);
		(void)R_REG(pi->sh->osh, &pi->regs->maccontrol);
		OSL_DELAY(1);
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* enable TSSI */
	phy_reg_or(pi, NPHY_TSSIMode, NPHY_TSSIMode_tssiEn_MASK);

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		phy_reg_and(pi, NPHY_TxPwrCtrlCmd, (uint16)(~NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK));
	} else {
		/* enable power control's sampling of TSSI & power estimation */
		phy_reg_or(pi, NPHY_TxPwrCtrlCmd, NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK);
	}

	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12))
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK,  0);

	/* Could make a structure with idle_tssi[], target_pwr[], a1[], b0[], b1[]
	 * and the if/switch logic below could look up the pointer to a source structure,
	 * then have only one copy of the code to copy the values to locals.
	 */

	if (pi->sh->sromrev < 4) {
		idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_2g;
		idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_2g;
		target_pwr_qtrdbm[0] = 13 * 4;
		target_pwr_qtrdbm[1] = 13 * 4;
		a1[0] = -424;
		a1[1] = -424;
		b0[0] = 5612;
		b0[1] = 5612;
		b1[1] = -1393;
		b1[0] = -1393;
	} else if (pi->sh->sromrev < 9) {
#ifdef	WL_PPR_SUBBAND
		if (pi->sh->subband5Gver == PHY_SUBBAND_5BAND) {
			current_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
			channel_idx = wlc_phy_locate_poparam_channel_index_nphy(pi);
			if (channel_idx != 0xFF) {
				pi_poparam_core0 =
				pi_nphy->nphy_pwrctrl_info[0].poparam + channel_idx;
				pi_poparam_core1 =
				pi_nphy->nphy_pwrctrl_info[1].poparam + channel_idx;
			}
			else {
				pi_poparam_core0 =
				pi_nphy->nphy_pwrctrl_info[0].poparam;
				pi_poparam_core1 =
				pi_nphy->nphy_pwrctrl_info[1].poparam;
			}
			a1[0] = pi_poparam_core0->a1;
			a1[1] = pi_poparam_core1->a1;
			b0[0] = pi_poparam_core0->b0;
			b0[1] = pi_poparam_core1->b0;
			b1[0] = pi_poparam_core0->b1;
			b1[1] = pi_poparam_core1->b1;
		}
#endif	/* WL_PPR_SUBBAND */
		/* pick power index from SROM based on current channel */
		chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
		switch (chan_freq_range) {
		case WL_CHAN_FREQ_RANGE_2G:
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_2g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_2g;
			target_pwr_qtrdbm[0] = pi_nphy->nphy_pwrctrl_info[0].max_pwr_2g;
			target_pwr_qtrdbm[1] = pi_nphy->nphy_pwrctrl_info[1].max_pwr_2g;
			a1[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_2g_a1;
			a1[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_2g_a1;
			b0[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_2g_b0;
			b0[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_2g_b0;
			b1[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_2g_b1;
			b1[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_2g_b1;
			break;
		case WL_CHAN_FREQ_RANGE_5GL:
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_5g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_5g;
			target_pwr_qtrdbm[0] = pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gl;
			target_pwr_qtrdbm[1] = pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gl;
			a1[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gl_a1;
			a1[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gl_a1;
			b0[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gl_b0;
			b0[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gl_b0;
			b1[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gl_b1;
			b1[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gl_b1;
			break;
		case WL_CHAN_FREQ_RANGE_5GM:
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_5g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_5g;
			target_pwr_qtrdbm[0] = pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gm;
			target_pwr_qtrdbm[1] = pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gm;
			a1[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gm_a1;
			a1[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gm_a1;
			b0[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gm_b0;
			b0[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gm_b0;
			b1[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gm_b1;
			b1[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gm_b1;
			break;
		case WL_CHAN_FREQ_RANGE_5GH:
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_5g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_5g;
			target_pwr_qtrdbm[0] = pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gh;
			target_pwr_qtrdbm[1] = pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gh;
			a1[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gh_a1;
			a1[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gh_a1;
			b0[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gh_b0;
			b0[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gh_b0;
			b1[0] = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gh_b1;
			b1[1] = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gh_b1;
			break;
#ifdef	WL_PPR_SUBBAND
		case WL_CHAN_FREQ_RANGE_5GLL_5BAND:	/* Been revised to CH36-48 */
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_5g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_5g;
			target_pwr_qtrdbm[0] = pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gll;
			target_pwr_qtrdbm[1] = pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gll;
			a1[0] = pi_poparam_core0->a1 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gll_a1;
			a1[1] = pi_poparam_core1->a1 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gll_a1;
			b0[0] = pi_poparam_core0->b0 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gll_b0;
			b0[1] = pi_poparam_core1->b0 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gll_b0;
			b1[0] = pi_poparam_core0->b1 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gll_b1;
			b1[1] = pi_poparam_core1->b1 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gll_b1;
			break;
		case WL_CHAN_FREQ_RANGE_5GLH_5BAND:	/* Been revised to CH52-64 */
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_5g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_5g;
			target_pwr_qtrdbm[0] = pi_nphy->nphy_pwrctrl_info[0].max_pwr_5glh;
			target_pwr_qtrdbm[1] = pi_nphy->nphy_pwrctrl_info[1].max_pwr_5glh;
			a1[0] = pi_poparam_core0->a1 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5glh_a1;
			a1[1] = pi_poparam_core1->a1 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5glh_a1;
			b0[0] = pi_poparam_core0->b0 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5glh_b0;
			b0[1] = pi_poparam_core1->b0 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5glh_b0;
			b1[0] = pi_poparam_core0->b1 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5glh_b1;
			b1[1] = pi_poparam_core1->b1 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5glh_b1;
			break;
		case WL_CHAN_FREQ_RANGE_5GML_5BAND:	/* Been revised to CH100-120 */
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_5g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_5g;
			target_pwr_qtrdbm[0] = pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gml;
			target_pwr_qtrdbm[1] = pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gml;
			a1[0] = pi_poparam_core0->a1 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gml_a1;
			a1[1] = pi_poparam_core1->a1 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gml_a1;
			b0[0] = pi_poparam_core0->b0 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gml_b0;
			b0[1] = pi_poparam_core1->b0 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gml_b0;
			b1[0] = pi_poparam_core0->b1 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gml_b1;
			b1[1] = pi_poparam_core1->b1 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gml_b1;
			break;
		case WL_CHAN_FREQ_RANGE_5GMH_5BAND:	/* Been revised to CH124-140 */
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_5g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_5g;
			target_pwr_qtrdbm[0] = pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gmh;
			target_pwr_qtrdbm[1] = pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gmh;
			a1[0] = pi_poparam_core0->a1 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gmh_a1;
			a1[1] = pi_poparam_core1->a1 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gmh_a1;
			b0[0] = pi_poparam_core0->b0 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gmh_b0;
			b0[1] = pi_poparam_core1->b0 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gmh_b0;
			b1[0] = pi_poparam_core0->b1 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gmh_b1;
			b1[1] = pi_poparam_core1->b1 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gmh_b1;
			break;
		case WL_CHAN_FREQ_RANGE_5GH_5BAND:	/* Been revised to CH149-165 */
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_5g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_5g;
			target_pwr_qtrdbm[0] = pi_nphy->nphy_pwrctrl_info[0].max_pwr_5gh;
			target_pwr_qtrdbm[1] = pi_nphy->nphy_pwrctrl_info[1].max_pwr_5gh;
			a1[0] = pi_poparam_core0->a1 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gh_a1;
			a1[1] = pi_poparam_core1->a1 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gh_a1;
			b0[0] = pi_poparam_core0->b0 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gh_b0;
			b0[1] = pi_poparam_core1->b0 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gh_b0;
			b1[0] = pi_poparam_core0->b1 = pi_nphy->nphy_pwrctrl_info[0].pwrdet_5gh_b1;
			b1[1] = pi_poparam_core1->b1 = pi_nphy->nphy_pwrctrl_info[1].pwrdet_5gh_b1;
			break;
#endif	/* WL_PPR_SUBBAND */
		default:
			PHY_ERROR(("wl%d: %s: channel not found in any defined frequency range.\n",
			        pi->sh->unit, __FUNCTION__));
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_2g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_2g;
			target_pwr_qtrdbm[0] = 13 * 4;
			target_pwr_qtrdbm[1] = 13 * 4;
			a1[0] = -424; a1[1] = -424;
			b0[0] = 5612; b0[1] = 5612;
			b1[1] = -1393; b1[0] = -1393;
			break;
		}
	} else {
		/* SROM9
		 * pick the power index based on current channel
		 */
		chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);

		if (chan_freq_range == WL_CHAN_FREQ_RANGE_2G) {
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_2g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_2g;
		} else {
			idle_tssi[0] = pi_nphy->nphy_pwrctrl_info[0].idle_tssi_5g;
			idle_tssi[1] = pi_nphy->nphy_pwrctrl_info[1].idle_tssi_5g;
		}

		a1[0] = pwrdet->pwrdet_a1[0][chan_freq_range];
		a1[1] = pwrdet->pwrdet_a1[1][chan_freq_range];
		b0[0] = pwrdet->pwrdet_b0[0][chan_freq_range];
		b0[1] = pwrdet->pwrdet_b0[1][chan_freq_range];
		b1[0] = pwrdet->pwrdet_b1[0][chan_freq_range];
		b1[1] = pwrdet->pwrdet_b1[1][chan_freq_range];

#ifdef	WL_PPR_SUBBAND
	if (pi->sh->subband5Gver == PHY_SUBBAND_5BAND) {
		pi_poparam_core0->a1 = pwrdet->pwrdet_a1[0][chan_freq_range];
		pi_poparam_core1->a1 = pwrdet->pwrdet_a1[1][chan_freq_range];
		pi_poparam_core0->b0 = pwrdet->pwrdet_b0[0][chan_freq_range];
		pi_poparam_core1->b0 = pwrdet->pwrdet_b0[1][chan_freq_range];
		pi_poparam_core0->b1 = pwrdet->pwrdet_b1[0][chan_freq_range];
		pi_poparam_core1->b1 = pwrdet->pwrdet_b1[1][chan_freq_range];
	}
#endif	/* WL_PPR_SUBBAND */
	}

	PHY_TXPWR(("ANT0: a1_0 %d b0_0 %d b1 %d\n", a1[0], b0[0], b1[0]));
	PHY_TXPWR(("ANT1: a1_0 %d b0_0 %d b1 %d\n", a1[1], b0[1], b1[1]));

	target_pwr_qtrdbm[0] = (int8) pi->tx_power_max;
	target_pwr_qtrdbm[1] = (int8) pi->tx_power_max;

	/* Fix target_pwr_qtrdbm[] not initialized error
	 * Moved down here, after initialized
	 */
#ifdef	WL_PPR_SUBBAND
	if (pi->sh->subband5Gver == PHY_SUBBAND_5BAND) {
		if (channel_idx != 0xFF) {
			PHY_TXPWR(("[SET]CH%d PA - ANT0[a1=0x%02X,b0=0x%02X,b1=0x%02X]\n",
			current_channel, a1[0] & 0xFFFF, b0[0] & 0xFFFF, b1[0] & 0xFFFF));
			PHY_TXPWR(("[SET]CH%d PA - ANT1[a1=0x%02X,b0=0x%02X,b1=0x%02X]\n",
			current_channel, a1[1] & 0xFFFF, b0[1] & 0xFFFF, b1[1] & 0xFFFF));
			PHY_TXPWR(("[SET]CH%d PA - Max Power=0x%02X\n",
			current_channel, target_pwr_qtrdbm[0]));
			/* Apply max power re-calc */
			wlc_phy_txpwr_apply_nphy(pi);
		}
	}
#endif	/* WL_PPR_SUBBAND */

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (pi->srom_fem2g.tssipos) {
			phy_reg_or(pi, NPHY_TxPwrCtrlIdleTssi,
			           NPHY_TxPwrCtrlIdleTssi_tssiPosSlope_MASK);
		}

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			for (core = 0; core <= 1; core++) {
				if (PHY_IPA(pi)) {
					if (RADIOID(pi->pubpi.radioid) == BCM2057_ID) {
						/* intPA: */
						if (CHSPEC_IS2G(pi->radio_chanspec)) {
							WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
							                 TX_SSI_MUX, 0xe);
						} else {
							WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
							                 TX_SSI_MUX, 0xc);
						}
					}
				} else {
				}
			}
		} else {
			if (PHY_IPA(pi)) {
				/* intPA: */
				write_radio_reg(pi, RADIO_2056_TX_TX_SSI_MUX |
				                RADIO_2056_TX0,
				                (CHSPEC_IS5G(pi->radio_chanspec))? 0xc : 0xe);
				write_radio_reg(pi, RADIO_2056_TX_TX_SSI_MUX |
				                RADIO_2056_TX1,
				                (CHSPEC_IS5G(pi->radio_chanspec))? 0xc : 0xe);
			} else {
				/* extPA: setup 2056 SSI_MUX to TSSI */
				write_radio_reg(pi,	RADIO_2056_TX_TX_SSI_MUX |
				                RADIO_2056_TX0, 0x11);
				write_radio_reg(pi,	RADIO_2056_TX_TX_SSI_MUX |
				                RADIO_2056_TX1, 0x11);
			}
		}
	}


	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12)) {
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK,  MCTL_PHYLOCK);
		(void)R_REG(pi->sh->osh, &pi->regs->maccontrol);
		OSL_DELAY(1);
	}

	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (((phy_reg_read(pi, NPHY_TxPwrCtrlNewFeatureEnables) &
			NPHY_TxPwrCtrlNewFeatureEnables_txGainTable_mode_MASK) >>
			NPHY_TxPwrCtrlNewFeatureEnables_txGainTable_mode_SHIFT) == 1) {
			phy_reg_mod(pi, NPHY_TxPwrCtrlCmd,
			NPHY_TxPwrCtrlCmd_pwrIndex_init_rev19_MASK,
			(25 << NPHY_TxPwrCtrlCmd_pwrIndex_init_rev19_SHIFT));
		} else {
			phy_reg_mod(pi, NPHY_TxPwrCtrlCmd,
				NPHY_TxPwrCtrlCmd_pwrIndex_init_rev19_MASK,
				(50 << NPHY_TxPwrCtrlCmd_pwrIndex_init_rev19_SHIFT));
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_reg_mod(pi, NPHY_TxPwrCtrlCmd, NPHY_TxPwrCtrlCmd_pwrIndex_init_MASK,
		            (NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7 <<
		             NPHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT));
	} else {
		phy_reg_mod(pi, NPHY_TxPwrCtrlCmd, NPHY_TxPwrCtrlCmd_pwrIndex_init_MASK,
		            (NPHY_TxPwrCtrlCmd_pwrIndex_init_2G <<
		             NPHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT));
	}

	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (((phy_reg_read(pi, NPHY_TxPwrCtrlNewFeatureEnables) &
			NPHY_TxPwrCtrlNewFeatureEnables_txGainTable_mode_MASK) >>
			NPHY_TxPwrCtrlNewFeatureEnables_txGainTable_mode_SHIFT) == 1) {
			phy_reg_mod(pi, NPHY_TxPwrCtrlCmd,
				NPHY_TxPwrCtrlCmd_pwrIndex_init_rev19_MASK,
				(25 << NPHY_TxPwrCtrlCmd_pwrIndex_init_rev19_SHIFT));
		} else {
			phy_reg_mod(pi, NPHY_TxPwrCtrlCmd,
				NPHY_TxPwrCtrlCmd_pwrIndex_init_rev19_MASK,
				(50 << NPHY_TxPwrCtrlCmd_pwrIndex_init_rev19_SHIFT));
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_reg_mod(pi, NPHY_TxPwrCtrlInit, NPHY_TxPwrCtrlInit_pwrIndex_init1_MASK,
		            (NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7 <<
		             NPHY_TxPwrCtrlInit_pwrIndex_init1_SHIFT));
	} else if (NREV_GT(pi->pubpi.phy_rev, 1)) {
		phy_reg_mod(pi, NPHY_TxPwrCtrlInit, NPHY_TxPwrCtrlInit_pwrIndex_init1_MASK,
		            (NPHY_TxPwrCtrlCmd_pwrIndex_init_2G <<
		             NPHY_TxPwrCtrlInit_pwrIndex_init1_SHIFT));
	}

	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12))
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK, 0);

	/* average over 8 = 2^3 packets,
	 * sample TSSI at 12us = 240 samples into packet
	 */
	phy_reg_write(pi, NPHY_TxPwrCtrlNnum,
	              (0x3 << NPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT) |
	              (240 << NPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT));

	/* assume RSSI ADC is outputting 2s complement values
	 *   and need to get converted to offset_bin for processing
	 * set idle TSSI in 2s complement format (max is 0x1f)
	 */
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		phy_reg_write(pi, NPHY_TxPwrCtrlIdleTssi,
			(1 << NPHY_TxPwrCtrlIdleTssi0_rawTssiOffsetBinFormat_SHIFT) |
			(idle_tssi[0] << NPHY_TxPwrCtrlIdleTssi0_idleTssi0_SHIFT) |
			(idle_tssi[1] << NPHY_TxPwrCtrlIdleTssi1_idleTssi1_SHIFT));
	} else {
		phy_reg_write(pi, NPHY_TxPwrCtrlIdleTssi,
			(1 << NPHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT) |
			(idle_tssi[0] << NPHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT) |
			(idle_tssi[1] << NPHY_TxPwrCtrlIdleTssi_idleTssi1_SHIFT));
	}

	/* set target powers in 6.2 format (in dBs) */
	phy_reg_write(pi, NPHY_TxPwrCtrlTargetPwr,
	              (target_pwr_qtrdbm[0] << NPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT) |
	              (target_pwr_qtrdbm[1] << NPHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT));

	/* load estimated power tables (maps TSSI to power in dBm)
	 *    entries in tx power table 0000xxxxxx
	 */
	tbl_len = 64;
	tbl_offset = 0;
	for (tbl_id = NPHY_TBL_ID_CORE1TXPWRCTL;
	      tbl_id <= NPHY_TBL_ID_CORE2TXPWRCTL; tbl_id++) {

		for (idx = 0; idx < tbl_len; idx++) {
			pwr_est = wlc_phy_tssi2qtrdbm_nphy(
				idx, a1[tbl_id - 26], b0[tbl_id - 26], b1[tbl_id-26]);
			if (NREV_LT(pi->pubpi.phy_rev, 3)) {
				if (idx <= (uint)(31 - idle_tssi[tbl_id - 26] + 1))
					pwr_est = MAX(pwr_est, target_pwr_qtrdbm[tbl_id - 26]+1);
			}
			regval[idx] = (uint32)pwr_est;
		}
		wlc_phy_table_write_nphy(pi, tbl_id, tbl_len, tbl_offset, 32, regval);
	}

	if (!(pi->sh->sromrev >= 9)) {
		/* load adjusted power tables (maps measured power to power if 1Mbps were sent)
		 *    entries in tx power table 0001xxxxx
		 *                              0010xxxxx (only 20 of these used)
		 *    currently assume that all rates sent at same (1Mbps) power level
		 */
		wlc_phy_txpwr_limit_to_tbl_nphy(pi);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 84, 64, 8,
		                         pi_nphy->adj_pwr_tbl_nphy);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 84, 64, 8,
		                         pi_nphy->adj_pwr_tbl_nphy);
	}

	/* Draconian Power Limits for Olympic Sulley */
	if (NREV_GE(pi->pubpi.phy_rev, 7) &&
	     pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID)
		wlc_phy_set_tssi_pwr_limit_nphy(pi, a1, b0, b1, NPHY_TSSI_SET_MIN_MAX_LIMIT);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

static bool
wlc_phy_txpwr_ison_nphy(phy_info_t *pi)
{
	uint16 mask = (NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK |
	               NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK |
	               NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK);

	return ((phy_reg_read((pi), NPHY_TxPwrCtrlCmd) & mask) == mask);
}

static uint8
wlc_phy_txpwr_idx_cur_get_nphy(phy_info_t *pi, uint8 core)
{
	uint16 pwrCtrlStatus;
	uint8 pwrIndex = 128;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 initPwrIndex5G = 0;
	uint8 initPwrIndex2G = 0;

	pwrCtrlStatus =
	    phy_reg_read(pi, (core == PHY_CORE_0) ?
	        NPHY_Core0TxPwrCtrlStatus : NPHY_Core1TxPwrCtrlStatus);

	if (pwrCtrlStatus & 0x8000) {
		pwrIndex =
		    (pwrCtrlStatus & NPHY_TxPwrCtrlStatus_baseIndex_MASK) >>
		         NPHY_TxPwrCtrlStatus_baseIndex_SHIFT;
	} else {

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				initPwrIndex5G = NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7_5G;
			} else {
				initPwrIndex5G = NPHY_TxPwrCtrlCmd_pwrIndex_init_5G;
			}

			pwrIndex = (pi_nphy->nphy_txpwr_idx_5G[core] != 128) ?
			pi_nphy->nphy_txpwr_idx_5G[core] : initPwrIndex5G;
		} else {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				initPwrIndex2G = NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7;
			} else {
				initPwrIndex2G = NPHY_TxPwrCtrlCmd_pwrIndex_init_2G;
			}

			pwrIndex = (pi_nphy->nphy_txpwr_idx_2G[core] != 128) ?
			pi_nphy->nphy_txpwr_idx_2G[core] : initPwrIndex2G;
		}
	}

	return pwrIndex;
}

static void
wlc_phy_txpwr_idx_cur_set_nphy(phy_info_t *pi, uint8 idx0, uint8 idx1)
{
	phy_reg_mod(pi, NPHY_TxPwrCtrlCmd, NPHY_TxPwrCtrlCmd_pwrIndex_init_MASK, idx0);

	if (NREV_GT(pi->pubpi.phy_rev, 1))
		phy_reg_mod(pi, NPHY_TxPwrCtrlInit, NPHY_TxPwrCtrlInit_pwrIndex_init1_MASK, idx1);
}

uint16
wlc_phy_txpwr_idx_get_nphy(phy_info_t *pi)
{
	uint16 tmp;
	uint16 pwr_idx[2];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 initPwrIndex5G = 0;
	uint8 initPwrIndex2G = 0;

	if (wlc_phy_txpwr_ison_nphy(pi)) {
		pwr_idx[0] = wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_0);
		pwr_idx[1] = wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_1);

		tmp = (pwr_idx[1] << 8) | pwr_idx[0];
	} else {
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				initPwrIndex5G = NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7_5G;
			} else {
				initPwrIndex5G = NPHY_TxPwrCtrlCmd_pwrIndex_init_5G;
			}
			pwr_idx[0] = (pi_nphy->nphy_txpwr_idx_5G[0] != 128) ?
			  pi_nphy->nphy_txpwr_idx_5G[0] : initPwrIndex5G;

			pwr_idx[1] = (pi_nphy->nphy_txpwr_idx_5G[1] != 128) ?
			  pi_nphy->nphy_txpwr_idx_5G[1] : initPwrIndex5G;
		} else {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				initPwrIndex2G = NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7;
			} else {
				initPwrIndex2G = NPHY_TxPwrCtrlCmd_pwrIndex_init_2G;
			}

			pwr_idx[0] = (pi_nphy->nphy_txpwr_idx_2G[0] != 128) ?
			  pi_nphy->nphy_txpwr_idx_2G[0] : initPwrIndex2G;

			pwr_idx[1] = (pi_nphy->nphy_txpwr_idx_2G[1] != 128) ?
			  pi_nphy->nphy_txpwr_idx_2G[1] : initPwrIndex2G;
		}

		tmp = (pwr_idx[1] << 8) | pwr_idx[0];
	}

	return tmp;
}

void
wlc_phy_txpwr_papd_cal_nphy(phy_info_t *pi)
{
	uint32 delta_idx;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* skip cal if phy is muted */
	if (PHY_MUTED(pi))
		return;

	/* Perform a PAPD cal if the Tx gain changes by 1 dB */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID)
			delta_idx = (uint32) pi->papdcal_indexdelta;
		else
			delta_idx = 2;
	} else {
		delta_idx = 4;
	}

	/* Note: each watchdog event will trigger PAPD cal on at most one core */
	if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
		if (PHY_IPA(pi) && (pi_nphy->nphy_force_papd_cal || (wlc_phy_txpwr_ison_nphy(pi) &&
			((uint32)ABS(wlc_phy_txpwr_idx_cur_get_nphy(pi, 0) -
			pi_nphy->nphy_papd_tx_gain_at_last_cal[0]) >= delta_idx)))) {
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 5000);
			if (!wlc_phy_eu_edcrs_status_nphy(pi)) { 
				wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_0, PHY_CORE_0);
			}
		} else if (PHY_IPA(pi) && (pi_nphy->nphy_force_papd_cal ||
			(wlc_phy_txpwr_ison_nphy(pi) &&
			((uint32)ABS(wlc_phy_txpwr_idx_cur_get_nphy(pi, 1) -
			pi_nphy->nphy_papd_tx_gain_at_last_cal[1]) >= delta_idx)))) {
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 5000);
			if (!wlc_phy_eu_edcrs_status_nphy(pi)) {
				wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_1, PHY_CORE_1);
			}
		}
	} else {
		if (PHY_IPA(pi) && (pi_nphy->nphy_force_papd_cal || (wlc_phy_txpwr_ison_nphy(pi) &&
			(((uint32)ABS(wlc_phy_txpwr_idx_cur_get_nphy(pi, 0) -
			pi_nphy->nphy_papd_tx_gain_at_last_cal[0]) >= delta_idx) ||
			((uint32)ABS(wlc_phy_txpwr_idx_cur_get_nphy(pi, 1) -
			pi_nphy->nphy_papd_tx_gain_at_last_cal[1]) >= delta_idx))))) {
			if (!wlc_phy_eu_edcrs_status_nphy(pi)) {
				wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_0, pi->pubpi.phy_corenum - 1);
			}
		}
	}
}

void
wlc_phy_txpwr_papd_cal_nphy_dcs(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* for manual mode, let it run */
	if ((pi->phy_cal_mode != PHY_PERICAL_MPHASE) &&
	    (pi->phy_cal_mode != PHY_PERICAL_MANUAL))
		return;

	/* use timer to wait for clean context since this may be called in the middle of nphy_init
	 */
	wlapi_del_timer(pi->sh->physhim, pi->phycal_timer);

	pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_PAPDCAL;
	pi_nphy->ntd_papdcal_dcs = TRUE;
	wlapi_add_timer(pi->sh->physhim, pi->phycal_timer, 0, 0);
}

void
wlc_phy_store_txindex_nphy(phy_info_t *pi)
{
	uint8 core;
	uint8 nphy_txpwr_idx;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	for (core = 0; core < pi->pubpi.phy_corenum; core ++) {
		nphy_txpwr_idx = (wlc_phy_txpwr_ison_nphy(pi) ?
			wlc_phy_txpwr_idx_cur_get_nphy(pi, (uint8)core) :
			pi_nphy->nphy_txpwrindex[core].index_internal);

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			pi_nphy->nphy_txpwr_idx_5G[core] =
				nphy_txpwr_idx;
		} else {
			pi_nphy->nphy_txpwr_idx_2G[core] =
				nphy_txpwr_idx;
		}
	}
}

void
wlc_phy_txpwrctrl_enable_nphy(phy_info_t *pi, uint8 ctrl_type)
{
	uint16 mask = 0, val = 0, ishw = 0;
	uint8 ctr;
	uint core;
	uint8 nphy_txpwr_idx;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* check for recognized commands */
	switch (ctrl_type) {
	case PHY_TPC_HW_OFF:
	case PHY_TPC_HW_ON:
		pi->nphy_txpwrctrl = ctrl_type;
		break;
	default:
		PHY_ERROR(("wl%d: %s: Unrecognized ctrl_type: %d\n",
			pi->sh->unit, __FUNCTION__, ctrl_type));
		break;
	}

	if (ctrl_type == PHY_TPC_HW_OFF) {
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* save previous txpwr index if txpwrctl was enabled */
			if (wlc_phy_txpwr_ison_nphy(pi)) {
				for (core = 0; core < pi->pubpi.phy_corenum; core ++) {
					nphy_txpwr_idx =
					  wlc_phy_txpwr_idx_cur_get_nphy(pi, (uint8)core);

					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						pi_nphy->nphy_txpwr_idx_5G[core] =
						    nphy_txpwr_idx;
					} else {
						pi_nphy->nphy_txpwr_idx_2G[core] =
						    nphy_txpwr_idx;
					}
				}
			}

			/* force to the user-specified index here? */
		}

		if (!(pi->sh->sromrev >= 9)) {
			/* clear adjusted power tables so that reported power is for last frame
			 *   (no rate-based adjustment)
			 */
			uint32 tbl_offset = 84;
			uint32 tbl_len = 64;
			uint8 regval[84];
			for (ctr = 0; ctr < tbl_len; ctr++) {
				regval[ctr] = 0;
			}
			wlc_phy_table_write_nphy(pi, 26, tbl_len, tbl_offset, 16, regval);
			wlc_phy_table_write_nphy(pi, 27, tbl_len, tbl_offset, 16, regval);
		}

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* in REV3, leave txPwrCtrl_en bit on means hold mode */
			phy_reg_and(pi, NPHY_TxPwrCtrlCmd,
			            (uint16) (~(NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK |
			                        NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK |
			                        NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK)));
		} else {
			phy_reg_and(pi, NPHY_TxPwrCtrlCmd,
			(uint16) (~(NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK |
				NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK)));
		}

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				PHY_REG_LIST_START
					PHY_REG_OR_ENTRY(NPHY, AfectrlOverride1,
					           NPHY_REV3_AfectrlOverride_dac_gain_MASK)
					PHY_REG_OR_ENTRY(NPHY, AfectrlOverride2,
					           NPHY_REV3_AfectrlOverride_dac_gain_MASK)
				PHY_REG_LIST_EXECUTE(pi);
		} else {
			phy_reg_or(pi, NPHY_AfectrlOverride, NPHY_AfectrlOverride_dac_gain_MASK);
		}

		if (NREV_IS(pi->pubpi.phy_rev, 2))
			phy_reg_mod(pi, NPHY_BphyControl3, 0x00ff, 0x53);
		else if (NREV_LT(pi->pubpi.phy_rev, 2))
			phy_reg_mod(pi, NPHY_BphyControl3, 0x00ff, 0x5a);

		if (NREV_LT(pi->pubpi.phy_rev, 2) && IS40MHZ(pi))
			wlapi_bmac_mhf(pi->sh->physhim, MHF1, MHF1_IQSWAP_WAR, MHF1_IQSWAP_WAR,
			        WLC_BAND_ALL);

	} else {

		if (!(pi->sh->sromrev >= 9)) {
			/* load adjusted power tables (maps measured pwr to pwr if 1Mbps were sent)
			 *    entries in tx power table 0001xxxxx
			 *                              0010xxxxx (only 20 of these used)
			 *    currently assume that all rates sent at same (1Mbps) power level
			 */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 84, 64, 8,
			                         pi_nphy->adj_pwr_tbl_nphy);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 84, 64, 8,
			                         pi_nphy->adj_pwr_tbl_nphy);
		}

		/* disable power control before setting init indices so they get picked up
		 * when power control is enabled below
		 */

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			phy_reg_mod(pi, NPHY_TxPwrCtrlCmd, NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK |
				NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK, 0);
		} else {
			/* since pwr_ctrl_type != "off", set appropriate regs
			 * depending on pwr_ctrl_type
			 */
			ishw = (ctrl_type == PHY_TPC_HW_ON) ? 0x1 : 0x0;
			mask = NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK |
				NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK;
			val = (ishw << NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT) |
				(ishw << NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT);
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				mask |= NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK;
				val |= (ishw << NPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT);
			}

			phy_reg_mod(pi, NPHY_TxPwrCtrlCmd, mask, val);
		}

		/* lower the starting txpwr index for A-Band */
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				PHY_REG_LIST_START
					PHY_REG_MOD_ENTRY(NPHY, TxPwrCtrlCmd, pwrIndex_init,
						NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7_5G)
					PHY_REG_MOD_ENTRY(NPHY, TxPwrCtrlInit, pwrIndex_init1,
						NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7_5G)
				PHY_REG_LIST_EXECUTE(pi);
			} else {
				phy_reg_mod(pi, NPHY_TxPwrCtrlCmd,
				   NPHY_TxPwrCtrlCmd_pwrIndex_init_MASK,
				   NPHY_TxPwrCtrlCmd_pwrIndex_init_5G);
				if (NREV_GT(pi->pubpi.phy_rev, 1))
					phy_reg_mod(pi, NPHY_TxPwrCtrlInit,
					   NPHY_TxPwrCtrlInit_pwrIndex_init1_MASK,
					   NPHY_TxPwrCtrlCmd_pwrIndex_init_5G);
			}
		}

		/* restore the old txpwr index if they are valid */
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				if ((pi_nphy->nphy_txpwr_idx_5G[0] != 128) &&
				    (pi_nphy->nphy_txpwr_idx_5G[1] != 128)) {
					wlc_phy_txpwr_idx_cur_set_nphy(pi,
					   pi_nphy->nphy_txpwr_idx_5G[0],
					   pi_nphy->nphy_txpwr_idx_5G[1]);
				}
			} else {
				if ((pi_nphy->nphy_txpwr_idx_2G[0] != 128) &&
				    (pi_nphy->nphy_txpwr_idx_2G[1] != 128)) {
					wlc_phy_txpwr_idx_cur_set_nphy(pi,
					   pi_nphy->nphy_txpwr_idx_2G[0],
					   pi_nphy->nphy_txpwr_idx_2G[1]);
				}
			}
		}

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			/* since pwr_ctrl_type != "off", set appropriate regs
			 *   depending on pwr_ctrl_type
			 */
			ishw = (ctrl_type == PHY_TPC_HW_ON) ? 0x1 : 0x0;
			mask = NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK |
			        NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK;
			val = (ishw << NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT) |
			        (ishw << NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT);
			mask |= NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK;
			val |= (ishw << NPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT);

			phy_reg_mod(pi, NPHY_TxPwrCtrlCmd, mask, val);
		}


		/* Turn off Override of DAC Gain bit */
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			PHY_REG_LIST_START
				PHY_REG_AND_ENTRY(NPHY, AfectrlOverride1,
					~NPHY_REV3_AfectrlOverride_dac_gain_MASK)
				PHY_REG_AND_ENTRY(NPHY, AfectrlOverride2,
					~NPHY_REV3_AfectrlOverride_dac_gain_MASK)
			PHY_REG_LIST_EXECUTE(pi);
		} else {
			phy_reg_and(pi, NPHY_AfectrlOverride, ~NPHY_AfectrlOverride_dac_gain_MASK);
		}

		if (NREV_IS(pi->pubpi.phy_rev, 2))
			phy_reg_mod(pi, NPHY_BphyControl3, 0x00ff, 0x3b);
		else if (NREV_LT(pi->pubpi.phy_rev, 2))
			phy_reg_mod(pi, NPHY_BphyControl3, 0x00ff, 0x40);

		if (NREV_LT(pi->pubpi.phy_rev, 2) && IS40MHZ(pi))
			wlapi_bmac_mhf(pi->sh->physhim, MHF1, MHF1_IQSWAP_WAR, 0x0, WLC_BAND_ALL);

		if (PHY_IPA(pi)) {
			PHY_REG_LIST_START
				PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, gainDacRfOverride, 0)
				PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, gainDacRfOverride, 0)
			PHY_REG_LIST_EXECUTE(pi);
		}
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

void
wlc_phy_txpwr_index_nphy(phy_info_t *pi, uint8 core_mask, int8 txpwrindex, bool restore_cals)
{
	uint8 core, txpwrctl_tbl;
	uint16 tx_ind0, iq_ind0, lo_ind0;
	uint16 m1m2;
	uint32 txgain;
	uint16 rad_gain, dac_gain;
	uint8 bbmult;
	uint32 iqcomp;
	uint16 iqcomp_a, iqcomp_b;
	uint32 locomp;
	uint16 tmpval;
	uint8 tx_pwr_ctrl_state;
	int32 rfpwr_offset;
	uint16 regval[2];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s, RSSI LUT done\n", pi->sh->unit, __FUNCTION__));

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* Set TX power, IQ comp, LO comp based on an input "index"
	 * (Emulate what HW power control would use for a given table index)
	 */

	tx_ind0 = 192;
	iq_ind0 = 320;
	lo_ind0 = 448;

	for (core = 0; core < pi->pubpi.phy_corenum; core++) {

		/* check core_mask */
		if ((core_mask & (1 << core)) == 0) {
			continue;
		}

		txpwrctl_tbl = (core == PHY_CORE_0) ? 26 : 27;

		/* are we forcing a power index [0,128], or are we restoring to "auto"? */
		if (txpwrindex < 0) {
			if (pi_nphy->nphy_txpwrindex[core].index < 0) {
				/* power is already auto for this core, nothing to do;
				 * also in case someone issues "auto" without ever
				 * overriding beforehand, this way we avoid trying to
				 * restore overridden regs to values we've never saved
				 * off.
				 */
				continue;
			}

			/* restore overridden regs to auto defaults */

			/* AfeCtrlOverride */
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				phy_reg_mod(pi, NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_dac_gain_MASK,
					pi_nphy->nphy_txpwrindex[core].AfectrlOverride);
				phy_reg_mod(pi, NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_dac_gain_MASK,
					pi_nphy->nphy_txpwrindex[core].AfectrlOverride);
			} else {
				phy_reg_mod(pi, NPHY_AfectrlOverride,
					NPHY_AfectrlOverride_dac_gain_MASK,
					pi_nphy->nphy_txpwrindex[core].AfectrlOverride);
			}

			/* AfeCtrlDacGain */
			phy_reg_write(pi, (core == PHY_CORE_0) ?
			              NPHY_AfectrlDacGain1 : NPHY_AfectrlDacGain2,
			              pi_nphy->nphy_txpwrindex[core].AfeCtrlDacGain);

			/* radio gains */
			wlc_phy_table_write_nphy(pi, 7, 1, (0x110 + core), 16,
			    &pi_nphy->nphy_txpwrindex[core].rad_gain);

			/* iqLoCaltbl bbmult
			 * bbmult for OFDM and BPHY are at offsets 87 and 95, resp.
			 */
			wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &m1m2);
			m1m2 &= ((core == PHY_CORE_0) ? 0x00ff : 0xff00);
			m1m2 |= ((core == PHY_CORE_0) ?
			         (pi_nphy->nphy_txpwrindex[core].bbmult << 8) :
			         (pi_nphy->nphy_txpwrindex[core].bbmult << 0));
			wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &m1m2);

			wlc_phy_table_read_nphy(pi, 15, 1, 95, 16, &m1m2);
			m1m2 &= ((core == PHY_CORE_0) ? 0x00ff : 0xff00);
			m1m2 |= ((core == PHY_CORE_0) ?
			         (pi_nphy->nphy_txpwrindex[core].bbmult << 8) :
			         (pi_nphy->nphy_txpwrindex[core].bbmult << 0));
			wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &m1m2);

			if (restore_cals) {
				/* iqLoCaltbl a[01]/b[01] for both OFDM & BPHY */
				wlc_phy_table_write_nphy(pi, 15, 2, (80 + 2*core), 16,
				    (void *)&pi_nphy->nphy_txpwrindex[core].iqcomp_a);
				wlc_phy_table_write_nphy(pi, 15, 2, (88 + 2*core), 16,
				    (void *)&pi_nphy->nphy_txpwrindex[core].iqcomp_a);

				/* iqLoCaltbl diq[01] for both OFDM & BPHY */
				wlc_phy_table_write_nphy(pi, 15, 1, (85 + core), 16,
				    &pi_nphy->nphy_txpwrindex[core].locomp);
				wlc_phy_table_write_nphy(pi, 15, 1, (93 + core), 16,
				    (void *)&pi_nphy->nphy_txpwrindex[core].locomp);
			}

			/* restore txpwrctrl to whatever enable state it currently
			 * has.
			 */
			wlc_phy_txpwrctrl_enable_nphy(pi, pi->nphy_txpwrctrl);

			pi_nphy->nphy_txpwrindex[core].index_internal =
				pi_nphy->nphy_txpwrindex[core].index_internal_save;
		} else {
			/* override to desired power index */

			/* were we already forcing a different index?  if not,
			 * cache reg values per core to be available when power is
			 * restored to auto.
			 */
			if (pi_nphy->nphy_txpwrindex[core].index < 0) {
				/* AfeCtrlOverride */
				if (NREV_GE(pi->pubpi.phy_rev, 3)) {
					phy_reg_mod(pi, NPHY_AfectrlOverride1,
					            NPHY_REV3_AfectrlOverride_dac_gain_MASK,
					            pi_nphy->nphy_txpwrindex[core].AfectrlOverride);
					phy_reg_mod(pi, NPHY_AfectrlOverride2,
					            NPHY_REV3_AfectrlOverride_dac_gain_MASK,
					            pi_nphy->nphy_txpwrindex[core].AfectrlOverride);
				} else {
					pi_nphy->nphy_txpwrindex[core].AfectrlOverride =
						phy_reg_read(pi, NPHY_AfectrlOverride);
				}

				/* AfeCtrlDacGain */
				pi_nphy->nphy_txpwrindex[core].AfeCtrlDacGain = phy_reg_read(pi,
					(core == PHY_CORE_0) ? NPHY_AfectrlDacGain1 :
					NPHY_AfectrlDacGain2);

				/* radio gains */
				wlc_phy_table_read_nphy(pi, 7, 1, (0x110 + core), 16,
				   &pi_nphy->nphy_txpwrindex[core].rad_gain);

				/* iqLoCaltbl bbmult (OFDM only, BPHY value should be same) */
				wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &tmpval);
				tmpval >>= ((core == PHY_CORE_0) ? 8 : 0);
				tmpval &= 0xff;
				pi_nphy->nphy_txpwrindex[core].bbmult = (uint8)tmpval;

				/* iqLoCaltbl a[01]/b[01] (OFDM only, BPHY value should be same) */
				wlc_phy_table_read_nphy(pi, 15, 2, (80 + 2*core), 16,
				   (void *)&pi_nphy->nphy_txpwrindex[core].iqcomp_a);

				/* iqLoCaltbl diq[01] (OFDM only, BPHY value should be same) */
				wlc_phy_table_read_nphy(pi, 15, 1, (85 + core), 16,
				   (void *)&pi_nphy->nphy_txpwrindex[core].locomp);

				pi_nphy->nphy_txpwrindex[core].index_internal_save =
					pi_nphy->nphy_txpwrindex[core].index_internal;
			}

			tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
			wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);

			if (NREV_IS(pi->pubpi.phy_rev, 1))
				wlapi_bmac_phyclk_fgc(pi->sh->physhim, ON);

			/* Extract values from core[12]txpwrctl tables (TX gains,
			 * IQ comp and LO comp are sub tables within
			 * coreXtxpwrctl) currently the length of each sub_table
			 * is 128.
			 */

			/* read tx gain table:
			 * 28:16 - 2055 gain;  31:16 - 2056 gain
			 * 13: 8 - 4321 DAC gain
			 *  7: 0 - BB mult)
			 */
			wlc_phy_table_read_nphy(pi, txpwrctl_tbl, 1,
			   (tx_ind0 + txpwrindex), 32, &txgain);

			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				rad_gain = (txgain >> 16) & ((1<<(32-16+1))-1);
			} else {
				rad_gain = (txgain >> 16) & ((1<<(28-16+1))-1);
			}
			dac_gain = (txgain >>  8) & ((1<<(13- 8+1))-1);
			bbmult   = (txgain >>  0) & ((1<<(7 - 0+1))-1);

			/* apply tx gain components to various locations for
			 * overriding.
			 */

			/* DAC gain */
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				phy_reg_mod(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlOverride1 :
					NPHY_AfectrlOverride2),
					NPHY_REV3_AfectrlOverride_dac_gain_MASK,
					NPHY_REV3_AfectrlOverride_dac_gain_MASK);
			} else {
				phy_reg_mod(pi, NPHY_AfectrlOverride,
				        NPHY_AfectrlOverride_dac_gain_MASK,
				        NPHY_AfectrlOverride_dac_gain_MASK);
			}
			phy_reg_write(pi, (core == PHY_CORE_0) ?
			              NPHY_AfectrlDacGain1 : NPHY_AfectrlDacGain2,
			              dac_gain);

			/* radio gain */
			wlc_phy_table_write_nphy(pi, 7, 1, (0x110 + core), 16, &rad_gain);

			/* bbmult, core 1 and 2 vals are packed into common reg,
			 * so need to do a read-modify-write.
			 * bbmult for OFDM and BPHY are at offsets 87 and 95, resp.
			 */
			wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &m1m2);
			m1m2 &= ((core == PHY_CORE_0) ? 0x00ff : 0xff00);
			m1m2 |= ((core == PHY_CORE_0) ? (bbmult << 8) : (bbmult << 0));

			wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &m1m2);

			wlc_phy_table_read_nphy(pi, 15, 1, 95, 16, &m1m2);
			m1m2 &= ((core == PHY_CORE_0) ? 0x00ff : 0xff00);
			m1m2 |= ((core == PHY_CORE_0) ? (bbmult << 8) : (bbmult << 0));

			wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &m1m2);

			/* read IQ comp table, and copy to override
			 * 19:10 -- "a" coeff
			 *  9: 0 -- "b" coeff
			 * IQ comp for OFDM and BPHY are at offsets 80 and 88, resp.
			 */
			wlc_phy_table_read_nphy(pi, txpwrctl_tbl, 1,
			   (iq_ind0 + txpwrindex), 32, &iqcomp);
			iqcomp_a = (iqcomp >> 10) & ((1<<(19-10+1))-1);
			iqcomp_b = (iqcomp >>  0) & ((1<<(9 - 0+1))-1);

			if (restore_cals) {
				regval[0] = (uint16)iqcomp_a;
				regval[1] = (uint16)iqcomp_b;
				wlc_phy_table_write_nphy(pi, 15, 2, (80 + 2*core), 16, regval);
				wlc_phy_table_write_nphy(pi, 15, 2, (88 + 2*core), 16, regval);
			}

			/* read LO comp table, and copy to override
			 * 15: 8 -- I offset
			 *  7: 0 -- Q offset
			 * LO comp for OFDM and BPHY are at offsets 85 and 93, resp.
			 */
			wlc_phy_table_read_nphy(pi, txpwrctl_tbl, 1,
			   (lo_ind0 + txpwrindex), 32, &locomp);
			if (restore_cals) {
				wlc_phy_table_write_nphy(pi, 15, 1, (85 + core), 16, &locomp);
				wlc_phy_table_write_nphy(pi, 15, 1, (93 + core), 16, &locomp);
			}

			if (NREV_IS(pi->pubpi.phy_rev, 1))
				wlapi_bmac_phyclk_fgc(pi->sh->physhim, OFF);

			/* NPHY_IPA : force loading RFPWR OFFSET */
			if (PHY_IPA(pi)) {
				wlc_phy_table_read_nphy(pi, (core == PHY_CORE_0 ?
					NPHY_TBL_ID_CORE1TXPWRCTL :
					NPHY_TBL_ID_CORE2TXPWRCTL), 1, 576 + txpwrindex, 32,
					&rfpwr_offset);

				PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, gainDacRfValue,
				             (int16) rfpwr_offset);
				PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, gainDacRfOverride, 1);
				PHY_CAL(("TxPwrindex %d : radio gain 0x%0x  bbmult 0x%04x\t\t",
				           txpwrindex, rad_gain, m1m2));
				PHY_CAL(("PAPD offset for core %d : 0x%04x %d\n", core,
				           (int16) rfpwr_offset, (int16) rfpwr_offset));
			}

			/* pi_nphy->nphy_txpwrindex[core].index_internal = txpwrindex; */

			wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);
		}

		/* update the per-core state of power index override */
		pi_nphy->nphy_txpwrindex[core].index = txpwrindex;
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

/* reset both aci and/or noise states, hardware and software */
void
wlc_phy_aci_noise_reset_nphy(phy_info_t *pi, uint channel, bool clear_aci_state,
	bool clear_noise_state, bool disassoc)
{
	bool suspend;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if ((pi->interf.curr_home_channel == (uint8) channel) &&
			(disassoc == FALSE)) {
			/* same channel, not a disassoc, do not reset */
			PHY_ACI(("same home channel = %d, so do not reset aci/noise state\n",
				pi->interf.curr_home_channel));
			return;
		}

		PHY_ACI(("wlc_phy_acimode_noisemode_reset: reset aci state = %d,"
			" reset noise state = %d\n",
			clear_aci_state, clear_noise_state));

		suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
		if (!suspend) {
			/* suspend mac */
			wlapi_suspend_mac_and_wait(pi->sh->physhim);
		}

		if (clear_aci_state) {
			wlc_phy_acimode_reset_nphy(pi);
		}

		if (clear_noise_state) {
			wlc_phy_noisemode_reset_nphy(pi);
		}

		pi->interf.curr_home_channel = (uint8) channel;

		/* unsuspend mac */
		if (!suspend) {
			wlapi_enable_mac(pi->sh->physhim);
		}

	}
}

void
wlc_phy_noisemode_upd_nphy(phy_info_t *pi)
{
	uint16 noise_noassoc_enter_th;
	uint16 noise_assoc_enter_th;
	bool suspend;

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (pi->interf.scanroamtimer != 0) {
		/* unsuspend mac */
		if (!suspend) {
			wlapi_enable_mac(pi->sh->physhim);
		}

		/* have not updated moving averages */
		return;
	}

	noise_assoc_enter_th = pi->interf.noise.nphy_noise_assoc_enter_th;
	noise_noassoc_enter_th = pi->interf.noise.nphy_noise_noassoc_enter_th;

	if (ASSOC_INPROG_PHY(pi) || PUB_NOT_ASSOC(pi)) {
		/* not associated.  check for noise inband */
		wlc_phy_noisemode_glitch_chk_adj_nphy(pi,
			noise_noassoc_enter_th,
			pi->interf.noise.nphy_noise_noassoc_glitch_th_up,
			pi->interf.noise.nphy_noise_noassoc_glitch_th_dn);
	} else {
		if (PUB_NOT_ASSOC(pi)) {
			/* unsuspend mac */
			if (!suspend) {
				wlapi_enable_mac(pi->sh->physhim);
			}
			return;
		}

		if ((pi->sh->now % NPHY_NOISE_CHECK_PERIOD == 0)) {
			wlc_phy_noisemode_glitch_chk_adj_nphy(pi,
				noise_assoc_enter_th,
				pi->interf.noise.nphy_noise_assoc_glitch_th_up,
				pi->interf.noise.nphy_noise_assoc_glitch_th_dn);
		}

	}
	if (ISNPHY(pi) && NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			PHY_ACI(("wlc_noise_reduction:  aci ma is %d,"
				" ofdm_ma = %d, badplcp_ma = %d,"
				" crsminpwr = 0x%x, crsminpwr index = %d,"
				" init gain = 0x%x, channel is %d\n",
				pi->interf.aci.glitch_ma,
				pi->interf.noise.ofdm_glitch_ma,
				pi->interf.badplcp_ma, pi->interf.crsminpwru0,
				pi->interf.crsminpwr_index,
				pi->interf.init_gain_core1, CHSPEC_CHANNEL(pi->radio_chanspec)));
		} else {
			PHY_ACI(("wlc_noise_reduction:  aci ma is %d,"
				" ofdm_ma = %d, badplcp_ma = %d,"
				" crsminpwr = 0x%x, crsminpwr index = %d,"
				" init gain = 0x%x, channel is %d\n",
				pi->interf.aci.glitch_ma,
				pi->interf.noise.ofdm_glitch_ma,
				pi->interf.badplcp_ma, pi->interf.crsminpwr0,
				pi->interf.crsminpwr_index,
				pi->interf.init_gain_core1, CHSPEC_CHANNEL(pi->radio_chanspec)));
		}
	}

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

void
wlc_phy_aci_noise_upd_nphy(phy_info_t *pi)
{
	uint16 noise_assoc_rx_glitch_badplcp_enter_th;
	uint16 noise_noassoc_enter_th;
	uint16 noise_assoc_enter_th;
	bool suspend;

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	noise_assoc_enter_th = pi->interf.noise.nphy_noise_assoc_enter_th;
	noise_noassoc_enter_th = pi->interf.noise.nphy_noise_noassoc_enter_th;
	noise_assoc_rx_glitch_badplcp_enter_th =
		pi->interf.noise.nphy_noise_assoc_rx_glitch_badplcp_enter_th;

	if (pi->interf.scanroamtimer != 0) {
		/* unsuspend mac */
		if (!suspend) {
			wlapi_enable_mac(pi->sh->physhim);
		}

		/* have not updated moving averages */
		return;
	}

	if (ASSOC_INPROG_PHY(pi) || PUB_NOT_ASSOC(pi)) {
		/* not associated.  check for noise inband */
		wlc_phy_noisemode_glitch_chk_adj_nphy(pi,
			noise_noassoc_enter_th,
			pi->interf.noise.nphy_noise_noassoc_glitch_th_up,
			pi->interf.noise.nphy_noise_noassoc_glitch_th_dn);
	} else {
		/* currently associated */
		if (!(pi->aci_state & ACI_ACTIVE)) {
			/* not in ACI mitigation mode */
			if (pi->sh->now % NPHY_ACI_CHECK_PERIOD == 0) {
				PHY_ACI(("Interf Mode 4, pi->interf.aci.glitch_ma = %d,"
					" pi->interf.badplcp_ma = %d, sum = %d,"
					" crs_min_pwr = u 0x%x, l 0x%x, m 0x%x\n",
					pi->interf.aci.glitch_ma, pi->interf.badplcp_ma,
					pi->interf.aci.glitch_ma + pi->interf.badplcp_ma,
					phy_reg_read(pi, NPHY_crsminpoweru0),
						phy_reg_read(pi, NPHY_crsminpowerl0),
					phy_reg_read(pi, NPHY_crsminpower0)));
				if ((pi->interf.aci.glitch_ma + pi->interf.badplcp_ma) >=
					noise_assoc_rx_glitch_badplcp_enter_th) {
					/* glitch count high, check aci */
					wlc_phy_acimode_upd_nphy(pi);
				}
			}

			if (pi->interf.aci.detect_total == 0) {
				/* aci scan didn't indicate aci present */
				/* so, check for excessive crs glitch */

				wlc_phy_noisemode_glitch_chk_adj_nphy(pi,
					noise_assoc_enter_th,
					pi->interf.noise.nphy_noise_assoc_glitch_th_up,
					pi->interf.noise.nphy_noise_assoc_glitch_th_dn);

			} else {
				/* ACI mitigation just occurred. reset state */
				pi->interf.noise.noise_glitch_high_detect_total = 0;
				pi->interf.noise.noise_glitch_low_detect_total = 0;
			}
		} else {
			/* already active in ACI mitigation mode, check to get out */
			if (((pi->sh->now - pi->aci_start_time)
				% pi->aci_exit_check_period) == 0) {
				wlc_phy_acimode_upd_nphy(pi);
			}

			if (pi->interf.aci.detect_total >= 0) {
				/* in ACI mitigation, done transitioning,
				 * check for inband noise
				 */
				wlc_phy_noisemode_glitch_chk_adj_nphy(pi,
					noise_assoc_enter_th,
					pi->interf.noise.nphy_noise_assoc_aci_glitch_th_up,
					pi->interf.noise.nphy_noise_assoc_aci_glitch_th_dn);
			}
		}
	}
	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

static void
wlc_phy_noisemode_glitch_chk_adj_nphy(phy_info_t *pi, uint16 noise_enter_th,
	uint16 noise_glitch_th_up, uint16 noise_glitch_th_dn)
{
	if ((pi->interf.noise.ofdm_glitch_ma + pi->interf.noise.ofdm_badplcp_ma) >
		noise_enter_th) {
		/* glitch count is high, could be due to inband noise */
		pi->interf.noise.noise_glitch_high_detect_total++;
		pi->interf.noise.noise_glitch_low_detect_total = 0;
	} else {
		/* glitch count not high */
		pi->interf.noise.noise_glitch_high_detect_total = 0;
		pi->interf.noise.noise_glitch_low_detect_total++;
	}

	if (pi->interf.noise.noise_glitch_high_detect_total >=
		noise_glitch_th_up) {
		/* we have more than noise_glitch_th_up ofdm
		 * glitches in a row. so, let's try raising the
		 * inband noise immunity
		 */
		wlc_phy_noisemode_set_nphy(pi, 1);
		pi->interf.noise.noise_glitch_high_detect_total = 0;
	} else {
		/* check to see if we can lower noise immunity */
		if (pi->interf.noise.noise_glitch_low_detect_total >=
			noise_glitch_th_dn) {
			/* we have more than noise_glitch_th_dn
			 * non detects in a row.  try lowering noise threshold
			 */
			wlc_phy_noisemode_set_nphy(pi, 0);
			pi->interf.noise.noise_glitch_low_detect_total = 0;
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
			NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
				if ((uint16) (phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff) <
						pi->interf.crsminpwrthld_20L_base)
					wlc_phy_aci_sw_reset_nphy(pi);
			}
		}
	}

}

static void
wlc_phy_aci_noise_store_values_nphy(phy_info_t *pi)
{
	bool suspend;
#ifdef NOISE_CAL_LCNXNPHY
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	phy_noisecal_t *ptrnoisecal;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);
#endif
	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* store off orig values for aci/noise mitigation */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.init_gain_code_core1_stored =
				phy_reg_read(pi, NPHY_Core1InitGainCodeA2057);
			pi->interf.init_gain_code_core2_stored =
				phy_reg_read(pi, NPHY_Core2InitGainCodeA2057);
			pi->interf.init_gain_codeb_core1_stored =
				phy_reg_read(pi, NPHY_Core1InitGainCodeB2057);
			pi->interf.init_gain_codeb_core2_stored =
				phy_reg_read(pi, NPHY_Core2InitGainCodeB2057);
			pi->interf.crsminpwrthld_20L_base =
				(uint16) (phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff);
#ifdef NOISE_CAL_LCNXNPHY
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
			NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
				ptrnoisecal->nphy_biq1_gain1_Base = (uint16) ((phy_reg_read(pi,
				NPHY_Core1InitGainCodeB2057)) >>
				NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
				ptrnoisecal->nphy_biq1_gain2_Base = (uint16) ((phy_reg_read(pi,
				NPHY_Core2InitGainCodeB2057)) >>
				NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
				ptrnoisecal->nphy_nvar_baseline_offset0_Base =
				(int8)(phy_reg_read(pi, NPHY_gainAdjNoiseVarOffset) >>
				NPHY_gainAdjNoiseVarOffset_gainAdjOffset0_SHIFT);
				ptrnoisecal->nphy_nvar_baseline_offset1_Base =
				(int8)(phy_reg_read(pi, NPHY_gainAdjNoiseVarOffset) >>
				NPHY_gainAdjNoiseVarOffset_gainAdjOffset1_SHIFT);
				ptrnoisecal->crsminpwrthld_20L_Base =
					(uint16) (phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff);
				ptrnoisecal->crsminpwrthld_20U_Base =
					(uint16) (phy_reg_read(pi, NPHY_crsminpoweru0) & 0xff);

				/* Read noise variance offset table */
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 26,
				NPHY_RATE_BASED_NV_OFFSET_START, 32, &ptrnoisecal->nv_offset[0]);
			}
#endif /* NOISE_CAL_LCNXNPHY */

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if (pi->aci_state & ACI_ACTIVE) {
					pi->interf.max_hpvga_acion_2G =
					(pi->interf.init_gain_codeb_core1_stored >>
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);

				} else {
					pi->interf.max_hpvga_acioff_2G =
					(pi->interf.init_gain_codeb_core1_stored >>
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
				}
			} else {
				pi->interf.max_hpvga_acioff_5G =
					(pi->interf.init_gain_codeb_core1_stored >>
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
			}

		} else {
			pi->interf.init_gain_code_core1_stored =
				phy_reg_read(pi, NPHY_Core1InitGainCodeA2056);
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if (pi->aci_state & ACI_ACTIVE) {
					pi->interf.max_hpvga_acion_2G =
						pi->interf.init_gain_code_core1_stored >> 12;
				} else {
					pi->interf.max_hpvga_acioff_2G =
						pi->interf.init_gain_code_core1_stored >> 12;
				}
			} else {
				pi->interf.max_hpvga_acioff_5G =
					pi->interf.init_gain_code_core1_stored >> 12;
			}

			pi->interf.init_gain_code_core2_stored =
				phy_reg_read(pi, NPHY_Core2InitGainCodeA2056);
		}

		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			pi->interf.crsminpwrthld_40_stored =
				(uint16) (phy_reg_read(pi, NPHY_crsminpower0) & 0xff);
		}
		pi->interf.crsminpwrthld_20L_stored =
			(uint16) (phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff);
		pi->interf.crsminpwrthld_20U_stored =
			(uint16) (phy_reg_read(pi, NPHY_crsminpoweru0) & 0xff);

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, pi->pubpi.phy_corenum, 0x106, 16,
			&(pi->interf.init_gain_table_stored[0]));

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.clip1_hi_gain_code_core1_stored =
				phy_reg_read(pi, NPHY_Core1clipHiGainCodeA2057);
			pi->interf.clip1_hi_gain_code_core2_stored =
				phy_reg_read(pi, NPHY_Core2clipHiGainCodeA2057);
			pi->interf.clip1_hi_gain_codeb_core1_stored =
				phy_reg_read(pi, NPHY_Core1clipHiGainCodeB2057);
			pi->interf.clip1_hi_gain_codeb_core2_stored =
				phy_reg_read(pi, NPHY_Core2clipHiGainCodeB2057);
		} else {
			pi->interf.clip1_hi_gain_code_core1_stored =
				phy_reg_read(pi, NPHY_Core1clipHiGainCodeA2056);
			pi->interf.clip1_hi_gain_code_core2_stored =
				phy_reg_read(pi, NPHY_Core2clipHiGainCodeA2056);
		}

		pi->interf.nb_clip_thresh_core1_stored =
			phy_reg_read(pi, NPHY_Core1nbClipThreshold);
		pi->interf.nb_clip_thresh_core2_stored =
			phy_reg_read(pi, NPHY_Core2nbClipThreshold);

		wlc_phy_table_read_nphy(pi, 4, 4, 0x10, 16,
			pi->interf.init_ofdmlna2gainchange_stored);
		wlc_phy_table_read_nphy(pi, 4, 4, 0x50, 16,
			pi->interf.init_ccklna2gainchange_stored);

		/* clipLO gain */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.clip1_lo_gain_code_core1_stored =
				phy_reg_read(pi, NPHY_Core1cliploGainCodeA2057);
			pi->interf.clip1_lo_gain_code_core2_stored =
				phy_reg_read(pi, NPHY_Core2cliploGainCodeA2057);
			pi->interf.clip1_lo_gain_codeb_core1_stored =
				phy_reg_read(pi, NPHY_Core1cliploGainCodeB2057);
			pi->interf.clip1_lo_gain_codeb_core2_stored =
				phy_reg_read(pi, NPHY_Core2cliploGainCodeB2057);
		} else {
			pi->interf.clip1_lo_gain_code_core1_stored =
				phy_reg_read(pi, NPHY_Core1cliploGainCodeA2056);
			pi->interf.clip1_lo_gain_code_core2_stored =
				phy_reg_read(pi, NPHY_Core2cliploGainCodeA2056);
		}

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.w1_clip_thresh_core1_stored =
				phy_reg_read(pi, NPHY_Core1clipwbThreshold2057);
			pi->interf.w1_clip_thresh_core2_stored =
				phy_reg_read(pi, NPHY_Core2clipwbThreshold2057);
		} else {
			pi->interf.w1_clip_thresh_core1_stored =
				phy_reg_read(pi, NPHY_Core1clipwbThreshold);
			pi->interf.w1_clip_thresh_core2_stored =
				phy_reg_read(pi, NPHY_Core2clipwbThreshold);
		}

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.radio_2057_core1_rssi_nb_gc_stored =
				read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE0) & 0x60;
			pi->interf.radio_2057_core2_rssi_nb_gc_stored =
				read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE1) & 0x60;
			pi->interf.radio_2057_core1_rssi_wb1a_gc_stored =
				read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0) & 0xc;
			pi->interf.radio_2057_core2_rssi_wb1a_gc_stored =
				read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1) & 0xc;
			pi->interf.radio_2057_core1_rssi_wb1g_gc_stored =
				read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0) & 0x3;
			pi->interf.radio_2057_core2_rssi_wb1g_gc_stored =
				read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1) & 0x3;
			pi->interf.radio_2057_core1_rssi_wb2_gc_stored =
				read_radio_reg(pi, RADIO_2057_W2_MASTER_CORE0) & 0xc0;
			pi->interf.radio_2057_core2_rssi_wb2_gc_stored =
				read_radio_reg(pi, RADIO_2057_W2_MASTER_CORE1) & 0xc0;
		} else {
			pi->interf.radio_2056_core1_rssi_gain_stored =
				read_radio_reg(pi, (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX0));
			pi->interf.radio_2056_core2_rssi_gain_stored =
				read_radio_reg(pi, (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX1));
		}

		pi->interf.energy_drop_timeout_len_stored =
			phy_reg_read(pi, NPHY_energydroptimeoutLen);

		pi->interf.ed_crs40_assertthld0_stored=
			phy_reg_read(pi, NPHY_ed_crs40AssertThresh0);
		pi->interf.ed_crs40_assertthld1_stored=
			phy_reg_read(pi, NPHY_ed_crs40AssertThresh1);
		pi->interf.ed_crs40_deassertthld0_stored=
			phy_reg_read(pi, NPHY_ed_crs40DeassertThresh0);
		pi->interf.ed_crs40_deassertthld1_stored=
			phy_reg_read(pi, NPHY_ed_crs40DeassertThresh1);
		pi->interf.ed_crs20L_assertthld0_stored=
			phy_reg_read(pi, NPHY_ed_crs20LAssertThresh0);
		pi->interf.ed_crs20L_assertthld1_stored=
			phy_reg_read(pi, NPHY_ed_crs20LAssertThresh1);
		pi->interf.ed_crs20L_deassertthld0_stored=
			phy_reg_read(pi, NPHY_ed_crs20LDeassertThresh0);
		pi->interf.ed_crs20L_deassertthld1_stored=
			phy_reg_read(pi, NPHY_ed_crs20LDeassertThresh1);

		pi->interf.ed_crs20U_assertthld0_stored=
			phy_reg_read(pi, NPHY_ed_crs20UAssertThresh0);
		pi->interf.ed_crs20U_assertthld1_stored=
			phy_reg_read(pi, NPHY_ed_crs20UAssertThresh1);
		pi->interf.ed_crs20U_deassertthld0_stored=
			phy_reg_read(pi, NPHY_ed_crs20UDeassertThresh0);
		pi->interf.ed_crs20U_deassertthld1_stored=
			phy_reg_read(pi, NPHY_ed_crs20UDeassertThresh1);

	} else {
		pi->interf.aci.nphy.radio_2055_core1_rxrf_spc1 =
			read_radio_reg(pi, RADIO_2055_CORE1_RXRF_SPC1);
		pi->interf.aci.nphy.radio_2055_core2_rxrf_spc1 =
			read_radio_reg(pi, RADIO_2055_CORE2_RXRF_SPC1);

		pi->interf.aci.nphy.gain_boost = pi->nphy_gain_boost;

		pi->interf.aci.nphy.radio_2055_core1_rxbb_rxcal_ctrl =
			read_radio_reg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL);
		pi->interf.aci.nphy.radio_2055_core2_rxbb_rxcal_ctrl =
			read_radio_reg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL);

		pi->interf.aci.nphy.overrideDigiGain1 =
			phy_reg_read(pi, NPHY_overrideDigiGain1);
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			pi->interf.aci.nphy.bphy_peak_energy_lo =
				phy_reg_read(pi, (NPHY_TO_BPHY_OFF+BPHY_PEAK_ENERGY_LO));
		}

		pi->interf.aci.nphy.init_gain_code_core1 =
			phy_reg_read(pi, NPHY_Core1InitGainCode);
		pi->interf.aci.nphy.init_gain_code_core2 =
			phy_reg_read(pi, NPHY_Core2InitGainCode);
		wlc_phy_table_read_nphy(pi, 7, pi->pubpi.phy_corenum, 0x106, 16,
			pi->interf.aci.nphy.init_gain_table);

		pi->interf.aci.nphy.clip1_hi_gain_code_core1 =
			phy_reg_read(pi, NPHY_Core1Clip1HiGainCode);
		pi->interf.aci.nphy.clip1_hi_gain_code_core2 =
			phy_reg_read(pi, NPHY_Core2Clip1HiGainCode);

		pi->interf.aci.nphy.clip1_md_gain_code_core1 =
			phy_reg_read(pi, NPHY_Core1Clip1MdGainCode);
		pi->interf.aci.nphy.clip1_md_gain_code_core2 =
			phy_reg_read(pi, NPHY_Core2Clip1MdGainCode);

		pi->interf.aci.nphy.clip1_lo_gain_code_core1 =
			phy_reg_read(pi, NPHY_Core1Clip1LoGainCode);
		pi->interf.aci.nphy.clip1_lo_gain_code_core2 =
			phy_reg_read(pi, NPHY_Core2Clip1LoGainCode);

		pi->interf.aci.nphy.nb_clip_thresh_core1 =
			phy_reg_read(pi, NPHY_Core1nbClipThreshold);
		pi->interf.aci.nphy.nb_clip_thresh_core2 =
			phy_reg_read(pi, NPHY_Core2nbClipThreshold);

		/* Adjust W1 Clip thresh based on gainctrl changes */
		pi->interf.aci.nphy.w1_clip_thresh_core1 =
			phy_reg_read(pi, NPHY_Core1clipwbThreshold);
		pi->interf.aci.nphy.w1_clip_thresh_core2 =
			phy_reg_read(pi, NPHY_Core2clipwbThreshold);

		pi->interf.aci.nphy.cck_compute_gain_info_core1 =
			phy_reg_read(pi,  NPHY_Core1cckcomputeGainInfo);
		pi->interf.aci.nphy.cck_compute_gain_info_core2 =
			phy_reg_read(pi,  NPHY_Core2cckcomputeGainInfo);

		pi->interf.aci.nphy.energy_drop_timeout_len =
			phy_reg_read(pi, NPHY_energydroptimeoutLen);

		pi->interf.aci.nphy.crs_threshold2u =
			phy_reg_read(pi, NPHY_crsThreshold2u);
	}
	pi->interf.store_values = TRUE;

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

void
wlc_phy_noisemode_reset_nphy(phy_info_t *pi)
{
	bool suspend;

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {

		/* software reset */
		pi->interf.noise.newgain_initgain = pi->interf.init_gain_code_core1_stored;
		pi->interf.noise.newgain_rfseq = pi->interf.init_gain_table_stored[0];
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.noise.newgainb_initgain =
				pi->interf.init_gain_codeb_core1_stored;
		}
		pi->interf.noise.changeinitgain = FALSE;

		pi->interf.noise.noise_glitch_low_detect_total = 0;
		pi->interf.noise.noise_glitch_high_detect_total = 0;

		/* set base crsminpwr table index for interference mitigation */
		pi->interf.crsminpwr_index = 0;

		pi->interf.crsminpwr_index_aci_on = 0;
		pi->interf.crsminpwr_index_aci_off = 0;

		pi->interf.noise.nphy_noise_noassoc_glitch_th_up =
			NPHY_NOISE_NOASSOC_GLITCH_TH_UP;
		pi->interf.noise.nphy_noise_noassoc_glitch_th_dn =
			NPHY_NOISE_NOASSOC_GLITCH_TH_DN;
		pi->interf.noise.nphy_noise_assoc_glitch_th_up =
			NPHY_NOISE_ASSOC_GLITCH_TH_UP;
		pi->interf.noise.nphy_noise_assoc_glitch_th_dn =
			NPHY_NOISE_ASSOC_GLITCH_TH_DN;
		pi->interf.noise.nphy_noise_assoc_aci_glitch_th_up =
			NPHY_NOISE_ASSOC_ACI_GLITCH_TH_UP;
		pi->interf.noise.nphy_noise_assoc_aci_glitch_th_dn =
			NPHY_NOISE_ASSOC_ACI_GLITCH_TH_DN;
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.noise.nphy_noise_assoc_enter_th =
				NPHY_NOISE_ASSOC_ENTER_TH_REV7;
			pi->interf.noise.nphy_noise_noassoc_enter_th =
				NPHY_NOISE_NOASSOC_ENTER_TH_REV7;
			if (NREV_IS(pi->pubpi.phy_rev, 16)) {
				pi->interf.noise.nphy_noise_assoc_rx_glitch_badplcp_enter_th =
					NPHY_NOISE_ASSOC_RX_GLITCH_BADPLCP_ENTER_TH_REV16;
			} else {
				pi->interf.noise.nphy_noise_assoc_rx_glitch_badplcp_enter_th =
					NPHY_NOISE_ASSOC_RX_GLITCH_BADPLCP_ENTER_TH_REV7;
			}
		} else {
			pi->interf.noise.nphy_noise_assoc_enter_th =
				NPHY_NOISE_ASSOC_ENTER_TH;
			pi->interf.noise.nphy_noise_noassoc_enter_th =
				NPHY_NOISE_NOASSOC_ENTER_TH;
			pi->interf.noise.nphy_noise_assoc_rx_glitch_badplcp_enter_th =
				NPHY_NOISE_ASSOC_RX_GLITCH_BADPLCP_ENTER_TH;
		}
		pi->interf.noise.nphy_noise_noassoc_crsidx_incr =
			NPHY_NOISE_NOASSOC_CRSIDX_INCR;
		pi->interf.noise.nphy_noise_assoc_crsidx_incr =
			NPHY_NOISE_ASSOC_CRSIDX_INCR;
		pi->interf.noise.nphy_noise_crsidx_decr =
			NPHY_NOISE_CRSIDX_DECR;

		if (CHIPID(pi->sh->chip) != BCM43237_CHIP_ID)
			wlc_phy_aci_noise_shared_reset_nphy(pi);
	}
	pi->interf.store_values = FALSE;
	pi->interf.noise_sw_set = FALSE;

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

/* noise mitigation mode, hardware and software change */
static void
wlc_phy_noisemode_set_nphy(phy_info_t *pi, bool raise)
{

	wlc_phy_noise_adj_thresholds_nphy(pi, raise);
	wlc_phy_aci_noise_shared_hw_set_nphy(pi, FALSE, FALSE);
	wlc_phy_noise_sw_set_nphy(pi);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		PHY_ACI(("wlc_phy_noisemode_set_nphy: raise = %d,"
			" crsminpwr = 0x%x, crsminpwr index = %d,"
			" init gain = 0x%x\n", raise, pi->interf.crsminpwru0,
			pi->interf.crsminpwr_index,
			pi->interf.init_gain_core1));
	} else {
		PHY_ACI(("wlc_phy_noisemode_set_nphy: raise = %d,"
			" crsminpwr = 0x%x, crsminpwr index = %d,"
			" init gain = 0x%x\n", raise, pi->interf.crsminpwr0,
			pi->interf.crsminpwr_index,
			pi->interf.init_gain_core1));
	}
}

/* noise mitigation hardware modifications */
static void
wlc_phy_noise_adj_thresholds_nphy(phy_info_t *pi, bool raise)
{
	/* now, increase the crsminpwr threshold in 0.25 dBm steps
	 * formula:  round((10.^(([-91:+0.25:-80]-2+69-30)/10)*50)*(2^9/0.4)^2 /(2^4)
	 * (this obviously assumes 69 dB init gain, which may no longer be exactly true)
	 */
	uint16 crsminpwr_array[] = { 20, 22, 23, 24, 26, 27, 29, 30, 32, 34, 36, 38, 41,
		43, 46, 48, 51, 54, 57, 61, 64, 68, 72, 77, 81, 86, 91, 96, 102, 108, 115, 121,
		129, 136, 144, 153, 162, 172, 182, 192, 204, 216, 229, 242, 255};

	/* formula 2057: round(2^3*log2((10.^(([-91:0.25:-65]-3+68-30)/10)*50)*(2^9/0.4)^2)) */
	uint16 crsminpwr_array_rev_7[] = {
		61, 62, 63, 63, 64, 65, 65, 66, 67, 67, 68, 69, 69, 70, 71, 71,
		72, 73, 73, 74, 75, 75, 76, 77, 77, 78, 79, 79, 80, 81, 81, 82, 83,
		83, 84, 85, 85, 86, 87, 87, 88, 89, 89, 90, 91, 91, 92, 93, 93, 94,
		95, 95, 96, 97, 97, 98, 99, 99, 100, 101, 101, 102, 103, 103, 104, 105, 105,
		106, 107, 107, 108, 109, 109, 110, 111, 111, 112, 113, 113, 114, 115, 115, 116, 117,
		117, 118, 119, 119, 120, 121, 121, 122, 123, 123, 124, 125, 125, 126, 127, 127, 128,
		129, 129, 130, 131};

	uint16 min_crsminpwr;
	uint16 curgain, newgainarray[4], origgain;
	int16 newgain;
	uint16 *crsminpwr_array_ptr;
	uint16 crsminpwr_array_max_index;
	uint16 tempgain;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		crsminpwr_array_ptr = crsminpwr_array_rev_7;
		/* current max_index is 45, translating to ~-80 dBm */
		crsminpwr_array_max_index = NPHY_NOISE_CRSMINPWR_ARRAY_MAX_INDEX_REV_7;
	} else {
		crsminpwr_array_ptr = crsminpwr_array;
		crsminpwr_array_max_index = NPHY_NOISE_CRSMINPWR_ARRAY_MAX_INDEX;
	}

	/* only do something for 4322 and above */
	if (NREV_GE(pi->pubpi.phy_rev, 3) && (pi->sh->interference_mode
		== WLAN_AUTO_W_NOISE ||
		pi->sh->interference_mode == NON_WLAN)) {
		/* to reduce crs glitches, we will try to use crs min pwr */
		/* threshold for ofdm in 1 dbm steps, up to a max value (-83 dbm?) */

		if (raise == 1) {

			/* remember default hpvga (bq1) gain (for crsmin_limit) */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				tempgain = (uint16) ((phy_reg_read(pi, NPHY_Core1InitGainCodeB2057))
					>> NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
			} else {
				tempgain = (uint16) ((phy_reg_read(pi, NPHY_Core1InitGainCodeA2056))
					>> NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
			}

			/* increase the index by 1, make sure it's in bounds */
			if (pi->interf.crsminpwr_index <
				crsminpwr_array_max_index) {
				if (PUB_NOT_ASSOC(pi)) {
					/* raise by 4 dB (0.25 dB steps) */
					pi->interf.crsminpwr_index +=
					pi->interf.noise.nphy_noise_noassoc_crsidx_incr;
				} else
				{
					/* raise by 2 dB (0.25 dB steps) */
					pi->interf.crsminpwr_index +=
					pi->interf.noise.nphy_noise_assoc_crsidx_incr;
				}
				if (pi->interf.crsminpwr_index >
				    crsminpwr_array_max_index) {
					pi->interf.crsminpwr_index =
					crsminpwr_array_max_index;
				}
			} else {
				/* maxed out crsminpwr index, reduce init gain */
				/* reducing gain by 3 db with last stage elements */
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					if (PUB_NOT_ASSOC(pi)) {
						newgain = (uint16) ((phy_reg_read(pi,
						NPHY_Core1InitGainCodeB2057))
						>>
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT)
						- 2;
					} else
					{
						newgain = (uint16) ((phy_reg_read(pi,
						NPHY_Core1InitGainCodeB2057)) >>
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT)
						- 1;
					}
				} else {
					if (PUB_NOT_ASSOC(pi)) {
						newgain = (uint16) ((phy_reg_read(pi,
						NPHY_Core1InitGainCodeA2056))
				        >>
				        NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT)
				        - 2;
					} else
					{
						newgain = (uint16) ((phy_reg_read(pi,
						NPHY_Core1InitGainCodeA2056))
					    >>
					    NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT)
					    - 1;
					}
				}

				/* if newgain is less than 0, can't go any lower */
				if (newgain < 0)
					newgain = 0;

				/* change hpvga gains */

				if (((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4748_CHIP_ID)) &&
				(pi->sh->chippkg == BCM4718_PKG_ID)) {
					newgain = (uint16) ((phy_reg_read(pi,
					NPHY_Core1InitGainCodeA2056)) >>
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
				}

				/* for phyrev 3 and later, limit init gain reduction */
				/* based on rssi value */
				if (NREV_GE(pi->pubpi.phy_rev, 3) && !(PUB_NOT_ASSOC(pi))) {
					wlc_phy_noise_limit_rfgain_nphy(pi, &newgain);
				}

				pi->interf.noise.newgain_initgain = newgain; /* CY added this */

				/* modify tx to rx rfseq */
				wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain);

				if (PUB_NOT_ASSOC(pi)) {
					newgain = (curgain>> 12) - 2;
				} else
				{
					newgain = (curgain>> 12) - 1;
				}
				if (newgain < 0)
					newgain = 0;

				if (NREV_GE(pi->pubpi.phy_rev, 3) && !(PUB_NOT_ASSOC(pi))) {
					/* can we be associated but not have an rssi value? */
					wlc_phy_noise_limit_rfgain_nphy(pi, &newgain);
				}
				if (tempgain != newgain)
					pi->interf.noise.changeinitgain = TRUE;
				else
					pi->interf.noise.changeinitgain = FALSE;

				/* update hpgva/bq1 to new gain (for crsmin_limit) */
				tempgain = newgain;

				/* map to full gain code */
				newgain = (newgain << 12) | (curgain & 0xfff);

				if (((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4748_CHIP_ID)) &&
				(pi->sh->chippkg == BCM4718_PKG_ID)) {
					pi->interf.noise.newgain_rfseq = curgain;
				} else {
					pi->interf.noise.newgain_rfseq = newgain;
				}
			}

			/* rev 7 changes crsminpwr only, limit the change */
			/* based on rssi value */
			/* concern:  bphy doesn't get limited the same way */
			if (NREV_GE(pi->pubpi.phy_rev, 3) && !(PUB_NOT_ASSOC(pi))) {
				wlc_phy_noise_limit_crsmin_nphy(pi, tempgain);
			}

		} else if (raise == 0) {
			/* lower */
			if (pi->aci_state & ACI_ACTIVE) {
				origgain = pi->interf.max_hpvga_acion_2G;
			} else {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					origgain =
					(pi->interf.init_gain_codeb_core1_stored
					>>
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
				} else {
					origgain =
					(pi->interf.init_gain_code_core1_stored
					>>
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
				}
			}
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				newgain = (uint16)
				((phy_reg_read(pi, NPHY_Core1InitGainCodeB2057))
				>>
				NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
			} else {
				newgain = (uint16)
				((phy_reg_read(pi, NPHY_Core1InitGainCodeA2056))
				>>
				NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
			}
			if (newgain < origgain) {
				/* gain currently needs to be raised */
				newgain++;
			} else {
				/* init gain hasn't changed.  check crsminpwr */
				if (pi->interf.crsminpwr_index >
					pi->interf.noise.nphy_noise_crsidx_decr) {
						pi->interf.crsminpwr_index -=
						pi->interf.noise.nphy_noise_crsidx_decr;
				} else {
					pi->interf.crsminpwr_index = 0;
				}
			}
			if (newgain != origgain)
				pi->interf.noise.changeinitgain = TRUE;
			else
				pi->interf.noise.changeinitgain = FALSE;

			pi->interf.noise.newgain_initgain = newgain; /* CY added this */

			/* modify tx to rx rfseq */
			if (pi->aci_state & ACI_ACTIVE) {
				origgain = pi->interf.max_hpvga_acion_2G;
			} else {
				origgain = pi->interf.init_gain_table_stored[0] >> 12;
			}
			wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain);

			newgain = (curgain>> 12) + 1;
			if (newgain > origgain)
				newgain = origgain;
			newgain = (newgain << 12) | (curgain & 0xfff);
			newgainarray[0] = newgain; /* unused? */
			newgainarray[1] = newgain;
			newgainarray[2] = newgain;
			newgainarray[3] = newgain;

			pi->interf.noise.newgain_rfseq = newgain;
		}

		/* set register */
		/* check to make sure that the smallest value isn't smaller than
		 * the agreed upon value from workarounds
		 */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			if (crsminpwr_array_ptr[pi->interf.crsminpwr_index] <
				pi->interf.crsminpwrthld_40_stored) {
				min_crsminpwr = pi->interf.crsminpwrthld_40_stored;
			} else {
				min_crsminpwr = crsminpwr_array_ptr[pi->interf.crsminpwr_index];
			}
			pi->interf.noise.newcrsminpwr_40 = min_crsminpwr;
		}

		if (crsminpwr_array_ptr[pi->interf.crsminpwr_index] <
		    pi->interf.crsminpwrthld_20U_stored) {
			min_crsminpwr = pi->interf.crsminpwrthld_20U_stored;
		} else {
			min_crsminpwr = crsminpwr_array_ptr[pi->interf.crsminpwr_index];
		}
		pi->interf.noise.newcrsminpwr_20U = min_crsminpwr;

		if (crsminpwr_array_ptr[pi->interf.crsminpwr_index] <
		    pi->interf.crsminpwrthld_20L_stored) {
			min_crsminpwr = pi->interf.crsminpwrthld_20L_stored;
		} else {
			min_crsminpwr = crsminpwr_array_ptr[pi->interf.crsminpwr_index];
		}
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
		NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			if ((uint16) (phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff) <
			min_crsminpwr)
				min_crsminpwr =
				(uint16) (phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff);
		}
		pi->interf.noise.newcrsminpwr_20L = min_crsminpwr;
	} else {
		/* currently no changes for other revs */
	}
}

/* noise mitigation hardware modifications */
static void
wlc_phy_noise_limit_crsmin_nphy(phy_info_t *pi, uint16 gain)
{
#ifdef STA
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	int16 rssi_avg = pi_nphy->intf_rssi_avg;
	int16 *pwr_array;
	int16 max_hpvga;
	int16 base_rssi_avg;
	int16 idx;
	/* formula 2057: round(2^3*log2((10.^(([-90:0.25:-58]-3+68-30)/10)*50)*(2^9/0.4)^2)) */
	/* if this formula changes, then the constants here need to change too */
	/* for phyrev 7 or greater */

	if (!NPHY_INTF_RSSI_ENAB(pi))
		return;

	pwr_array = pi_nphy->crsmin_pwr_aci2g;

	if (!(pi->aci_state == ACI_ACTIVE)) {
		max_hpvga = pi->interf.max_hpvga_acioff_2G;
		base_rssi_avg = pi_nphy->crsmin_rssi_avg_acioff_2G;
	} else {
		max_hpvga = pi->interf.max_hpvga_acion_2G;
		base_rssi_avg = pi_nphy->crsmin_rssi_avg_acion_2G;
	}

	PHY_TRACE(("%s: rssi_avg = %d input_gain = %d max_hpvga = %d base_rssi_avg = %d \n",
		__FUNCTION__, rssi_avg, gain, max_hpvga, base_rssi_avg));

	if (gain == max_hpvga) {

		if (rssi_avg  < base_rssi_avg)
				rssi_avg = base_rssi_avg - 1;

		idx = ((rssi_avg - base_rssi_avg) + (PHY_CRSMIN_RANGE))  / PHY_CRSMIN_RANGE;


		if (idx > PHY_CRSMIN_IDX_MAX)
			return;

		PHY_TRACE(("%s: pi->interf.crsminpwr_index = %d pwr_array[%d] = %d \n",
			__FUNCTION__, pi->interf.crsminpwr_index, idx, pwr_array[idx]));

		if (pi->interf.crsminpwr_index > pwr_array[idx]) {
			pi->interf.crsminpwr_index = pwr_array[idx];
		}
	}


#endif /* STA */
}


/* noise mitigation hardware modifications */
static void
wlc_phy_noise_limit_rfgain_nphy(phy_info_t *pi, int16 *newgain)
{
#ifdef STA

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	int16 rssi_avg = pi_nphy->intf_rssi_avg;
	int16 max_hpvga;
	int16 base_rssi;
	int16 maxrssi;
	int16 idx;


	if (!NPHY_INTF_RSSI_ENAB(pi))
		return;

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		if ((pi->aci_state == ACI_ACTIVE)) {
			/* 5G channel, currently no ACI mitigation is allowed */
			return;
		}
	}

	if (!(pi->aci_state == ACI_ACTIVE)) {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			max_hpvga = pi->interf.max_hpvga_acioff_2G;
			base_rssi = pi_nphy->rfgain_rssi_avg_acioff_2G;
			maxrssi = pi_nphy->rfgain_rssi_avg_acioff_2G_max;
		} else {
			max_hpvga = pi->interf.max_hpvga_acioff_5G;
			base_rssi = pi_nphy->rfgain_rssi_avg_acioff_5G;
			maxrssi = pi_nphy->rfgain_rssi_avg_acioff_5G_max;
		}
	} else {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			max_hpvga = pi->interf.max_hpvga_acion_2G;
			base_rssi = pi_nphy->rfgain_rssi_avg_acion_2G;
			maxrssi = pi_nphy->rfgain_rssi_avg_acion_2G_max;
		} else {
			max_hpvga = pi->interf.max_hpvga_acion_5G;
			base_rssi = pi_nphy->rfgain_rssi_avg_acion_5G;
			maxrssi = pi_nphy->rfgain_rssi_avg_acion_5G_max;
		}
	}

	PHY_TRACE(("%s:rssi_avg= %d max_hpvga= %d base_rssi= %d maxrssi= %d newgain= %d\n",
		__FUNCTION__, rssi_avg, max_hpvga, base_rssi, maxrssi, *newgain));

	if (rssi_avg > maxrssi)
		return;

	if (rssi_avg < base_rssi)
		rssi_avg = base_rssi - 1;

	idx = (rssi_avg - base_rssi + PHY_CRSMIN_RANGE) / PHY_CRSMIN_RANGE;

	max_hpvga -= idx;

	if (max_hpvga >= 0 && (*newgain < max_hpvga)) {
		*newgain = max_hpvga;

		PHY_TRACE(("%s:newgain-> idx = %d input_newgain = %d max_hpvga = %d\n",
			__FUNCTION__, idx,  *newgain, max_hpvga));
	}

#endif /* STA */
}


/* noise mitigation software modification */
static void
wlc_phy_noise_sw_set_nphy(phy_info_t *pi)
{
	int16 newgain;
	uint i;

	/* only do something for 4322 and above */
	if (NREV_GE(pi->pubpi.phy_rev, 3) &&
		(pi->sh->interference_mode == WLAN_AUTO_W_NOISE ||
		pi->sh->interference_mode == NON_WLAN)) {

		/* store off the values */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			pi->interf.crsminpwr0 =
				(uint16) (phy_reg_read(pi, NPHY_crsminpower0) & 0xff);
		}
		pi->interf.crsminpwrl0 =
			(uint16) (phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff);
		pi->interf.crsminpwru0 =
			(uint16) (phy_reg_read(pi, NPHY_crsminpoweru0) & 0xff);
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.init_gain_core1 =
				phy_reg_read(pi, NPHY_Core1InitGainCodeA2057);
			pi->interf.init_gain_core2 =
				phy_reg_read(pi, NPHY_Core2InitGainCodeA2057);
			pi->interf.init_gainb_core1 =
				phy_reg_read(pi, NPHY_Core1InitGainCodeB2057);
			pi->interf.init_gainb_core2 =
				phy_reg_read(pi, NPHY_Core2InitGainCodeB2057);
		} else {
			pi->interf.init_gain_core1 =
				phy_reg_read(pi, NPHY_Core1InitGainCodeA2056);
			pi->interf.init_gain_core2 =
				phy_reg_read(pi, NPHY_Core2InitGainCodeA2056);
		}
		wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &newgain);
		for (i = 0; i < pi->pubpi.phy_corenum; i++) {
			pi->interf.init_gain_rfseq[i] = newgain;
		}

		pi->interf.noise.noise_glitch_high_detect_total = 0;
		pi->interf.noise.noise_glitch_low_detect_total = 0;

		pi->interf.noise_sw_set = TRUE;
	}
}

/* initialize aci parameters */
void
wlc_phy_aci_init_nphy(phy_info_t *pi)
{

	/* Can be changed via ioctl/iovar */
	pi->interf.aci.nphy.detect_repeat_ctr = 2;
	pi->interf.aci.nphy.detect_num_samples = 50;
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		pi->interf.aci.enter_thresh = 100;
		pi->interf.aci.nphy.adcpwr_enter_thresh = 500;
		pi->interf.aci.nphy.adcpwr_exit_thresh = 500;
		pi->interf.aci.nphy.undetect_window_sz = 5;
	} else {
		pi->interf.aci.enter_thresh = 50;
		pi->interf.aci.nphy.adcpwr_enter_thresh = 500;
		pi->interf.aci.nphy.adcpwr_exit_thresh = 500;
		pi->interf.aci.nphy.undetect_window_sz = 5;
	}

	/* Phyreg 0xc33(bphy eneregy thresh values for ACI pwr levels(lo, md, hi) */
	pi->interf.aci.nphy.b_energy_lo_aci = 0x40;
	pi->interf.aci.nphy.b_energy_md_aci = 0x80;
	pi->interf.aci.nphy.b_energy_hi_aci = 0xc0;
}

/* aci mode reset hardware and software states */
void
wlc_phy_acimode_reset_nphy(phy_info_t *pi)
{
	bool suspend;

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		wlc_phy_aci_init_nphy(pi);
		wlc_phy_acimode_set_nphy(pi, FALSE, PHY_ACI_PWR_NOTPRESENT);
		wlc_phy_aci_sw_reset_nphy(pi);
		wlc_phy_aci_noise_shared_reset_nphy(pi);
	}

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

/* aci software state reset */
void
wlc_phy_aci_sw_reset_nphy(phy_info_t *pi)
{
	int i;
	pi->interf.aci.detect_index = 0;
	pi->interf.aci.detect_total = 0;
	pi->interf.aci.nphy.detection_in_progress = FALSE;
	for (i = 0; i < NPHY_ACI_MAX_UNDETECT_WINDOW_SZ; i++) {
		pi->interf.aci.detect_list[i] = 0;
		pi->interf.aci.detect_acipwr_lt_list[i] = -100;
	}
	pi->interf.aci.detect_acipwr_max = PHY_ACI_PWR_NOTPRESENT;

	pi->aci_state &= ~ACI_ACTIVE;
	wlapi_high_update_phy_mode(pi->sh->physhim, 0);
}

void
wlc_phy_acimode_upd_nphy(phy_info_t *pi)
{
	int aci_pwr;
	uint8 aci_detect = 0;
	uint16 hpvga_gain, orig_hpvga_gain;
	int16 delta_hpvga_gain = 0;
	int16 newgain;
	uint16 curgain, newgainarray[4];
	uint i;

	/* !! suspend MAC first */
	wlapi_suspend_mac_and_wait(pi->sh->physhim);

	aci_pwr = wlc_phy_aci_scan_nphy(pi);
	if (aci_pwr != PHY_ACI_PWR_NOTPRESENT) {
		aci_detect = 1;
	}

	/* evict old value */
	pi->interf.aci.detect_total -= pi->interf.aci.detect_list[pi->interf.aci.detect_index];

	/* admit new value */
	pi->interf.aci.detect_total += aci_detect;

	pi->interf.aci.detect_list[pi->interf.aci.detect_index] = aci_detect;
	pi->interf.aci.detect_acipwr_lt_list[pi->interf.aci.detect_index] = aci_pwr;
	pi->interf.aci.detect_index++;

	if (pi->interf.aci.detect_index >= pi->interf.aci.nphy.undetect_window_sz)
		pi->interf.aci.detect_index = 0;

	for (i = 0; i < pi->interf.aci.nphy.undetect_window_sz; i++) {
		if ((pi->interf.aci.detect_list[i] == 1) &&
		    (pi->interf.aci.detect_acipwr_lt_list[i] > aci_pwr))
			aci_pwr = pi->interf.aci.detect_acipwr_lt_list[i];
	}

	if (pi->aci_state & ACI_ACTIVE) {
		if (pi->interf.aci.detect_total == 0) {
			if (pi->sh->interference_mode == WLAN_AUTO_W_NOISE &&
				NREV_GE(pi->pubpi.phy_rev, 3)) {

				/* about to exit ACI mode, save off variables */
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					pi->interf.crsminpwr0_aci_on =
						pi->interf.crsminpwr0;
				}
				pi->interf.crsminpwrl0_aci_on =
					pi->interf.crsminpwrl0;
				pi->interf.crsminpwru0_aci_on =
					pi->interf.crsminpwru0;
				pi->interf.crsminpwr_index_aci_on =
					pi->interf.crsminpwr_index;
				pi->interf.init_gain_core1_aci_on =
					pi->interf.init_gain_core1;
				pi->interf.init_gain_core2_aci_on =
					pi->interf.init_gain_core2;
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					pi->interf.init_gainb_core1_aci_on =
						pi->interf.init_gainb_core1;
					pi->interf.init_gainb_core2_aci_on =
						pi->interf.init_gainb_core2;
				}
				wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16,
					pi->interf.init_gain_rfseq_aci_on);

				/* disable ACI mitigation */
				wlc_phy_acimode_set_nphy(pi, FALSE, PHY_ACI_PWR_NOTPRESENT);

			} else {
				wlc_phy_acimode_set_nphy(pi, FALSE, PHY_ACI_PWR_NOTPRESENT);
			}
		} else if (aci_pwr != pi->interf.aci.detect_acipwr_max) {
			wlc_phy_aci_pwr_upd_nphy(pi, aci_pwr);
		} else {
			/* do nothing */
		}
	} else {
		if (pi->interf.aci.detect_total >= 1) {

			if (pi->sh->interference_mode == WLAN_AUTO_W_NOISE &&
				NREV_GE(pi->pubpi.phy_rev, 3)) {

				/* going into ACI mitigation mode, save off values */
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					pi->interf.crsminpwr0_aci_off =
						pi->interf.crsminpwr0;
				}
				pi->interf.crsminpwrl0_aci_off =
					pi->interf.crsminpwrl0;
				pi->interf.crsminpwru0_aci_off =
					pi->interf.crsminpwru0;
				pi->interf.crsminpwr_index_aci_off =
					pi->interf.crsminpwr_index;

				pi->interf.init_gain_core1_aci_off =
					pi->interf.init_gain_core1;
				pi->interf.init_gain_core2_aci_off =
					pi->interf.init_gain_core2;
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					pi->interf.init_gainb_core1_aci_off =
						pi->interf.init_gainb_core1;
					pi->interf.init_gainb_core2_aci_off =
						pi->interf.init_gainb_core2;
				}
				wlc_phy_table_read_nphy(pi, 7, 2, 0x106, 16,
					pi->interf.init_gain_rfseq_aci_off);

				/* check to see what the delta is for the hpvga gain */
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					hpvga_gain = (uint16) ((phy_reg_read(pi,
					NPHY_Core1InitGainCodeB2057)) >>
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);

					orig_hpvga_gain = (pi->interf.init_gain_code_core1_stored
						>>
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
					/* minus 2 here for difference in overall init gain */
					/* for aci mitigation on vs. off */
					delta_hpvga_gain = (orig_hpvga_gain - hpvga_gain) - 2;
					if (delta_hpvga_gain < 0)
						delta_hpvga_gain = 0;
				} else {
					hpvga_gain = (uint16) ((phy_reg_read(pi,
						NPHY_Core1InitGainCodeA2056)) >>
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);

					orig_hpvga_gain = (pi->interf.init_gain_code_core1_stored
						>>
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
					/* minus 2 here for difference in overall init gain */
					/* for aci mitigation on vs. off */
					delta_hpvga_gain = (orig_hpvga_gain - hpvga_gain) - 2;
					if (delta_hpvga_gain < 0)
						delta_hpvga_gain = 0;
				}

				/* enable ACI mitigation */
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					wlc_phy_acimode_set_nphy(pi, TRUE, aci_pwr);
				}

				if (pi->interf.aci_on_firsttime) {
					/* never triggered ACI before.  do not use set values */
					pi->interf.aci_on_firsttime = FALSE;

					/* if aci mitigation off hpvga gain is different,
					 * then change aci mitigation on hpvga gain by
					 * the same amount roughly
					 */
					if (NREV_GE(pi->pubpi.phy_rev, 7) &&
						(delta_hpvga_gain > 0)) {
						/*  back off init gains by corresponding amount */
						newgain = (uint16) ((phy_reg_read(pi,
						NPHY_Core1InitGainCodeB2057)) >>
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT)
							- delta_hpvga_gain;

						if (newgain < 0)
							newgain = 0;

						phy_reg_mod(pi, NPHY_Core1InitGainCodeB2057,
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK,
						(newgain <<
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT))
						;
						phy_reg_mod(pi, NPHY_Core1InitGainCodeB2057,
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK,
						(newgain <<
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT))
						;
					} else {
						/*  back off init gains by corresponding amount */
						newgain = (uint16) ((phy_reg_read(pi,
						NPHY_Core1InitGainCodeA2056)) >>
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT)
							- delta_hpvga_gain;

						if (newgain < 0)
							newgain = 0;

						phy_reg_mod(pi, NPHY_Core1InitGainCodeA2056,
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_MASK,
						(newgain <<
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT))
						;
						phy_reg_mod(pi, NPHY_Core2InitGainCodeA2056,
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_MASK,
						(newgain <<
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT))
						;
					}

					/* modify tx to rx rfseq */
					wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16,
						&curgain);

					newgain = (curgain >> 12) - delta_hpvga_gain;
					if (newgain < 0)
						newgain = 0;

					newgain = (newgain << 12) | (curgain & 0xfff);
					newgainarray[0] = newgain;
					newgainarray[1] = newgain;
					newgainarray[2] = newgain;
					newgainarray[3] = newgain;
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x106, 16,
						newgainarray);

					/* save off values for next time */
					if (NREV_LT(pi->pubpi.phy_rev, 7)) {
						pi->interf.crsminpwr0 = (uint16)
							(phy_reg_read(pi,
							NPHY_crsminpower0) & 0xff);
					}
					pi->interf.crsminpwrl0 = (uint16)
						(phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff);
					pi->interf.crsminpwru0 = (uint16)
						(phy_reg_read(pi, NPHY_crsminpoweru0) & 0xff);
					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						pi->interf.init_gain_core1 =
						phy_reg_read(pi, NPHY_Core1InitGainCodeA2057);
						pi->interf.init_gain_core2 =
						phy_reg_read(pi, NPHY_Core2InitGainCodeA2057);
						pi->interf.init_gainb_core1 =
						phy_reg_read(pi, NPHY_Core1InitGainCodeB2057);
						pi->interf.init_gainb_core2 =
						phy_reg_read(pi, NPHY_Core2InitGainCodeB2057);
					} else {
						pi->interf.init_gain_core1 =
						phy_reg_read(pi, NPHY_Core1InitGainCodeA2056);
						pi->interf.init_gain_core2 =
						phy_reg_read(pi, NPHY_Core2InitGainCodeA2056);
					}
					wlc_phy_table_read_nphy(pi, 7, pi->pubpi.phy_corenum, 0x106,
						16, pi->interf.init_gain_rfseq);
				} else {
					/* now, use values of crsminpwr and init gains that were
					 * determined previously
					 */
					if (NREV_LT(pi->pubpi.phy_rev, 7)) {
						pi->interf.crsminpwr0 =
							pi->interf.crsminpwr0_aci_on;
						phy_reg_mod(pi, NPHY_crsminpower0,
							NPHY_crsminpower0_crsminpower0_MASK,
							pi->interf.crsminpwr0);
					}
					pi->interf.crsminpwrl0 =
						pi->interf.crsminpwrl0_aci_on;
					phy_reg_mod(pi, NPHY_crsminpowerl0,
						NPHY_crsminpowerl0_crsminpower0_MASK,
						pi->interf.crsminpwrl0);
					pi->interf.crsminpwru0 =
						pi->interf.crsminpwru0_aci_on;
					phy_reg_mod(pi, NPHY_crsminpoweru0,
						NPHY_crsminpoweru0_crsminpower0_MASK,
						pi->interf.crsminpwru0);
					pi->interf.crsminpwr_index =
						pi->interf.crsminpwr_index_aci_on;

					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						pi->interf.init_gain_core1 =
							pi->interf.init_gain_core1_aci_on;
						phy_reg_write(pi, NPHY_Core1InitGainCodeA2057,
							pi->interf.init_gain_core1);
						pi->interf.init_gain_core2 =
							pi->interf.init_gain_core2_aci_on;
						phy_reg_write(pi, NPHY_Core2InitGainCodeA2057,
							pi->interf.init_gain_core2);
						pi->interf.init_gainb_core1 =
							pi->interf.init_gainb_core1_aci_on;
						phy_reg_write(pi, NPHY_Core1InitGainCodeB2057,
							pi->interf.init_gainb_core1);
						pi->interf.init_gainb_core2 =
							pi->interf.init_gainb_core2_aci_on;
						phy_reg_write(pi, NPHY_Core2InitGainCodeB2057,
							pi->interf.init_gainb_core2);
					} else {
						pi->interf.init_gain_core1 =
							pi->interf.init_gain_core1_aci_on;
						phy_reg_write(pi, NPHY_Core1InitGainCodeA2056,
							pi->interf.init_gain_core1);
						pi->interf.init_gain_core2 =
							pi->interf.init_gain_core2_aci_on;
						phy_reg_write(pi, NPHY_Core2InitGainCodeA2056,
							pi->interf.init_gain_core2);
					}
					for (i = 0; i < pi->pubpi.phy_corenum; i++) {
						pi->interf.init_gain_rfseq[i] =
							pi->interf.init_gain_rfseq_aci_on[i];
					}

					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x106, 16,
						pi->interf.init_gain_rfseq);

				}
			} else {
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					wlc_phy_acimode_set_nphy(pi, TRUE, aci_pwr);
				}

			}
		}
	}

	wlapi_enable_mac(pi->sh->physhim);

	pi->interf.aci.detect_acipwr_max = aci_pwr;
	PHY_ACI(("wlc_phy_acimode_upd_nphy: aci_state = %d, detect_total = %d\n",
		pi->aci_state, pi->interf.aci.detect_total));
}

int
wlc_phy_aci_scan_nphy(phy_info_t *pi)
{
	int aci_pwr;

	pi->interf.aci.nphy.detection_in_progress = TRUE;
	aci_pwr = wlc_phy_aci_scan_iqbased_nphy(pi);
	pi->interf.aci.nphy.detection_in_progress = FALSE;

	return aci_pwr;
}


/* Return whether or not ACI is present
 * WARNING: this fcn change/restore channel inside, tested on 2G only
 */
static int
wlc_phy_aci_scan_iqbased_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint16 repeat_ctr = pi->interf.aci.nphy.detect_repeat_ctr;
	uint16 nsamps = pi->interf.aci.nphy.detect_num_samples;
	uint16 count_thresh = nsamps/5;
	int num_adc_ranges = 3;	/* ADC power ranges & Valid W2s in that power range */
	uint32 adc_pwrs[] = {pi->interf.aci.nphy.adcpwr_enter_thresh, 1400, 9000, 12000};
	int8 valid_w2s[] = {NPHY_RSSICAL_W2_TARGET - 2, NPHY_RSSICAL_W2_TARGET - 6,
		NPHY_RSSICAL_W2_TARGET - 15};
	uint32 adc_pwrs_rev3[] = {pi->interf.aci.nphy.adcpwr_enter_thresh, 7000, 10000, 14500};
	int8 valid_w2s_rev3[] = {15, 0, -15};
	uint32 adc_pwrs_rev7[] = {pi->interf.aci.nphy.adcpwr_enter_thresh, 7000, 10000, 14500};
	int8 valid_w2s_rev7[] = {15, 0, -15};
	int16 adc_code;
	uint16 adc_code_thresh;
	uint32 avg_adcpwr, adcpwrL, adcpwrR;
	uint32 pwr_ch, pwr = 0;
	bool adcpwr_val;
	int8 w2;
	int avgw2, w2_ch;
	uint16 i, ctr, core, samp, count;
	int chan, start, end;
	chanspec_t orig_chanspec;
	uint8 orig_channel;
	uint16 classifier_state;	/* register to be saved/restored */
	uint16 clip_state[2];
	uint16 clip_off[2] = {0xffff, 0xffff};
	uint8 lna, hpf1, hpf2;
	uint16 rfctrlintc1, rfctrlintc2;
	uint16 rxrf_spc1_core1, rxrf_spc1_core2;
	uint16 rccal_val, core1_rxbb_rccal_ctrl, core2_rxbb_rccal_ctrl;
	uint16 gpiosel, gpio;
	uint16 gpioLoOutEn, gpioHiOutEn;
	int chan_delta, chan_skip;
	uint8 lna1_rev3 = 0, lna2_rev3 = 0, mix_tia_gain_rev3 = 0, lpf_biq0_rev3 = 0;
	uint8 lpf_biq1_rev3 = 0, hpvga_rev3 = 0;
	uint8 tx_pwr_ctrl_state;
	uint8 saved_pwr_idx[2];
	uint16 saved_crsminpwr0 = 0, saved_crsminpwrl0, saved_crsminpwru0;
	uint16 saved_initgaincode_core1 = 0, saved_initgaincode_core2 = 0;
	uint16 saved_initgaincodeb_core1 = 0, saved_initgaincodeb_core2 = 0;
	uint16 saved_initgaincode_rfseq[4];

	ASSERT(nsamps > 0);
	/* save the original chanspec */
	orig_chanspec = pi->radio_chanspec;
	orig_channel = CHSPEC_CHANNEL(orig_chanspec);

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* 4322 */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			adc_code_thresh = (uint16) wlc_phy_sqrt_int(adc_pwrs_rev7[0]/2);
		} else {
			adc_code_thresh = (uint16) wlc_phy_sqrt_int(adc_pwrs_rev3[0]/2);
		}

		/* Save registers that are going to be changed (start) */
		classifier_state = wlc_phy_classifier_nphy(pi, 0, 0);
		wlc_phy_clip_det_nphy(pi, 0, clip_state);

		/* this for restoring the tx pwr index when we return to orig channel */
		saved_pwr_idx[0] = wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_0);
		saved_pwr_idx[1] = wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_1);

		/* save crs min pwr and init gain values */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			saved_crsminpwr0 = (uint16) (phy_reg_read(pi, NPHY_crsminpower0) & 0xff);
		}
		saved_crsminpwrl0 = (uint16) (phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff);
		saved_crsminpwru0 = (uint16) (phy_reg_read(pi, NPHY_crsminpoweru0) & 0xff);
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			saved_initgaincode_core1 =  phy_reg_read(pi, NPHY_Core1InitGainCodeA2057);
			saved_initgaincode_core2 =  phy_reg_read(pi, NPHY_Core2InitGainCodeA2057);
			saved_initgaincodeb_core1 =  phy_reg_read(pi, NPHY_Core1InitGainCodeB2057);
			saved_initgaincodeb_core2 =  phy_reg_read(pi, NPHY_Core2InitGainCodeB2057);
		} else {
			saved_initgaincode_core1 =  phy_reg_read(pi, NPHY_Core1InitGainCodeA2056);
			saved_initgaincode_core2 =  phy_reg_read(pi, NPHY_Core2InitGainCodeA2056);
		}
		wlc_phy_table_read_nphy(pi, 7, 2, 0x106, 16, saved_initgaincode_rfseq);


		/*           instead of using gpioselects (speeds up cal) */
		gpiosel = phy_reg_read(pi, NPHY_gpioSel);
		gpioLoOutEn = phy_reg_read(pi, NPHY_gpioLoOutEn);
		gpioHiOutEn = phy_reg_read(pi, NPHY_gpioHiOutEn);

		/* ************** (end) ************ */

		/* Based on phy bw, set the aci scan delta & skip */
		if (IS40MHZ(pi)) {
			chan_delta = NPHY_ACI_40MHZ_CHANNEL_DELTA_GE_REV3;
			chan_skip = NPHY_ACI_40MHZ_CHANNEL_SKIP_GE_REV3;
		} else {
			chan_delta = NPHY_ACI_CHANNEL_DELTA_GE_REV3;
			chan_skip = NPHY_ACI_CHANNEL_SKIP_GE_REV3;
		}

		/* Channels scan range */
		start = MAX(ACI_FIRST_CHAN, orig_channel - chan_delta);
		end = MIN(ACI_LAST_CHAN, orig_channel + chan_delta);

		/* Algorithm:
		*  1. Scan channels(for power) that are least 4 apart
		*  2. Average adc_pwr & W2 for adc_codes greater than some threshold
		*  3. High power signal can leak in 4 channel apart, so qualify that
		*     with W2. For low adc_pwr W2 will be low, if its coming from adjacent channel
		*/
		for (chan = start; chan <= end; chan++) {
			if ((chan < (orig_channel - chan_skip)) ||
				(chan > (orig_channel + chan_skip))) {

				/* because this function can potentially reinit the phy */
				/* save off the current crs min power and init gain values */
				/* and restore after this function */

				wlc_phy_chanspec_set((wlc_phy_t*)pi, CH20MHZ_CHSPEC(chan));

				/* ** Change phy registers needed for scanning (start) ** */
				/* Classifier off,clip det off, set appropriate gain */
				wlc_phy_classifier_nphy(pi,
					NPHY_ClassifierCtrl_classifierSel_MASK, 4);
				wlc_phy_clip_det_nphy(pi, 1, clip_off);

				/* use overall gain 15 db less than init gain here */
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					/* 51dB gain */
					lna1_rev3 = 3; lna2_rev3 = 3;  mix_tia_gain_rev3 = 4;
					lpf_biq0_rev3 = 2; lpf_biq1_rev3 = 0; hpvga_rev3 = 0;
					/* lna1=25dB, lna2=15, mix=5, lpf_biq0=6, lpf_bq1=0
					*/
					wlc_phy_rfctrl_override_nphy_rev7(
						pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
						(hpvga_rev3 << 8) | (mix_tia_gain_rev3 << 4) |
						 (lna2_rev3 << 2) | lna1_rev3, 0x3, 0,
						NPHY_REV7_RFCTRLOVERRIDE_ID0);
					wlc_phy_rfctrl_override_nphy_rev7(
						pi, NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK,
						(lpf_biq1_rev3 << 4) | lpf_biq0_rev3, 0x3, 0,
						NPHY_REV7_RFCTRLOVERRIDE_ID0);
				} else {
					/* 57dB gain */
					lna1_rev3 = 3; lna2_rev3 = 3;  mix_tia_gain_rev3 = 3;
					lpf_biq0_rev3 = 1; lpf_biq1_rev3 = 0; hpvga_rev3 = 2;
					wlc_phy_rfctrl_override_nphy(pi,
						NPHY_REV3_RfctrlOverride_rxgain_MASK,
						((hpvga_rev3 << 12) | (lpf_biq1_rev3 << 10) |
						(lpf_biq0_rev3 << 8) |
						(mix_tia_gain_rev3 << 4) | (lna2_rev3 << 2) |
						lna1_rev3), 0x3, 0);
				}

				/* Enable the gpio's */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, gpioLoOutEn, 0xffff)
					PHY_REG_WRITE_ENTRY(NPHY, gpioHiOutEn, 0xffff)
				PHY_REG_LIST_EXECUTE(pi);

				/* Select W2 Rssi */
				wlc_phy_rssisel_nphy(pi,
					RADIO_MIMO_CORESEL_ALLRX, NPHY_RSSI_SEL_W2);

				/* ** end (changing registers) ** */

				pwr_ch = 0;
				w2_ch = 32;
				/* Do i-rail for Core1 & q-rail for Core2 to save time */
				for (core = 0; core < pi->pubpi.phy_corenum; core++) {
					phy_reg_write(pi, NPHY_gpioSel, 6+core);
					for (ctr = 0; ctr < repeat_ctr; ctr++) {
						avg_adcpwr = 0;
						avgw2 = 0;
						count = 0;
						for (samp = 0; samp < nsamps; samp++) {
							if (core == PHY_CORE_0)
							    gpio = phy_reg_read(pi, NPHY_gpioLoOut);
							else
							    gpio = phy_reg_read(pi, NPHY_gpioHiOut);

							/* MSB 8bits of ADC are enough */
						    adc_code = ((int16)((gpio & 0x3ff) << 6)) >> 8;
						    w2 = ((int8)(((gpio >> 10) & 0x3f) << 2)) >> 2;
							if (ABS(adc_code) > adc_code_thresh) {
								count++;
								avg_adcpwr += (adc_code * adc_code);
								avgw2 += w2;
							}
						}
						if (count > count_thresh) {
							avg_adcpwr = avg_adcpwr / count;
							if (avg_adcpwr > pwr_ch)
							{
							  avgw2 = avgw2 / count;
							  adcpwr_val = TRUE;
							  for (i = 0; i < num_adc_ranges; i++) {
								if (NREV_GE(pi->pubpi.phy_rev, 7)) {
								  adcpwrL = adc_pwrs_rev7[i];
								  adcpwrR = adc_pwrs_rev7[i+1];
								if ((avg_adcpwr >= adcpwrL) &&
									(avg_adcpwr < adcpwrR)) {
								if (avgw2 < valid_w2s_rev7[i])
									adcpwr_val = FALSE;
									break;
								  }
							  } else {
								  adcpwrL = adc_pwrs_rev3[i];
								  adcpwrR = adc_pwrs_rev3[i+1];
								  if ((avg_adcpwr >= adcpwrL) &&
								    (avg_adcpwr < adcpwrR)) {
								  if (avgw2 < valid_w2s_rev3[i])
									  adcpwr_val = FALSE;
									  break;
								  }
								}
							  }
				              PHY_ACI(("wlc_phy_aci_scan_iqbased_nphy:"
							   " chan=%d avg_adc=%d avgw2=%d cnt=%d"
								" core=%d ctr=%d\n",
								chan, avg_adcpwr,
								avgw2, count, core, ctr));
							  if (adcpwr_val) {
								pwr_ch = avg_adcpwr;
								w2_ch = avgw2;
							  }
							}
						}
						OSL_DELAY(10);
					}
					pwr = MAX(pwr, pwr_ch);
				}
				PHY_ACI(("%s:  pwr=%d, chan=%d, pwr_ch=%d, w2_ch=%d\n",
					__FUNCTION__, pwr, chan, pwr_ch, w2_ch));
			}
		}

		/* ************* RESTORE REGISTERS ************* */
		phy_reg_write(pi, NPHY_gpioSel, gpiosel);
		phy_reg_write(pi, NPHY_gpioLoOutEn, gpioLoOutEn);
		phy_reg_write(pi, NPHY_gpioHiOutEn, gpioHiOutEn);
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_OFF, 0);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
				 0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK,
				0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		} else {
			wlc_phy_rfctrl_override_nphy(pi,
				NPHY_REV3_RfctrlOverride_rxgain_MASK, 0, 0x3, 1);
		}
		/* revert to the original chanspec */
		wlc_phy_chanspec_set((wlc_phy_t*)pi, orig_chanspec);

		wlc_phy_clip_det_nphy(pi, 1, clip_state);
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK,
			classifier_state);

		/* restore tx pwr index to original power index */
		tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
		wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			pi_nphy->nphy_txpwr_idx_5G[0] = saved_pwr_idx[0];
			pi_nphy->nphy_txpwr_idx_5G[1] = saved_pwr_idx[1];
		} else {
			pi_nphy->nphy_txpwr_idx_2G[0] = saved_pwr_idx[0];
			pi_nphy->nphy_txpwr_idx_2G[1] = saved_pwr_idx[1];
		}
		wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);

		/* restore the crsminpwr and init gains */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			phy_reg_mod(pi, NPHY_crsminpower0, NPHY_crsminpower0_crsminpower0_MASK,
				saved_crsminpwr0);
		}
		phy_reg_mod(pi, NPHY_crsminpowerl0,
			NPHY_crsminpowerl0_crsminpower0_MASK,
			saved_crsminpwrl0);
		phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
			saved_crsminpwru0);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			phy_reg_write(pi, NPHY_Core1InitGainCodeA2057,
				saved_initgaincode_core1);
			phy_reg_write(pi, NPHY_Core2InitGainCodeA2057,
				saved_initgaincode_core2);
			phy_reg_write(pi, NPHY_Core1InitGainCodeB2057,
				saved_initgaincodeb_core1);
			phy_reg_write(pi, NPHY_Core2InitGainCodeB2057,
				saved_initgaincodeb_core2);
		} else {
			phy_reg_write(pi, NPHY_Core1InitGainCodeA2056,
				saved_initgaincode_core1);
			phy_reg_write(pi, NPHY_Core2InitGainCodeA2056,
				saved_initgaincode_core2);
		}

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, pi->pubpi.phy_corenum, 0x106,
			16, saved_initgaincode_rfseq);


		/* Based on adc power level decide what is the ACI power level */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			PHY_ACI(("pwr = %d, pwr > adc_pwrs_rev7[1] = %d\n",
			pwr, (pwr > adc_pwrs_rev7[1])));
			if (pwr > adc_pwrs_rev7[1])
				return PHY_ACI_PWR_HIGH;
		} else {
			if (pwr > adc_pwrs_rev3[1])
				return PHY_ACI_PWR_HIGH;
		}
		return PHY_ACI_PWR_NOTPRESENT;
	} else {
		/* 4321 */
		/* Set different threshold for undetect */
		if (pi->aci_state & ACI_ACTIVE)
			adc_pwrs_rev3[0] = pi->interf.aci.nphy.adcpwr_exit_thresh;

		adc_code_thresh = (uint16) wlc_phy_sqrt_int(adc_pwrs[0]/2);

		/* **Save registers that are going to be changed (start) ** */
		/* Override Rxgain based on requested ACI power level */
		lna = 3; hpf1 = 2; hpf2 = 6;

		classifier_state = wlc_phy_classifier_nphy(pi, 0, 0);
		wlc_phy_clip_det_nphy(pi, 0, clip_state);

		gpiosel = phy_reg_read(pi, NPHY_gpioSel);
		gpioLoOutEn = phy_reg_read(pi, NPHY_gpioLoOutEn);
		gpioHiOutEn = phy_reg_read(pi, NPHY_gpioHiOutEn);

		rfctrlintc1 = phy_reg_read(pi, NPHY_RfctrlIntc1);
		rfctrlintc2 = phy_reg_read(pi, NPHY_RfctrlIntc2);

		rxrf_spc1_core1 = read_radio_reg(pi, RADIO_2055_CORE1_RXRF_SPC1);
		rxrf_spc1_core2 = read_radio_reg(pi, RADIO_2055_CORE2_RXRF_SPC1);

		core1_rxbb_rccal_ctrl = read_radio_reg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL);
		core2_rxbb_rccal_ctrl = read_radio_reg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL);
		rccal_val = MIN(0x1f, 20 + read_radio_reg(pi, RADIO_2055_CAL_RCCAL_READ_TS));
		rccal_val  = rccal_val | 0x20;
		/* ************** (end) ************ */

		/* Based on phy bw, set the aci scan delta & skip */
		if (IS40MHZ(pi)) {
			chan_delta = NPHY_ACI_40MHZ_CHANNEL_DELTA;
			chan_skip = NPHY_ACI_40MHZ_CHANNEL_SKIP;
		} else {
			chan_delta = NPHY_ACI_CHANNEL_DELTA;
			chan_skip = NPHY_ACI_CHANNEL_SKIP;
		}

		/* Channels scan range */
		start = MAX(ACI_FIRST_CHAN, orig_channel - chan_delta);
		end = MIN(ACI_LAST_CHAN, orig_channel + chan_delta);

		/* Algorithm:
		*  1. Scan channels(for power) that are least 4 apart
		*  2. Average adc_pwr & W2 for adc_codes greater than some threshold
		*  3. High power signal can leak in 4 channel apart, so qualify that
		*     with W2. For low adc_pwr W2 will be low, if its coming from adjacent channel
		*/

		for (chan = start; chan <= end; chan++) {
			if ((chan < (orig_channel - chan_skip)) ||
				(chan > (orig_channel + chan_skip))) {
				wlc_phy_chanspec_set((wlc_phy_t*)pi, CH20MHZ_CHSPEC(chan));

				/* ** Change phy registers needed for scanning (start) ** */
				/* Classifier off,clip det off, set appropriate gain */
				wlc_phy_classifier_nphy(pi,
					NPHY_ClassifierCtrl_classifierSel_MASK, 4);
				wlc_phy_clip_det_nphy(pi, 1, clip_off);
				wlc_phy_rfctrl_override_nphy(pi, NPHY_RfctrlOverride_rxgain_MASK,
					((hpf2 << 8) | (hpf1 << 4) | (lna << 2)), 0x3, 0);
				/* Force TR switch to be in R position */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc1, 0x120)
					PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc2, 0x120)
				PHY_REG_LIST_EXECUTE(pi);

				/* gainboost ON, and rccal offset = 0 */
				and_radio_reg(pi, RADIO_2055_CORE1_RXRF_SPC1,
					~(RADIO_2055_GAINBST_DISABLE));
				and_radio_reg(pi, RADIO_2055_CORE2_RXRF_SPC1,
					~(RADIO_2055_GAINBST_DISABLE));
				write_radio_reg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL, rccal_val);
				write_radio_reg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL, rccal_val);

				/* Select W2 Rssi */
				wlc_phy_rssisel_nphy(pi,
					RADIO_MIMO_CORESEL_ALLRX, NPHY_RSSI_SEL_W2);

				/* Enable the gpio's */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, gpioLoOutEn, 0xffff)
					PHY_REG_WRITE_ENTRY(NPHY, gpioHiOutEn, 0xffff)
				PHY_REG_LIST_EXECUTE(pi);

				wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
				/* ** end (changing registers) ** */

				pwr_ch = 0;
				w2_ch = 32;
				/* Do i-rail for Core1 & q-rail for Core2 to save time */
				for (core = 0; core < pi->pubpi.phy_corenum; core++) {
					phy_reg_write(pi, NPHY_gpioSel, 6+core);
					for (ctr = 0; ctr < repeat_ctr; ctr++) {
						avg_adcpwr = 0;
						avgw2 = 0;
						count = 0;
						for (samp = 0; samp < nsamps; samp++) {
							if (core == PHY_CORE_0)
							    gpio = phy_reg_read(pi, NPHY_gpioLoOut);
							else
							    gpio = phy_reg_read(pi, NPHY_gpioHiOut);

							/* MSB 8bits of ADC are enough */
						    adc_code = ((int16)((gpio & 0x3ff) << 6)) >> 8;
						    w2 = ((int8)(((gpio >> 10) & 0x3f) << 2)) >> 2;
							if (ABS(adc_code) > adc_code_thresh) {
								count++;
								avg_adcpwr += (adc_code * adc_code);
								avgw2 += w2;
							}
						}
						if (count > count_thresh) {
							avg_adcpwr = avg_adcpwr / count;
							if (avg_adcpwr > pwr_ch)
							{
								avgw2 = avgw2 / count;
								adcpwr_val = TRUE;
							    for (i = 0; i < num_adc_ranges; i++) {
									adcpwrL = adc_pwrs[i];
									adcpwrR = adc_pwrs[i+1];
								    if ((avg_adcpwr >= adcpwrL) &&
								        (avg_adcpwr < adcpwrR)) {
								        if (avgw2 < valid_w2s[i])
								            adcpwr_val = FALSE;
										break;
									}
								}
						        PHY_ACI(("wlc_phy_aci_scan_iqbased_nphy:"
						            "chan=%d adc=%d w2=%d cnt=%d\n",
						            chan, avg_adcpwr, avgw2, count));
								if (adcpwr_val) {
									pwr_ch = avg_adcpwr;
									w2_ch = avgw2;
								}
							}
						}
						OSL_DELAY(10);
					}
					pwr = MAX(pwr, pwr_ch);
				}
				PHY_ACI(("%s: chan=%d, adc=%d, avg_w2=%d\n", __FUNCTION__, chan,
					pwr_ch, w2_ch));
			}
		}

		/* ************* RESTORE REGISTERS ************* */
		phy_reg_write(pi, NPHY_gpioSel, gpiosel);
		phy_reg_write(pi, NPHY_gpioLoOutEn, gpioLoOutEn);
		phy_reg_write(pi, NPHY_gpioHiOutEn, gpioHiOutEn);
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_OFF, 0);

		/* Restore Radio Regs */
		write_radio_reg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL, core1_rxbb_rccal_ctrl);
		write_radio_reg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL, core2_rxbb_rccal_ctrl);
		write_radio_reg(pi, RADIO_2055_CORE1_RXRF_SPC1, rxrf_spc1_core1);
		write_radio_reg(pi, RADIO_2055_CORE2_RXRF_SPC1, rxrf_spc1_core2);

		phy_reg_write(pi, NPHY_RfctrlIntc1, rfctrlintc1);
		phy_reg_write(pi, NPHY_RfctrlIntc2, rfctrlintc2);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
				0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK,
				0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		} else {
			wlc_phy_rfctrl_override_nphy(pi,
				NPHY_RfctrlOverride_rxgain_MASK, 0, 0x3, 1);
		}
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

		wlc_phy_clip_det_nphy(pi, 1, clip_state);
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK,
			classifier_state);

		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

		/* revert to the original chanspec */
		wlc_phy_chanspec_set((wlc_phy_t*)pi, orig_chanspec);

		/* Based on adc power level decide what is the ACI power level */
		if (pwr > adc_pwrs[2])
			return PHY_ACI_PWR_HIGH;
		else if (pwr > adc_pwrs[1])
			return PHY_ACI_PWR_MED;
		else if (pwr > adc_pwrs[0])
			return PHY_ACI_PWR_LOW;

		return PHY_ACI_PWR_NOTPRESENT;
	}
}

/* Don't use this feature right now, until the values are correct */
static void
wlc_phy_aci_pwr_upd_nphy(phy_info_t *pi, int aci_pwr)
{
	uint16 b_energy_thresh = pi->interf.aci.nphy.b_energy_hi_aci;

	if (aci_pwr == PHY_ACI_PWR_LOW) {
		b_energy_thresh = pi->interf.aci.nphy.b_energy_lo_aci;
	} else if (aci_pwr == PHY_ACI_PWR_MED) {
		b_energy_thresh = pi->interf.aci.nphy.b_energy_md_aci;
	} else if (aci_pwr == PHY_ACI_PWR_HIGH) {
		b_energy_thresh = pi->interf.aci.nphy.b_energy_hi_aci;
	}

	phy_reg_write(pi, (NPHY_TO_BPHY_OFF+BPHY_PEAK_ENERGY_LO), b_energy_thresh);
}

static void
wlc_phy_aci_sw_set_nphy(phy_info_t *pi, bool enable)
{

	bool was_active;

	was_active = (pi->aci_state & ACI_ACTIVE) != 0;

	if (enable) {
		if (!CHSPEC_IS2G(pi->radio_chanspec)) {
			/* not 2 ghz, so do not do this */
			PHY_ERROR(("wlc_phy_aci_sw_set_nphy: do not enable ACI for 5GHz!\n"));
			return;
		}

		if (was_active && !(NREV_GE(pi->pubpi.phy_rev, 3)))
			return;

		pi->aci_state |= ACI_ACTIVE;
		pi->aci_start_time = pi->sh->now;
		wlapi_high_update_phy_mode(pi->sh->physhim, PHY_MODE_ACI);
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			if (CHSPEC_CHANNEL(pi->radio_chanspec) == pi->interf.curr_home_channel) {
				/* on home channel, i wanted to disable ACI, so do so */
				pi->aci_state &= ~ACI_ACTIVE;
				wlapi_high_update_phy_mode(pi->sh->physhim, 0);
			}
		} else {
			pi->aci_state &= ~ACI_ACTIVE;
			wlapi_high_update_phy_mode(pi->sh->physhim, 0);
		}
	}

}

static void
wlc_phy_aci_noise_shared_reset_nphy(phy_info_t *pi)
{
	uint8 core, i;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {

		/* software state reset */
		pi->interf.init_gain_core1 =
			pi->interf.init_gain_code_core1_stored;
		pi->interf.init_gain_core2 =
			pi->interf.init_gain_code_core2_stored;
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.init_gainb_core1 =
				pi->interf.init_gain_codeb_core1_stored;
			pi->interf.init_gainb_core2 =
				pi->interf.init_gain_codeb_core2_stored;
		}
		for (core = 0; core < pi->pubpi.phy_corenum; core++) {
			pi->interf.init_gain_rfseq[core] =
				pi->interf.init_gain_table_stored[core];
		}

		pi->interf.init_gain_core1_aci_off =
			pi->interf.init_gain_core1;
		pi->interf.init_gain_core2_aci_off =
			pi->interf.init_gain_core2;
		pi->interf.init_gain_core1_aci_on =
			pi->interf.init_gain_core1;
		pi->interf.init_gain_core2_aci_on =
			pi->interf.init_gain_core2;
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.init_gainb_core1_aci_off =
				pi->interf.init_gainb_core1;
			pi->interf.init_gainb_core2_aci_off =
				pi->interf.init_gainb_core2;
			pi->interf.init_gainb_core1_aci_on =
				pi->interf.init_gainb_core1;
			pi->interf.init_gainb_core2_aci_on =
				pi->interf.init_gainb_core2;
		}
		for (core = 0; core < pi->pubpi.phy_corenum; core++) {
			pi->interf.init_gain_rfseq_aci_on[core] =
				pi->interf.init_gain_table_stored[core];
			pi->interf.init_gain_rfseq_aci_off[core] =
				pi->interf.init_gain_table_stored[core];
		}

		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			pi->interf.crsminpwr0 = pi->interf.crsminpwrthld_40_stored;
		}
		pi->interf.crsminpwrl0 = pi->interf.crsminpwrthld_20L_stored;
		pi->interf.crsminpwru0 = pi->interf.crsminpwrthld_20U_stored;
		pi->interf.init_gain_core1 =
			pi->interf.init_gain_code_core1_stored;
		pi->interf.init_gain_core2 =
			pi->interf.init_gain_code_core2_stored;
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.init_gainb_core1 =
				pi->interf.init_gain_codeb_core1_stored;
			pi->interf.init_gainb_core2 =
				pi->interf.init_gain_codeb_core2_stored;
		}
		for (i = 0; i < pi->pubpi.phy_corenum; i++) {
			pi->interf.init_gain_rfseq[i] =
				pi->interf.init_gain_table_stored[i];
		}

		pi->interf.aci_on_firsttime = TRUE;
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			pi->interf.crsminpwr0_aci_off = pi->interf.crsminpwr0;
		}
		pi->interf.crsminpwrl0_aci_off = pi->interf.crsminpwrl0;
		pi->interf.crsminpwru0_aci_off = pi->interf.crsminpwru0;
		pi->interf.init_gain_core1_aci_off =
			pi->interf.init_gain_core1;
		pi->interf.init_gain_core2_aci_off =
			pi->interf.init_gain_core2;
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.init_gainb_core1_aci_off =
				pi->interf.init_gainb_core1;
			pi->interf.init_gainb_core2_aci_off =
				pi->interf.init_gainb_core2;
		}
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			pi->interf.crsminpwr0_aci_on = pi->interf.crsminpwr0;
		}
		pi->interf.crsminpwrl0_aci_on = pi->interf.crsminpwrl0;
		pi->interf.crsminpwru0_aci_on = pi->interf.crsminpwru0;
		pi->interf.init_gain_core1_aci_on =  pi->interf.init_gain_core1;
		pi->interf.init_gain_core2_aci_on =  pi->interf.init_gain_core2;
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf.init_gainb_core1_aci_on =  pi->interf.init_gainb_core1;
			pi->interf.init_gainb_core2_aci_on =  pi->interf.init_gainb_core2;
		}

		for (i = 0; i < pi->pubpi.phy_corenum; i++) {
			pi->interf.init_gain_rfseq_aci_off[i] =
				pi->interf.init_gain_rfseq[i];
			pi->interf.init_gain_rfseq_aci_on[i] =
				pi->interf.init_gain_rfseq[i];
		}

		/* hardware state reset */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			phy_reg_write(pi, NPHY_Core1InitGainCodeA2057,
				pi->interf.init_gain_code_core1_stored);
			phy_reg_write(pi, NPHY_Core2InitGainCodeA2057,
				pi->interf.init_gain_code_core2_stored);
			phy_reg_write(pi, NPHY_Core1InitGainCodeB2057,
				pi->interf.init_gain_codeb_core1_stored);
			phy_reg_write(pi, NPHY_Core2InitGainCodeB2057,
				pi->interf.init_gain_codeb_core2_stored);
		} else {
			phy_reg_write(pi, NPHY_Core1InitGainCodeA2056,
				pi->interf.init_gain_code_core1_stored);
			phy_reg_write(pi, NPHY_Core2InitGainCodeA2056,
				pi->interf.init_gain_code_core2_stored);
		}

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, pi->pubpi.phy_corenum, 0x106,
			16, pi->interf.init_gain_table_stored);

		/* reset crsminpwr threshold to original value */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			phy_reg_mod(pi, NPHY_crsminpower0, NPHY_crsminpower0_crsminpower0_MASK,
				pi->interf.crsminpwrthld_40_stored);
		}
		phy_reg_mod(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
			pi->interf.crsminpwrthld_20L_stored);
		phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
			pi->interf.crsminpwrthld_20U_stored);
	}

}

static void
wlc_phy_aci_noise_shared_hw_set_nphy(phy_info_t *pi, bool aci_miti_enable,
	bool from_aci_call)
{

	uint16 aci_present_init_gaincode = 0;
	uint16 aci_present_init_gaincodeb = 0;
	uint16 aci_present_rfseq_init_gain_4322[] = {0x8136, 0x8136, 0x8136, 0x8136};
	uint16 aci_present_rfseq_init_gain_4322_elna[] = {0x4136, 0x4136, 0x4136, 0x4136};
	uint16 aci_present_rfseq_init_gain_5357[] = {0x9136, 0x9136, 0x9136, 0x9136};
	uint16 aci_present_rfseq_init_gain_5357_elna[] = {0x5136, 0x5136, 0x5136, 0x5136};
	uint16 newgainarray[4];

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (from_aci_call) {
			if (aci_miti_enable) {
				/* reset crsminpwr threshold to original value */
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					phy_reg_mod(pi, NPHY_crsminpower0,
						NPHY_crsminpower0_crsminpower0_MASK,
						pi->interf.crsminpwrthld_40_stored);
				}
				phy_reg_mod(pi, NPHY_crsminpowerl0,
					NPHY_crsminpowerl0_crsminpower0_MASK,
					pi->interf.crsminpwrthld_20L_stored);
				phy_reg_mod(pi, NPHY_crsminpoweru0,
					NPHY_crsminpoweru0_crsminpower0_MASK,
					pi->interf.crsminpwrthld_20U_stored);

				/* reduce init gain and also redistribute gains
				 * with less lna gain
				 */

				/* use these values: */
				/* lna1 = 0x2, lna2 = 0x1, hpvga = 8  */
				/* (these settings provide an  */
				/* overall init gain that is 6 db lower */
				if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) &&
					(CHSPEC_IS2G(pi->radio_chanspec))) {
					/* Drop INIT_GAIN in HPVGA gain by 12 dB for ext-LNA
					 * to improve false detection
					 */
					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						/* Core1InitGainCodeA2057 =
						 * 0000 0000 1000 1100 = 0x8c
						 * Core1InitGainCodeB2057 =
						 * 0000 1001 0000 0000 = 0x900
						 * lna1=0x2, lna2=1, mixer=0x4,
						 * lpf-b0=0x0, lpf-b1=0x9(-4)
						 * lna1=20, lna2=7, mixer=5,
						 * lpf-b0=0, lpf-b1=27(-12) dB
						 */
						aci_present_init_gaincode = 0x6c;
						aci_present_init_gaincodeb = 0x510 |
							(phy_reg_read(pi,
							NPHY_Core1InitGainCodeB2057) & 0xf);

					} else {
						/* Core1InitGainCode2056 = 0100 0010 0110 1100
						 * lna1=0x2, lna2=1, mixer=0x3, lpf=0x1, vga=0x4
						 * lna1=20, lna2=6, mixer=8, lpf=6, vga=12 dB
						 */
						aci_present_init_gaincode = 0x426c;
					}
				} else {
					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						aci_present_init_gaincode = 0x6c;
						aci_present_init_gaincodeb = 0x910 |
							(phy_reg_read(pi,
							NPHY_Core1InitGainCodeB2057) & 0xf);
						pi->interf.max_hpvga_acion_2G = 9;
					} else {
						aci_present_init_gaincode = 0x826c;
						pi->interf.max_hpvga_acion_2G = 8;
					}
				}

				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					phy_reg_write(pi, NPHY_Core1InitGainCodeA2057,
						aci_present_init_gaincode);
					phy_reg_write(pi, NPHY_Core2InitGainCodeA2057,
						aci_present_init_gaincode);
					phy_reg_write(pi, NPHY_Core1InitGainCodeB2057,
						aci_present_init_gaincodeb);
					phy_reg_write(pi, NPHY_Core2InitGainCodeB2057,
						aci_present_init_gaincodeb);

					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x106,
						16, aci_present_rfseq_init_gain_5357);
				} else {
					phy_reg_write(pi, NPHY_Core1InitGainCodeA2056,
						aci_present_init_gaincode);
					phy_reg_write(pi, NPHY_Core2InitGainCodeA2056,
						aci_present_init_gaincode);
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x106,
						16, aci_present_rfseq_init_gain_4322);
				}

				if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) &&
					(CHSPEC_IS2G(pi->radio_chanspec))) {
					/* Drop INIT_GAIN in HPVGA gain by 12 dB for ext-LNA
					 * to improve false detection
					 */
					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						wlc_phy_table_write_nphy(pi,
							NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x106, 16,
						   aci_present_rfseq_init_gain_5357_elna);
					} else {
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x106,
							16, aci_present_rfseq_init_gain_4322_elna);
					}
				} else {
					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						wlc_phy_table_write_nphy(pi,
							NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x106, 16,
						   aci_present_rfseq_init_gain_5357);
					} else {
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x106,
							16, aci_present_rfseq_init_gain_4322);
					}
				}

				#ifdef NOISE_CAL_LCNXNPHY
				if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
				NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
				/* init fifo used for noise cal */
					wlc_phy_noise_fifo_init_nphy(pi);
				#endif /* NOISE_CAL_LCNXNPHY */
			} else {
				/* not in home channel and/or not wl interference 4,
				 * so use latest bandinit values
				 */
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					phy_reg_write(pi, NPHY_Core1InitGainCodeA2057,
						pi->interf.init_gain_code_core1_stored);
					phy_reg_write(pi, NPHY_Core2InitGainCodeA2057,
						pi->interf.init_gain_code_core2_stored);
					phy_reg_write(pi, NPHY_Core1InitGainCodeB2057,
						pi->interf.init_gain_codeb_core1_stored);
					phy_reg_write(pi, NPHY_Core2InitGainCodeB2057,
						pi->interf.init_gain_codeb_core2_stored);
				} else {
					phy_reg_write(pi, NPHY_Core1InitGainCodeA2056,
						pi->interf.init_gain_code_core1_stored);
					phy_reg_write(pi, NPHY_Core2InitGainCodeA2056,
						pi->interf.init_gain_code_core2_stored);
				}

				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x106,
					16, pi->interf.init_gain_table_stored);

				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					phy_reg_mod(pi, NPHY_crsminpower0,
						NPHY_crsminpower0_crsminpower0_MASK,
						pi->interf.crsminpwrthld_40_stored);
				}
				phy_reg_mod(pi, NPHY_crsminpowerl0,
					NPHY_crsminpowerl0_crsminpower0_MASK,
					pi->interf.crsminpwrthld_20L_stored);
				phy_reg_mod(pi, NPHY_crsminpoweru0,
					NPHY_crsminpoweru0_crsminpower0_MASK,
					pi->interf.crsminpwrthld_20U_stored);

				#ifdef NOISE_CAL_LCNXNPHY
				if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
				NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
				/* init fifo used for noise cal */
					wlc_phy_noise_fifo_init_nphy(pi);
				#endif /* NOISE_CAL_LCNXNPHY */

			}
		} else {
			/* called from noise mitigation */
			if (pi->interf.noise.changeinitgain) {
				/* change init gain and rfseq init gain */

				/* modify only these bits */
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					phy_reg_mod(pi, NPHY_Core1InitGainCodeB2057,
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK,
						(pi->interf.noise.newgain_initgain <<
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT));
					phy_reg_mod(pi, NPHY_Core2InitGainCodeB2057,
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK,
						(pi->interf.noise.newgain_initgain <<
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT));
				} else {
					phy_reg_mod(pi, NPHY_Core1InitGainCodeA2056,
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_MASK,
						(pi->interf.noise.newgain_initgain <<
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT));
					phy_reg_mod(pi, NPHY_Core2InitGainCodeA2056,
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_MASK,
						(pi->interf.noise.newgain_initgain <<
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT));
				}
				newgainarray[0] = pi->interf.noise.newgain_rfseq;
				newgainarray[1] = pi->interf.noise.newgain_rfseq;
				newgainarray[2] = pi->interf.noise.newgain_rfseq;
				newgainarray[3] = pi->interf.noise.newgain_rfseq;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x106, 16, newgainarray);

				pi->interf.noise.changeinitgain = FALSE;
#ifdef NOISE_CAL_LCNXNPHY
				if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
				NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
				/* init fifo used for noise cal */
					wlc_phy_noise_fifo_init_nphy(pi);
#endif /* NOISE_CAL_LCNXNPHY */
			}

			if (NREV_LT(pi->pubpi.phy_rev, 7)) {
				phy_reg_mod(pi, NPHY_crsminpower0,
					NPHY_crsminpower0_crsminpower0_MASK,
					pi->interf.noise.newcrsminpwr_40);
			}
			phy_reg_mod(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
				pi->interf.noise.newcrsminpwr_20L);
			phy_reg_mod(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
				pi->interf.noise.newcrsminpwr_20U);

		}

	}
}

void
wlc_phy_acimode_set_nphy(phy_info_t *pi, bool aci_miti_enable, int aci_pwr)
{
	uint16 tempgain;
	bool suspend;

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		wlc_phy_aci_hw_set_nphy(pi, aci_miti_enable, aci_pwr);
		wlc_phy_aci_noise_shared_hw_set_nphy(pi, aci_miti_enable, TRUE);
		wlc_phy_aci_sw_set_nphy(pi, aci_miti_enable);
		/* rev 7 changes crsminpwr only, limit the change */
		/* based on rssi value */
		/* concern:  bphy doesn't get limited the same way */

		if (NREV_GE(pi->pubpi.phy_rev, 3) && !(PUB_NOT_ASSOC(pi))) {
			if (aci_miti_enable) {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					tempgain = (uint16)
						((phy_reg_read(pi, NPHY_Core1InitGainCodeB2057)) >>
						 NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
				} else {
					tempgain = (uint16)
						((phy_reg_read(pi, NPHY_Core1InitGainCodeA2056)) >>
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
				}
				wlc_phy_noise_limit_crsmin_nphy(pi, tempgain);
				wlc_phy_aci_noise_shared_hw_set_nphy(pi, aci_miti_enable, TRUE);
				wlc_phy_noise_sw_set_nphy(pi);
			}
		}
	}
	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

static void
wlc_phy_aci_hw_set_nphy(phy_info_t *pi, bool enable, int aci_pwr)
{
	uint core;
	uint16 aci_prsnt_clip1hi_gaincode;
	uint16 aci_prsnt_clip1hi_gaincodeb;
	uint16 aci_prsnt_nbclip_threshold;

	uint16 rccal_val,  rccal_offset = 0xc;
	bool was_active, ed_lock;
	uint16 regval[PHY_CORE_MAX];

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	was_active = (pi->aci_state & ACI_ACTIVE) != 0;

	if (enable) {
		if (!CHSPEC_IS2G(pi->radio_chanspec)) {
			/* not 2 ghz, so do not do this */
			PHY_ERROR(("wlc_phy_aci_hw_set_nphy: do not enable ACI for 5GHz!\n"));
			return;
		}

		PHY_ACI(("wlc_phy_aci_hw_set_nphy: Enable ACI mitigation, channel is %d\n",
			CHSPEC_CHANNEL(pi->radio_chanspec)));
		if (was_active && !(NREV_GE(pi->pubpi.phy_rev, 3)))
			return;

		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* set energy drop timeout len to small value, return to
			 * search asap after previous detection fails
			 */
			pi->interf.energy_drop_timeout_len_stored =
				phy_reg_read(pi, NPHY_energydroptimeoutLen);
			phy_reg_write(pi, NPHY_energydroptimeoutLen, 0x2);

			/* clip hi gain: since overall init gain reduced, */
			/* need to reduce clip hi gain and */
			/* since lna gains reduced, we need to also reduce */
			/* nbclip thresholds */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				pi->interf.clip1_hi_gain_code_core1_stored =
					phy_reg_read(pi, NPHY_Core1clipHiGainCodeA2057);
				pi->interf.clip1_hi_gain_code_core2_stored =
					phy_reg_read(pi, NPHY_Core2clipHiGainCodeA2057);
				pi->interf.clip1_hi_gain_codeb_core1_stored =
					phy_reg_read(pi, NPHY_Core1clipHiGainCodeB2057);
				pi->interf.clip1_hi_gain_codeb_core2_stored =
					phy_reg_read(pi, NPHY_Core2clipHiGainCodeB2057);

				/* use lna1 = 0x2, lna2 = 0x1, mixer = 2, */
				/* lpf-b0 = 2, lpf-b1=2, dvga = 0 */
				aci_prsnt_clip1hi_gaincode = 0x2c;
				phy_reg_write(pi, NPHY_Core1clipHiGainCodeA2057,
					aci_prsnt_clip1hi_gaincode);
				phy_reg_write(pi, NPHY_Core2clipHiGainCodeA2057,
					aci_prsnt_clip1hi_gaincode);
				aci_prsnt_clip1hi_gaincodeb = 0x220 |
					(phy_reg_read(pi,
					NPHY_Core1clipHiGainCodeB2057) & 0xf);
				phy_reg_write(pi, NPHY_Core1clipHiGainCodeB2057,
					aci_prsnt_clip1hi_gaincodeb);
				aci_prsnt_clip1hi_gaincodeb = 0x220 |
					(phy_reg_read(pi,
					NPHY_Core2clipHiGainCodeB2057) & 0xf);
				phy_reg_write(pi, NPHY_Core2clipHiGainCodeB2057,
					aci_prsnt_clip1hi_gaincodeb);
			} else {
				pi->interf.clip1_hi_gain_code_core1_stored =
					phy_reg_read(pi, NPHY_Core1clipHiGainCodeA2056);
				pi->interf.clip1_hi_gain_code_core2_stored =
					phy_reg_read(pi, NPHY_Core2clipHiGainCodeA2056);

				/* use lna1 = 0x2, lna2 = 0x1, mixer = 3, lpf = 1, hpvga = 1 */
				aci_prsnt_clip1hi_gaincode = 0x126c;
				phy_reg_write(pi, NPHY_Core1clipHiGainCodeA2056,
					aci_prsnt_clip1hi_gaincode);
				phy_reg_write(pi, NPHY_Core2clipHiGainCodeA2056,
					aci_prsnt_clip1hi_gaincode);
			}


			/* nb threshold changes */
			pi->interf.nb_clip_thresh_core1_stored =
				phy_reg_read(pi, NPHY_Core1nbClipThreshold);
			pi->interf.nb_clip_thresh_core2_stored =
				phy_reg_read(pi, NPHY_Core2nbClipThreshold);

			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				aci_prsnt_nbclip_threshold = 0x12;
			} else {
				aci_prsnt_nbclip_threshold = 0x69;
			}
			phy_reg_write(pi, NPHY_Core1nbClipThreshold,
				aci_prsnt_nbclip_threshold);
			phy_reg_write(pi, NPHY_Core2nbClipThreshold,
				aci_prsnt_nbclip_threshold);

			/* gain limit */
			/* change lna2gainchange value for ofdm and cck */
			wlc_phy_table_read_nphy(pi, 4, 4, 0x10, 16,
			   pi->interf.init_ofdmlna2gainchange_stored);
			wlc_phy_table_read_nphy(pi, 4, 4, 0x50, 16,
			   pi->interf.init_ccklna2gainchange_stored);

			/* change only the 19th and 83rd values */
			regval[0] = 0x7f;
			wlc_phy_table_write_nphy(pi, 4, 1, 0x13, 16, &regval[0]);
			wlc_phy_table_write_nphy(pi, 4, 1, 0x53, 16, &regval[0]);


			/* clipLO gain */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				pi->interf.clip1_lo_gain_code_core1_stored =
					phy_reg_read(pi, NPHY_Core1cliploGainCodeA2057);
				pi->interf.clip1_lo_gain_code_core2_stored =
					phy_reg_read(pi, NPHY_Core2cliploGainCodeA2057);

				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x24)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x24)
				PHY_REG_LIST_EXECUTE(pi);

				pi->interf.clip1_lo_gain_codeb_core1_stored =
					phy_reg_read(pi, NPHY_Core1cliploGainCodeB2057);
				pi->interf.clip1_lo_gain_codeb_core2_stored =
					phy_reg_read(pi, NPHY_Core2cliploGainCodeB2057);
				phy_reg_write(pi, NPHY_Core1cliploGainCodeB2057, 0x310 |
					(phy_reg_read(pi,
					NPHY_Core1cliploGainCodeB2057) & 0xf));
				phy_reg_write(pi, NPHY_Core2cliploGainCodeB2057, 0x310 |
					(phy_reg_read(pi,
					NPHY_Core2cliploGainCodeB2057) & 0xf));
			} else {
				pi->interf.clip1_lo_gain_code_core1_stored =
					phy_reg_read(pi, NPHY_Core1cliploGainCodeA2056);
				pi->interf.clip1_lo_gain_code_core2_stored =
					phy_reg_read(pi, NPHY_Core2cliploGainCodeA2056);

				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2056, 0x26c)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2056, 0x26c)
				PHY_REG_LIST_EXECUTE(pi);
			}

			/* RF rssi gain */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				pi->interf.radio_2057_core1_rssi_nb_gc_stored =
					read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE0) & 0x60;
				pi->interf.radio_2057_core2_rssi_nb_gc_stored =
					read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE1) & 0x60;
				pi->interf.radio_2057_core1_rssi_wb1a_gc_stored =
					read_radio_reg(pi,
					RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0) & 0xc;
				pi->interf.radio_2057_core2_rssi_wb1a_gc_stored =
					read_radio_reg(pi,
					RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1) & 0xc;
				pi->interf.radio_2057_core1_rssi_wb1g_gc_stored =
					read_radio_reg(pi,
					RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0) & 0x3;
				pi->interf.radio_2057_core2_rssi_wb1g_gc_stored =
					read_radio_reg(pi,
					RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1) & 0x3;
				pi->interf.radio_2057_core1_rssi_wb2_gc_stored =
					read_radio_reg(pi,
					RADIO_2057_W2_MASTER_CORE0) & 0xc0;
				pi->interf.radio_2057_core2_rssi_wb2_gc_stored =
					read_radio_reg(pi,
					RADIO_2057_W2_MASTER_CORE1) & 0xc0;

				write_radio_reg(pi, RADIO_2057_NB_MASTER_CORE0, 0x40 |
					(read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE0) & 0x1f));
				write_radio_reg(pi, RADIO_2057_NB_MASTER_CORE1, 0x40 |
					(read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE1) & 0x1f));
				write_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0, 0x0 |
					(read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0)
					& 0x33));
				write_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1, 0x0 |
					(read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1)
					& 0x33));
				write_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0, 0x0 |
					(read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0)
					& 0x3c));
				write_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1, 0x0 |
					(read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1)
					& 0x3c));
				write_radio_reg(pi, RADIO_2057_W2_MASTER_CORE0, 0x40 |
					(read_radio_reg(pi, RADIO_2057_W2_MASTER_CORE0) & 0x3f));
				write_radio_reg(pi, RADIO_2057_W2_MASTER_CORE1, 0x40 |
					(read_radio_reg(pi, RADIO_2057_W2_MASTER_CORE1) & 0x3f));
			} else {
				pi->interf.radio_2056_core1_rssi_gain_stored =
					read_radio_reg(pi,
					(RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX0));
				pi->interf.radio_2056_core2_rssi_gain_stored =
					read_radio_reg(pi,
					(RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX1));

				write_radio_reg(pi,
					(RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX0), 0x90);
				write_radio_reg(pi,
					(RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX1), 0x90);
			}


			/* w1 threshold */
			/* Adjust W1 Clip thresh based on gainctrl changes */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				pi->interf.w1_clip_thresh_core1_stored =
					phy_reg_read(pi, NPHY_Core1clipwbThreshold2057);
				pi->interf.w1_clip_thresh_core2_stored =
					phy_reg_read(pi, NPHY_Core2clipwbThreshold2057);

				PHY_REG_LIST_START
					PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
						clip1wbThreshold, NPHY_RSSICAL_W1_TARGET - 4)
					PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
						clip1wbThreshold, NPHY_RSSICAL_W1_TARGET - 4)
				PHY_REG_LIST_EXECUTE(pi);
			} else {
				pi->interf.w1_clip_thresh_core1_stored =
					phy_reg_read(pi, NPHY_Core1clipwbThreshold);
				pi->interf.w1_clip_thresh_core2_stored =
					phy_reg_read(pi, NPHY_Core2clipwbThreshold);

				PHY_REG_LIST_START
					PHY_REG_MOD_RAW_ENTRY(NPHY_Core1clipwbThreshold,
						NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
						(NPHY_RSSICAL_W1_TARGET - 4) <<
						NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
					PHY_REG_MOD_RAW_ENTRY(NPHY_Core2clipwbThreshold,
						NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
						(NPHY_RSSICAL_W1_TARGET - 4) <<
						NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
				PHY_REG_LIST_EXECUTE(pi);
			}

                       ed_lock = pi->edcrs_threshold_lock ||
                               NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 1); /* 43217 */

			/* ED CRS changes */
			if (!ed_lock) {
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs40AssertThresh0, 0x3eb)
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs40AssertThresh1, 0x3eb)
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs40DeassertThresh0, 0x341)
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs40DeassertThresh1, 0x341)
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh0, 0x42b)
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh1, 0x42b)
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh0, 0x381)
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh1, 0x381)
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh0, 0x42b)
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh1, 0x42b)
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh0, 0x381)
					PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh1, 0x381)
				PHY_REG_LIST_EXECUTE(pi);
			}
			{
				int32 edcrs_th = CHSPEC_IS2G(pi->radio_chanspec) ? -71 : -67;
				wlc_phy_adjust_ed_thres_nphy(pi, &edcrs_th, TRUE); 
            }
		} else {

			/* GainBoost Off */
			pi->interf.aci.nphy.radio_2055_core1_rxrf_spc1 =
				read_radio_reg(pi, RADIO_2055_CORE1_RXRF_SPC1);
			pi->interf.aci.nphy.radio_2055_core2_rxrf_spc1 =
				read_radio_reg(pi, RADIO_2055_CORE2_RXRF_SPC1);

			write_radio_reg(pi, RADIO_2055_CORE1_RXRF_SPC1,
				pi->interf.aci.nphy.radio_2055_core1_rxrf_spc1 | 0x2);
			write_radio_reg(pi, RADIO_2055_CORE2_RXRF_SPC1,
				pi->interf.aci.nphy.radio_2055_core2_rxrf_spc1 | 0x2);

			pi->interf.aci.nphy.gain_boost = pi->nphy_gain_boost;
			pi->nphy_gain_boost = FALSE;
			wlc_phy_adjust_lnagaintbl_nphy(pi);

			/* Decrease LPF BW to suppress ACI */
			pi->interf.aci.nphy.radio_2055_core1_rxbb_rxcal_ctrl =
				read_radio_reg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL);
			pi->interf.aci.nphy.radio_2055_core2_rxbb_rxcal_ctrl =
				read_radio_reg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL);
			rccal_val = read_radio_reg(pi, RADIO_2055_CAL_RCCAL_READ_TS);
			rccal_val  = MIN(0x1f, rccal_offset + rccal_val) | 0x20;
			write_radio_reg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL, rccal_val);
			write_radio_reg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL, rccal_val);

			/* Force digigain to use only top6 ADC bits, and
			 * increase 11b energy thresh to
			 * supress ACI, otherwise we end up detecting ACI
			 */
			pi->interf.aci.nphy.overrideDigiGain1 =
				phy_reg_read(pi, NPHY_overrideDigiGain1);
			pi->interf.aci.nphy.bphy_peak_energy_lo =
				phy_reg_read(pi, (NPHY_TO_BPHY_OFF+BPHY_PEAK_ENERGY_LO));

			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, overrideDigiGain1, forcedigigainEnable, 1)
				PHY_REG_MOD_ENTRY(NPHY, overrideDigiGain1, forcedigiGainValue, 4)
				PHY_REG_WRITE_RAW_ENTRY(NPHY_TO_BPHY_OFF+BPHY_PEAK_ENERGY_LO, 0xc0)
			PHY_REG_LIST_EXECUTE(pi);

			/* Reduce INIT Gain to 0x57c (default is 0x77c without gainBoost) */
			pi->interf.aci.nphy.init_gain_code_core1 =
				phy_reg_read(pi, NPHY_Core1InitGainCode);
			pi->interf.aci.nphy.init_gain_code_core2 =
				phy_reg_read(pi, NPHY_Core2InitGainCode);
			wlc_phy_table_read_nphy(pi, 7, pi->pubpi.phy_corenum, 0x106, 16,
				pi->interf.aci.nphy.init_gain_table);

			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core1InitGainCode,
					NPHY_CoreInitGainCode_initHpvga2Index_MASK,
					5 << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core2InitGainCode,
					NPHY_CoreInitGainCode_initHpvga2Index_MASK,
					5 << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);

			for (core = 0; core < pi->pubpi.phy_corenum; core++) {
				regval[core] = (5 << 8) | 0x7c;
			}
			wlc_phy_table_write_nphy(pi, 7, pi->pubpi.phy_corenum, 0x106, 16, regval);

			/* As we are increasing phreg 0xc33, we need the
			 * following gainctrl changes to make gainctrl robust
			 */
			pi->interf.aci.nphy.clip1_hi_gain_code_core1 =
				phy_reg_read(pi, NPHY_Core1Clip1HiGainCode);
			pi->interf.aci.nphy.clip1_hi_gain_code_core2 =
				phy_reg_read(pi, NPHY_Core2Clip1HiGainCode);

			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1HiGainCode, 0x10be)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1HiGainCode, 0x10be)
			PHY_REG_LIST_EXECUTE(pi);

			pi->interf.aci.nphy.clip1_md_gain_code_core1 =
				phy_reg_read(pi, NPHY_Core1Clip1MdGainCode);
			pi->interf.aci.nphy.clip1_md_gain_code_core2 =
				phy_reg_read(pi, NPHY_Core2Clip1MdGainCode);

			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1MdGainCode, 0x101e)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1MdGainCode, 0x101e)
			PHY_REG_LIST_EXECUTE(pi);

			pi->interf.aci.nphy.clip1_lo_gain_code_core1 =
				phy_reg_read(pi, NPHY_Core1Clip1LoGainCode);
			pi->interf.aci.nphy.clip1_lo_gain_code_core2 =
				phy_reg_read(pi, NPHY_Core2Clip1LoGainCode);

			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1LoGainCode, 0x203e)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1LoGainCode, 0x203e)
			PHY_REG_LIST_EXECUTE(pi);

			/* Adjust NB Clip thresh based on gainctrl changes */
			pi->interf.aci.nphy.nb_clip_thresh_core1 =
				phy_reg_read(pi, NPHY_Core1nbClipThreshold);
			pi->interf.aci.nphy.nb_clip_thresh_core2 =
				phy_reg_read(pi, NPHY_Core2nbClipThreshold);

			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0x53)
				PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0x53)
			PHY_REG_LIST_EXECUTE(pi);

			/* Adjust W1 Clip thresh based on gainctrl changes */
			pi->interf.aci.nphy.w1_clip_thresh_core1 =
				phy_reg_read(pi, NPHY_Core1clipwbThreshold);
			pi->interf.aci.nphy.w1_clip_thresh_core2 =
				phy_reg_read(pi, NPHY_Core2clipwbThreshold);

			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core1clipwbThreshold,
					NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
					(NPHY_RSSICAL_W1_TARGET - 5) <<
					NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core2clipwbThreshold,
					NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
					(NPHY_RSSICAL_W1_TARGET - 5) <<
					NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);

			/* Increasing Lo gain affects coorect computation of pkt gain,
			 * increase backoff for cck (for ofdm it does not make any difference
			 */
			pi->interf.aci.nphy.cck_compute_gain_info_core1 =
				phy_reg_read(pi,  NPHY_Core1cckcomputeGainInfo);
			pi->interf.aci.nphy.cck_compute_gain_info_core2 =
				phy_reg_read(pi,  NPHY_Core2cckcomputeGainInfo);

			PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1cckcomputeGainInfo,
				NPHY_CorecckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK,
				4<<NPHY_CorecckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2cckcomputeGainInfo,
				NPHY_CorecckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK,
				4<<NPHY_CorecckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);

			/* get back to detection, as soon as a previous detection fails */
			pi->interf.aci.nphy.energy_drop_timeout_len =
				phy_reg_read(pi, NPHY_energydroptimeoutLen);
			phy_reg_write(pi, NPHY_energydroptimeoutLen, 0x2);

			/* increase mf_thresh, as 11b ACI is triggering mf detector */
			pi->interf.aci.nphy.crs_threshold2u =
				phy_reg_read(pi, NPHY_crsThreshold2u);
			phy_reg_write(pi, NPHY_crsThreshold2u, 0x2078);
		}

		wlc_phy_aci_pwr_upd_nphy(pi, aci_pwr);

		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	} else {
		/* Disable ACI mitigation */
		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

		PHY_ACI(("Disable ACI mitigation, on channel %d\n",
			CHSPEC_CHANNEL(pi->radio_chanspec)));

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* get back to detection, as soon as a previous detection fails */
			phy_reg_write(pi, NPHY_energydroptimeoutLen,
				pi->interf.energy_drop_timeout_len_stored);


			/* restore clip hi gains */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				phy_reg_write(pi, NPHY_Core1clipHiGainCodeA2057,
					pi->interf.clip1_hi_gain_code_core1_stored);
				phy_reg_write(pi, NPHY_Core2clipHiGainCodeA2057,
					pi->interf.clip1_hi_gain_code_core2_stored);
				phy_reg_write(pi, NPHY_Core1clipHiGainCodeB2057,
					pi->interf.clip1_hi_gain_codeb_core1_stored);
				phy_reg_write(pi, NPHY_Core2clipHiGainCodeB2057,
					pi->interf.clip1_hi_gain_codeb_core2_stored);
			} else {
				phy_reg_write(pi, NPHY_Core1clipHiGainCodeA2056,
					pi->interf.clip1_hi_gain_code_core1_stored);
				phy_reg_write(pi, NPHY_Core2clipHiGainCodeA2056,
					pi->interf.clip1_hi_gain_code_core2_stored);
			}

			/* restore nb clip thresholds */
			phy_reg_write(pi, NPHY_Core1nbClipThreshold,
				pi->interf.nb_clip_thresh_core1_stored);
			phy_reg_write(pi, NPHY_Core2nbClipThreshold,
				pi->interf.nb_clip_thresh_core2_stored);

			/* restore gainlimits */
			wlc_phy_table_write_nphy(pi, 4, 4, 0x10, 16,
			   pi->interf.init_ofdmlna2gainchange_stored);
			wlc_phy_table_write_nphy(pi, 4, 4, 0x50, 16,
			   pi->interf.init_ccklna2gainchange_stored);

			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				/* restore clip lo gain */
				phy_reg_write(pi, NPHY_Core1cliploGainCodeA2057,
					pi->interf.clip1_lo_gain_code_core1_stored);
				phy_reg_write(pi, NPHY_Core2cliploGainCodeA2057,
					pi->interf.clip1_lo_gain_code_core2_stored);
				phy_reg_write(pi, NPHY_Core1cliploGainCodeB2057,
					pi->interf.clip1_lo_gain_codeb_core1_stored);
				phy_reg_write(pi, NPHY_Core2cliploGainCodeB2057,
					pi->interf.clip1_lo_gain_codeb_core2_stored);

				/* restore rssi gain */
				write_radio_reg(pi, RADIO_2057_NB_MASTER_CORE0,
					pi->interf.radio_2057_core1_rssi_nb_gc_stored |
					(read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE0) & 0x1f));
				write_radio_reg(pi, RADIO_2057_NB_MASTER_CORE1,
					pi->interf.radio_2057_core2_rssi_nb_gc_stored |
					(read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE1) & 0x1f));
				write_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0,
					pi->interf.radio_2057_core1_rssi_wb1a_gc_stored |
					(read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0)
					& 0x33));
				write_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1,
					pi->interf.radio_2057_core2_rssi_wb1a_gc_stored |
					(read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1)
					& 0x33));
				write_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0,
					pi->interf.radio_2057_core1_rssi_wb1g_gc_stored |
					(read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0)
					& 0x3c));
				write_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1,
					pi->interf.radio_2057_core2_rssi_wb1g_gc_stored |
					(read_radio_reg(pi, RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1)
					& 0x3c));
				write_radio_reg(pi, RADIO_2057_W2_MASTER_CORE0,
					pi->interf.radio_2057_core1_rssi_wb2_gc_stored |
					(read_radio_reg(pi, RADIO_2057_W2_MASTER_CORE0) & 0x3f));
				write_radio_reg(pi, RADIO_2057_W2_MASTER_CORE1,
					pi->interf.radio_2057_core2_rssi_wb2_gc_stored |
					(read_radio_reg(pi, RADIO_2057_W2_MASTER_CORE1) & 0x3f));
			} else {
				/* restore clip lo gain */
				phy_reg_write(pi, NPHY_Core1cliploGainCodeA2056,
					pi->interf.clip1_lo_gain_code_core1_stored);
				phy_reg_write(pi, NPHY_Core2cliploGainCodeA2056,
					pi->interf.clip1_lo_gain_code_core2_stored);

				/* restore rssi gain */
				write_radio_reg(pi, (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX0),
					pi->interf.radio_2056_core1_rssi_gain_stored);
				write_radio_reg(pi, (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX1),
					pi->interf.radio_2056_core2_rssi_gain_stored);
			}

			/* Adjust W1 Clip thresh based on gainctrl changes */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				phy_reg_write(pi, NPHY_Core1clipwbThreshold2057,
					pi->interf.w1_clip_thresh_core1_stored);
				phy_reg_write(pi, NPHY_Core2clipwbThreshold2057,
					pi->interf.w1_clip_thresh_core2_stored);
			} else {
				phy_reg_write(pi, NPHY_Core1clipwbThreshold,
					pi->interf.w1_clip_thresh_core1_stored);
				phy_reg_write(pi, NPHY_Core2clipwbThreshold,
					pi->interf.w1_clip_thresh_core2_stored);
			}

			/* restore ed values */
			if (!pi->edcrs_threshold_lock) {
			phy_reg_write(pi, NPHY_ed_crs40AssertThresh0,
				pi->interf.ed_crs40_assertthld0_stored);
			phy_reg_write(pi, NPHY_ed_crs40AssertThresh1,
				pi->interf.ed_crs40_assertthld1_stored);
			phy_reg_write(pi, NPHY_ed_crs40DeassertThresh0,
				pi->interf.ed_crs40_deassertthld0_stored);
			phy_reg_write(pi, NPHY_ed_crs40DeassertThresh1,
				pi->interf.ed_crs40_deassertthld1_stored);
			phy_reg_write(pi, NPHY_ed_crs20LAssertThresh0,
				pi->interf.ed_crs20L_assertthld0_stored);
			phy_reg_write(pi, NPHY_ed_crs20LAssertThresh1,
				pi->interf.ed_crs20L_assertthld1_stored);
			phy_reg_write(pi, NPHY_ed_crs20LDeassertThresh0,
				pi->interf.ed_crs20L_deassertthld0_stored);
			phy_reg_write(pi, NPHY_ed_crs20LDeassertThresh1,
				pi->interf.ed_crs20L_deassertthld1_stored);
			phy_reg_write(pi, NPHY_ed_crs20UAssertThresh0,
				pi->interf.ed_crs20U_assertthld0_stored);
			phy_reg_write(pi, NPHY_ed_crs20UAssertThresh1,
				pi->interf.ed_crs20U_assertthld1_stored);
			phy_reg_write(pi, NPHY_ed_crs20UDeassertThresh0,
				pi->interf.ed_crs20U_deassertthld0_stored);
			phy_reg_write(pi, NPHY_ed_crs20UDeassertThresh1,
				pi->interf.ed_crs20U_deassertthld1_stored);

			}

		} else {

			/* GainBoost */
			pi->nphy_gain_boost = pi->interf.aci.nphy.gain_boost;
			wlc_phy_adjust_lnagaintbl_nphy(pi);

			write_radio_reg(pi, RADIO_2055_CORE1_RXRF_SPC1,
				pi->interf.aci.nphy.radio_2055_core1_rxrf_spc1);
			write_radio_reg(pi, RADIO_2055_CORE2_RXRF_SPC1,
				pi->interf.aci.nphy.radio_2055_core2_rxrf_spc1);
			/* Analog LPF BW */
			write_radio_reg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL,
				pi->interf.aci.nphy.radio_2055_core1_rxbb_rxcal_ctrl);
			write_radio_reg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL,
				pi->interf.aci.nphy.radio_2055_core2_rxbb_rxcal_ctrl);

			/* Force digigain to use only top6 ADC bits,
			 * and increase 11b energy thresh to supress ACI
			 * otherwise we end up detecting ACI
			 */
			phy_reg_write(pi, NPHY_overrideDigiGain1,
				pi->interf.aci.nphy.overrideDigiGain1);
			phy_reg_write(pi, (NPHY_TO_BPHY_OFF+BPHY_PEAK_ENERGY_LO),
				pi->interf.aci.nphy.bphy_peak_energy_lo);

			/* Reduce INIT Gain to 0x57c (default is 0x77c without gainBoost) */
			phy_reg_write(pi, NPHY_Core1InitGainCode,
				pi->interf.aci.nphy.init_gain_code_core1);
			phy_reg_write(pi, NPHY_Core2InitGainCode,
				pi->interf.aci.nphy.init_gain_code_core2);
			wlc_phy_table_write_nphy(pi, 7, pi->pubpi.phy_corenum, 0x106, 16,
			   pi->interf.aci.nphy.init_gain_table);

			/* As we are increasing phreg 0xc33, we need the following */
			/*  gainctrl changes to make gainctrl robust */
			phy_reg_write(pi, NPHY_Core1Clip1HiGainCode,
				pi->interf.aci.nphy.clip1_hi_gain_code_core1);
			phy_reg_write(pi, NPHY_Core2Clip1HiGainCode,
				pi->interf.aci.nphy.clip1_hi_gain_code_core2);
			phy_reg_write(pi, NPHY_Core1Clip1MdGainCode,
				pi->interf.aci.nphy.clip1_md_gain_code_core1);
			phy_reg_write(pi, NPHY_Core2Clip1MdGainCode,
				pi->interf.aci.nphy.clip1_md_gain_code_core2);
			phy_reg_write(pi, NPHY_Core1Clip1LoGainCode,
				pi->interf.aci.nphy.clip1_lo_gain_code_core1);
			phy_reg_write(pi, NPHY_Core2Clip1LoGainCode,
				pi->interf.aci.nphy.clip1_lo_gain_code_core2);

			/* Adjust NB Clip thresh based on gainctrl changes */
			phy_reg_write(pi, NPHY_Core1nbClipThreshold,
				pi->interf.aci.nphy.nb_clip_thresh_core1);
			phy_reg_write(pi, NPHY_Core2nbClipThreshold,
				pi->interf.aci.nphy.nb_clip_thresh_core2);

			/* Adjust W1 Clip thresh based on gainctrl changes */
			phy_reg_write(pi, NPHY_Core1clipwbThreshold,
				pi->interf.aci.nphy.w1_clip_thresh_core1);
			phy_reg_write(pi, NPHY_Core2clipwbThreshold,
				pi->interf.aci.nphy.w1_clip_thresh_core2);

			phy_reg_write(pi, NPHY_Core1cckcomputeGainInfo,
				pi->interf.aci.nphy.cck_compute_gain_info_core1);
			phy_reg_write(pi, NPHY_Core2cckcomputeGainInfo,
				pi->interf.aci.nphy.cck_compute_gain_info_core2);

			/* get back to detection, as soon as a previous detection fails */
			phy_reg_write(pi, NPHY_energydroptimeoutLen,
				pi->interf.aci.nphy.energy_drop_timeout_len);

			/* increase mf_thresh, as 11b ACI is triggering mf detector */
			phy_reg_write(pi, NPHY_crsThreshold2u,
				pi->interf.aci.nphy.crs_threshold2u);
		}

		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
	}
}


void
wlc_phy_txpower_sromlimit_get_nphy(phy_info_t *pi, uint chan, uint8 *max_pwr, uint8 txp_rate_idx)
{
	uint8 chan_freq_range;

	chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, chan);
	switch (chan_freq_range) {
	case WL_CHAN_FREQ_RANGE_2G:
		*max_pwr = pi->tx_srom_max_rate_2g[txp_rate_idx];
		break;
	case WL_CHAN_FREQ_RANGE_5GM:
		*max_pwr = pi->tx_srom_max_rate_5g_mid[txp_rate_idx];
		break;
	case WL_CHAN_FREQ_RANGE_5GL:
		*max_pwr = pi->tx_srom_max_rate_5g_low[txp_rate_idx];
		break;
	case WL_CHAN_FREQ_RANGE_5GH:
		*max_pwr = pi->tx_srom_max_rate_5g_hi[txp_rate_idx];
		break;
#ifdef	WL_PPR_SUBBAND
	case WL_CHAN_FREQ_RANGE_5GLL_5BAND:
		*max_pwr = pi->tx_srom_max_rate_5g_ll[txp_rate_idx];
		break;
	case WL_CHAN_FREQ_RANGE_5GLH_5BAND:
		*max_pwr = pi->tx_srom_max_rate_5g_lh[txp_rate_idx];
		break;
	case WL_CHAN_FREQ_RANGE_5GML_5BAND:
		*max_pwr = pi->tx_srom_max_rate_5g_ml[txp_rate_idx];
		break;
	case WL_CHAN_FREQ_RANGE_5GMH_5BAND:
		*max_pwr = pi->tx_srom_max_rate_5g_mh[txp_rate_idx];
		break;
	case WL_CHAN_FREQ_RANGE_5GH_5BAND:
		*max_pwr = pi->tx_srom_max_rate_5g_hi[txp_rate_idx];
		break;
#endif	/* WL_PPR_SUBBAND */
	default:
		ASSERT(0);
		*max_pwr = pi->tx_srom_max_rate_2g[txp_rate_idx];
		break;
	}

	return;
}

void
wlc_phy_stay_in_carriersearch_nphy(phy_info_t *pi, bool enable)
{
	uint16 clip_off[] = {0xffff, 0xffff};
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* MAC should be suspended before calling this function */
	ASSERT(!(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC));

	if (enable) {
		if (pi_nphy->nphy_deaf_count == 0) {
			pi->phy_classifier_state = wlc_phy_classifier_nphy(pi, 0, 0);
			wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, 4);
			wlc_phy_clip_det_nphy(pi, 0, pi->phy_clip_state);
			wlc_phy_clip_det_nphy(pi, 1, clip_off);
		}

		pi_nphy->nphy_deaf_count++;

		wlc_phy_resetcca_nphy(pi);

	} else {
		ASSERT(pi_nphy->nphy_deaf_count > 0);

		pi_nphy->nphy_deaf_count--;

		if (pi_nphy->nphy_deaf_count == 0) {
			wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK,
			pi->phy_classifier_state);
			wlc_phy_clip_det_nphy(pi, 1, pi->phy_clip_state);
		}
	}
}


void
wlc_nphy_deaf_mode(phy_info_t *pi, bool mode)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	wlapi_suspend_mac_and_wait(pi->sh->physhim);

	if (mode) {
		if (pi_nphy->nphy_deaf_count == 0)
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);
		else
			PHY_ERROR(("%s: Deafness already set\n", __FUNCTION__));
	}
	else {
		if (pi_nphy->nphy_deaf_count > 0)
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
		else
			PHY_ERROR(("%s: Deafness already cleared\n", __FUNCTION__));
	}
	wlapi_enable_mac(pi->sh->physhim);
}


#if defined(PHYCAL_CACHING) || defined(WLMCHAN)
void
wlc_phy_cal_cache_nphy(wlc_phy_t *pih)
{
	void *tbl_ptr;
	phy_info_t *pi = (phy_info_t *) pih;
	ch_calcache_t *ctx;
	nphy_calcache_t *cache;
	int coreNum;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	ctx = wlc_phy_get_chanctx(pi, pi->radio_chanspec);

	/* A context must have been created before reaching here */
	ASSERT(ctx != NULL);
	if (ctx == NULL)
		return;

	ctx->valid = TRUE;

	cache = &ctx->u.nphy_cache;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		cache->rssical_radio_regs[0] =
			read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE0);
		cache->rssical_radio_regs[1] =
			read_radio_reg(pi, RADIO_2057_NB_MASTER_CORE1);
	} else {
		cache->rssical_radio_regs[0] =
		        read_radio_reg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX0);
		cache->rssical_radio_regs[1] =
		        read_radio_reg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX1);
	}

	/* RSSI cal cache values, pulled from wlc_phy_rssi_cal_nphy_rev3() */

	cache->rssical_phyregs[0] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIZ);
	cache->rssical_phyregs[1] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIZ);
	cache->rssical_phyregs[2] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIZ);
	cache->rssical_phyregs[3] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIZ);
	cache->rssical_phyregs[4] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIX);
	cache->rssical_phyregs[5] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIX);
	cache->rssical_phyregs[6] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIX);
	cache->rssical_phyregs[7] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIX);
	cache->rssical_phyregs[8] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIY);
	cache->rssical_phyregs[9] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIY);
	cache->rssical_phyregs[10] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIY);
	cache->rssical_phyregs[11] =
	        phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIY);

	/* TX/RX IQ cache values */
	wlc_phy_rx_iq_coeffs_nphy(pi, 0, &cache->rxcal_coeffs);

	/* Fine LOFT compensation */

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		for (coreNum = 0; coreNum <= 1; coreNum++) {
			/* Fine LOFT compensation */
			cache->txcal_radio_regs[2*coreNum] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_I);
			cache->txcal_radio_regs[2*coreNum+1] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_Q);

			/* Coarse LOFT compensation */
			cache->txcal_radio_regs[2*coreNum+4] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_I);
			cache->txcal_radio_regs[2*coreNum+5] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_Q);
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {

		cache->txcal_radio_regs[0] =
		        read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0);
		cache->txcal_radio_regs[1] =
		        read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0);
		cache->txcal_radio_regs[2] =
		        read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1);
		cache->txcal_radio_regs[3] =
		        read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1);

		/* Coarse LOFT compensation */
		cache->txcal_radio_regs[4] =
		        read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0);
		cache->txcal_radio_regs[5] =
		        read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0);
		cache->txcal_radio_regs[6] =
		        read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1);
		cache->txcal_radio_regs[7] =
		        read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1);
	} else {
		cache->txcal_radio_regs[0] =
			read_radio_reg(pi, RADIO_2055_CORE1_TX_VOS_CNCL);
		cache->txcal_radio_regs[1] =
			read_radio_reg(pi, RADIO_2055_CORE2_TX_VOS_CNCL);
		cache->txcal_radio_regs[2] =
			read_radio_reg(pi, RADIO_2055_CORE1_TX_BB_MXGM);
		cache->txcal_radio_regs[3] =
			read_radio_reg(pi, RADIO_2055_CORE2_TX_BB_MXGM);
	}

	tbl_ptr = cache->txcal_coeffs;
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 8, 80, 16, tbl_ptr);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	PHY_INFORM(("wl%d: %s: Cached cal values for chanspec 0x%x are:\n",
	           pi->sh->unit, __FUNCTION__,  ctx->chanspec));
	wlc_phy_cal_cache_dbg_nphy(pih, ctx);
}

static void
wlc_phy_cal_cache_dbg_nphy(wlc_phy_t *pih, ch_calcache_t *ctx)
{
	uint i;
	nphy_calcache_t *cache = NULL;
	phy_info_t *pi = (phy_info_t *) pih;

	if (ISNPHY(pi) && NREV_GE(pi->pubpi.phy_rev, 3)) {
		cache = &ctx->u.nphy_cache;
	} else
		return;

	for (i = 0; i < 8; i++) {
		PHY_INFORM(("txcal_coeffs[%u]:0x%x  ", i, cache->txcal_coeffs[i]));
		if (i % 3 == 0)
			PHY_INFORM(("\n"));
	}
	PHY_INFORM(("\n"));
	for (i = 0; i < 8; i++) {
		PHY_INFORM(("txcal_radio_regs[%u]:0x%x  ", i,
		           cache->txcal_radio_regs[i]));
		if (i % 3 == 0)
			PHY_INFORM(("\n"));
	}
	PHY_INFORM(("\n"));
	for (i = 0; i < 2; i++) {
		PHY_INFORM(("rssical_radio_regs[%u]:0x%x  ", i,
		          cache->rssical_radio_regs[i]));
	}
	PHY_INFORM(("\n"));
	for (i = 0; i < 12; i++) {
		PHY_INFORM(("rssical_phyregs[%u]:0x%x  ", i, cache->rssical_phyregs[i]));
		if (i % 3 == 0)
			PHY_INFORM(("\n"));
	}
	PHY_INFORM(("\n IQ comp values-> a0:%d b0:%d a1:%d b1:%d\n\n",
	            cache->rxcal_coeffs.a0,
	            cache->rxcal_coeffs.b0, cache->rxcal_coeffs.a1,
	            cache->rxcal_coeffs.b1));
}

#ifdef BCMDBG
void
wlc_phydump_cal_cache_nphy(phy_info_t *pi, ch_calcache_t *ctx, struct bcmstrbuf *b)
{
	uint i;
	nphy_calcache_t *cache = NULL;

	if (ISNPHY(pi) && NREV_GE(pi->pubpi.phy_rev, 3)) {
		cache = &ctx->u.nphy_cache;
	} else
		return;

	for (i = 0; i < 8; i++) {
		bcm_bprintf(b, "txcal_coeffs[%u]:0x%x  ", i, cache->txcal_coeffs[i]);
		if (i % 3 == 0)
			bcm_bprintf(b, "\n");
	}
	bcm_bprintf(b, "\n");
	for (i = 0; i < 8; i++) {
		bcm_bprintf(b, "txcal_radio_regs[%u]:0x%x  ", i,
		           cache->txcal_radio_regs[i]);
		if (i % 3 == 0)
			bcm_bprintf(b, "\n");
	}
	bcm_bprintf(b, "\n");
	for (i = 0; i < 2; i++) {
		bcm_bprintf(b, "rssical_radio_regs[%u]:0x%x  ", i,
		            cache->rssical_radio_regs[i]);
	}
	bcm_bprintf(b, "\n");
	for (i = 0; i < 12; i++) {
		bcm_bprintf(b, "rssical_phyregs[%u]:0x%x  ", i, cache->rssical_phyregs[i]);
		if (i % 3 == 0)
			PHY_INFORM(("\n"));
	}
	bcm_bprintf(b, "\n IQ comp values-> a0:%d b0:%d a1:%d b1:%d\n\n",
	            cache->rxcal_coeffs.a0,
	            cache->rxcal_coeffs.b0, cache->rxcal_coeffs.a1,
	            cache->rxcal_coeffs.b1);
}
#endif /* BCMDBG */

int
wlc_phy_cal_cache_restore_nphy(phy_info_t *pi)
{
	uint16 *loft_comp, txcal_coeffs_bphy[4], *tbl_ptr;
	uint8 tx_pwr_ctrl_state;
	ch_calcache_t *ctx;
	nphy_calcache_t *cache = NULL;
	bool suspend;
	int coreNum;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	ctx = wlc_phy_get_chanctx(pi, pi->radio_chanspec);

	if (!ctx) {
		PHY_ERROR(("wl%d: %s: Chanspec 0x%x not found in calibration cache\n",
		           pi->sh->unit, __FUNCTION__, pi->radio_chanspec));
		return BCME_ERROR;
	}

	if (!ctx->valid) {
		PHY_ERROR(("wl%d: %s: Chanspec 0x%x found, but not valid in phycal cache\n",
		           pi->sh->unit, __FUNCTION__, ctx->chanspec));
		return BCME_ERROR;
	}

	PHY_INFORM(("wl%d: %s: Restoring all cal coeffs from calibration cache for chanspec 0x%x\n",
	           pi->sh->unit, __FUNCTION__, pi->radio_chanspec));

	cache = &ctx->u.nphy_cache;

	loft_comp = &cache->txcal_coeffs[5];

	tbl_ptr = cache->txcal_coeffs;

	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
			/* suspend mac */
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	wlc_phyreg_enter((wlc_phy_t *)pi);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
	wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 80, 16,
	                     (void *)cache->txcal_coeffs);

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		txcal_coeffs_bphy[0] = tbl_ptr[0];
		txcal_coeffs_bphy[1] = tbl_ptr[1];
		txcal_coeffs_bphy[2] = tbl_ptr[2];
		txcal_coeffs_bphy[3] = tbl_ptr[3];
	} else {
		txcal_coeffs_bphy[0] = 0;
		txcal_coeffs_bphy[1] = 0;
		txcal_coeffs_bphy[2] = 0;
		txcal_coeffs_bphy[3] = 0;
	}

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 88, 16, txcal_coeffs_bphy);

	/* Write LO compensation values for OFDM PHY */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 85, 16, loft_comp);
	/* Write LO compensation values for B-PHY */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 93, 16, loft_comp);

	/* Fine LOFT compensation */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		for (coreNum = 0; coreNum <= 1; coreNum++) {
			/* Fine LOFT compensation */
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_I,
				cache->txcal_radio_regs[2*coreNum]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_Q,
				cache->txcal_radio_regs[2*coreNum+1]);

			/* Coarse LOFT compensation */
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_I,
				cache->txcal_radio_regs[2*coreNum+4]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_Q,
				cache->txcal_radio_regs[2*coreNum+5]);
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {

		write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0,
		                cache->txcal_radio_regs[0]);
		write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0,
		                cache->txcal_radio_regs[1]);
		write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1,
		                cache->txcal_radio_regs[2]);
		write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1,
		                cache->txcal_radio_regs[3]);

		/* Coarse LOFT compensation */
		write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0,
		                cache->txcal_radio_regs[4]);
		write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0,
		                cache->txcal_radio_regs[5]);
		write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1,
		                cache->txcal_radio_regs[6]);
		write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1,
		                cache->txcal_radio_regs[7]);
	} else {

		write_radio_reg(pi, RADIO_2055_CORE1_TX_VOS_CNCL,
			cache->txcal_radio_regs[0]);
		write_radio_reg(pi, RADIO_2055_CORE2_TX_VOS_CNCL,
			cache->txcal_radio_regs[1]);
		write_radio_reg(pi, RADIO_2055_CORE1_TX_BB_MXGM,
			cache->txcal_radio_regs[2]);
		write_radio_reg(pi, RADIO_2055_CORE2_TX_BB_MXGM,
			cache->txcal_radio_regs[3]);
	}

	/* Restore Rx calibration values */
	wlc_phy_rx_iq_coeffs_nphy(pi, 1, &cache->rxcal_coeffs);

	wlc_phy_txpwrctrl_coeff_setup_nphy(pi);
	wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	wlc_phyreg_exit((wlc_phy_t *)pi);

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}

	PHY_INFORM(("wl%d: %s: Restored values for chanspec 0x%x are:\n", pi->sh->unit,
	           __FUNCTION__, ctx->chanspec));
	wlc_phy_cal_cache_dbg_nphy((wlc_phy_t *)pi, ctx);
	return BCME_OK;
}
#endif /* PHYCAL_CACHING */

#if defined(BCMDBG)
void
wlc_phy_setinitgain_nphy(phy_info_t *pi, uint16 init_gain)
{
	uint8 ctr;
	uint8 lna_gain, hpvga1_gain, hpvga2_gain;
	uint16 regval[PHY_CORE_NUM_2];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	lna_gain = (init_gain & 0x03);
	hpvga1_gain = (init_gain >> 4) & 0x0f;
	hpvga2_gain = (init_gain >> 8) & 0x1f;

	phy_reg_mod(pi, NPHY_Core1InitGainCode,
		NPHY_CoreInitGainCode_initLnaIndex_MASK,
		(lna_gain << NPHY_CoreInitGainCode_initLnaIndex_SHIFT));
	phy_reg_mod(pi, NPHY_Core1InitGainCode,
		NPHY_CoreInitGainCode_initHpvga1Index_MASK,
		(hpvga1_gain << NPHY_CoreInitGainCode_initHpvga1Index_SHIFT));
	phy_reg_mod(pi, NPHY_Core1InitGainCode,
		NPHY_CoreInitGainCode_initHpvga2Index_MASK,
		(hpvga2_gain << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT));

	phy_reg_mod(pi, NPHY_Core2InitGainCode,
		NPHY_CoreInitGainCode_initLnaIndex_MASK,
		(lna_gain << NPHY_CoreInitGainCode_initLnaIndex_SHIFT));
	phy_reg_mod(pi, NPHY_Core2InitGainCode,
		NPHY_CoreInitGainCode_initHpvga1Index_MASK,
		(hpvga1_gain << NPHY_CoreInitGainCode_initHpvga1Index_SHIFT));
	phy_reg_mod(pi, NPHY_Core2InitGainCode,
		NPHY_CoreInitGainCode_initHpvga2Index_MASK,
		(hpvga2_gain << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT));

	for (ctr = 0; ctr < pi->pubpi.phy_corenum; ctr++) {
		regval[ctr] = ((hpvga2_gain << 8) | (hpvga1_gain << 4) | (lna_gain << 2));
	}
	wlc_phy_table_write_nphy(pi, 7, pi->pubpi.phy_corenum, 0x106, 16, regval);

	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

void
wlc_phy_sethpf1gaintbl_nphy(phy_info_t *pi, int8 maxindex)
{
	uint8 ctr;
	uint16 regval[NPHY_MAX_HPVGA1_INDEX+1];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (maxindex == -1) {
		maxindex = NPHY_DEF_HPVGA1_INDEXLIMIT;
	} else if (maxindex > NPHY_MAX_HPVGA1_INDEX) {
		maxindex = NPHY_MAX_HPVGA1_INDEX;
	}

	/* Write to the HPVGA1 gaintable */
	for (ctr = 0; ctr <= maxindex; ctr++) {
	    regval[ctr] = ctr * 3;
	}

	/* Fill out the unwritten entries with the max gains */
	for (; ctr <= NPHY_MAX_HPVGA1_INDEX; ctr++)  {
	    regval[ctr] = maxindex * 3;
	}

	wlc_phy_table_write_nphy(pi, 0, NPHY_MAX_HPVGA1_INDEX+1, 16, 16, regval);
	wlc_phy_table_write_nphy(pi, 1, NPHY_MAX_HPVGA1_INDEX+1, 16, 16, regval);

	/* Write to the HPVGA1 gainbits table */
	for (ctr = 0; ctr <= maxindex; ctr++) {
	    regval[ctr] = ctr;
	}
	/* Fill out the unwritten entries with the max gainbits */
	for (; ctr <= NPHY_MAX_HPVGA1_INDEX; ctr++)  {
	    regval[ctr] = maxindex;
	}
	wlc_phy_table_write_nphy(pi, 2, NPHY_MAX_HPVGA1_INDEX+1, 16, 16, regval);
	wlc_phy_table_write_nphy(pi, 3, NPHY_MAX_HPVGA1_INDEX+1, 16, 16, regval);

	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

#define NPHY_CAL_RESET_ALL	0x0
#define NPHY_CAL_RESET_TXIQ	0x1
#define NPHY_CAL_RESET_TXLO	0x2
#define NPHY_CAL_RESET_RXIQ	0x4

void
wlc_phy_cal_reset_nphy(phy_info_t *pi, uint32 reset_type)
{
	uint32 tbl_len;
	int coreNum;

	nphy_iq_comp_t rxcal_coeffs;

	uint16 tbl_tx_iqlo_cal_coeffs[] = {
		0x0000, 0x0000, 0x0000, 0x0000,
		0x0000, 0x0000, 0x0000
	};

	if ((reset_type == NPHY_CAL_RESET_ALL) || (reset_type & NPHY_CAL_RESET_TXIQ)) {
		tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_coeffs);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 80,
			16, tbl_tx_iqlo_cal_coeffs);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 88,
			16, tbl_tx_iqlo_cal_coeffs);
	}

	if ((reset_type == NPHY_CAL_RESET_ALL) || (reset_type & NPHY_CAL_RESET_TXLO)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			for (coreNum = 0; coreNum <= 1; coreNum++) {
				/* Fine LOFT compensation */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_I, 0x77);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_Q, 0x77);

				/* Coarse LOFT compensation */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_I, 0x77);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_Q, 0x77);
			}
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Fine LOFT compensation */
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0, 0x88);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0, 0x88);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1, 0x88);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1, 0x88);

			/* Coarse LOFT compensation */
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0, 0x88);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0, 0x88);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1, 0x88);
			write_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1, 0x88);
		} else {
			write_radio_reg(pi, RADIO_2055_CORE1_TX_VOS_CNCL, 0);
			write_radio_reg(pi, RADIO_2055_CORE2_TX_VOS_CNCL, 0);
			write_radio_reg(pi, RADIO_2055_CORE1_TX_BB_MXGM, 0);
			write_radio_reg(pi, RADIO_2055_CORE2_TX_BB_MXGM, 0);
		}
	}

	if ((reset_type == NPHY_CAL_RESET_ALL) || (reset_type & NPHY_CAL_RESET_RXIQ)) {
		rxcal_coeffs.a0 = rxcal_coeffs.b0 = rxcal_coeffs.a1 = rxcal_coeffs.b1 = 0x0;
		wlc_phy_rx_iq_coeffs_nphy(pi, 1, &rxcal_coeffs);
	}
}
#endif /* defined(BCMDBG) */

#ifdef SAMPLE_COLLECT

/* channel to frequency conversion */
static int
wlc_phy_chan2fc(uint channel)
{
	/* go from channel number (such as 6) to carrier freq (such as 2442) */
	if (channel >= 184 && channel <= 228)
		return (channel*5 + 4000);
	else if (channel >= 32 && channel <= 180)
		return (channel*5 + 5000);
	else if (channel >= 1 && channel <= 13)
		return (channel*5 + 2407);
	else if (channel == 14)
		return (2484);
	else
		return -1;
}

#define FILE_HDR_LEN 20 /* words */
/* (FIFO memory is 176kB = 45056 x 32bit) */

int
wlc_phy_sample_collect_nphy(phy_info_t *pi, wl_samplecollect_args_t *collect, uint32 *buf)
{
	uint32 machwcap;
	uint32 tx_fifo_length;
	uint32 phy_ctl, timer, cnt;
	uint16 val;
	uint8 words_per_us_BW20 = 40;
	uint8 words_per_us;
	uint16 fc = (uint16)wlc_phy_chan2fc(CHSPEC_CHANNEL(pi->radio_chanspec));
	uint8 gpio_collection = 0;
	uint32 *ptr;
	phy_info_nphy_t *pi_nphy;
	wl_sampledata_t *sample_data;
	uint32 curval_psm;
	uint32 saved_tsf_clk_frac_l, saved_tsf_clk_frac_h;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));
	ASSERT(pi);
	pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;
	if (!pi_nphy)
		return BCME_ERROR;

	/* initial return info pointers */
	sample_data = (wl_sampledata_t *)buf;
	ptr = (uint32 *)&sample_data[1];
	bzero((uint8 *)sample_data, sizeof(wl_sampledata_t));
	sample_data->version = htol16(WL_SAMPLEDATA_T_VERSION);
	sample_data->size = htol16(sizeof(wl_sampledata_t));

	/* get TX FIFO length in words */
	machwcap = R_REG(pi->sh->osh, &pi->regs->machwcap);
	tx_fifo_length = (((machwcap >> 3) & 0x1ff) << 7);

	/* compute applicable words_per_us */
	words_per_us = (CHSPEC_IS40(pi->radio_chanspec) ?
		(words_per_us_BW20 << 1) : words_per_us_BW20);

	/* duration(s): length sanity check and mapping from "max" to usec values */
	if (((collect->pre_dur + collect->post_dur) * words_per_us) > tx_fifo_length) {
		PHY_ERROR(("wl%d: %s Error: Bad Duration Option\n", pi->sh->unit, __FUNCTION__));
		return BCME_RANGE;
	}

	/* set phyreg into desired collect mode and enable */
	phy_reg_write(pi, NPHY_AdcDataCollect, 0);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		/* For lcnxnphy mac trigger's needs this bit set */
		PHY_REG_MOD(pi, NPHY, AdcDataCollect, disable_data_coll_ctrl, 1);
	}

	if (collect->mode == 1) { /* dual core upper 8 bits, I/Q */
		PHY_REG_LIST_START
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc0I_en, 1)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc0Q_en, 1)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc0_sel, 2)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc1I_en, 1)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc1Q_en, 1)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc1_sel, 2)
		PHY_REG_LIST_EXECUTE(pi);
	} else if (collect->mode == 2) { /* core0 10 bits, I/Q */
		PHY_REG_LIST_START
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc0I_en, 1)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc0Q_en, 1)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc0_sel, 3)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc1I_en, 0)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc1Q_en, 0)
		PHY_REG_LIST_EXECUTE(pi);
	} else if (collect->mode == 3) { /* core1 10 bits, I/Q */
		PHY_REG_LIST_START
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc1I_en, 1)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc1Q_en, 1)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc1_sel, 3)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc0I_en, 0)
			PHY_REG_MOD_ENTRY(NPHY, AdcDataCollect, adc0Q_en, 0)
		PHY_REG_LIST_EXECUTE(pi);
	} else if (collect->mode == 0xff) { /* gpio collect */
		PHY_REG_MOD(pi, NPHY, AdcDataCollect, gpioSel, 1);
		PHY_REG_MOD(pi, NPHY, gpioSel, gpioSel, collect->gpio_sel);
	} else {
		PHY_ERROR(("wl%d: %s Error: Unsupported Mode\n", pi->sh->unit, __FUNCTION__));
		return BCME_ERROR;
	}

	/* switch dot11mac_clk to macphy clock (80MHz) */
	curval_psm = R_REG(pi->sh->osh, &pi->regs->psm_corectlsts);
	W_REG(pi->sh->osh, &pi->regs->psm_corectlsts, ((1 << 6) | curval_psm));

	/* Update tsf_clk_frac accordingly
	 * The value to be written into these registers is (2^26)/(mac-clock freq)MHz
	 */
	saved_tsf_clk_frac_l = R_REG(pi->sh->osh, &pi->regs->tsf_clk_frac_l);
	saved_tsf_clk_frac_h = R_REG(pi->sh->osh, &pi->regs->tsf_clk_frac_h);
	W_REG(pi->sh->osh, &pi->regs->tsf_clk_frac_l, 0xCCCC);
	W_REG(pi->sh->osh, &pi->regs->tsf_clk_frac_h, 0XC);

	/* be deaf if requested (e.g. for spur measurement) */
	if (collect->be_deaf) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);
	}

	/* set Tx-FIFO collect start pointer to 0 */
	pi_nphy->pstart = 0;
	W_REG(pi->sh->osh, &pi->regs->smpl_clct_strptr, pi_nphy->pstart);

	PHY_TRACE(("wl%d: %s Start capture, trigger = %d\n", pi->sh->unit, __FUNCTION__,
		collect->trigger));

	timer = collect->timeout;
	/* immediate trigger */
	if (collect->trigger == TRIGGER_NOW) {
		uint32 curptr;

		/* compute and set stop pointer */
		pi_nphy->pstop = (collect->pre_dur + collect->post_dur) * words_per_us;
		if (pi_nphy->pstop >= tx_fifo_length-1)
			pi_nphy->pstop = tx_fifo_length-1;
		W_REG(pi->sh->osh, &pi->regs->smpl_clct_stpptr, pi_nphy->pstop);

		/* set Stop bit and Start bit (start capture) */
		phy_ctl = R_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param);
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, phy_ctl | (1 << 4) | (1 << 5));

		/* wait until done */
		do {
			OSL_DELAY(10);
			curptr = R_REG(pi->sh->osh, &pi->regs->smpl_clct_curptr);
			timer--;
		} while ((curptr != pi_nphy->pstop) && (timer > 0));

		/* clear start/stop bits */
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, phy_ctl & 0xFFCF);

		/* set start/stop pointers for readout */
		pi_nphy->pfirst = 0;
		pi_nphy->plast = R_REG(pi->sh->osh, &pi->regs->smpl_clct_curptr);

	} else {
		uint32 mac_ctl, dur_1_8th_us;

		/* enable mac and run psm */
		mac_ctl = R_REG(pi->sh->osh, &pi->regs->maccontrol);
		W_REG(pi->sh->osh, &pi->regs->maccontrol, mac_ctl | MCTL_PSM_RUN | MCTL_EN_MAC);

		/* set stop pointer */
		pi_nphy->pstop = tx_fifo_length-1;
		W_REG(pi->sh->osh, &pi->regs->smpl_clct_stpptr, pi_nphy->pstop);

		/* set up post-trigger duration (expected by ucode in units of 1/8 us) */
		dur_1_8th_us = collect->post_dur << 3;
		W_REG(pi->sh->osh, &pi->regs->tsf_gpt2_ctr_l, dur_1_8th_us & 0x0000FFFF);
		W_REG(pi->sh->osh, &pi->regs->tsf_gpt2_ctr_h, dur_1_8th_us >> 16);

		/* start ucode trigger-based sample collect procedure */
		wlapi_bmac_write_shm(pi->sh->physhim, M_SMPL_COL_BMP, 0x0);
		phy_ctl = R_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param);
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, phy_ctl | (1 << 4));
		if (ISSIM_ENAB(pi->sh->sih)) {
			OSL_DELAY(1000*collect->pre_dur);
		} else {
			OSL_DELAY(collect->pre_dur);
		}
		wlapi_bmac_write_shm(pi->sh->physhim, M_SMPL_COL_BMP, collect->trigger);

		PHY_TRACE(("wl%d: %s Wait for trigger ...\n", pi->sh->unit, __FUNCTION__));

		/* wait until start bit has been cleared - or we time out */
		do {
			OSL_DELAY(10);
			val = R_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param) & 0x30;
			timer--;
		} while ((val != 0) && (timer > 0));

		/* set first and last pointer indices for readout */
		pi_nphy->plast = R_REG(pi->sh->osh, &pi->regs->smpl_clct_curptr);
		if (pi_nphy->plast >= (collect->pre_dur + collect->post_dur) * words_per_us) {
			pi_nphy->pfirst =
				pi_nphy->plast - (collect->pre_dur + collect->post_dur)
				*words_per_us;
		} else {
			pi_nphy->pfirst = (pi_nphy->pstop - pi_nphy->pstart + 1) +
				pi_nphy->plast - (collect->pre_dur + collect->post_dur)
				*words_per_us;
		}

		/* erase trigger setup */
		wlapi_bmac_write_shm(pi->sh->physhim, M_SMPL_COL_BMP, collect->trigger);
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, phy_ctl & 0xFFCF);

		/* restore mac_ctl */
		W_REG(pi->sh->osh, &pi->regs->maccontrol, mac_ctl);
	}

	/* clean up */
	/* return from deaf if requested */
	if (collect->be_deaf) {
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
		wlapi_enable_mac(pi->sh->physhim);
	}

	/* turn off sample collect config in PHY & MAC */
	phy_reg_write(pi, NPHY_AdcDataCollect, 0);
	W_REG(pi->sh->osh, &pi->regs->psm_corectlsts, curval_psm); /* restore clk */
	W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, 0x2);
	W_REG(pi->sh->osh, &pi->regs->tsf_clk_frac_l, saved_tsf_clk_frac_l);
	W_REG(pi->sh->osh, &pi->regs->tsf_clk_frac_h, saved_tsf_clk_frac_h);

	/* abort if timeout ocurred */
	if (timer == 0) {
		PHY_ERROR(("wl%d: %s Error: Timeout\n", pi->sh->unit, __FUNCTION__));
		return BCME_ERROR;
	}

	PHY_TRACE(("wl%d: %s: Capture successful\n", pi->sh->unit, __FUNCTION__));

	if (pi_nphy->pfirst > pi_nphy->plast) {
		cnt = pi_nphy->pstop - pi_nphy->pfirst + 1;
		cnt += pi_nphy->plast;
	} else {
		cnt = pi_nphy->plast - pi_nphy->pfirst;
	}

	sample_data->tag = htol16(WL_SAMPLEDATA_HEADER_TYPE);
	sample_data->length = htol16((WL_SAMPLEDATA_HEADER_SIZE));
	sample_data->flag = 0;		/* first sequence */
	sample_data->flag |= htol32(WL_SAMPLEDATA_MORE_DATA);

	/* store header to buf */
	ptr[0] = htol32(0xACDC2009);
	ptr[1] = htol32(0xFFFF0000 | (FILE_HDR_LEN<<8));
	ptr[2] = htol32(cnt);
	ptr[3] = htol32(0xFFFF0000 | (pi->pubpi.phy_rev<<8) | pi->pubpi.phy_type);
	ptr[4] = htol32(0xFFFFFFFF);
	ptr[5] = htol32(((fc / 100) << 24) | ((fc % 100) << 16) | (2 << 8) |
	         (CHSPEC_IS40(pi->radio_chanspec) ? 40 : 20));
	if (collect->mode == 0xff)
		gpio_collection = 1;
	ptr[6] = htol32((collect->gpio_sel << 24) | (collect->mode << 8) | gpio_collection);
	ptr[7] = htol32(0xFFFF0000 | (collect->downsamp << 8) | collect->trigger);
	ptr[8] = htol32(0xFFFFFFFF);
	ptr[9] = htol32((collect->post_dur << 16) | collect->pre_dur);
	ptr[10] = htol32((phy_reg_read(pi, NPHY_Core1RxIQCompA0)) |
	          (phy_reg_read(pi, NPHY_Core1RxIQCompB0) << 16));
	ptr[11] = htol32((phy_reg_read(pi, NPHY_Core2RxIQCompA1)) |
	          (phy_reg_read(pi, NPHY_Core2RxIQCompB1) << 16));
	ptr[12] = htol32(0xFFFFFFFF);
	ptr[13] = htol32(0xFFFFFFFF);
	ptr[14] = htol32(0xFFFFFFFF);
	ptr[15] = htol32(0xFFFFFFFF);
	ptr[16] = htol32(0xFFFFFFFF);
	ptr[17] = htol32(0xFFFFFFFF);
	ptr[18] = htol32(0xFFFFFFFF);
	ptr[19] = htol32(0xFFFFFFFF);
	PHY_TRACE(("wl%d: %s: pfirst 0x%x plast 0x%x pstart 0x%x pstop 0x%x\n", pi->sh->unit,
		__FUNCTION__, pi_nphy->pfirst, pi_nphy->plast, pi_nphy->pstart, pi_nphy->pstop));
	PHY_TRACE(("wl%d: %s Capture length = %d words\n", pi->sh->unit, __FUNCTION__, cnt));
	return BCME_OK;
}

int
wlc_phy_sample_data_nphy(phy_info_t *pi, wl_sampledata_t *sample_data, void *b)
{
	uint32 data, cnt, bufsize, seq;
	phy_info_nphy_t *pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;
	uint8* head = (uint8 *)b;
	uint32* buf = (uint32 *)(head + sizeof(wl_sampledata_t));

	bufsize = ltoh32(sample_data->length) - sizeof(wl_sampledata_t);
	bufsize = bufsize >> 2;		/* convert to # of words */
	seq = ltoh32(sample_data->flag) & 0xff;		/* get the last sequence number */
	sample_data->flag = htol32(seq++);
	PHY_TRACE(("wl%d: %s: bufsize(words) %d flag 0x%x\n", pi->sh->unit, __FUNCTION__,
		bufsize, sample_data->flag));

	/* store samples to buf */
	cnt = 0;
	W_REG(pi->sh->osh, &pi->regs->tplatewrptr, pi_nphy->pfirst << 2);
	while ((cnt < bufsize) && (pi_nphy->pfirst != pi_nphy->plast)) {
		data = R_REG(pi->sh->osh, &pi->regs->tplatewrdata);
		/* write one 4-byte word */
		buf[cnt++] = htol32(data);
		/* wrap around end of fifo if necessary */
		if (pi_nphy->pfirst == pi_nphy->pstop) {
			W_REG(pi->sh->osh, &pi->regs->tplatewrptr, pi_nphy->pstart << 2);
			pi_nphy->pfirst = pi_nphy->pstart;
			PHY_TRACE(("wl%d: %s TXFIFO wrap around\n", pi->sh->unit, __FUNCTION__));
		} else {
			pi_nphy->pfirst++;
		}
	}

	PHY_TRACE(("wl%d: %s: Data fragment completed (pfirst %d plast %d)\n",
		pi->sh->unit, __FUNCTION__, pi_nphy->pfirst, pi_nphy->plast));
	if (pi_nphy->pfirst != pi_nphy->plast)
		sample_data->flag |= htol32(WL_SAMPLEDATA_MORE_DATA);

	/* update to # of bytes read */
	sample_data->length = htol16((cnt << 2));
	bcopy((uint8 *)sample_data, head, sizeof(wl_sampledata_t));
	PHY_TRACE(("wl%d: %s: Capture length = %d words\n", pi->sh->unit, __FUNCTION__, cnt));
	return BCME_OK;
}

void
wlc_phy_sample_collect_start_nphy(phy_info_t *pi, uint8 coll_us,
	uint16 *crsctl, uint16 *crsctlu, uint16 *crsctll)
{
	uint16 clip_off[] = {0xffff, 0xffff};

	/* Turn off CRS */
	*crsctl = phy_reg_read(pi, NPHY_crsControl);
	phy_reg_write(pi, NPHY_crsControl, (*crsctl & ~NPHY_crsControl_totEnable_MASK));
	*crsctlu = phy_reg_read(pi, NPHY_crsControlu);
	phy_reg_write(pi, NPHY_crsControlu, (*crsctlu & ~NPHY_crsControl_totEnable_MASK));
	*crsctll = phy_reg_read(pi, NPHY_crsControll);
	phy_reg_write(pi, NPHY_crsControll, (*crsctll & ~NPHY_crsControl_totEnable_MASK));

	/* Save existing clip_detect state */
	wlc_phy_clip_det_nphy(pi, 0, pi->phy_clip_state);
	/* Turn OFF all clip detections */
	wlc_phy_clip_det_nphy(pi, 1, clip_off);
	/* Save existing classifier state */
	pi->phy_classifier_state = wlc_phy_classifier_nphy(pi, 0, 0);
	/* Turn OFF bphy classification */
	/* (Can't turn off ofdm classification, sample collects needs it) */
	wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_cck_en, 0);

	/* Override the gain to 75dB */
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK, 0x524f, 0x3, 0);
	/* Override the LPF and HPF high pass corners to their lowest values */
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_hpf_hpc_MASK, 0x1, 0x3, 0);
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_lpf_hpc_MASK, 0x1, 0x3, 0);

	/* Units of these phyregs are clock 40s */
	phy_reg_write(pi, NPHY_PassThroughCounter, coll_us * 40);
	phy_reg_write(pi, NPHY_SampCollectWaitCounter, 0x0);
}

void
wlc_phy_sample_collect_end_nphy(phy_info_t *pi, uint16 crsctl, uint16 crsctlu, uint16 crsctll)
{
	/* Restore CRS */
	phy_reg_write(pi, NPHY_crsControl, crsctl);
	phy_reg_write(pi, NPHY_crsControlu, crsctlu);
	phy_reg_write(pi, NPHY_crsControll, crsctll);

	/* Restore PHY state */
	wlc_phy_clip_det_nphy(pi, 1, pi->phy_clip_state);
	wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK,
	                        pi->phy_classifier_state);
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_hpf_hpc_MASK, 0, 0x3, 1);
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_lpf_hpc_MASK, 0, 0x3, 1);
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK, 0, 0x3, 1);

	/* wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX); */
	/* Is a resetcca needed? */
	wlc_phy_resetcca_nphy(pi);
}

#endif /* SAMPLE_COLLECT */

#if defined(WLTEST)

/* calibration sanity check, support RSSI only for now
 *  issues a warning in case the compensation values are too large to reflect
 *  a non-broken chip/board
 */
uint32
wlc_phy_cal_sanity_nphy(phy_info_t *pi)
{
	int8   offs_nb_0i, offs_nb_0q, offs_nb_1i, offs_nb_1q;
	int8   offs_w1_0i, offs_w1_0q, offs_w1_1i, offs_w1_1q;
	int8   offs_w2_0i, offs_w2_0q, offs_w2_1i, offs_w2_1q;
	uint8  flag_nb_0i = 0, flag_nb_0q = 0, flag_nb_1i = 0, flag_nb_1q = 0;
	uint8  flag_w1_0i = 0, flag_w1_0q = 0, flag_w1_1i = 0, flag_w1_1q = 0;
	uint8  flag_w2_0i = 0, flag_w2_0q = 0, flag_w2_1i = 0, flag_w2_1q = 0;
	uint16 bitmask_core0, bitmask_core1;

	PHY_CAL(("wl%d: %s: sanity check of radio cal results (RSSI only for now) ..\n",
	   pi->sh->unit, __FUNCTION__));

	/* read currently chosen offsets from PHY */
	/* NB RSSI */
	offs_nb_0i = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIZ));
	offs_nb_0q = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIZ));
	offs_nb_1i = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIZ));
	offs_nb_1q = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIZ));
	/* W1 RSSI */
	offs_w1_0i = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIX));
	offs_w1_0q = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIX));
	offs_w1_1i = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIX));
	offs_w1_1q = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIX));
	/* W2 RSSI */
	offs_w2_0i = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef0IRSSIY));
	offs_w2_0q = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef0QRSSIY));
	offs_w2_1i = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef1IRSSIY));
	offs_w2_1q = NPHY_RSSI_SXT(phy_reg_read(pi, NPHY_RSSIMultCoef1QRSSIY));

	/* display current compensation values */
	PHY_CAL(("offs_nb_0i =%4d, offs_nb_0q =%4d, offs_nb_1i =%4d, offs_nb_1q =%4d\n",
		offs_nb_0i, offs_nb_0q, offs_nb_1i, offs_nb_1q));
	PHY_CAL(("offs_w1_0i =%4d, offs_w1_0q =%4d, offs_w1_1i =%4d, offs_w1_1q =%4d\n",
		offs_w1_0i, offs_w1_0q, offs_w1_1i, offs_w1_1q));
	PHY_CAL(("offs_w2_0i =%4d, offs_w2_0q =%4d, offs_w2_1i =%4d, offs_w2_1q =%4d\n",
		offs_w2_0i, offs_w2_0q, offs_w2_1i, offs_w2_1q));

	/* sanity check NB-RSSI */
	if (NPHY_RSSI_NB_VIOL(offs_nb_0i)) {
		PHY_INFORM(("NB-RSSI, Core-0, I-Rail: Offset too large!\n"));
		flag_nb_0i = 1;
	}
	if (NPHY_RSSI_NB_VIOL(offs_nb_0q)) {
		PHY_INFORM(("NB-RSSI, Core-0, Q-Rail: Offset too large!\n"));
		flag_nb_0q = 1;
	}
	if (NPHY_RSSI_NB_VIOL(offs_nb_1i)) {
		PHY_INFORM(("NB-RSSI, Core-1, I-Rail: Offset too large!\n"));
		flag_nb_1i = 1;
	}
	if (NPHY_RSSI_NB_VIOL(offs_nb_1q)) {
		PHY_INFORM(("NB-RSSI, Core-1, Q-Rail: Offset too large!\n"));
		flag_nb_1q = 1;
	}

	/* sanity check W1-RSSI */
	if (NPHY_RSSI_W1_VIOL(offs_w1_0i)) {
		PHY_INFORM(("W1-RSSI, Core-0, I-Rail: Offset too large!\n"));
		flag_w1_0i = 1;
	}
	if (NPHY_RSSI_W1_VIOL(offs_w1_0q)) {
		PHY_INFORM(("W1-RSSI, Core-0, Q-Rail: Offset too large!\n"));
		flag_w1_0q = 1;
	}
	if (NPHY_RSSI_W1_VIOL(offs_w1_1i)) {
		PHY_INFORM(("W1-RSSI, Core-1, I-Rail: Offset too large!\n"));
		flag_w1_1i = 1;
	}
	if (NPHY_RSSI_W1_VIOL(offs_w1_1q)) {
		PHY_INFORM(("W1-RSSI, Core-1, Q-Rail: Offset too large!\n"));
		flag_w1_1q = 1;
	}

	/* sanity check W2-RSSI */
	if (NPHY_RSSI_W2_VIOL(offs_w2_0i)) {
		PHY_INFORM(("W2-RSSI, Core-0, I-Rail: Offset too large!\n"));
		flag_w2_0i = 1;
	}
	if (NPHY_RSSI_W2_VIOL(offs_w2_0q)) {
		PHY_INFORM(("W2-RSSI, Core-0, Q-Rail: Offset too large!\n"));
		flag_w2_0q = 1;
	}
	if (NPHY_RSSI_W2_VIOL(offs_w2_1i)) {
		PHY_INFORM(("W2-RSSI, Core-1, I-Rail: Offset too large!\n"));
		flag_w2_1i = 1;
	}
	if (NPHY_RSSI_W2_VIOL(offs_w2_1q)) {
		PHY_INFORM(("W2-RSSI, Core-1, Q-Rail: Offset too large!\n"));
		flag_w2_1q = 1;
	}

	/* generate bitmasks
	 *   note for future enhancements: bit 2^31 has to be zero due
	 *   to later cast to int32 (otherwise need to fix at higher level);
	 *   could arrange bits in a different order (eg: 1 nibble = 4 cores
	 *   for given quantity)
	 */
	bitmask_core0 = (flag_w2_0q << 5) | (flag_w2_0i << 4) | (flag_w1_0q << 3) |
		(flag_w1_0i << 2) | (flag_nb_0q << 1) | (flag_nb_0i << 0);
	bitmask_core1 = (flag_w2_1q << 5) | (flag_w2_1i << 4) | (flag_w1_1q << 3) |
		(flag_w1_1i << 2) | (flag_nb_1q << 1) | (flag_nb_1i << 0);

	/* final diagnosis */
	PHY_CAL(("%s\n", ((bitmask_core0 != 0) || (bitmask_core1 != 0)) ?
		"*** bad cal, Your chip/board may be broken! ***" : "cal results seem o.k"));

	/* return bitmasks */
	return ((uint32) ((bitmask_core1 << 16) | (bitmask_core0 << 0)));

}

void
wlc_phy_bphy_testpattern_nphy(phy_info_t *pi, uint8 testpattern, bool enable, bool existing_enable)
{
	uint16 clip_off[] = {0xffff, 0xffff};
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* Turn ON BPHY testpattern */
	if ((enable == TRUE) && (existing_enable == FALSE)) {
		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 5)) {
			/* Save the current value of NPHY_fineclockgatecontrol */
			pi_nphy->nphy_fineclockgatecontrol =
				phy_reg_read(pi, NPHY_fineclockgatecontrol);

			if (pi->u.pi_nphy->phy_isspuravoid)
				phy_reg_mod(pi, NPHY_fineclockgatecontrol, 0x1, 0x1);
		}

		/* Save existing clip_detect state */
		wlc_phy_clip_det_nphy(pi, 0, pi->phy_clip_state);
		/* Turn OFF all clip detections */
		wlc_phy_clip_det_nphy(pi, 1, clip_off);
		/* Save existing classifier state */
		pi->phy_classifier_state = wlc_phy_classifier_nphy(pi, 0, 0);
		/* Turn OFF all classifcation */
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, 4);
		/* Trigger SamplePlay Start */
		phy_reg_write(pi,  NPHY_sampleCmd, 0x1);
		/* Save BPHY test and testcontrol registers */
		pi->old_bphy_test = phy_reg_read(pi, (NPHY_TO_BPHY_OFF + BPHY_TEST));
		pi->old_bphy_testcontrol = phy_reg_read(pi, NPHY_bphytestcontrol);
		if (testpattern == 0) {
			phy_reg_write(pi, (NPHY_TO_BPHY_OFF + BPHY_TEST), 0x0038);
		} else {
			phy_reg_write(pi, (NPHY_TO_BPHY_OFF + BPHY_TEST), 0x0228);
		}
		/* Configure mimophy's bphy testcontrol */
		phy_reg_write(pi, NPHY_bphytestcontrol, 0x7);
		/* Force Rx2Tx */
		 wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX);
		/* Force AFE into DAC mode */
		 if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_dac_pd_MASK,
					1 << NPHY_REV3_AfectrlOverride_dac_pd_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_dac_pd_MASK,
					1 << NPHY_REV3_AfectrlOverride_dac_pd_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_dac_pd_MASK,
					0 << NPHY_REV3_AfectrlCore_dac_pd_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_dac_pd_MASK,
					0 << NPHY_REV3_AfectrlCore_dac_pd_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);
		 } else {
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_AfectrlCore_slowpwup_dac_MASK,
					1 << NPHY_AfectrlCore_slowpwup_dac_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_AfectrlCore_slowpwup_dac_MASK,
					1 << NPHY_AfectrlCore_slowpwup_dac_SHIFT)
				PHY_REG_MOD_ENTRY(NPHY, AfectrlOverride, slowpwup_dac, 1)
			PHY_REG_LIST_EXECUTE(pi);
		 }

		PHY_CAL(("wl%d: %s: Turning  ON: TestPattern = %3d  "
		         "en = %3d  existing_en = %3d\n",
		         pi->sh->unit, __FUNCTION__, testpattern, enable, existing_enable));
	} else if ((enable == FALSE) && existing_enable) {
		/* Turn OFF BPHY testpattern */

		/* Turn off AFE Override */
		 if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_dac_pd_MASK,
					0 << NPHY_REV3_AfectrlOverride_dac_pd_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_dac_pd_MASK,
					0 << NPHY_REV3_AfectrlOverride_dac_pd_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_dac_pd_MASK,
					1 << NPHY_REV3_AfectrlCore_dac_pd_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_dac_pd_MASK,
					1 << NPHY_REV3_AfectrlCore_dac_pd_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);
		 } else {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, AfectrlOverride, 0x4000)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_AfectrlCore_slowpwup_dac_MASK,
					0 << NPHY_AfectrlCore_slowpwup_dac_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_AfectrlCore_slowpwup_dac_MASK,
					0 << NPHY_AfectrlCore_slowpwup_dac_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);
		 }

		/* Force Tx2Rx */
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX);
		/* Restore BPHY test and testcontrol registers */
		phy_reg_write(pi, NPHY_bphytestcontrol, pi->old_bphy_testcontrol);
		phy_reg_write(pi, (NPHY_TO_BPHY_OFF + BPHY_TEST), pi->old_bphy_test);
		/* Turn ON receive packet activity */
		wlc_phy_clip_det_nphy(pi, 1, pi->phy_clip_state);
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK,
		                        pi->phy_classifier_state);

		/* Trigger samplePlay Stop */
		phy_reg_write(pi,  NPHY_sampleCmd, NPHY_sampleCmd_STOP);

		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 5)) {
			/* Restore the value of NPHY_fineclockgatecontrol */
			phy_reg_write(pi, NPHY_fineclockgatecontrol,
				pi_nphy->nphy_fineclockgatecontrol);
		}

		PHY_CAL(("wl%d: %s: Turning OFF: TestPattern = %3d  "
		         "en = %3d  existing_en = %3d\n",
		         pi->sh->unit, __FUNCTION__, testpattern, enable, existing_enable));
	}
}

void
wlc_phy_test_scraminit_nphy(phy_info_t *pi, int8 init)
{
	uint16 mask, value;


	if (init < 0) {
		/* auto: clear Mode bit so that scrambler LFSR will be free
		 * running.  ok to leave scramindexctlEn and initState in
		 * whatever current condition, since their contents are unused
		 * when free running, but for ease of reg diffs, just write
		 * 0x7f to them for repeatability.
		 */
		mask = (NPHY_ScramSigCtrl_scramCtrlMode_MASK |
		        NPHY_ScramSigCtrl_scramindexctlEn_MASK |
		        NPHY_ScramSigCtrl_initStateValue_MASK);
		value = ((0 << NPHY_ScramSigCtrl_scramCtrlMode_SHIFT) |
		         NPHY_ScramSigCtrl_initStateValue_MASK);
		phy_reg_mod(pi, NPHY_ScramSigCtrl, mask, value);
	} else {
		/* fixed init: set Mode bit, clear scramindexctlEn, and write
		 * init to initState, so that scrambler LFSR will be
		 * initialized with specified value for each transmission.
		 */
		mask = (NPHY_ScramSigCtrl_scramCtrlMode_MASK |
		        NPHY_ScramSigCtrl_scramindexctlEn_MASK |
		        NPHY_ScramSigCtrl_initStateValue_MASK);
		value = (NPHY_ScramSigCtrl_scramCtrlMode_MASK |
		         (NPHY_ScramSigCtrl_initStateValue_MASK &
		          (init << NPHY_ScramSigCtrl_initStateValue_SHIFT)));
		phy_reg_mod(pi, NPHY_ScramSigCtrl, mask, value);
	}
}

int8
wlc_phy_test_tssi_nphy(phy_info_t *pi, int8 ctrl_type, int8 pwr_offs)
{
	int8 tssi = -127;

	if (ctrl_type >= 0) {
		if ((ctrl_type & 0x1) == 0)
		{
			tssi = phy_reg_read(pi, NPHY_TSSIBiasVal1) & 0xff;
		} else {
			tssi = phy_reg_read(pi, NPHY_TSSIBiasVal2) & 0xff;
		}
	}
	return (tssi);
}

void
wlc_phy_gpiosel_nphy(phy_info_t *pi, uint16 sel)
{
	uint32 mc;

	/*
	 * see http://hwnbu-twiki.broadcom.com/bin/view/Mwgroup/MimophyGPIOUsage
	 * following mimophy gpiosel modes provided:
	 *	 0 : state machine trace
	 *	 1 : crs tx/rx ctrl signal
	 *	 2 : antenna IQ samples
	 *	 3 : antenna IQ samples when pkt_proc state == SAMPLE
	 *	 4 : ADC IQ sample (9:2)
	 *	 5 : RSSI IQ sample
	 *	 ... etc
	 */

	/* for MIMOPHY, must kill the mimophy_oe */
	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, gpioLoOutEn, 0x0)
		PHY_REG_WRITE_ENTRY(NPHY, gpioHiOutEn, 0x0)
	PHY_REG_LIST_EXECUTE(pi);


	/* take over gpio control from cc */
	si_gpiocontrol(pi->sh->sih, 0xffff, 0xffff, GPIO_DRV_PRIORITY);

	/* clear the mac selects, disable mac oe */
	mc = R_REG(pi->sh->osh, &pi->regs->maccontrol);
	mc &= ~MCTL_GPOUT_SEL_MASK;
	W_REG(pi->sh->osh, &pi->regs->maccontrol, mc);
	W_REG(pi->sh->osh, &pi->regs->psm_gpio_oe, 0x0);

	/* set up mimophy GPIO sel */
	phy_reg_write(pi, NPHY_gpioSel, sel);

	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, gpioLoOutEn, 0xffff)
		PHY_REG_WRITE_ENTRY(NPHY, gpioHiOutEn, 0xffff)
	PHY_REG_LIST_EXECUTE(pi);
}

#endif 


#if defined(BCMDBG) || defined(WLTEST)
int
wlc_phy_freq_accuracy_nphy(phy_info_t *pi, int channel)
{
	int bcmerror = BCME_OK;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (channel == 0) {
		wlc_phy_stopplayback_nphy(pi);

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* restore the old BBconfig, to restore resampler setting */
			phy_reg_write(pi, NPHY_BBConfig, pi_nphy->nphy_saved_bbconf);
			wlc_phy_resetcca_nphy(pi);
		}
	} else {

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Disable the re-sampler (in case we are in spur avoidance mode) */
			pi_nphy->nphy_saved_bbconf = phy_reg_read(pi, NPHY_BBConfig);
			phy_reg_mod(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK, 0);
		}

		/* use 151 since that should correspond to nominal tx output power */
		bcmerror = wlc_phy_tx_tone_nphy(pi, 0, 151, 0, 0, TRUE);
	}
	return bcmerror;
}
#endif 


#ifdef PHYMON
int
wlc_phycal_state_nphy(phy_info_t *pi, void* buff, int len)
{
	wl_phycal_state_t phycal_state;
	wl_phycal_core_state_t *phycal_core_state;
	int i;
	uchar *buf = (uchar *) buff;
	int used_len = 0;
	nphy_iq_comp_t rxcal_coeffs;
	int16 txcal_ofdm_coeffs[8];
	int16 txcal_bphy_coeffs[8];
	uint16 radio_regs[8] = { 0 };
	uint16 idle_tssi, pwrctrl_status;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	int ret = BCME_OK;

	phycal_core_state = (wl_phycal_core_state_t *)MALLOC(pi->sh->osh,
		sizeof(wl_phycal_core_state_t) * 2);

	if (!pi->sh->up) {
		ret = BCME_ERROR;
		goto error;
	}

	if (CHIPID(pi->sh->chip) == BCM4321_CHIP_ID) {
		ret = BCME_UNSUPPORTED;
		goto error;
	}

	wlapi_suspend_mac_and_wait(pi->sh->physhim);
	wlc_phyreg_enter((wlc_phy_t *)pi);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	phycal_state.version = PHYMON_VERSION;
	phycal_state.num_phy_cores = 2;
	phycal_state.curr_temperature = (int8)wlc_phy_tempsense_nphy(pi);
	phycal_state.aci_state = (pi->aci_state == ACI_ACTIVE)? TRUE : FALSE;
	phycal_state.crsminpower = phy_reg_read(pi, NPHY_crsminpower0) & 0xff;
	phycal_state.crsminpowerl = phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff;
	phycal_state.crsminpoweru = phy_reg_read(pi, NPHY_crsminpoweru0) & 0xff;
	phycal_state.chspec = pi->radio_chanspec;


	/* Per-core states */
	phycal_core_state[0].tx_iqlocal_pwridx  = pi_nphy->nphy_txcal_pwr_idx[0];
	phycal_core_state[1].tx_iqlocal_pwridx  = pi_nphy->nphy_txcal_pwr_idx[1];

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_EPSILONTBL0,
	    NPHY_PAPD_EPS_TBL_SIZE,
	    0, 32, phycal_core_state[0].papd_epsilon_table);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_EPSILONTBL1,
	    NPHY_PAPD_EPS_TBL_SIZE,
	    0, 32, phycal_core_state[1].papd_epsilon_table);
	phycal_core_state[0].papd_epsilon_offset =
		phy_reg_read(pi, NPHY_EpsilonTableAdjust0);
	phycal_core_state[1].papd_epsilon_offset =
		phy_reg_read(pi, NPHY_EpsilonTableAdjust1);

	idle_tssi = phy_reg_read(pi, NPHY_TxPwrCtrlIdleTssi);
	phycal_core_state[0].idle_tssi =
		(idle_tssi >> NPHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT) & 0x3f;
	phycal_core_state[1].idle_tssi =
		(idle_tssi >> NPHY_TxPwrCtrlIdleTssi_idleTssi1_SHIFT) & 0x3f;

	pwrctrl_status = phy_reg_read(pi, NPHY_Core0TxPwrCtrlStatus);
	phycal_core_state[0].est_tx_pwr = (uint8) (pwrctrl_status & 0xff);
	phycal_core_state[0].curr_tx_pwrindex = (uint8) ((pwrctrl_status >> 8) & 0x7f);
	pwrctrl_status = phy_reg_read(pi, NPHY_Core1TxPwrCtrlStatus);
	phycal_core_state[1].est_tx_pwr = (uint8) (pwrctrl_status & 0xff);
	phycal_core_state[1].curr_tx_pwrindex = (uint8) ((pwrctrl_status >> 8) & 0x7f);

	phycal_core_state[0].rx_gaininfo = phy_reg_read(pi, NPHY_PhyStatsGainInfo0);
	phycal_core_state[1].rx_gaininfo = phy_reg_read(pi, NPHY_PhyStatsGainInfo1);

	phycal_core_state[0].init_gaincode = phy_reg_read(pi, NPHY_Core1InitGainCodeA2056);
	phycal_core_state[1].init_gaincode = phy_reg_read(pi, NPHY_Core2InitGainCodeA2056);

	/* See wlc_dump_rssi() in wlc.c to extract this information */
	phycal_core_state[0].est_rx_pwr = 0;
	phycal_core_state[1].est_rx_pwr = 0;

	/* Read Rx calibration co-efficients */
	wlc_phy_rx_iq_coeffs_nphy(pi, 0, &rxcal_coeffs);

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		radio_regs[0] = read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0);
		radio_regs[1] = read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0);
		radio_regs[2] = read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1);
		radio_regs[3] = read_radio_reg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1);
		radio_regs[4] = read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0);
		radio_regs[5] = read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0);
		radio_regs[6] = read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1);
		radio_regs[7] = read_radio_reg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1);
	} else {
		/* Read the LOFT compensation (Ci/Cq) values */
		radio_regs[0] = read_radio_reg(pi, RADIO_2055_CORE1_TX_VOS_CNCL);
		radio_regs[1] = read_radio_reg(pi, RADIO_2055_CORE2_TX_VOS_CNCL);
	}

	/* Read OFDM Tx calibration co-efficients */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 8, 80, 16, txcal_ofdm_coeffs);

	/* Read BPHY Tx calibration co-efficients */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 8, 88, 16, txcal_bphy_coeffs);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	/* reg access is done, enable the mac */
	wlc_phyreg_exit((wlc_phy_t *)pi);
	wlapi_enable_mac(pi->sh->physhim);

	txcal_ofdm_coeffs[0] &= 0x3ff;
	txcal_ofdm_coeffs[1] &= 0x3ff;
	txcal_ofdm_coeffs[2] &= 0x3ff;
	txcal_ofdm_coeffs[3] &= 0x3ff;

	if (txcal_ofdm_coeffs[0] > 511)
		txcal_ofdm_coeffs[0] -= 1024;

	if (txcal_ofdm_coeffs[1] > 511)
		txcal_ofdm_coeffs[1] -= 1024;

	if (txcal_ofdm_coeffs[2] > 511)
		txcal_ofdm_coeffs[2] -= 1024;

	if (txcal_ofdm_coeffs[3] > 511)
		txcal_ofdm_coeffs[3] -= 1024;

	phycal_core_state[0].tx_iqlocal_a = txcal_ofdm_coeffs[0];
	phycal_core_state[0].tx_iqlocal_b = txcal_ofdm_coeffs[1];
	phycal_core_state[1].tx_iqlocal_a = txcal_ofdm_coeffs[2];
	phycal_core_state[1].tx_iqlocal_b = txcal_ofdm_coeffs[3];

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		phycal_core_state[0].tx_iqlocal_ei =
			(int)(radio_regs[0] & 0xf) - (int)((radio_regs[0] & 0xf0) >> 4);
		phycal_core_state[0].tx_iqlocal_eq =
			(int)(radio_regs[1] & 0xf) - (int)((radio_regs[1] & 0xf0) >> 4);
		phycal_core_state[0].tx_iqlocal_fi =
			(int)(radio_regs[4] & 0xf) - (int)((radio_regs[4] & 0xf0) >> 4);
		phycal_core_state[0].tx_iqlocal_fq =
			(int)(radio_regs[5] & 0xf) - (int)((radio_regs[5] & 0xf0) >> 4);

		phycal_core_state[1].tx_iqlocal_ei =
			(int)(radio_regs[2] & 0xf) - (int)((radio_regs[2] & 0xf0) >> 4);
		phycal_core_state[1].tx_iqlocal_eq =
			(int)(radio_regs[3] & 0xf) - (int)((radio_regs[3] & 0xf0) >> 4);
		phycal_core_state[1].tx_iqlocal_fi =
			(int)(radio_regs[6] & 0xf) - (int)((radio_regs[6] & 0xf0) >> 4);
		phycal_core_state[1].tx_iqlocal_fq =
			(int)(radio_regs[7] & 0xf) - (int)((radio_regs[7] & 0xf0) >> 4);


		/* These don't exist for NREV >= 3 */
		phycal_core_state[0].tx_iqlocal_ci = 0;
		phycal_core_state[0].tx_iqlocal_cq = 0;
		phycal_core_state[1].tx_iqlocal_ci = 0;
		phycal_core_state[1].tx_iqlocal_cq = 0;
	} else {
		if (radio_regs[0] & 0xC0) {
			phycal_core_state[0].tx_iqlocal_ci =
				(radio_regs[0] & 0xC0) >> 6;
		} else {
			phycal_core_state[0].tx_iqlocal_ci =
				((radio_regs[0] & 0x30) >> 4) * -1;
		}

		if (radio_regs[0] & 0x0C) {
			phycal_core_state[0].tx_iqlocal_cq =
				(radio_regs[0] & 0x0C) >> 3;
		} else {
			phycal_core_state[0].tx_iqlocal_cq =
				(radio_regs[0] & 0x03) * -1;
		}

		if (radio_regs[1] & 0xC0) {
			phycal_core_state[1].tx_iqlocal_ci =
				(radio_regs[1] & 0xC0) >> 6;
		} else {
			phycal_core_state[1].tx_iqlocal_ci =
				((radio_regs[1] & 0x30) >> 4) * -1;
		}

		if (radio_regs[1] & 0x0C) {
			phycal_core_state[1].tx_iqlocal_cq =
				(radio_regs[1] & 0x0C) >> 3;
		} else {
			phycal_core_state[1].tx_iqlocal_cq =
				(radio_regs[1] & 0x03) * -1;
		}

		/* These are not used for NREV < 3 */
		phycal_core_state[0].tx_iqlocal_ei = 0;
		phycal_core_state[0].tx_iqlocal_eq = 0;
		phycal_core_state[1].tx_iqlocal_ei = 0;
		phycal_core_state[1].tx_iqlocal_eq = 0;

		phycal_core_state[0].tx_iqlocal_fi = 0;
		phycal_core_state[0].tx_iqlocal_fq = 0;
		phycal_core_state[1].tx_iqlocal_fi = 0;
		phycal_core_state[1].tx_iqlocal_fq = 0;
	}

	phycal_core_state[0].tx_iqlocal_di =
		(int8) ((txcal_ofdm_coeffs[5] & 0xFF00) >> 8);
	phycal_core_state[0].tx_iqlocal_dq =
		(int8) (txcal_ofdm_coeffs[5] & 0x00FF);
	phycal_core_state[1].tx_iqlocal_di =
		(int8) ((txcal_ofdm_coeffs[6] & 0xFF00) >> 8);
	phycal_core_state[1].tx_iqlocal_dq =
		(int8) (txcal_ofdm_coeffs[6] & 0x00FF);

	/* Rx calibration coefficients are 10-bit signed integers */
	if (rxcal_coeffs.a0 > 511)
		rxcal_coeffs.a0 -= 1024;

	if (rxcal_coeffs.b0 > 511)
		rxcal_coeffs.b0 -= 1024;

	if (rxcal_coeffs.a1 > 511)
		rxcal_coeffs.a1 -= 1024;

	if (rxcal_coeffs.b1 > 511)
		rxcal_coeffs.b1 -= 1024;

	phycal_core_state[0].rx_iqcal_a = rxcal_coeffs.a0;
	phycal_core_state[0].rx_iqcal_b = rxcal_coeffs.b0;
	phycal_core_state[1].rx_iqcal_a = rxcal_coeffs.a1;
	phycal_core_state[1].rx_iqcal_b = rxcal_coeffs.b1;

	phycal_core_state[0].estirr_tx = 0;
	phycal_core_state[0].estirr_rx = 0;
	phycal_core_state[1].estirr_tx = 0;
	phycal_core_state[1].estirr_rx = 0;

	bcopy(&phycal_state, buf, sizeof(wl_phycal_state_t));

	buf += WL_PHYCAL_STAT_FIXED_LEN;
	used_len += WL_PHYCAL_STAT_FIXED_LEN;

	for (i = 0; i < 2; i++) {
		used_len += sizeof(wl_phycal_core_state_t);
		if (used_len > len) {
			ret = BCME_BUFTOOSHORT;
			goto error;
		}

		bcopy(&phycal_core_state[i], buf, sizeof(wl_phycal_core_state_t));
		buf += sizeof(wl_phycal_core_state_t);
	}

error:
	MFREE(pi->sh->osh, phycal_core_state, sizeof(wl_phycal_core_state_t) * 2);
	return ret;
}
#endif /* PHYMON */
void
wlc_phy_papd_enable_nphy(phy_info_t *pi, bool papd_state)
{
phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	if (papd_state) {
		phy_reg_write(pi, NPHY_PapdEnable0, pi_nphy->tx_rx_cal_phy_saveregs[9]);
		phy_reg_write(pi, NPHY_PapdEnable1, pi_nphy->tx_rx_cal_phy_saveregs[10]);
	} else {
		pi_nphy->tx_rx_cal_phy_saveregs[9] = phy_reg_read(pi, NPHY_PapdEnable0);
		pi_nphy->tx_rx_cal_phy_saveregs[10] = phy_reg_read(pi, NPHY_PapdEnable1);

		PHY_REG_LIST_START
			PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, compEnable, 0)
			PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, compEnable, 0)
		PHY_REG_LIST_EXECUTE(pi);
	}
}
static void
wlc_phy_workarounds_nphy_rev16(phy_info_t *pi)
{
	uint8 is_phybw40;
	/* uint16 nv_offset_tbd[16] = {24, 24, 20, 20, 9, 9, 5, 5, 20, 20, 16, 16, 5, 5, 5, 1}; */
	uint32 nv_offset_2g_20M[] = {20, 20, 20, 20, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 5};
	uint32 nv_offset_2g_40M[] = {20, 32, 29, 25, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 1};
	uint32 nv_offset_5g[] = {20, 32, 29, 25, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 1};
	uint32 sw1_5g_new[] = {0x0000, 0x0010, 0x0000, 0x0000};
	uint32 *nv_offset;
	int i;

	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	phy_reg_write(pi, NPHY_EngCtrl, 0x1);

	if (!is_phybw40) {
		PHY_REG_LIST_START
			/* making pktprocselFreset timeout 25us */
			PHY_REG_WRITE_ENTRY(NPHY, nonpaydecodetimeoutlen, 1)
			/* making finest timeout timeout > 25us */
			PHY_REG_WRITE_ENTRY(NPHY, finetimingtimeoutLen, 0x41a)
			/* enabling self-reset counter logic */
			PHY_REG_WRITE_ENTRY(NPHY, timeoutEn, 0x4)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		PHY_REG_LIST_START
			/* making pktprocselFreset timeout 25us */
			PHY_REG_WRITE_ENTRY(NPHY, nonpaydecodetimeoutlen, 2)
			/* making finest timeout timeout > 25us */
			PHY_REG_WRITE_ENTRY(NPHY, timingsearchtimeoutLen, 0x41a)
			/* enabling self-reset counter logic */
			PHY_REG_WRITE_ENTRY(NPHY, timeoutEn, 0x4)
			/* making finest timeout timeout > 25us */
			PHY_REG_WRITE_ENTRY(NPHY, finetimingtimeoutLen, 0x41a)
		PHY_REG_LIST_EXECUTE(pi);
	}

	/* Radio tunings for spur avoid modes */
	write_radio_reg(pi, RADIO_2057_XTAL_ICORE_SIZE, 0x23);
	write_radio_reg(pi, RADIO_2057_XTAL_BUF_SIZE, 0x23);
	write_radio_reg(pi, RADIO_2057_VCO_ALCREF_BBPLLXTAL_SIZE, 0x23);
	write_radio_reg(pi, RADIO_2057_XTAL_CONFIG2, 0x3E);

	/* set Fine Timing Thresholds */
	phy_reg_mod(pi, NPHY_FSTRHiPwrTh,
		NPHY_FSTRHiPwrTh_finestr_hiPwr_th_MASK,
		(0x40 << NPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT));
	if (CHSPEC_IS2G(pi->radio_chanspec) && is_phybw40) {
		PHY_REG_LIST_START
			PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 0x39)
			PHY_REG_MOD_ENTRY(NPHY, FSTRMetricTh, hiPwr_min_metric_th, 0x05)
		PHY_REG_LIST_EXECUTE(pi);
	}
	/* clubbing all the below mentioned PR fixes and linearizing the */
	/* noise-variance-offset table */
	/* Now 40M, m7 is given a lower noise-variance-offset to counter the humpiness */

	if (CHSPEC_IS5G(pi->radio_chanspec))
		nv_offset = nv_offset_5g;
	else if (is_phybw40)
		nv_offset = nv_offset_2g_40M;
	else
		nv_offset = nv_offset_2g_20M;

	for (i = NPHY_RATE_BASED_NV_OFFSET_START; i <= NPHY_RATE_BASED_NV_OFFSET_END; i++) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			i, 32, &nv_offset[i-NPHY_RATE_BASED_NV_OFFSET_START]);
	}

	phy_reg_mod(pi, NPHY_BphyControl1,
		NPHY_BphyControl1_bphytxerrorEn_MASK,
		(0 << NPHY_BphyControl1_bphytxerrorEn_SHIFT));

	/* PR: bphy misclassification due to MF detect: make this condition stricter */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, crshighpowThreshold1u, 0xcf80)
			PHY_REG_WRITE_ENTRY(NPHY, crshighpowThreshold1l, 0xcf80)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, crshighpowThreshold1u, 0xa580)
			PHY_REG_WRITE_ENTRY(NPHY, crshighpowThreshold1l, 0xa580)
		PHY_REG_LIST_EXECUTE(pi);
	}

	if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_FEM_BT)
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 4,
			48, 32, sw1_5g_new);

}
static void
wlc_phy_oclinit_nphy_rev18(phy_info_t *pi, uint8 ocl_en, uint8 scd_en)
{
	uint8 coremask;
	uint8 is_phybw40;
	uint16 rfseq[9] = { 0x77, 0x11, 0x11, 0x11, 0x11, 0x77, 0x77, 0x11, 0x11};
	uint16 value[6] = { 0x12, 0x15, 0x16, 0x18, 0x19, 0x1f};
	uint16 delay_vals[6] = { 0x4, 0x6, 0x24, 0x8, 0x1, 0x1};
	uint16 stagscd[8] = {0x001a, 0x001b, 0x001c, 0x001d, 0x001e, 0x0020, 0x0021, 0x001f};
	uint16 stagscddly[8] = {0x00a0, 0x00a0, 0x00a0, 0x00a0, 0x00a0, 0x00a0, 0x00a0, 0x0001};
	uint16 c0[7] = {0xfcb2, 0xfcb2, 0xfcb2, 0x0cb2, 0x0092, 0x0082, 0x0080};
	uint16 c1[7] = {0x000f, 0x0007, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000};
	uint16 offset = 0;
	uint16 i = 0;
	uint16 freq;
	/* uint32 data_weights[2] = {0x0, 0x0}; */
	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);
	freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	coremask = (phy_reg_read(pi, NPHY_CoreConfig) & NPHY_CoreConfig_CoreMask_MASK)
		>> NPHY_CoreConfig_CoreMask_SHIFT;
	if (coremask == 3) {
		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_OCL_EnergyMinTh20_core0,
				NPHY_OclEnergyMinTh20_core0_energydetect_MASK,
				(416 << NPHY_OclEnergyMinTh20_core0_energydetect_SHIFT))
			PHY_REG_MOD_RAW_ENTRY(NPHY_OCL_EnergyMinTh20_core1,
				NPHY_OclEnergyMinTh20_core1_energydetect_MASK,
				(416 << NPHY_OclEnergyMinTh20_core1_energydetect_SHIFT))
			PHY_REG_MOD_RAW_ENTRY(NPHY_OCL_EnergyMinTh40_core0,
				NPHY_OclEnergyMinTh40_core0_energydetect_MASK,
				(448 << NPHY_OclEnergyMinTh40_core0_energydetect_SHIFT))
			PHY_REG_MOD_RAW_ENTRY(NPHY_OCL_EnergyMinTh40_core1,
				NPHY_OclEnergyMinTh40_core1_energydetect_MASK,
				(448 << NPHY_OclEnergyMinTh40_core1_energydetect_SHIFT))
			PHY_REG_MOD_ENTRY(NPHY, OCLControl1, wakeonenergy_en, 0)
		PHY_REG_LIST_EXECUTE(pi);

		phy_reg_mod(pi, NPHY_RxControl, NPHY_RxControl_initRssiSelect_MASK,
			(ocl_en << NPHY_RxControl_initRssiSelect_SHIFT));
		phy_reg_mod(pi, NPHY_OCLControl1, NPHY_OCLControl1_NewRssiScheme_MASK,
			(ocl_en << NPHY_OCLControl1_NewRssiScheme_SHIFT));
		if (is_phybw40) {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, OCL_crsThreshold2l, OCL_peakThresh, 74)
				PHY_REG_MOD_ENTRY(NPHY, OCL_crsThreshold2u, OCL_peakThresh, 74)
			PHY_REG_LIST_EXECUTE(pi);
		} else {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, OCL_crsThreshold2l, OCL_peakThresh, 53)
				PHY_REG_MOD_ENTRY(NPHY, OCL_crsThreshold2u, OCL_peakThresh, 53)
			PHY_REG_LIST_EXECUTE(pi);
		}
		phy_reg_mod(pi, NPHY_OCLControl1, NPHY_OCLControl1_ofdm_scd_shutOff_enable_MASK,
			(scd_en << NPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT));

		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, scd_shut_off_trig_cnt, 0x1008)
			PHY_REG_MOD_ENTRY(NPHY, OCLControl4, ocl_wed_clip_gain_mode, 1)
			PHY_REG_MOD_ENTRY(NPHY, OCLControl1, wakeonenergy_en, 1)
			PHY_REG_MOD_ENTRY(NPHY, OCLControl1, InactiveCore_auxAdc_turnOff, 1)
		PHY_REG_LIST_EXECUTE(pi);

		phy_reg_mod(pi, NPHY_OCLControl1,
			NPHY_OCLControl1_mode_enable_MASK,
			(ocl_en << NPHY_OCLControl1_mode_enable_SHIFT));

		write_radio_reg(pi, RADIO_2057v7_OVR_REG7, 0x1);
		write_radio_reg(pi, RADIO_2057v7_OVR_REG18, 0x20);
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_OCLRESET2RX);

		PHY_REG_LIST_START
			PHY_REG_MOD_ENTRY(NPHY, RxControl, initRssiSelect, 0x1)
			PHY_REG_WRITE_ENTRY(NPHY, CrsGainInCtrl, 0x1)
			PHY_REG_WRITE_ENTRY(NPHY, OCLControl3, 0x0)
		PHY_REG_LIST_EXECUTE(pi);

		/* Correcting the default values of hpc settings in various trigger modes of OCL */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 9, 0x1d0, 16, &rfseq[0]);
		for (i = 0, offset = 0; i < 4; i++, offset += 0x10)
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 3,
			0x19c + offset, 16, &rfseq[0]);

		PHY_REG_LIST_START
			/* Dynamic OCL Tunings */
			PHY_REG_MOD_ENTRY(NPHY, NormVarHystTh, ofdm_norm_var_hyst_th, 12)
			PHY_REG_MOD_ENTRY(NPHY, OCLControl4, oclshutoff_small_sig, 0)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 6, 0x240, 16, &value[0]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 6, 0x2d0, 16, &delay_vals[0]);

		if (CHSPEC_IS20(pi->radio_chanspec)) {
		phy_reg_mod(pi, NPHY_OCL_CoarseLength0, NPHY_OCL_CoarseLength0_nocliplen_MASK,
			(0 << NPHY_OCL_CoarseLength0_nocliplen_SHIFT));
		}

		/* adc_clip-Th tuning */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x50f4)
			PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x50f4)
			PHY_REG_WRITE_ENTRY(NPHY, clip_gain_replicate_dis_ctr, 0x50)
		PHY_REG_LIST_EXECUTE(pi);
		/* not honour clips  after wake */
		phy_reg_mod(pi, NPHY_OCLControl4,
		NPHY_OCLControl4_honour_clips_till_ant_holdoff_MASK,
			(0 << NPHY_OCLControl4_honour_clips_till_ant_holdoff_SHIFT));

		phy_reg_mod(pi, NPHY_OCLControl1,
		NPHY_OCLControl1_dis_ocl_ed_if_clip_MASK,
			(1 << NPHY_OCLControl1_dis_ocl_ed_if_clip_SHIFT));


		if (scd_en) {
		/* Staggered SCD Shut Off */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 8, 0x270, 16, stagscd);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 8, 0x300, 16, stagscddly);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 7, 0x1e0, 16, c0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 7, 0x1e7, 16, c0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 7, 0x1f0, 16, c1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 7, 0x1f7, 16, c1);

		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, scd_shut_off_trig_cnt, 0x1008)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table0_1, 0xb0b0)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table4_5, 0x05bd)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table6_7, 0x0505)

			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table8_9, 0xb0b0)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table12_13, 0x05b9)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table14_15, 0x0505)

			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table16_17, 0xb0b0)

			PHY_REG_WRITE_ENTRY(NPHY, SCD_shutOff_PwrDiff_Th, 0xa)
		PHY_REG_LIST_EXECUTE(pi);



		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			/* Logen & cmos Buffers on */
		write_radio_reg(pi, RADIO_2057_LOGEN_PUS, 0xc);
		write_radio_reg(pi, RADIO_2057v7_OVR_REG7, 0x81);
		write_radio_reg(pi, RADIO_2057v7_OVR_REG6, 0x1);
		}
		}
	  if (CHSPEC_IS2G(pi->radio_chanspec)) {
	     PHY_REG_LIST_START
	     PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x49)
	     PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x49)
	     PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x49)
	     PHY_REG_LIST_EXECUTE(pi);
	  }
	}
	if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
		((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
	  if (freq >= 5240) {
	     PHY_REG_LIST_START
	     PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x49)
	     PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x49)
	     PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x49)
	     PHY_REG_LIST_EXECUTE(pi);
	  }
	}
	wlc_phy_resetcca_nphy(pi);
	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_OCLRESET2RX);
}

static void
wlc_phy_workarounds_nphy_rev18(phy_info_t *pi)
{
	uint8 ocl_en = 0;
	uint8 scd_en = 0;
	uint8 swctrllut1[13] = {0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
	uint8 swctrllut2[13] = {0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1};
	uint8 swctrllut3[2] = {0x2, 0x8};
	uint8 is_phybw40;
	uint32 nv_offset_2g_20M[] = {20, 32, 29, 25, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 5};
	uint32 nv_offset_2g_40M[] = {20, 32, 29, 25, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 1};
	uint32 nv_offset_5g[] = {20, 32, 29, 25, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 1};
	uint32 *nv_offset;
	uint32 orig_data_weights[5] = {0x444444, 0x44444444, 0x44444444, 0x44444444, 0x404};
	int i;
	int32 radio_temp = 0;
	uint16 freq;
	freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));

	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);


	if (CHSPEC_IS5G(pi->radio_chanspec))
		nv_offset = nv_offset_5g;
	else if (is_phybw40)
		nv_offset = nv_offset_2g_40M;
	else
		nv_offset = nv_offset_2g_20M;

	for (i = NPHY_RATE_BASED_NV_OFFSET_START; i <= NPHY_RATE_BASED_NV_OFFSET_END; i++) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			i, 32, &nv_offset[i-NPHY_RATE_BASED_NV_OFFSET_START]);
	}

	/* swctrl table changes for 43239 ref board */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
			/* core 0 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x11, 8, &swctrllut1[0]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x12, 8, &swctrllut3[1]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 13, 0x13, 8, &swctrllut1);

			/* core 1 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x31, 8, &swctrllut2[0]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x32, 8, &swctrllut3[0]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 13, 0x33, 8, &swctrllut2);
	} else {
			/* core 0 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x1, 8, &swctrllut2[0]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x2, 8, &swctrllut3[0]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 13, 0x3, 8, &swctrllut2);

			/* core 1 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x21, 8, &swctrllut2[0]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x22, 8, &swctrllut3[0]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 13, 0x23, 8, &swctrllut2);
	}

	/* Enable clock gating  by default */
	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, forceClk, 0x2)
		PHY_REG_WRITE_ENTRY(NPHY, Cck_gain_pt8us_enable, 0x1)
		PHY_REG_WRITE_ENTRY(NPHY, CckDigigain_dis_dur_listen, 0x1)
		PHY_REG_WRITE_ENTRY(NPHY, CrsGainInCtrl, 0x0)
		PHY_REG_WRITE_ENTRY(NPHY, dupscale, 0x0)
		PHY_REG_MOD_RAW_ENTRY(NPHY_PhaseTrackOffset, NPHY_txpncorrelated_MASK,
			(0x1 << NPHY_txpncorrelated_SHIFT))
		PHY_REG_MOD_ENTRY(NPHY, RxControl, initRssiSelect, 0x0)
	PHY_REG_LIST_EXECUTE(pi);

	/* Remove perpacket reset scheme for now. */
	/* seeing tx tput hits after this change */

	PHY_REG_LIST_START
		/* verify this */
		PHY_REG_WRITE_ENTRY(NPHY, forceFront0, 0x238)
		PHY_REG_WRITE_ENTRY(NPHY, forceFront1, 0x238)
		PHY_REG_WRITE_ENTRY(NPHY, forcerxfe0, 0x301)
		PHY_REG_WRITE_ENTRY(NPHY, forcerxfe1, 0x301)
		PHY_REG_WRITE_ENTRY(NPHY, fineclockgatecontrol, 0x800)
	PHY_REG_LIST_EXECUTE(pi);

	write_radio_reg(pi, RADIO_2057v7_OVR_REG7, 0x0);
	write_radio_reg(pi, RADIO_2057v7_OVR_REG18, 0x0);

	PHY_REG_LIST_START
		PHY_REG_MOD_ENTRY(NPHY, OCLControl1, ofdm_scd_shutOff_enable, 0)
		PHY_REG_MOD_ENTRY(NPHY, OCLControl1, mode_enable, 0)
		PHY_REG_MOD_ENTRY(NPHY, NormVarHystTh, ofdm_norm_var_hyst_th, 0)
		/* Rssi Based Adaptive ML Feature , Enable This Bit to enable this feature */
		PHY_REG_WRITE_ENTRY(NPHY, mlmlminrssictrl, 0x1)
		PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x404e)
		PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x404e)

		/* verify this */
		/* disable clip2 detect until clip2 is characterized properly */
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(0 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT))
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(0 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT))
	PHY_REG_LIST_EXECUTE(pi);

	/* increasing min power for ofdm packets floor(caused by false detects) improvement */
	/* Backoff crsminpower, since init gain is dropped */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		PHY_REG_LIST_START
			PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x48)
			PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x48)
			PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x48)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		PHY_REG_LIST_START
			PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x50)
			PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x50)
			PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x50)
		PHY_REG_LIST_EXECUTE(pi);
	}

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		5, 0x0, 32, orig_data_weights);

	/* adjust TR switch isolation */
	wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(pi);

	phy_reg_write(pi, 0x80, 0x80);

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		write_radio_reg(pi, RADIO_2057_RXRFBIAS_IBOOST_PU_CORE1, 0xff);
		write_radio_reg(pi, RADIO_2057_LNA2_IAUX_PTAT_CORE1, 0x78);
	}

	switch (pi->nphy_oclscd)
	{
		case 0:
			ocl_en = 1;
			scd_en = 1;
			break;
		case 1:
			ocl_en = 1;
			scd_en = 0;
			break;
		case 2:
			/* this is for debug to disable ocl if necessary
			* ocl_en =0 and scd_en=1 is anyway not a valid case
			* and is not supported so this case is used for
			* debugging
			*/
			ocl_en = 0;
			scd_en = 0;
			break;
		case 3:
			ocl_en = 1;
			scd_en = 1;
			break;
		default:
			ocl_en = 1;
			scd_en = 0;
			pi->nphy_oclscd = 0;
			break;

	}
	if (!((ocl_en == 0) && (scd_en == 0)))
		wlc_phy_oclinit_nphy_rev18(pi, ocl_en, scd_en);

	/* Initial FSTR characterisation */
	PHY_REG_LIST_START
		PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 0x40)
		PHY_REG_MOD_ENTRY(NPHY, FSTRMetricTh, hiPwr_min_metric_th, 0x06)
	PHY_REG_LIST_EXECUTE(pi);

	radio_temp = wlc_phy_tempsense_nphy(pi);

	if (radio_temp <= 5) {

		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x4e)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x4e)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x4e)
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x56be)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x56be)
				PHY_REG_LIST_EXECUTE(pi);
			} else {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x4f)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x4f)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x4f)
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x50f4)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x50f4)
				PHY_REG_WRITE_ENTRY(NPHY, Core0_CCKgain_pt8us, 0x230)
				PHY_REG_WRITE_ENTRY(NPHY, Core1_CCKgain_pt8us, 0x230)
				PHY_REG_LIST_EXECUTE(pi);
			}
		}

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x53)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x53)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x53)
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x5cf3)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x5cf3)
				PHY_REG_LIST_EXECUTE(pi);
			} else {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x52)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x52)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x52)
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x56be)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x56be)
				PHY_REG_LIST_EXECUTE(pi);
			}

	if (!((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
	uint16 curinit_gain1, curinit_gain2;
	uint16 biq0_idx_core1, biq0_idx_core2;
	int16 new_biq0_idx_core1, new_biq0_idx_core2;
	uint16 cur_rfseq1, cur_rfseq2, cur_rfseq1_ocl1, cur_rfseq2_ocl1;
	uint16 cur_rfseq1_ocl2, cur_rfseq2_ocl2;
	uint16 cur_rfseq1_ocl3, cur_rfseq2_ocl3;
	uint16 cur_rfseq1_ocl4, cur_rfseq2_ocl4;
	uint16 newgainarray[2], newgainarray_ocl1[2], newgainarray_ocl2[2];
	uint16 newgainarray_ocl3[2], newgainarray_ocl4[2];

	curinit_gain1 = (uint16) phy_reg_read(pi,
	NPHY_Core1InitGainCodeB2057);
	curinit_gain2 = (uint16) phy_reg_read(pi,
	NPHY_Core2InitGainCodeB2057);

	biq0_idx_core1 = (uint16) ((curinit_gain1 & NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK)
	>>	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT);

	biq0_idx_core2 = (uint16) ((curinit_gain2 & NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK)
	>>	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT);

	new_biq0_idx_core1 = (int16) biq0_idx_core1 - 1;
	new_biq0_idx_core2 = (int16) biq0_idx_core2 - 1;

	if (new_biq0_idx_core1 < 0)
		new_biq0_idx_core1 = 0;
	if (new_biq0_idx_core2 < 0)
		new_biq0_idx_core2 = 0;

	phy_reg_mod(pi, NPHY_Core1InitGainCodeB2057,
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK,
	(new_biq0_idx_core1 << NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT));
	phy_reg_mod(pi, NPHY_Core2InitGainCodeB2057,
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK,
	(new_biq0_idx_core2 << NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT));

	wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &cur_rfseq1);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &cur_rfseq2);

	wlc_phy_table_read_nphy(pi, 7, 1, 0x198, 16, &cur_rfseq1_ocl1);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x199, 16, &cur_rfseq2_ocl1);

	wlc_phy_table_read_nphy(pi, 7, 1, 0x1a8, 16, &cur_rfseq1_ocl2);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x1a9, 16, &cur_rfseq2_ocl2);

	wlc_phy_table_read_nphy(pi, 7, 1, 0x1b8, 16, &cur_rfseq1_ocl3);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x1b9, 16, &cur_rfseq2_ocl3);

	wlc_phy_table_read_nphy(pi, 7, 1, 0x1c8, 16, &cur_rfseq1_ocl4);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x1c9, 16, &cur_rfseq2_ocl4);

	newgainarray[0] = (((uint16) new_biq0_idx_core1)<<8)
						| (cur_rfseq1 & 0xf0ff);
	newgainarray[1] = (((uint16) new_biq0_idx_core2)<<8)
						| (cur_rfseq2 & 0xf0ff);
	newgainarray_ocl1[0] = (((uint16) new_biq0_idx_core1)<<8)
						| (cur_rfseq1_ocl1 & 0xf0ff);
	newgainarray_ocl1[1] = (((uint16) new_biq0_idx_core2)<<8)
						| (cur_rfseq2_ocl1 & 0xf0ff);
	newgainarray_ocl2[0] = (((uint16) new_biq0_idx_core1)<<8)
						| (cur_rfseq1_ocl2 & 0xf0ff);
	newgainarray_ocl2[1] = (((uint16) new_biq0_idx_core2)<<8)
						| (cur_rfseq2_ocl2 & 0xf0ff);
	newgainarray_ocl3[0] = (((uint16) new_biq0_idx_core1)<<8)
						| (cur_rfseq1_ocl3 & 0xf0ff);
	newgainarray_ocl3[1] = (((uint16) new_biq0_idx_core2)<<8)
						| (cur_rfseq2_ocl3 & 0xf0ff);
	newgainarray_ocl4[0] = (((uint16) new_biq0_idx_core1)<<8)
						| (cur_rfseq1_ocl4 & 0xf0ff);
	newgainarray_ocl4[1] = (((uint16) new_biq0_idx_core2)<<8)
						| (cur_rfseq2_ocl4 & 0xf0ff);

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x198, 16, newgainarray_ocl1);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a8, 16, newgainarray_ocl2);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b8, 16, newgainarray_ocl3);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c8, 16, newgainarray_ocl4);

	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_OCLRESET2RX);
				}
			}
	}

	if (radio_temp >= 45) {
		if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
		((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x45)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x45)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x45)
				PHY_REG_LIST_EXECUTE(pi);
				} else {
				if (freq <= 5320) {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x4b)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x4b)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x4b)
				PHY_REG_LIST_EXECUTE(pi);
				   } else if (freq > 5320 && freq <= 5700) {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x46)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x46)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x46)
				PHY_REG_LIST_EXECUTE(pi);
				   } else {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x43)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x43)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x43)
				PHY_REG_LIST_EXECUTE(pi);
					}
				}
		}
	}
}

static void
wlc_phy_workarounds_nphy_rev17(phy_info_t *pi)
{
	int32 tbl_buf = 0x14;
	int32 tbl_buf1 = 0x10;

	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, EngCtrl, 0x1)
		/* set Fine Timing Thresholds */
		PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 0x40)
	PHY_REG_LIST_EXECUTE(pi);

	/* lower quams */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 264, 32, &tbl_buf);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 265, 32, &tbl_buf);

	/* Higher quams */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 266, 32, &tbl_buf1);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 267, 32, &tbl_buf1);
}


int32
wlc_phy_tempsense_nphy_rev17(phy_info_t *pi)
{
	uint16 save_vmid, save_av;
	uint16 save_spare11, save_spare14, save_config;
	uint16 vmid_new = 0xb5;
	uint16 av_new = 0x04;
	int32 radiotemp[4];
	int32 vref1, vref2, vptat1, vptat2;
	int32 vref, vptat;
	int32 tempsense = 0;
	bool suspend;

	/* Suspend mac if not done allready */
	/* Its getting difficult to put suspend and resume every where tempsense is called. */
	/* so moving it inside tempsense call */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend)
		wlapi_suspend_mac_and_wait(pi->sh->physhim);

	if (RADIOREV(pi->pubpi.radiorev) == 14) {
		/* 43217 Tempsense */

		/* Store Vmid and Av */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xA, 16, &save_vmid);
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xE, 16, &save_av);

		/* Store Radio reg */
		save_spare11 = read_radio_reg(pi, RADIO_2057_SPARE11_CORE0);
		save_spare14 = read_radio_reg(pi, RADIO_2057_SPARE14_CORE0);
		BCM_REFERENCE(save_spare14);
		save_config = read_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG);

		/* Set Vmid & Av based on exteme temperatures (ambient) */
		/* Amb 110C --> 817mV (adc_code =  26) */
		/* Amb -30C --> 430mV (adc_code = -29) */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xA, 16, &vmid_new);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xE, 16, &av_new);

		/* Select core0 for tempsense in radio */
		mod_radio_reg(pi, RADIO_2057_SPARE11_CORE0, 0x3 << 6, 0x2 << 6);

		/* WAIT FOR 3 usec for Aux ADC Settings to take effect */
		OSL_DELAY(3);

		/* Read 4 values - vref1, vref2, vptat1, vptat2 */
		/* 5us to allow tempsense and Aux ADC to settle down after config change */
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x19);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vref1 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x1b);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vref2 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x59);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vptat1 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x5b);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vptat2 = radiotemp[1];

		/* Restore Vmid/Av and radio settings. */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xA, 16, &save_vmid);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xE, 16, &save_av);
		write_radio_reg(pi, RADIO_2057_SPARE11_CORE0, save_spare11);
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, save_config);
		/* Convert to mV from adc_codes (Measurement data used to create Line-plot) */
		/* Volts1 = [430 461 492 550 605 658 707 756 787 817];  # vptat1 */
		/* adc_code1 = [-29 -24 -20 -12 -5 3 10.5 17.5 22.5 26] */
		/* Volts2 = [414 445 474 532 588 642 690 740 770 802];  # vptat2 */
		/* adc_code2 = [-32 -27 -23 -14.5 -8 0 8 15 19.5 23]; */
		/* [a b] = avg(polyfit(adc_code1, Volts1, 1), polyfit(adc_code2, Volts2, 1)); */
		/* Volts = a*adc_code + b; --> Volt = 7.0187*adc_code + 635.37 */

		/* Get Volts after subtracting Vref */
		/* Vref = avg(Vref1,Vref2). Vptat = avg(Vptat1, Vptat2) */
		/* V = Vptat - Vrerf ('b' cancels out) */
		/* V = 7.0187*(adc_code_Vptat - adc_code_Vref) */

		vref = (vref1 + vref2) / 2;
		vptat = (vptat1 + vptat2) / 2;
		if (RADIOVER(pi->pubpi.radiover) == 0) {
			tempsense = (((338 * (vptat1 + vptat2 - vref1 - vref2)) + 7766) >> 8);
		} else {
			tempsense = (((338 * (vptat1 + vptat2 - vref1 - vref2)) + 8632) >> 8);
		}
		PHY_THERMAL(("VREF = { %d, %d }; VPAT = { %d, %d } \nVREF AVG %d; VPAT AVG %d \n"
		"Tempsense deg C: %d \n", vref1, vref2, vptat1, vptat2, vref, vptat, tempsense));
		BCM_REFERENCE(vptat);
		BCM_REFERENCE(vref);
	}

	if (!suspend)
		wlapi_enable_mac(pi->sh->physhim);

	return (tempsense);
}


int32
wlc_phy_tempsense_nphy_rev16(phy_info_t *pi)
{
	uint16 save_vmid, save_av;
	uint16 save_spare11, save_spare14, save_config;
	uint16 vmid_new = 0xa6;
	uint16 av_new = 0x04;
	int32 radiotemp[4];
	int32 vref1, vref2, vptat1, vptat2;
	int32 vref, vptat;
	int32 tempsense = 0;
	bool suspend;

	/* Suspend mac if not done allready */
	/* Its getting difficult to put suspend and resume every where tempsense is called. */
	/* so moving it inside tempsense call */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend)
		wlapi_suspend_mac_and_wait(pi->sh->physhim);


	/* Store Vmid and Av */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xA, 16, &save_vmid);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xE, 16, &save_av);

	/* Store Radio reg */
	save_spare11 = read_radio_reg(pi, RADIO_2057_SPARE11_CORE0);
	save_spare14 = read_radio_reg(pi, RADIO_2057_SPARE14_CORE0);
	save_config = read_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG);

	/* Set Vmid & Av based on exteme temperatures (ambient) */
	/* Amb 110C --> 817mV (adc_code =  26) */
	/* Amb -30C --> 430mV (adc_code = -29) */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xA, 16, &vmid_new);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xE, 16, &av_new);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		/* Select core0 for tempsense in radio */
		mod_radio_reg(pi, RADIO_2057_SPARE11_CORE0, 0x3 << 6, 0x2 << 6);

		/* WAIT FOR 3 usec for Aux ADC Settings to take effect */
		OSL_DELAY(3);

		/* Read 4 values - vref1, vref2, vptat1, vptat2 */
		/* 5us to allow tempsense and Aux ADC to settle down after config change */
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x19);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vref1 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x1b);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vref2 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x59);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vptat1 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x5b);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vptat2 = radiotemp[1];

		/* Restore Vmid/Av and radio settings. */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xA, 16, &save_vmid);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xE, 16, &save_av);
		write_radio_reg(pi, RADIO_2057_SPARE11_CORE0, save_spare11);
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, save_config);
		/* Convert to mV from adc_codes (Measurement data used to create Line-plot) */
		/* Volts1 = [430 461 492 550 605 658 707 756 787 817];  # vptat1 */
		/* adc_code1 = [-29 -24 -20 -12 -5 3 10.5 17.5 22.5 26] */
		/* Volts2 = [414 445 474 532 588 642 690 740 770 802];  # vptat2 */
		/* adc_code2 = [-32 -27 -23 -14.5 -8 0 8 15 19.5 23]; */
		/* [a b] = avg(polyfit(adc_code1, Volts1, 1), polyfit(adc_code2, Volts2, 1)); */
		/* Volts = a*adc_code + b; --> Volt = 7.0187*adc_code + 635.37 */

		/* Get Volts after subtracting Vref */
		/* Vref = avg(Vref1,Vref2). Vptat = avg(Vptat1, Vptat2) */
		/* V = Vptat - Vrerf ('b' cancels out) */
		/* V = 7.0187*(adc_code_Vptat - adc_code_Vref) */

		vref = (vref1 + vref2) / 2;
		vptat = (vptat1 + vptat2) / 2;

		tempsense = (((338 * (vptat1 + vptat2 - vref1 - vref2)) + 8632) >> 8);
		PHY_THERMAL(("VREF = { %d, %d }; VPAT = { %d, %d } \nVREF AVG %d; VPAT AVG %d \n"
		"Tempsense deg C: %d \n", vref1, vref2, vptat1, vptat2, vref, vptat, tempsense));
	} else {
		/* 43236 Tempsense */

		/* Read 4 values - vref1, vref2, vptat1, vptat2 */
		/* 5us to allow tempsense and Aux ADC to settle down after config change */
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x01);
		write_radio_reg(pi, RADIO_2057_SPARE14_CORE0, 0x00);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vref1 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x03);
		write_radio_reg(pi, RADIO_2057_SPARE14_CORE0, 0x00);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vref2 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x01);
		write_radio_reg(pi, RADIO_2057_SPARE14_CORE0, 0x01);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vptat1 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x03);
		write_radio_reg(pi, RADIO_2057_SPARE14_CORE0, 0x01);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vptat2 = radiotemp[1];
		/* Restore Vmid/Av and radio settings. */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xA, 16, &save_vmid);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xE, 16, &save_av);
		write_radio_reg(pi, RADIO_2057_SPARE14_CORE0, save_spare14);
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, save_config);

		/* Get Volts after subtracting Vref */
		/* Vref = avg(Vref1,Vref2). Vptat = avg(Vptat1, Vptat2) */
		/* V = Vptat - Vrerf ('b' cancels out) */
		/* V = 7.0395*(adc_code_Vptat - adc_code_Vref) */

		vref = (vref1 + vref2) / 2;
		vptat = (vptat1 + vptat2) / 2;

		tempsense = (((319 * (vptat1 + vptat2 - vref1 - vref2)) + 8246) >> 8);
		PHY_THERMAL(("VREF = { %d, %d }; VPAT = { %d, %d } \nVREF AVG %d; VPAT AVG %d \n"
		"Tempsense deg C: %d \n", vref1, vref2, vptat1, vptat2, vref, vptat, tempsense));
	}

	if (!suspend)
		wlapi_enable_mac(pi->sh->physhim);

	return (tempsense);
}

int32
wlc_phy_tempsense_nphy_rev18(phy_info_t *pi)
{
	uint16 save_vmid, save_av;
	uint16 save_spare11, save_spare14, save_config;
	uint16 vmid_new = 0xa6;
	uint16 av_new = 0x04;
	int32 radiotemp[4];
	int32 vref1, vref2, vptat1, vptat2;
	int32 vref, vptat;
	int32 tempsense = 0;
	bool suspend;

	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
	/* Diabling ocl before tempsense call */
		phy_reg_mod(pi, NPHY_OCLControl1, NPHY_OCLControl1_mode_enable_MASK,
		(0 << NPHY_OCLControl1_mode_enable_SHIFT));
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
	}
	/* Suspend mac if not done already */
	/* Its getting difficult to put suspend and resume every where tempsense is called. */
	/* so moving it inside tempsense call */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend)
		wlapi_suspend_mac_and_wait(pi->sh->physhim);


	/* Store Vmid and Av */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xA, 16, &save_vmid);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xE, 16, &save_av);

	/* Store Radio reg */
	save_spare11 = read_radio_reg(pi, RADIO_2057_SPARE11_CORE0);
	save_spare14 = read_radio_reg(pi, RADIO_2057_SPARE14_CORE0);
	save_config = read_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG);

	/* Set Vmid & Av based on exteme temperatures (ambient) */
	/* Amb 110C --> 817mV (adc_code =  26) */
	/* Amb -30C --> 430mV (adc_code = -29) */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xA, 16, &vmid_new);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xE, 16, &av_new);

	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		/* 43239 Tempsense */
		/* Select core0 for tempsense in radio */
		mod_radio_reg(pi, RADIO_2057_SPARE14_CORE0, 0x3 << 0, 0x2 << 0);

		/* WAIT FOR 3 usec for Aux ADC Settings to take effect */
		OSL_DELAY(3);

		/* Read 4 values - vref1, vref2, vptat1, vptat2 */
		/* 5us to allow tempsense and Aux ADC to settle down after config change */
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x19);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vref1 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x1b);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vref2 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x59);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vptat1 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x5b);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vptat2 = radiotemp[1];

		/* Restore Vmid/Av and radio settings. */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xA, 16, &save_vmid);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xE, 16, &save_av);
		write_radio_reg(pi, RADIO_2057_SPARE14_CORE0, save_spare11);
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, save_config);
		/* Convert to mV from adc_codes (Measurement data used to create Line-plot) */
		/* Volts1 = [430 461 492 550 605 658 707 756 787 817];  # vptat1 */
		/* adc_code1 = [-29 -24 -20 -12 -5 3 10.5 17.5 22.5 26] */
		/* Volts2 = [414 445 474 532 588 642 690 740 770 802];  # vptat2 */
		/* adc_code2 = [-32 -27 -23 -14.5 -8 0 8 15 19.5 23]; */
		/* [a b] = avg(polyfit(adc_code1, Volts1, 1), polyfit(adc_code2, Volts2, 1)); */
		/* Volts = a*adc_code + b; --> Volt = 7.0187*adc_code + 635.37 */

		/* Get Volts after subtracting Vref */
		/* Vref = avg(Vref1,Vref2). Vptat = avg(Vptat1, Vptat2) */
		/* V = Vptat - Vrerf ('b' cancels out) */
		/* V = 7.0187*(adc_code_Vptat - adc_code_Vref) */

		vref = (vref1 + vref2) / 2;
		vptat = (vptat1 + vptat2) / 2;

		tempsense = (((329 * (vptat1 + vptat2 - vref1 - vref2)) + 7939) >> 8);
		PHY_THERMAL(("VREF = { %d, %d }; VPAT = { %d, %d } \nVREF AVG %d; VPAT AVG %d \n"
		"Tempsense deg C: %d \n", vref1, vref2, vptat1, vptat2, vref, vptat, tempsense));
	} else {
		/* 43236 Tempsense */

		/* Read 4 values - vref1, vref2, vptat1, vptat2 */
		/* 5us to allow tempsense and Aux ADC to settle down after config change */
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x01);
		write_radio_reg(pi, RADIO_2057_SPARE14_CORE0, 0x00);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vref1 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x03);
		write_radio_reg(pi, RADIO_2057_SPARE14_CORE0, 0x00);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vref2 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x01);
		write_radio_reg(pi, RADIO_2057_SPARE14_CORE0, 0x01);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vptat1 = radiotemp[1];
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, 0x03);
		write_radio_reg(pi, RADIO_2057_SPARE14_CORE0, 0x01);
		OSL_DELAY(5);
		wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_IQ, radiotemp, 1);
		vptat2 = radiotemp[1];
		/* Restore Vmid/Av and radio settings. */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xA, 16, &save_vmid);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xE, 16, &save_av);
		write_radio_reg(pi, RADIO_2057_SPARE14_CORE0, save_spare14);
		write_radio_reg(pi, RADIO_2057_TEMPSENSE_CONFIG, save_config);

		/* Get Volts after subtracting Vref */
		/* Vref = avg(Vref1,Vref2). Vptat = avg(Vptat1, Vptat2) */
		/* V = Vptat - Vrerf ('b' cancels out) */
		/* V = 7.0395*(adc_code_Vptat - adc_code_Vref) */

		vref = (vref1 + vref2) / 2;
		vptat = (vptat1 + vptat2) / 2;

		tempsense = (((319 * (vptat1 + vptat2 - vref1 - vref2)) + 8246) >> 8);
		PHY_THERMAL(("VREF = { %d, %d }; VPAT = { %d, %d } \nVREF AVG %d; VPAT AVG %d \n"
		"Tempsense deg C: %d \n", vref1, vref2, vptat1, vptat2, vref, vptat, tempsense));
	}

	if (!suspend)
		wlapi_enable_mac(pi->sh->physhim);

	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
	/* Enabling  ocl after tempsense call */
		phy_reg_mod(pi, NPHY_OCLControl1, NPHY_OCLControl1_mode_enable_MASK,
		(1 << NPHY_OCLControl1_mode_enable_SHIFT));
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_OCLRESET2RX);
	}
	return (tempsense);
}

static void
wlc_phy_chanspec_war_nphy_rev18(phy_info_t *pi)
{
	uint16 freq;
	uint8 ocl_en = 0;
	uint8 scd_en = 0;

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		freq = CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	} else {
		freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	}

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		if (freq <= 5060) {
			PHY_REG_LIST_START
				/* clip lo Gain tweaks */
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x9e)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x9e)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
				/* W1 clip thresholds */
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold,
					0x12)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold,
					0x12)
			PHY_REG_LIST_EXECUTE(pi);
		} else if (freq <= 5320) {
			PHY_REG_LIST_START
				/* clip lo Gain tweaks */
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x92)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x92)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
				/* W1 clip thresholds */
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold,
					0x12)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold,
					0x12)
			PHY_REG_LIST_EXECUTE(pi);
		} else {
			PHY_REG_LIST_START
				/* clip lo Gain tweaks */
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x8a)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x8a)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
				/* W1 clip thresholds */
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold,
					0x19)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold,
					0x19)
			PHY_REG_LIST_EXECUTE(pi);
		}
		/* NF improvment from gurbhej */
		if (freq == 5180) {
			write_radio_reg(pi, RADIO_2057_LNA5G_TUNE_CORE0, 0xfd);
		} else if (freq == 5500) {
			write_radio_reg(pi, RADIO_2057_LNA5G_TUNE_CORE0, 0x64);
			write_radio_reg(pi, RADIO_2057_LNA5G_TUNE_CORE1, 0x64);
		} else if (freq == 5805) {
			write_radio_reg(pi, RADIO_2057_LNA5G_TUNE_CORE0, 0x00);
		}

	}
		switch (pi->nphy_oclscd)
	{
		case 0:
			ocl_en = 1;
			scd_en = 1;
			break;
		case 1:
			ocl_en = 1;
			scd_en = 0;
			break;
		case 2:
			/* this is for debug to disable ocl if necessary
			* ocl_en =0 and scd_en=1 is anyway not a valid case
			* and is not supported so this case is used for
			* debugging
			*/
			ocl_en = 0;
			scd_en = 0;
			break;
		case 3:
			ocl_en = 1;
			scd_en = 1;
			break;
		default:
			ocl_en = 1;
			scd_en = 0;
			pi->nphy_oclscd = 0;
			break;

	}
	if (!((ocl_en == 0) && (scd_en == 0)))
		wlc_phy_oclinit_nphy_rev18(pi, ocl_en, scd_en);

}
static void
wlc_phy_chanspec_war_nphy_rev16(phy_info_t *pi)
{
	uint32 min_noise_vars = 0x18d;
	uint32 min_noise_vars_default = 0x14d;
	uint8 curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
	uint16 rfseq[2];
#ifdef BAND5G
	uint32 leg_data_weights = {0};
#endif /* BAND5G */
	uint8 is_phybw40;

	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (curr_channel == 13) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
				51, 32, &min_noise_vars);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
				53, 32, &min_noise_vars);

			if (!is_phybw40) {
				/* in non cyclic mode */
				/* as it causes Fstr timeout in FF parts- use default values */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshl, 85)
					PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshu, 85)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num00, 229)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num01, 104)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num02, 229)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num10, 115)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num11, 178)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num12, 115)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den00, (uint16)-322)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den01, 414)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den10, (uint16)-514)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den11, 204)
				PHY_REG_LIST_EXECUTE(pi);
			}
		        /* Below is deprecated for now */
			/* FFF part badness in -60 to -70 dBm region across temperatures */
			if (0) {  /* revert back for now . causing problems at 0 deg */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, clip1gainSettleLen, 0x30)
					PHY_REG_WRITE_ENTRY(NPHY, CoarseLength0, 0x3030)
					PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0xd000)
					PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0xd000)
					/* lowering lna1 gain in channel 13 as creates issue  */
					/* with SISO Tx -70 dBm, SISO tx, channel 13 hump */
					PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x007c)
					PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeB2057, 0x0734)
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x007c)
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeB2057, 0x0734)
				PHY_REG_LIST_EXECUTE(pi);

				rfseq[0] = 0x733e;
				rfseq[1] = 0x733e;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16,
					rfseq);

				/* reset2rx/tx2rx is needed to apply the change in RFSeq table */
				wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
			}
		} else {
			/* The save restore mechanism to be cleaned up soon */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
				51, 32, &min_noise_vars_default);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
				53, 32, &min_noise_vars_default);
			if (!is_phybw40) {
				/* For ACI mitigation (narrow the STRN rx digital filter bws) */
				/* based on: */
				/* hwnbu-twiki.sj.broadcom.com/twiki/pub/Mwgroup/ */
				/* Dot11nphyAlgorithms/ofdmACI_dcrs.ppt */
				/* Use narrow rx filter in non cyclic mode except for channel 13 */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshl, 60)
					PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshu, 60)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num00, 204)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num01, 41)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num02, 204)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num10, 102)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num11, 147)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num12, 102)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den00, (uint16)-424)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den01, 418)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den10, (uint16)-570)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den11, 225)
				PHY_REG_LIST_EXECUTE(pi);
			}
			/* Below is deprecated for now */
			if (0) {    /* revert back for now . causing problems at 0 deg */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, clip1gainSettleLen, 0x44)
					PHY_REG_WRITE_ENTRY(NPHY, CoarseLength0, 0x1830)
					PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x404e)
					PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x404e)
					PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x007e)
					PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeB2057, 0x0624)
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x007e)
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeB2057, 0x0624)
				PHY_REG_LIST_EXECUTE(pi);

				rfseq[0] = 0x623f;
				rfseq[1] = 0x623f;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16,
					rfseq);

				/* reset2rx/tx2rx is needed to apply the change in RFSeq table */

				wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
			}
		}
	}

#ifdef BAND5G
	else {
		/* Tx Tunings */
		if (curr_channel >= 100) {
			if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_FEM_BT) {
				write_radio_reg(pi, RADIO_2057_IPA5G_IMAIN_CORE0, 0x14);
				write_radio_reg(pi, RADIO_2057_IPA5G_CASCONV_CORE0, 0x14);
			} else {
				write_radio_reg(pi, RADIO_2057_IPA5G_IMAIN_CORE0, 0x12);
				write_radio_reg(pi, RADIO_2057_IPA5G_CASCONV_CORE0, 0x12);
			}
			write_radio_reg(pi, RADIO_2057_IPA5G_IMAIN_CORE1, 0x12);
			write_radio_reg(pi, RADIO_2057_IPA5G_CASCONV_CORE1, 0x12);
		} else {
			write_radio_reg(pi, RADIO_2057_IPA5G_IMAIN_CORE0, 0x14);
			write_radio_reg(pi, RADIO_2057_IPA5G_IMAIN_CORE1, 0x14);
			write_radio_reg(pi, RADIO_2057_IPA5G_CASCONV_CORE0, 0x14);
			write_radio_reg(pi, RADIO_2057_IPA5G_CASCONV_CORE1, 0x14);
		}

		/* rx floor Fixes */
		if ((curr_channel == 151) && is_phybw40) {
			leg_data_weights = 0x00444444;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
				1, 2, 32, &leg_data_weights);
		} else {
			leg_data_weights = 0x44444444;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
				1, 2, 32, &leg_data_weights);
		}
	}
#endif /* BAND5G */

#ifndef NOISE_CAL_LCNXNPHY
	/* Calling this function is essential as we do channel 13 minpwr change */
	wlc_phy_tempsense_based_minpwr_change(pi, FALSE);
#endif

	if (NREV_GE(pi->pubpi.phy_rev, 7))
		wlc_phy_aci_noise_store_values_rev16(pi);
}
static void
wlc_phy_aci_noise_store_values_rev16(phy_info_t *pi)
{
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		pi->interf.init_gain_code_core1_stored =
			phy_reg_read(pi, NPHY_Core1InitGainCodeA2057);
		pi->interf.init_gain_code_core2_stored =
			phy_reg_read(pi, NPHY_Core2InitGainCodeA2057);
		pi->interf.init_gain_codeb_core1_stored =
			phy_reg_read(pi, NPHY_Core1InitGainCodeB2057);
		pi->interf.init_gain_codeb_core2_stored =
			phy_reg_read(pi, NPHY_Core2InitGainCodeB2057);
		pi->interf.crsminpwrthld_20L_stored =
			(uint16) (phy_reg_read(pi, NPHY_crsminpowerl0) & 0xff);
		pi->interf.crsminpwrthld_20U_stored =
			(uint16) (phy_reg_read(pi, NPHY_crsminpoweru0) & 0xff);
	}

}
/* LCNXN */
static void
wlc_phy_workarounds_nphy_gainctrl_2057_rev9(phy_info_t *pi)
{
	uint8 is_phybw40;
	int8 tia_gain_db[] = {-9, -6, -3, 0, 3, 3, 3, 3, 3, 3};
	int8 tia_gainbits[] = {0, 1, 2, 3, 4, 4, 4, 4, 4, 4};
	uint16 rfseq[2] = {0x643f, 0x643f};
	int8  lna1_gain_db[] = {9, 0xe, 0x12, 0x18};
	int8  lna2_gain_db[] = {0xfe, 0x7, 0xb, 0x10};

	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	/* disable clip2 detect until clip2 is characterized properly */
	PHY_REG_LIST_START
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
	PHY_REG_LIST_EXECUTE(pi);
#ifdef NOISE_CAL_LCNXNPHY
	/* remove the call from here and make it part of calibration */
	/* Increasing min power for ofdm packets floor(caused by false detects) improvement */
	wlc_phy_tempsense_based_minpwr_change(pi, FALSE);
#endif
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		/* Limit Mixer */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20,
		                     8, tia_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20,
		                     8, tia_gain_db);
		/* TIA Gainbits */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20,
		                     8, tia_gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20,
		                     8, tia_gainbits);

		/* increase init gain so as to reach -89 dBm 5G sensitivity for 6,m0,m8 */
		/* Equivalent tcl code */
		/* set_gain_to_code 0 3 3 3 0 4 6 0 1 init 1 */
		/* set_gain_to_code 0 3 3 3 0 4 6 0 1 init 2 */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x007e)
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeB2057, 0x0644)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x007e)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeB2057, 0x0644)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, rfseq);

		/* reset2rx/tx2rx is needed to apply the change in RFSeq table */
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	}

	/* adjust TR switch isolation */
	wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(pi);

	/* make the lna2 jump from index 3 to 1 from the high-mid gain jump */
	/* as its effect is seen in 54M,40MHz hump else restore to default */
	/* equivalent tcl setting : */
	/* set_gain_to_code 0 1 1 3 0 0 0 0 1 md 1 */
	/* set_gain_to_code 0 1 1 3 0 0 0 0 1 md 2 */
	if (is_phybw40) {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeA2057, 0x006a)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeA2057, 0x006a)
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x0004)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x0004)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeA2057, 0x0062)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeA2057, 0x0062)
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x0034)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x0034)
		PHY_REG_LIST_EXECUTE(pi);
	}

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 8,
		                     8, lna1_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 8,
		                     8, lna1_gain_db);

		/* LNA2 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10,
		                     8, lna2_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10,
		                     8, lna2_gain_db);
	}


	if (!pi->u.pi_nphy->phy_isspuravoid) {
		phy_reg_mod(pi, NPHY_RxControl,
			NPHY_RxControl_bphyacidetEn_MASK,
			(1 << NPHY_RxControl_bphyacidetEn_SHIFT));
	} else {
		/* Enable it with appropriate thresholds */
		PHY_ERROR(("bphy_aci_absent disabled for spur_avoidance mode \n"));
	}
	/* Disable bphy aci absent by default as it is seen to make the phy go to DSSS_CCK_PHY */
	phy_reg_mod(pi, NPHY_RxControl,
		NPHY_RxControl_bphyacidetEn_MASK,
		(0 << NPHY_RxControl_bphyacidetEn_SHIFT));

	/* For ACI mitigation (narrow the STRN rx digital filter bws) */
	/* based on: */
	/* //hwnbu-twiki.sj.broadcom.com/twiki/pub/Mwgroup/Dot11nphyAlgorithms/ofdmACI_dcrs.ppt */

	/* Based on: hwnbu-twiki.sj.broadcom.com/twiki/pub/Mwgroup/  */
	/* Dot11nphyAlgorithms/ofdmACI_dcrs.ppt */
	/* 20M is handled seprately in -wlc_phy_chanspec_war_nphy */
	/* as there are channel specific settings */
/*
	if (is_phybw40) {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshl, 60)
			PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshu, 60)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num00, 332)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num01, (uint16)(-5))
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num02, 332)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num10, 166)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num11, 202)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num12, 166)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den00, (uint16)(-255))
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den01, 436)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den10, (uint16)(-421))
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den11, 188)
		PHY_REG_LIST_EXECUTE(pi);
	}
*/
}


static void
wlc_phy_workarounds_nphy_gainctrl_2057_rev11(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy;
	uint16 rfseq_5g[2], rfseq_5g_new[2], rfseq_5g_new1[1], freq;
	freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));

	pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;

	/* verify this */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* 2G-band */

		int8 lna1gain[] = {8, 13, 18, 25};
		/* LNA2 Gains [dB] */
		int8 lna2gain[] = {-4, 6, 10, 15};
		/* CRS MinPwr */
		uint16 bcrsmin  = 0x46;

		/* Limit mixer gain to 3dB instead of 6dB */
		/* Mixer changing from 6 to 0dB is causing transient issues at high SNR region */

		/* MixTIA Gains */
		int8   mixtia[] = {-1, 0, 3, 3, 3, 3, 3, 3, 3, 3};
		/* GainBits */
		int8   gainbits[] = {0x0, 0x1, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2};

		/* LO Gain  */
		uint16 cliploA1 = 0x74;
		uint16 cliploA2 = 0x74;
		uint16 cliploB1 = 0x18;
		uint16 cliploB2 = 0x18;
		/* clip WB Thresh */
		uint16 clip1wb1 = 0x18;
		uint16 clip1wb2 = 0x18;

		/* adjust W1Clip Threshold */
		phy_reg_mod(pi, NPHY_Core1clipwbThreshold2057,
		            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
		            (clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_reg_mod(pi, NPHY_Core2clipwbThreshold2057,
		            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
		            (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));

		/* adjust crsminpower */
		phy_reg_mod(pi, NPHY_bphycrsminpower0,
		            NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		            (bcrsmin << NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT));

		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain);
		/* LNA2 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);
		/* Mix-TIA Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits);
		/* clipLO gain */
		phy_reg_write(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
		phy_reg_write(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
		phy_reg_write(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
		phy_reg_write(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);

	} else {
		/* 5G-band */
		/* LNA1 gain */
		int8 lna1gain1[] = {10, 17, 21, 25};
		int8 lna1gain2[] = {10, 17, 21, 25};
		/* LNA2 Gains [dB] */
		int8   lna2gain[] = {1, 7, 11, 16};
		/* MixTIA Gains */
		int8   mixtia[] = {-7, -4, -1, 2, 5, 5, 5, 5, 5, 5};
		/* GainBits */
		int8   gainbits[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		/* InitGCode */
		 uint16 initGCA1 = 0xbe;
		 uint16 initGCA2 = 0xbe;
		/* InitGain */
		 uint16 initgain[] = {0x625f, 0x625f, 0x625f, 0x625f};
		/* Hi Gain  */
		uint16 cliphi1  = 0x9e;
		uint16 cliphi2  = 0x9e;
		/* MD Gain  */
		uint16 clipmdA1 = 0x82;
		uint16 clipmdA2 = 0x82;
		uint16 clipmdB1 = 0x24;
		uint16 clipmdB2 = 0x24;
		/* Radio REGs */
		uint8  radioreg_0x86 = 0xc0;
		uint8  radioreg_0x10B = 0xc0;
		uint16 rfseq[2] = { 0x625f, 0x625f };
		uint16 offset = 0;
		uint16 i = 0;

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits);

		write_radio_reg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0, radioreg_0x86);
		write_radio_reg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1, radioreg_0x10B);

		phy_reg_write(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
		phy_reg_write(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 4, 0x106, 16, initgain);
			/* 5G OCL Tunings Keeping here for now,
		if nonocl is tuned ocl also needed to be tunned immediately
			*/
		for (i = 0, offset = 0; i < 4; i++, offset += 0x10)
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
			2, 0x198 + offset, 16, &rfseq[0]);

		phy_reg_write(pi, NPHY_Core1clipHiGainCodeA2057, cliphi1);
		phy_reg_write(pi, NPHY_Core2clipHiGainCodeA2057, cliphi2);
		phy_reg_write(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
		phy_reg_write(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
		phy_reg_write(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
		phy_reg_write(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);

		/* clip lo changes are per channel */
		/* Are updated in chans spec war rev18  wlc_phy_chanspec_war_nphy_rev18 */

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
			rfseq_5g[0] = 0x635f;
			rfseq_5g[1] = 0x635f;
			PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeB2057, 0x0634)
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeB2057, 0x0634)
			PHY_REG_LIST_EXECUTE(pi);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, rfseq_5g);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x198, 16, rfseq_5g);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a8, 16, rfseq_5g);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b8, 16, rfseq_5g);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c8, 16, rfseq_5g);
	}

	if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
		((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
		if ((freq <= 5600)) {
				rfseq_5g_new[0] = 0x634f;
				rfseq_5g_new[1] = 0x634f;
			PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x9e)
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x9e)
			PHY_REG_LIST_EXECUTE(pi);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, rfseq_5g_new);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x198, 16, rfseq_5g_new);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a8, 16, rfseq_5g_new);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b8, 16, rfseq_5g_new);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c8, 16, rfseq_5g_new);
		}
	} else {
			/* Ilna Board */
		if ((freq >= 5500) & (freq <= 5600)) {
				rfseq_5g_new[0] = 0x634f;
				rfseq_5g_new[1] = 0x634f;
			PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x9e)
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x9e)
			PHY_REG_LIST_EXECUTE(pi);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, rfseq_5g_new);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x198, 16, rfseq_5g_new);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a8, 16, rfseq_5g_new);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b8, 16, rfseq_5g_new);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c8, 16, rfseq_5g_new);
		}
	}
		if (freq > 5600) {
			rfseq_5g_new1[0] = 0x634f;
			PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x9e)
			PHY_REG_LIST_EXECUTE(pi);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x107, 16, rfseq_5g_new1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x199, 16, rfseq_5g_new1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1a9, 16, rfseq_5g_new1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1b9, 16, rfseq_5g_new1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1c9, 16, rfseq_5g_new1);
		}
	}
				/* reset2rx/tx2rx is needed to apply the change in RFSeq table */
				wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
}

static void
wlc_phy_workarounds_nphy_gainctrl_2057_rev13(phy_info_t *pi)
{
	int8  lna1_gain_db[] = {10, 15, 19, 25};
	int8  lna2_gain_db[] = {-1, 8, 12, 16};
	int8  tia_gain_db[]  = {-4, -1, 2, 5, 5, 5, 5, 5, 5, 5};
	int8  tia_gainbits[] = {0x0, 0x01, 0x02, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03};
	uint8 rfseq_updategainu_events[] = {
		NPHY_REV3_RFSEQ_CMD_RX_GAIN,
		NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_REV3_RFSEQ_CMD_SET_LPF_L_HPC
	};
	uint8 rfseq_updategainu_dlys[] = {6, 15, 1};

	PHY_REG_LIST_START
		/* disable clip2 detect until clip2 is characterized properly */
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		/* set Fine Timing Thresholds */
		PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 65)
		/* set bphy crsminpower to 70(dec) for 20Mhz and 40Mhz */
		PHY_REG_MOD_ENTRY(NPHY, bphycrsminpower0, bphycrsminpower0, 0x46)
		/* set crsminpwr */
		PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x42)
		PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x42)
	PHY_REG_LIST_EXECUTE(pi);

	/* LNA1 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1_gain_db);

	/* LNA2 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2_gain_db);

	/* TIA Gain */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, tia_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, tia_gain_db);

	/* TIA Gainbits */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8,
	                         tia_gainbits);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8,
	                         tia_gainbits);

	/* Moved trisolation setting into a function */
	/* Need to be reused for LCNXNPHY */
	wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(pi);

	PHY_REG_LIST_START
		/* NB Clip = 0xe8 */
		PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0xe8)
		PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0xe8)
		/* w1 clip */
		PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x16)
		PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x16)
	PHY_REG_LIST_EXECUTE(pi);

	/* decrease pkt gain timing */
	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_UPDATEGAINU,
	                       rfseq_updategainu_events,
	                       rfseq_updategainu_dlys,
	                       sizeof(rfseq_updategainu_events) /
	                       sizeof(rfseq_updategainu_events[0]));

	/* enable ADC preclip and increase the counter */
	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, ADC_PreClip_Enable, 0x1)
		PHY_REG_WRITE_ENTRY(NPHY, ADC_PreClip1_CtrLen, 0x20)
	PHY_REG_LIST_EXECUTE(pi);
}

static void
wlc_phy_workarounds_nphy_gainctrl_2057_rev14(phy_info_t *pi)
{
	int8  lna1_gain_db[] = {8, 15, 20, 25};
	int8  lna2_gain_db[] = {-2, 8, 12, 16};
	int8  tia_gain_db[]  = {-4, -1, 2, 5, 5, 5, 5, 5, 5, 5};
	int8  tia_gainbits[] = {0x0, 0x01, 0x02, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03};
	int16 temp;
	uint8 rfseq_updategainu_events[] = {
		NPHY_REV3_RFSEQ_CMD_RX_GAIN,
		NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_REV3_RFSEQ_CMD_SET_LPF_L_HPC
	};
	uint8 rfseq_updategainu_dlys[] = {6, 15, 1};

	PHY_REG_LIST_START
		/* disable clip2 detect until clip2 is characterized properly */
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		/* set Fine Timing Thresholds */
		PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 65)
		/* set bphy crsminpower to 70(dec) for 20Mhz and 40Mhz */
		PHY_REG_MOD_ENTRY(NPHY, bphycrsminpower0, bphycrsminpower0, 0x46)
		/* set crsminpwr */
		PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x45)
		PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x45)
	PHY_REG_LIST_EXECUTE(pi);

	/* LNA1 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1_gain_db);

	/* LNA2 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2_gain_db);

	/* TIA Gain */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, tia_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, tia_gain_db);

	/* TIA Gainbits */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8,
	                         tia_gainbits);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8,
	                         tia_gainbits);

	/* Moved trisolation setting into a function */
	/* Need to be reused for LCNXNPHY */
	wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(pi);

	if (pi->pubpi.radiover == 0) {
		phy_reg_or(pi, NPHY_Core1cliploGainCodeA2057, 0x6);
		phy_reg_or(pi, NPHY_Core2cliploGainCodeA2057, 0x6);

		temp = phy_reg_read(pi, NPHY_crsThreshold1u);
		temp = (temp & 0xff00) | 0x00de;
		phy_reg_write(pi, NPHY_crsThreshold1u, temp);

		temp = phy_reg_read(pi, NPHY_crsThreshold1l);
		temp = (temp & 0xff00) | 0x00de;
		phy_reg_write(pi, NPHY_crsThreshold1l, temp);
	} else if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) {
                int16 new_lna1_gain1, new_lna1_gain2;
                uint16 lna1_gain1, lna1_gain2;
                int16 new_biq1_gain1, new_biq1_gain2;
                uint16 biq1_gain1, biq1_gain2;
                uint16 currgain_init1, currgain_init2;
                uint16 curgain_rfseq1, curgain_rfseq2, newgainarray[2];
                uint16 aci_prsnt_clip1hi_gaincode;
                uint16 aci_prsnt_clip1hi_gaincodeb;

                /* XXX 43217 ELNA workaround */
                temp = phy_reg_read(pi, NPHY_crsThreshold1u);
                temp = (temp & 0xff00) | 0x00e0;
                phy_reg_write(pi, NPHY_crsThreshold1u, temp);
                temp = phy_reg_read(pi, NPHY_crsThreshold1l);
                temp = (temp & 0xff00) | 0x00e0;
                phy_reg_write(pi, NPHY_crsThreshold1l, temp);

                /* Here is for CE Adaptivity test v1.8.1 (interference+blocker) */
                /* Step1 ed_crs threshold=-64/-72 */
                PHY_REG_LIST_START
                        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh0, 0x3ea)
                        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh1, 0x3ea)
                        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh0, 0x36b)
                        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh1, 0x36b)
                        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh0, 0x3ea)
                        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh1, 0x3ea)
                        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh0, 0x36b)
                        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh1, 0x36b)
                PHY_REG_LIST_EXECUTE(pi);
                /* Step2 lower LNA1 code by 1 and higher BIQ1 by 2 for initiGain */
                lna1_gain1 = (uint16) ((phy_reg_read(pi, NPHY_Core1InitGainCodeA2057)) & 0x6);
                lna1_gain2 = (uint16) ((phy_reg_read(pi, NPHY_Core2InitGainCodeA2057)) & 0x6);
                lna1_gain1 = ((uint16) lna1_gain1 >>1);
                lna1_gain2 = ((uint16) lna1_gain2 >>1);
                new_lna1_gain1 = (int16) lna1_gain1 - 1;
                new_lna1_gain2 = (int16) lna1_gain2 - 1;
                if (new_lna1_gain1 < 0)
                        new_lna1_gain1 = 0;
                if (new_lna1_gain2 < 0)
                        new_lna1_gain2 = 0;
                currgain_init1 = (uint16) phy_reg_read(pi, NPHY_Core1InitGainCodeA2057);
                currgain_init2 = (uint16) phy_reg_read(pi, NPHY_Core2InitGainCodeA2057);
                phy_reg_write(pi, NPHY_Core1InitGainCodeA2057,
                        (((uint16) new_lna1_gain1) <<1) | (currgain_init1 & 0xfff9));
                phy_reg_write(pi, NPHY_Core2InitGainCodeA2057,
                        (((uint16) new_lna1_gain2) <<1) | (currgain_init2 & 0xfff9));

                biq1_gain1 = (uint16) ((phy_reg_read(pi, NPHY_Core1InitGainCodeB2057))
                        >>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
                biq1_gain2 = (uint16) ((phy_reg_read(pi, NPHY_Core2InitGainCodeB2057))
                        >>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
                new_biq1_gain1 = (int16) biq1_gain1 + 2;
                new_biq1_gain2 = (int16) biq1_gain2 + 2;
                if (new_biq1_gain1 > 15)
                        new_biq1_gain1 = 15;
                if (new_biq1_gain2 > 15)
                        new_biq1_gain2 = 15;
                currgain_init1 = (uint16) phy_reg_read(pi, NPHY_Core1InitGainCodeB2057);
                currgain_init2 = (uint16) phy_reg_read(pi, NPHY_Core2InitGainCodeB2057);
                phy_reg_write(pi, NPHY_Core1InitGainCodeB2057,
                        (((uint16) new_biq1_gain1) <<8) | (currgain_init1 & 0xff));
                phy_reg_write(pi, NPHY_Core2InitGainCodeB2057,
                        (((uint16) new_biq1_gain2) <<8) | (currgain_init2 & 0xff));

                wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain_rfseq1);
                wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &curgain_rfseq2);
                newgainarray[0] = (((uint16) new_biq1_gain1)<<12) | ((uint16) new_lna1_gain1) |
                        (curgain_rfseq1 & 0xffc);
                newgainarray[1] = (((uint16) new_biq1_gain2)<<12) | ((uint16) new_lna1_gain2) |
                        (curgain_rfseq2 & 0xffc);
                wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);

                /* Step3 Reuse cliphiGain in ACI mode */
                /* use lna1 = 0x2, lna2 = 0x1, mixer = 1, */
                /* lpf-b0 = 2, lpf-b1=2, dvga = 0 */
                aci_prsnt_clip1hi_gaincode = 0x2c;
                phy_reg_write(pi, NPHY_Core1clipHiGainCodeA2057,
                        aci_prsnt_clip1hi_gaincode);
                phy_reg_write(pi, NPHY_Core2clipHiGainCodeA2057,
                        aci_prsnt_clip1hi_gaincode);
                aci_prsnt_clip1hi_gaincodeb = 0x220 |
                        (phy_reg_read(pi,
                        NPHY_Core1clipHiGainCodeB2057) & 0xf);
                phy_reg_write(pi, NPHY_Core1clipHiGainCodeB2057,
                        aci_prsnt_clip1hi_gaincodeb);
                aci_prsnt_clip1hi_gaincodeb = 0x220 |
                        (phy_reg_read(pi,
                        NPHY_Core2clipHiGainCodeB2057) & 0xf);
                phy_reg_write(pi, NPHY_Core2clipHiGainCodeB2057,
                        aci_prsnt_clip1hi_gaincodeb);
	}
	PHY_REG_LIST_START
		/* NB Clip = 0xe8 */
		PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0x98)
		PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0x98)
		/* w1 clip */
		PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x16)
		PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x16)

		PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x44)
		PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x44)

	PHY_REG_LIST_EXECUTE(pi);

	/* decrease pkt gain timing */
	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_UPDATEGAINU,
	                       rfseq_updategainu_events,
	                       rfseq_updategainu_dlys,
	                       sizeof(rfseq_updategainu_events) /
	                       sizeof(rfseq_updategainu_events[0]));

	/* enable ADC preclip and increase the counter */
	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, ADC_PreClip_Enable, 0x1)
		PHY_REG_WRITE_ENTRY(NPHY, ADC_PreClip1_CtrLen, 0x34)
	PHY_REG_LIST_EXECUTE(pi);
}
#define TEMP_THRESH_FOR_CRSMINPWRCHANGE 20
void
wlc_phy_tempsense_based_minpwr_change(phy_info_t *pi, bool meas_temp)
{
	uint8 crsminpwr_dflt_20M = 0x50;
	uint8 crsminpwr_dflt_40M = 0x53;
	uint8 crsminpwr, crsminpwr_15degree_40M = 0x60;
	uint8 crsminpwr_15degree_20M = 0x53;
	uint8 is_phybw40;
	uint16 curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
	int16 curtemp = TEMP_THRESH_FOR_CRSMINPWRCHANGE + 1;

	if (meas_temp == TRUE) {
		/* current temp */
		curtemp = wlc_phy_tempsense_nphy(pi);
		pi->saved_tempsense = curtemp;
		pi->saved_tempsense_valid = TRUE;
	} else if (pi->saved_tempsense_valid) {
		curtemp = pi->saved_tempsense;
	} else {
		PHY_INFORM(("wl%d: %s: Theres no valid tempsense saved. return for now \n",
		            pi->sh->unit, __FUNCTION__));
	}

	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	crsminpwr = crsminpwr_dflt_20M;

	if (is_phybw40) {
		crsminpwr = crsminpwr_dflt_40M;
	        if (curtemp <= TEMP_THRESH_FOR_CRSMINPWRCHANGE) {
	                crsminpwr = crsminpwr_15degree_40M;
		}
	} else {
		crsminpwr = crsminpwr_dflt_20M;
		/* For 20M, split lot parts, we need to boost up the minpwr at 0 degrees */
		if (curtemp <= TEMP_THRESH_FOR_CRSMINPWRCHANGE) {
		        crsminpwr = crsminpwr_15degree_20M;
		}
	}

	if (curr_channel == 13)
		crsminpwr = 0x58;

	PHY_REG_MOD(pi, NPHY, crsminpower0, crsminpower0, crsminpwr);
	PHY_REG_MOD(pi, NPHY, crsminpoweru0, crsminpower0, crsminpwr);
	PHY_REG_MOD(pi, NPHY, crsminpowerl0, crsminpower0, crsminpwr);
}

static
int16 wlc_phy_get_tssi_pwr_limit_nphy(int16 a1, int16 b0, int16 b1, uint8 maxlimit, uint8 offset)
{
	int16 tssi, pwr, prev_pwr;
	int16 tssi_pwr_limit_nphy;
	uint8 tssi_ladder_cnt = 0;

	if (maxlimit) {
		tssi_pwr_limit_nphy = prev_pwr = (1<<14) - 1;
		for (tssi = 0; tssi < 63; tssi++) {
			pwr = wlc_phy_tssi2qtrdbm_nphy(tssi, a1, b0, b1);
			if (pwr < prev_pwr) {
				prev_pwr = pwr;
				if (++tssi_ladder_cnt == offset) {
					tssi_pwr_limit_nphy = pwr;
					break;
				}
			}
		}
	} else {
		tssi_pwr_limit_nphy = prev_pwr = (1<<15);
		for (tssi = 63; tssi >= 0; tssi--) {
			pwr = wlc_phy_tssi2qtrdbm_nphy(tssi, a1, b0, b1);
			if (pwr > prev_pwr) {
				prev_pwr = pwr;
				if (++tssi_ladder_cnt == offset) {
					tssi_pwr_limit_nphy = pwr;
					break;
				}
			}
		}
	}
	return tssi_pwr_limit_nphy;
}

static int16 wlc_phy_tssi2qtrdbm_nphy(int16 tssi, int16 a1, int16 b0, int16 b1)
{
	int32 num, den;
	num = 8 * (16 * b0 + b1 * tssi);
	den = 32768 + a1 * tssi;
	return MAX(((4 * num + den/2)/den), -8); /* not same as tcl */
}

static void
wlc_phy_set_tssi_pwr_limit_nphy(phy_info_t *pi, int16 *a1, int16 *b0, int16 *b1, uint8 mode)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	int16 maxpwr_limit[PHY_CORE_NUM_2];
	int16 minpwr_limit[PHY_CORE_NUM_2];
	int idx;
	for (idx = 0; idx < PHY_CORE_NUM_2; idx++) {
		maxpwr_limit[idx] =
			wlc_phy_get_tssi_pwr_limit_nphy(
				*a1, *b0, *b1, 1, pi_nphy->tssi_ladder_offset_maxpwr);
		minpwr_limit[idx] =
			wlc_phy_get_tssi_pwr_limit_nphy(
				*a1++, *b0++, *b1++, 0, pi_nphy->tssi_ladder_offset_minpwr);
	}
	if ((mode == NPHY_TSSI_SET_MAX_LIMIT) || (mode == NPHY_TSSI_SET_MIN_MAX_LIMIT))
		pi_nphy->tssi_maxpwr_limit = MIN(maxpwr_limit[0], maxpwr_limit[1]);

	if ((mode == NPHY_TSSI_SET_MIN_LIMIT) || (mode == NPHY_TSSI_SET_MIN_MAX_LIMIT))
		pi_nphy->tssi_minpwr_limit = MAX(minpwr_limit[0], minpwr_limit[1]);
}

#if defined(WLMEDIA_N2DEV) || defined(WLMEDIA_N2DBG)
int
wlc_nphy_get_rxdesens(wlc_phy_t *ppi, int32 *ret_int_ptr)
{
	phy_info_t *pi = (phy_info_t*)ppi;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint16 regval, x, y;

	if (!pi->sh->up)
		return BCME_NOTUP;

	if (pi_nphy->ntd_crs_adjusted == FALSE)
		*ret_int_ptr = 0;
	else {
		regval =  phy_reg_read(pi, 0x21);
		x = (((pi_nphy->ntd_initgain>>8) & 0xf) - ((regval>>8) & 0xf))  * 3;

		regval =  phy_reg_read(pi, 0x283);
		y = ((regval & 0xff) - pi_nphy->ntd_crsminpwr) * 3;
		y = (y >> 3) + ((y & 0x4) >> 2);
		*ret_int_ptr = x + y;
	}

	return BCME_OK;
}

int
wlc_nphy_set_rxdesens(wlc_phy_t *ppi, int32 int_val)
{
	phy_info_t *pi = (phy_info_t*)ppi;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint16 regval, x1, x2, y1, y2;

	if (!pi->sh->up)
		return BCME_NOTUP;

	if ((int_val < 0) || (int_val > 40))
		return BCME_RANGE;

	if (pi_nphy->ntd_crs_adjusted == FALSE) {
		pi_nphy->ntd_initgain = phy_reg_read(pi, 0x21);
		regval = phy_reg_read(pi, 0x283);
		pi_nphy->ntd_crsminpwr = regval & 0xff;
		pi_nphy->ntd_crs_adjusted = TRUE;
		}

	if (((pi_nphy->ntd_initgain>>8) & 0xf) != 6) {
		pi_nphy->ntd_crs_adjusted = FALSE;
		return BCME_ERROR;
	}

	/* Initial gain is reduced up to 18dB. The remaining part goes to crsminpower */
	x1 = (int_val > 18) ? 18 : int_val;
	y1 = (int_val > 18) ? (int_val-18) : 0;

	/* update initial gain */
	x1 = x1/3 + ((x1%3)>>1);
	x2 = ((pi_nphy->ntd_initgain>>8) & 0xf)- x1;

	regval = phy_reg_read(pi, 0x21);
	regval = (regval & ~(0xf<<8)) | (x2<<8);
	phy_reg_write(pi, 0x21, regval);
	phy_reg_write(pi, 0x2a8, regval);

	wlapi_suspend_mac_and_wait(pi->sh->physhim);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &regval);
	regval = (regval & ~(0xf<<12)) | (x2<<12);
	wlc_phy_table_write_nphy(pi, 7, 1, 0x106, 16, &regval);
	wlc_phy_table_write_nphy(pi, 7, 1, 0x107, 16, &regval);
	wlapi_enable_mac(pi->sh->physhim);

	/* force rfseq */
	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	/* update crsmin power */
	y1 = (y1<< 3) / 3;
	y2 = (pi_nphy->ntd_crsminpwr + y1);

	regval = phy_reg_read(pi, 0x280);
	regval = (regval & 0xff00) | y2;
	phy_reg_write(pi, 0x280, regval);

	regval = phy_reg_read(pi, 0x283);
	regval = (regval & 0xff00) | y2;
	phy_reg_write(pi, 0x283, regval);

	return BCME_OK;
}

int
wlc_nphy_get_lowtxpwr(wlc_phy_t *ppi, int32 *ret_int_ptr)
{
	phy_info_t *pi = (phy_info_t*)ppi;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (!pi->sh->up)
		return BCME_NOTUP;

	if (pi_nphy->ntd_lowtxpwr == FALSE)
		*ret_int_ptr = 0;
	else
		*ret_int_ptr = 1;
	return BCME_OK;
}

int
wlc_nphy_set_lowtxpwr(wlc_phy_t *ppi, int32 int_val)
{
	phy_info_t *pi = (phy_info_t*)ppi;
	int8 core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (!pi->sh->up)
		return BCME_NOTUP;

	if (int_val == 0) {
		pi_nphy->ntd_lowtxpwr = FALSE;
		pi->nphy_txpwrctrl = 1;
		pi->txpwrctrl = 1;
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
		wlc_phyreg_enter((wlc_phy_t *)pi);
		wlc_phy_txpwrctrl_enable_nphy(pi, 1);
		wlc_phyreg_exit((wlc_phy_t *)pi);
		wlapi_enable_mac(pi->sh->physhim);
		return BCME_OK;
	} else if (int_val == 1) {
		pi_nphy->ntd_lowtxpwr = TRUE;
		pi->nphy_txpwrctrl = 0;
		pi->txpwrctrl = 0;
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
		wlc_phyreg_enter((wlc_phy_t *)pi);
		wlc_phy_txpwrctrl_enable_nphy(pi, 0);
		FOREACH_CORE(pi, core) {
			pi_nphy->nphy_txpwrindex[core].index_internal = 48;
			wlc_phy_store_txindex_nphy(pi);
			wlc_phy_txpwr_index_nphy(pi, (1 << core), 48, TRUE);
		}
		wlc_phyreg_exit((wlc_phy_t *)pi);
		wlapi_enable_mac(pi->sh->physhim);
		return BCME_OK;
	}
	else
		return BCME_RANGE;
}
#endif  /* WLMEDIA_N2DEV */


/* Setup/Cleanup routine for high-pass corner (HPC) of LPF:
 * 1) Setup: Save LPF config and set HPC to lowest value (0x1)
 * 2) Cleanup: Restore HPC config
 */
void
wlc_phy_lpf_hpc_override_nphy(phy_info_t *pi, bool setup_not_cleanup)
{
	uint8 core;
	uint16 rxlpf_rccal_hpc_ovr_val = 159; /* 0x9f, bit 7 is override */
	uint16 radio_addr_offset_rx;
	uint16 lpf_hpc = 1, hpvga_hpc = 1;
	phy_info_nphy_t *pi_nphy;
	pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;
	if (pi_nphy == NULL)
		return;
	if (setup_not_cleanup) {
		 /* Phy "Setup" */

		ASSERT(!pi_nphy->is_orig);
		pi_nphy->is_orig = TRUE;

		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6)) {
			pi_nphy->orig_rfctrloverride[0] =
				phy_reg_read(pi, NPHY_RfctrlOverride0);
			pi_nphy->orig_rfctrloverride[1] =
				phy_reg_read(pi, NPHY_RfctrlOverride1);
			pi_nphy->orig_rfctrlauxreg[0]   =
				phy_reg_read(pi, NPHY_RfctrlAuxReg1);
			pi_nphy->orig_rfctrlauxreg[1]   =
				phy_reg_read(pi, NPHY_RfctrlAuxReg2);

			FOREACH_CORE(pi, core) {
				if (core == 0) {
					radio_addr_offset_rx = RADIO_2056_RX0;
				} else {
					radio_addr_offset_rx = RADIO_2056_RX1;
				}

				pi_nphy->orig_rxlpf_rccal_hpc_ovr_val =
					read_radio_reg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC
						| radio_addr_offset_rx));

				/* Set the RX LPF High Pass Corner to be the minimal value */
				write_radio_reg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC |
					radio_addr_offset_rx),
					rxlpf_rccal_hpc_ovr_val);

				/* Override the hpvga_hpc & lpf_hpc */
				phy_reg_or(pi, (core == 0)?
					NPHY_RfctrlOverride0:NPHY_RfctrlOverride1,
					NPHY_REV3_RfctrlOverride_hpf_hpc_MASK);
				phy_reg_or(pi, (core == 0)?
					NPHY_RfctrlOverride0:NPHY_RfctrlOverride1,
					NPHY_REV3_RfctrlOverride_lpf_hpc_MASK);

				phy_reg_mod(pi, (core == 0)?
					NPHY_RfctrlAuxReg1:NPHY_RfctrlAuxReg2,
					NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_MASK,
					(hpvga_hpc << NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_SHIFT));
				phy_reg_mod(pi, (core == 0)?
					NPHY_RfctrlAuxReg1:NPHY_RfctrlAuxReg2,
					NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK,
					(lpf_hpc << NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT));
			}
		}
	} else {

		ASSERT(pi_nphy->is_orig);
		pi_nphy->is_orig = FALSE;

		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6)) {
			FOREACH_CORE(pi, core) {
				if (core == 0) {
					radio_addr_offset_rx = RADIO_2056_RX0;
				} else {
					radio_addr_offset_rx = RADIO_2056_RX1;
				}

				write_radio_reg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC |
					radio_addr_offset_rx),
					pi_nphy->orig_rxlpf_rccal_hpc_ovr_val);
			}

			phy_reg_write(pi, NPHY_RfctrlOverride0,
				pi_nphy->orig_rfctrloverride[0]);
			phy_reg_write(pi, NPHY_RfctrlOverride1,
				pi_nphy->orig_rfctrloverride[1]);
			phy_reg_write(pi, NPHY_RfctrlAuxReg1,
				pi_nphy->orig_rfctrlauxreg[0]);
			phy_reg_write(pi, NPHY_RfctrlAuxReg2,
				pi_nphy->orig_rfctrlauxreg[1]);
		}
	}
}


static int16
wlc_phy_rxgaincode_to_dB_nphy(phy_info_t *pi, uint16 gain_code)
{
	int8 lna1_code, lna2_code, mixtia_code, biq0_code, biq1_code;
	int8 lna1_gain, lna2_gain, mixtia_gain, biq0_gain, biq1_gain;
	int8 hpvga_code, hpvga_gain;
	uint16 TR_loss;
	int16 total_gain;

	/* Extract gain codes for each gain element from overall gain code: */
	lna1_code = gain_code & 0x3;
	lna2_code = (gain_code >> 2) & 0x3;
	mixtia_code = (gain_code >> 4) & 0xf;
	biq0_code = (gain_code >> 8) & 0x3;
	biq1_code = (gain_code >> 10) & 0x3;
	hpvga_code = (gain_code >> 12) & 0xf;


	/* Look up gains for lna1, lna2 and mixtia from indices: */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 1, (0x8 + lna1_code), 8, &lna1_gain);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 1, (0x10 + lna2_code), 8, &lna2_gain);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 1, (0x20 + mixtia_code), 8, &mixtia_gain);

	/* Biquad gains: */
	biq0_gain = 6 * biq0_code;
	biq1_gain = 6 * biq1_code;
	hpvga_gain = 3 * hpvga_code;

	/* Need to subtract out TR_loss in Rx mode: */
	TR_loss = (phy_reg_read(pi, NPHY_TRLossValue)) & 0x7f;

	/* Total gain: */
	total_gain = lna1_gain + lna2_gain + mixtia_gain + biq0_gain +
		biq1_gain + hpvga_gain - TR_loss;

	return total_gain;
}


static void
wlc_phy_compute_rssi_gainerror_nphy(phy_info_t *pi)
{
	int16 gainerr[PHY_CORE_MAX];
	uint16 initgain[PHY_CORE_MAX];
	uint8 core;
	bool suspend;

	/* Retrieve rxiqest gain error: */
	wlc_phy_get_rxgainerr_phy(pi, gainerr);

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	/* Retrieve init_gain codes from gaintable */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}

	FOREACH_CORE(pi, core) {
		int16 initgain_dB, tmp;

		/* Convert gain code to dB gain */
		initgain_dB = wlc_phy_rxgaincode_to_dB_nphy(pi, initgain[core]);

		/* gainerr is in 0.5dB steps; round to nearest dB */
		tmp = gainerr[core];
		tmp = ((tmp >= 0) ? ((tmp + 1) >> 1) : -1*((-1*tmp + 1) >> 1));

		pi->phy_rssi_gain_error[core] = (int8)(NPHY_NOISE_INITGAIN - initgain_dB + tmp);
	}
}

static void wlc_phy_ant_force_nphy(phy_info_t *pi, uint8 *entries)
{
	uint16 AntIdx;
	uint16 offset_band;
	uint16 offset_core[] = {0, 32};
	uint8 tmp[8];
	int num_core;
	int idx;

	offset_band = CHSPEC_IS2G(pi->radio_chanspec) ? 0 : 16;
	AntIdx = (uint16)READ_PHYREG3(pi, NPHY, RfctrlAntSwLUTIdx, AntConfig);
	AntIdx = AntIdx << 2;
	num_core = sizeof(offset_core)/sizeof(offset_core[0]);
	for (idx = 0; idx < num_core; idx++) {
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 4,
		                        offset_band + offset_core[idx], 8, &entries[4 * idx]);
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 4,
		                        offset_band + offset_core[idx] + AntIdx, 8,
		                        &tmp[4 * idx]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 4,
		                         offset_band + offset_core[idx], 8, &tmp[4 * idx]);
	}
}

static void wlc_phy_ant_release_nphy(phy_info_t *pi, uint8* entries)
{
	uint16 offset_band;
	uint16 offset_core[] = {0, 32};
	int num_core;
	int idx;
	offset_band = CHSPEC_IS2G(pi->radio_chanspec) ? 0 : 16;
	num_core = sizeof(offset_core)/sizeof(offset_core[0]);
	for (idx = 0; idx < num_core; idx++) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 4,
		                         offset_band + offset_core[idx], 8, &entries[4 * idx]);
	}
}


/*
 *  reports estimated power and adjusted estimated power in quarter dBms
 *    32-bit output consists of estimated power of cores 0 and 1 in MSbyte and in the 2nd MSbyte,
 *    respectively, and the estimated power cores 0 and 1, adjusted using the power offsets in the
 *    adjPwrLut, are in the 3rd MSbyte and the LSbyte, respectively. When estimated power or
 *    adjusted estimated power is not valid, 0x80 is returned for that core
 */
uint32
wlc_phy_txpower_est_power_nphy(phy_info_t *pi)
{
	int16 tx0_status, tx1_status;
	uint16 estPower1, estPower2;
	uint8 pwr0, pwr1, adj_pwr0, adj_pwr1;
	uint32 est_pwr;

	/* Read the Actual Estimated Powers without adjustment */
	estPower1 = phy_reg_read(pi, NPHY_EstPower1);
	estPower2 = phy_reg_read(pi, NPHY_EstPower2);

	if ((estPower1 & NPHY_EstPower1_estPowerValid_MASK)
	       == NPHY_EstPower1_estPowerValid_MASK) {
		pwr0 = (uint8) (estPower1 & NPHY_EstPower1_estPower_MASK)
		                      >> NPHY_EstPower1_estPower_SHIFT;
	} else {
		pwr0 = 0x80;
	}

	if ((estPower2 & NPHY_EstPower2_estPowerValid_MASK)
	       == NPHY_EstPower2_estPowerValid_MASK) {
		pwr1 = (uint8) (estPower2 & NPHY_EstPower2_estPower_MASK)
		                      >> NPHY_EstPower2_estPower_SHIFT;
	} else {
		pwr1 = 0x80;
	}

	/* Read the Adjusted Estimated Powers */
	tx0_status = phy_reg_read(pi, NPHY_Core0TxPwrCtrlStatus);
	tx1_status = phy_reg_read(pi, NPHY_Core1TxPwrCtrlStatus);

	if ((tx0_status & NPHY_Core1TxPwrCtrlStatus_estPwrValid_MASK)
	       == NPHY_Core1TxPwrCtrlStatus_estPwrValid_MASK) {
		adj_pwr0 = (uint8) (tx0_status & NPHY_Core1TxPwrCtrlStatus_estPwr_MASK)
		                      >> NPHY_Core1TxPwrCtrlStatus_estPwr_SHIFT;
	} else {
		adj_pwr0 = 0x80;
	}
	if ((tx1_status & NPHY_Core2TxPwrCtrlStatus_estPwrValid_MASK)
	       == NPHY_Core2TxPwrCtrlStatus_estPwrValid_MASK) {
		adj_pwr1 = (uint8) (tx1_status & NPHY_Core2TxPwrCtrlStatus_estPwr_MASK)
		                      >> NPHY_Core2TxPwrCtrlStatus_estPwr_SHIFT;
	} else {
		adj_pwr1 = 0x80;
	}

	est_pwr = (uint32) ((pwr0 << 24) | (pwr1 << 16) | (adj_pwr0 << 8) | adj_pwr1);
	return (est_pwr);
}

static void
wlc_phy_rfseq_nphy_rev19(phy_info_t *pi)
{
	uint16 tx2rx_lpf_ctl_lut_enrx[] = {0x746c, 0x746c};
	uint16 rx2tx_lpf_ctl_lut_entx[] = {0x191f, 0x191f};
	uint16 ocl_lpf_lut_p1[] = {0x746c, 0x746c, 0x746c, 0x746c, 0x746c, 0x746c};
	uint16 ocl_lpf_lut_p2[] = {0x746c, 0x746c};
	uint16 low_pwr_config_val[] = {0x3ebc, 0x3ebc, 0x3ebc, 0x3ebc, 0x7757, 0x7757,
		0x0008, 0x0008, 0x0000, 0x0000, 0x0000, 0x0000};
	uint16 sdadc_pu_val[] = {0x001f, 0x001f, 0x001f, 0x001f};

	if (PHY_IPA(pi)) {
		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX,
			rfseq_RX2TX_events_lcnxn_rev3_ipa,
			rfseq_RX2TX_dlys_lcnxn_rev3_ipa,
			ARRAYSIZE(rfseq_RX2TX_events_lcnxn_rev3_ipa));
	} else {
		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX,
			rfseq_RX2TX_events_lcnxn_rev3_epa,
			rfseq_RX2TX_dlys_lcnxn_rev3_epa,
			ARRAYSIZE(rfseq_RX2TX_events_lcnxn_rev3_epa));
	}

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX,
		rfseq_RESET2RX_events_lcnxn_rev3,
		rfseq_RESET2RX_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_RESET2RX_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX,
		rfseq_TX2RX_events_lcnxn_rev3,
		rfseq_TX2RX_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_TX2RX_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_UPDATEGAINH,
		rfseq_UPDATEGAINH_events_lcnxn_rev3,
		rfseq_UPDATEGAINH_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_UPDATEGAINH_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_UPDATEGAINL,
		rfseq_UPDATEGAINL_events_lcnxn_rev3,
		rfseq_UPDATEGAINL_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_UPDATEGAINL_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_UPDATEGAINU,
		rfseq_UPDATEGAINU_events_lcnxn_rev3,
		rfseq_UPDATEGAINU_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_UPDATEGAINU_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_OCLWAKEONED,
		rfseq_OCLWAKEONED_events_lcnxn_rev3,
		rfseq_OCLWAKEONED_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_OCLWAKEONED_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_OCLWAKEONCLIP,
		rfseq_OCLWAKEONCLIP_events_lcnxn_rev3,
		rfseq_OCLWAKEONCLIP_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_OCLWAKEONCLIP_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_OCLWAKEONCRSO,
		rfseq_OCLWAKEONCRSO_events_lcnxn_rev3,
		rfseq_OCLWAKEONCRSO_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_OCLWAKEONCRSO_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_OCLWAKEONCRSC,
		rfseq_OCLWAKEONCRSC_events_lcnxn_rev3,
		rfseq_OCLWAKEONCRSC_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_OCLWAKEONCRSC_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_OCLSHUTOFF,
		rfseq_OCLSHUTOFF_events_lcnxn_rev3,
		rfseq_OCLSHUTOFF_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_OCLSHUTOFF_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RESET2OCLRX,
		rfseq_RESET2OCLRX_events_lcnxn_rev3,
		rfseq_RESET2OCLRX_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_RESET2OCLRX_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2OCLRX,
		rfseq_TX2OCLRX_events_lcnxn_rev3,
		rfseq_TX2OCLRX_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_TX2OCLRX_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_OCLWAKEONRIFS,
		rfseq_OCLWAKEONRIFS_events_lcnxn_rev3,
		rfseq_OCLWAKEONRIFS_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_OCLWAKEONRIFS_events_lcnxn_rev3));

	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_SCDSHUTOFF,
		rfseq_SCDSHUTOFF_events_lcnxn_rev3,
		rfseq_SCDSHUTOFF_dlys_lcnxn_rev3,
		ARRAYSIZE(rfseq_SCDSHUTOFF_events_lcnxn_rev3));

	/* writing to RFSEQ table tx2rx_lpf_ctl_lut_enrx(0)  */
	/* and tx2rx_lpf_ctl_lut_enrx(1) */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
		2, 0x15c, 16, tx2rx_lpf_ctl_lut_enrx);
	/* writing to RFSEQ table rx2tx_lpf_ctl_lut_entx(0) */
	/* and rx2tx_lpf_ctl_lut_entx(1) */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
		2, 0x15d, 16, rx2tx_lpf_ctl_lut_entx);
	/* wrting ocl related lpf lut values */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
		6, 0x170, 16, ocl_lpf_lut_p1);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
		2, 0x17c, 16, ocl_lpf_lut_p2);
	/* writing to RFSEQ table the low power configuration */
	/* values */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
		12, 0x3c0, 16, low_pwr_config_val);
	/* wrting to RFSEQ SDADC pu values */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
		4, 0x3b6, 16, sdadc_pu_val);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_logen_pwrup_MASK, 1, 0x3, 0,
		NPHY_REV19_RFCTRLOVERRIDE_ID3);
}

static void
wlc_phy_rfctrl_override_nphy_rev19(phy_info_t *pi, uint16 field, uint16 value, uint8 core_mask,
                                  uint8 off, uint8 override_id)
{
	uint8  core_num;
	uint16 addr = 0, en_addr = 0, val_addr = 0, en_mask = 0, val_mask = 0;
	uint8  val_shift = 0;
	en_mask = field;
	for (core_num = 0; core_num < 2; core_num++) {
		switch (override_id) {
		case NPHY_REV7_RFCTRLOVERRIDE_ID0:
			/* Collect all settings of RfctrlOverride[0,1] */
			en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				NPHY_RfctrlOverride1;
			val_addr  = (core_num == 0) ?
				NPHY_RfctrlRSSIOTHERS1 :
				NPHY_RfctrlRSSIOTHERS2;
			switch (field) {
			case NPHY_REV7_RfctrlOverride_tx_pu_MASK:
				val_mask  =
				NPHY_REV7_RfctrlRSSIOTHERS_tx_pu_MASK;
				val_shift =
				NPHY_REV7_RfctrlRSSIOTHERS_tx_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_intpa_pu_MASK:
				val_mask  =
				NPHY_REV7_RfctrlRSSIOTHERS_intpa_pu_MASK;
				val_shift =
				NPHY_REV7_RfctrlRSSIOTHERS_intpa_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_MASK:
				val_mask  =
				NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1a_pu_MASK;
				val_shift =
				NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1a_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_MASK:
				val_mask  =
				NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1g_pu_MASK;
				val_shift =
				NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1g_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_rssi_wb2_pu_MASK:
				val_mask  =
				NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb2_pu_MASK;
				val_shift =
				NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb2_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_rssi_nb_pu_MASK:
				val_mask  =
				NPHY_REV7_RfctrlRSSIOTHERS_rssi_nb_pu_MASK;
				val_shift =
				NPHY_REV7_RfctrlRSSIOTHERS_rssi_nb_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lpf_hpc_MASK:
				val_addr =  (core_num == 0) ? NPHY_RfctrlAuxReg1 :
					NPHY_RfctrlAuxReg2;
				val_mask =
				NPHY_REV7_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK;
				val_shift =
				NPHY_REV7_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_rxgain_MASK:
				val_addr  = (core_num == 0) ? NPHY_RfctrlRXGAIN1 :
					NPHY_RfctrlRXGAIN2;
				val_mask  =
				NPHY_REV7_RfctrlRXGAIN_rxgain_MASK;
				val_shift =
				NPHY_REV7_RfctrlRXGAIN_rxgain_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_txgain_MASK:
				val_addr  = (core_num == 0) ? NPHY_RfctrlTXGAIN1 :
					NPHY_RfctrlTXGAIN2;
				val_mask  =
				NPHY_REV7_RfctrlTXGAIN_txgain_MASK;
				val_shift =
				NPHY_REV7_RfctrlTXGAIN_txgain_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK:
				val_addr  = (core_num == 0) ?
					NPHY_Rfctrl_lpf_gain0 :
					NPHY_Rfctrl_lpf_gain1;
				val_mask =
				NPHY_Rfctrl_lpf_gain_MASK;
				val_shift =
				NPHY_Rfctrl_lpf_gain_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK:
				val_addr  = (core_num == 0) ?
					NPHY_Rfctrl_lpf_gain0 :
					NPHY_Rfctrl_lpf_gain1;
				val_mask =
				NPHY_Rfctrl_lpf_gain_lpf_gain_biq0_MASK;
				val_shift =
				NPHY_Rfctrl_lpf_gain_lpf_gain_biq0_SHIFT;
				break;
			default:
				addr = 0xffff;
				break;
			}
			break;
		case NPHY_REV7_RFCTRLOVERRIDE_ID1 :
			/* Collect all settings of RfctrlOverride[3,4] here */
			en_addr = (core_num == 0) ? NPHY_REV7_RfctrlOverride3 :
				NPHY_REV7_RfctrlOverride4;
			val_addr = (core_num == 0) ? NPHY_REV7_RfctrlMiscReg3 :
				NPHY_REV7_RfctrlMiscReg4;
			switch (field) {
			case NPHY_REV7_RfctrlOverride_lpf_pu_MASK:
				val_mask = NPHY_REV7_RfctrlMiscReg_lpf_pu_MASK;
				val_shift = NPHY_REV7_RfctrlMiscReg_lpf_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_rxmx_pu_MASK:
				val_mask = NPHY_REV7_RfctrlMiscReg_rxmx_pu_MASK;
				val_shift = NPHY_REV7_RfctrlMiscReg_rxmx_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lna1_pu_MASK:
				val_mask = NPHY_REV7_RfctrlMiscReg_lna1_pu_MASK;
				val_shift = NPHY_REV7_RfctrlMiscReg_lna1_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lna2_pu_MASK:
				val_mask = NPHY_REV7_RfctrlMiscReg_lna2_pu_MASK;
				val_shift = NPHY_REV7_RfctrlMiscReg_lna2_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_rxif_pu_MASK:
				/* In tcl, rxif_pu = rxif_nolpf_pu */
				val_mask = NPHY_REV7_RfctrlMiscReg_rxif_pu_MASK;
				val_shift = NPHY_REV7_RfctrlMiscReg_rxif_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK:
				/* In tcl, lpf_bw, tx_lpf_bw, rx_lpf_bw
				   all mapped to field lpf_bw_ctl
				 */
				val_mask =
				NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_lpf_sel_txrx_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_lpf_sel_txrx_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lpf_byp_tx_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_lpf_byp_tx_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_lpf_byp_tx_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lpf_byp_rx_MASK:
				if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				/* 4324 New support */
				val_mask =
				NPHY_REV19_RfctrlMiscReg_lpf_sel_rx_buf_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_lpf_sel_rx_buf_SHIFT;
				} else {
				val_mask =
				NPHY_REV7_RfctrlMiscReg_lpf_byp_rx_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_lpf_byp_rx_SHIFT;
				}
				break;
			case NPHY_REV7_RfctrlOverride_lpf_byp_dc_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_lpf_byp_dc_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_lpf_byp_dc_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lpf_q_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_lpf_q_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_lpf_q_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_dc_loop_pu_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_dc_loop_pu_SHIFT;
				break;
				/* 4324 New support */
			case NPHY_REV19_RfctrlOverride_sdadc_reset_ovr_MASK:
				val_mask =
				NPHY_REV19_RfctrlMiscReg_sdadc_reset_ovr_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_sdadc_reset_ovr_SHIFT;
				break;
			case NPHY_REV19_RfctrlOverride_sdadc_clamp_en_MASK:
				val_mask =
				NPHY_REV19_RfctrlMiscReg_sdadc_clamp_en_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_sdadc_clamp_en_SHIFT;
				break;
			default:
				addr = 0xffff;
				break;
			}
			break;
		case NPHY_REV7_RFCTRLOVERRIDE_ID2 :
			/* Collect all settings of RfctrlOverride[5,6] here */
			en_addr = (core_num == 0) ? NPHY_REV7_RfctrlOverride5 :
				NPHY_REV7_RfctrlOverride6;
			val_addr = (core_num == 0) ? NPHY_REV7_RfctrlMiscReg5 :
				NPHY_REV7_RfctrlMiscReg6;
			switch (field) {
			case NPHY_REV7_RfctrlOverride_lpf_byp_dacbuf_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_lpf_byp_dacbuf_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_lpf_byp_dacbuf_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_lpf_rx_buf_pu_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_lpf_rx_buf_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lpf_tx_buf_pu_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_lpf_tx_buf_pu_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_lpf_tx_buf_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_lpf_dacbuf_pu_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_lpf_dacbuf_pu_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_lpf_dacbuf_pu_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_rc_cal_ovr_en_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_en_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_en_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_rc_cal_ovr_scap_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_scap_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_scap_SHIFT;
				break;
			case NPHY_REV7_RfctrlOverride_rc_cal_ovr_bcap_MASK:
				val_mask =
				NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_bcap_MASK;
				val_shift =
				NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_bcap_SHIFT;
				break;
			case NPHY_REV19_RfctrlOverride_rc_cal_ovr_hpc_MASK:
				val_mask =
				NPHY_REV19_RfctrlMiscReg_rc_cal_ovr_hpc_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_rc_cal_ovr_hpc_SHIFT;
				break;
			case NPHY_REV19_RfctrlOverride_rc_cal_ovr_aaciCap_MASK:
				val_mask =
				NPHY_REV19_RfctrlMiscReg_rc_cal_ovr_aacicap_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_rc_cal_ovr_aacicap_SHIFT;
				break;
			default:
				addr = 0xffff;
				break;
			}
			break;
		case NPHY_REV7_RFCTRLOVERRIDEAUX_ID0 :
			/* Collect all settings of RfctrlOverrideAux[0,1] here */
			en_addr = (core_num == 0) ? NPHY_RfctrlOverrideAux0 :
				NPHY_RfctrlOverrideAux1;
			val_addr = (core_num == 0) ? NPHY_RfctrlAuxReg1 :
				NPHY_RfctrlAuxReg2;
			switch (field) {
			case  NPHY_REV7_RfctrlOverride_tx_bias_reset_MASK :
				val_mask =
				NPHY_REV7_RfctrlAuxReg_tx_bias_reset_MASK;
				val_shift =
				NPHY_REV7_RfctrlAuxReg_tx_bias_reset_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_rx_bias_reset_MASK:
				val_mask =
				NPHY_REV19_RfctrlAuxReg_rx_bias_reset_MASK;
				val_shift =
				NPHY_REV19_RfctrlAuxReg_rx_bias_reset_SHIFT;
				break;
			default:
				addr = 0xffff;
				break;
			}
			break;
		case NPHY_REV19_RFCTRLOVERRIDE_ID3 :
		/* Collect all settings of RfctrlOverride7 here  */
			en_addr = NPHY_REV19_RfctrlOverride7;
			val_addr = (core_num == 0) ? NPHY_REV19_RfctrlMiscReg12 :
				NPHY_REV19_RfctrlMiscReg11;
			switch (field) {
			case  NPHY_REV19_RfctrlOverride_afe_iqadc_reset_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_afe_iqadc_reset_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_afe_iqadc_reset_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_fast_nap_bias_pu_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_fast_nap_bias_pu_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_fast_nap_bias_pu_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_lna1_5G_low_ct_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_lna1_5G_low_ct_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_lna1_5G_low_ct_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_lna1_5G_pu_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_lna1_5G_pu_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_lna1_5G_pu_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_lna1_low_ct_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_lna1_low_ct_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_lna1_low_ct_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_logen_pwrup_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_logen_pwrup_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_logen_pwrup_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_logen_reset_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_logen_reset_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_logen_reset_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_logen_rx_bias_reset_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_logen_rx_bias_reset_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_logen_rx_bias_reset_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_logen_rx_pwrup_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_logen_rx_pwrup_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_logen_rx_pwrup_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_lpf_aaci_en_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_lpf_aaci_en_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_lpf_aaci_en_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_lpf_bias_pu_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_lpf_bias_pu_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_lpf_bias_pu_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_lpf_bias_reset_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_lpf_bias_reset_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_lpf_bias_reset_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_lpf_dc_loop_pu_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_lpf_dc_loop_pu_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_lpf_dc_loop_pu_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_rxrf_5G_pu_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_rxrf_5G_pu_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_rxrf_5G_pu_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_lpf_sel_byp_rxlpf_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_lpf_sel_byp_rxlpf_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_lpf_sel_byp_rxlpf_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_rfpll_reset_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_rfpll_reset_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_rfpll_reset_SHIFT;
				break;
			default:
				addr = 0xffff;
				break;
			}
			break;
		case NPHY_REV19_RFCTRLOVERRIDE_ID4 :
		/* Collect all settings of RfctrlOverride8 here */
			en_addr = NPHY_REV19_RfctrlOverride8;
			val_addr = NPHY_REV19_RfctrlMiscReg12;
			switch (field) {
			case  NPHY_REV19_RfctrlOverride_tia_byp_dc_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_tia_byp_dc_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_tia_byp_dc_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_tia_dc_loop_pu_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_tia_dc_loop_pu_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_tia_dc_loop_pu_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_tia_hpc_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_tia_hpc_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_tia_hpc_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_rssi_wb3_pu_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_rssi_wb3_pu_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_rssi_wb3_pu_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_dac_pu_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_dac_pu_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_dac_pu_SHIFT;
				break;
			case  NPHY_REV19_RfctrlOverride_aux_en_MASK:
				val_mask  =
				NPHY_REV19_RfctrlMiscReg_aux_en_MASK;
				val_shift =
				NPHY_REV19_RfctrlMiscReg_aux_en_SHIFT;
				break;
			default :
				addr = 0xffff;
				break;
			}
			break;
		case NPHY_REV19_RFCTRLOVERRIDE_ID7 :
		/* Collect all settings for other RfCtrlOverrides */
		/* specific for MIMOPHYREV19 (4324) */
		en_addr = NPHY_REV19_Rfctrl_lpCfg_OvrCtrl;
		if ((field ==
		NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_MASK) ||
		(field ==
		NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_MASK))
		{
			val_addr = NPHY_REV19_Rfctrl_lpCfg_OvrVal1;
		} else {
			val_addr = NPHY_REV19_Rfctrl_lpCfg_OvrVal0;
		}
		switch (field) {
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lna2_gm_sz0_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_lna2_gm_sz_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_lna2_gm_sz_SHIFT;
			break;
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lna2_gm_sz1_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_lna2_gm_sz_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_lna2_gm_sz_SHIFT;
			break;
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_sz0_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_sz_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_sz_SHIFT;
			break;
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_sz1_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_sz_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_sz_SHIFT;
			break;
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_half_en0_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_half_en_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_half_en_SHIFT;
			break;
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_mix_gm_half_en1_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_half_en_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_mix_gm_half_en_SHIFT;
			break;
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lpf_bias0_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_lpf_bias_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_lpf_bias_SHIFT;
			break;
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_lpf_bias1_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_lpf_bias_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_lpf_bias_SHIFT;
			break;
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_SHIFT;
			break;
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_SHIFT;
			break;
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_low_pwr_cfg_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_low_pwr_cfg_SHIFT;
			break;
		case NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_MASK:
			val_mask =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_low_pwr_cfg_MASK;
			val_shift =
			NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_low_pwr_cfg_SHIFT;
			break;
		default :
			addr = 0xffff;
			break;
		}
		break;
		default:
			addr = 0xffff;
			break;
		} /* end of switch(override_id) */

		/* Perform actual overrides */
		if (off) {
			if (field == NPHY_REV7_RfctrlOverride_tx_pu_MASK) {
				if ((RADIOREV(pi->pubpi.radiorev) == 4) ||
					(RADIOREV(pi->pubpi.radiorev) == 6)) {
					PHY_ERROR(("WARNING: 2057 radio revs 4 and 6 "
						"require tx_pu to always be forced "
						"ON because of PR 74381"));
				}
			}
			phy_reg_and(pi, en_addr,  ~en_mask);
			phy_reg_and(pi, val_addr, ~val_mask);
		} else {
			/* set appropriate override enable(s)
			 * one caveat: core_mask == 0 also means both cores
			 */
			if ((core_mask == 0) || (core_mask & (1 << core_num))) {
				phy_reg_or(pi, en_addr, en_mask);
				/* perform actual override value reg write */
				if (addr != 0xffff) {
					phy_reg_mod(pi, val_addr, val_mask,
						(value << val_shift));
				}
			}
		}
	} /* for (core_num = 0; core_num < 2; core_num++) */
}

static void
wlc_phy_set_srom_eu_edthresh_nphy(phy_info_t *pi)
{
        int32 eu_edthresh;

        eu_edthresh = CHSPEC_IS2G(pi->radio_chanspec) ? pi->srom_eu_edthresh2g :
                pi->srom_eu_edthresh5g;
        /* edthresh = 0 & 0xff(-1) are invalid values */
        if (eu_edthresh < -10)
                wlc_phy_adjust_ed_thres_nphy(pi, &eu_edthresh, TRUE);
}

void
wlc_phy_adjust_ed_thres_nphy(phy_info_t *pi, int32 *assert_thresh_dbm, bool set_threshold)
{
        /* Set the EDCRS Assert and De-assert Threshold
        The de-assert threshold is set to 6dB lower then the assert threshold
        Accurate Formula:64*log2(round((10.^((THRESHOLD_dBm +65-30)./10).*50).*(2^9./0.4).^2))
        Simplified Accurate Formula: 64*(THRESHOLD_dBm + 75)/(10*log10(2)) + 832;
        Implemented Approximate Formula: 640000*(THRESHOLD_dBm + 75)/30103 + 832;
        */
        int32 assert_thres_val, de_assert_thresh_val;

        if (set_threshold == TRUE) {
                assert_thres_val = (640000*(*assert_thresh_dbm + 75) + 25045696)/30103;
                de_assert_thresh_val = (640000*(*assert_thresh_dbm + 69) + 25045696)/30103;

                phy_reg_write(pi, NPHY_ed_crs20LAssertThresh0, (uint16)assert_thres_val);
                phy_reg_write(pi, NPHY_ed_crs20LAssertThresh1, (uint16)assert_thres_val);
                phy_reg_write(pi, NPHY_ed_crs20UAssertThresh0, (uint16)assert_thres_val);
                phy_reg_write(pi, NPHY_ed_crs20UAssertThresh1, (uint16)assert_thres_val);
                phy_reg_write(pi, NPHY_ed_crs20LDeassertThresh0, (uint16)de_assert_thresh_val);
                phy_reg_write(pi, NPHY_ed_crs20LDeassertThresh1, (uint16)de_assert_thresh_val);
                phy_reg_write(pi, NPHY_ed_crs20UDeassertThresh0, (uint16)de_assert_thresh_val);
                phy_reg_write(pi, NPHY_ed_crs20UDeassertThresh1, (uint16)de_assert_thresh_val);
        } else {
                assert_thres_val = phy_reg_read(pi, NPHY_ed_crs20LAssertThresh0);
                *assert_thresh_dbm = ((((assert_thres_val - 832)*30103)) - 48000000)/640000;
        }
}

