<module name="CODEC0_VPU" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VPU_REGS_VPU_PO_CONF" acronym="VPU_REGS_VPU_PO_CONF" offset="0x0" width="32" description="Power On Configuration">
		<bitfield id="USE_PO_CONF" width="1" begin="3" end="3" resetval="0x0" description="Host processor should set 0 when initialization" range="3" rwaccess="W"/> 
		<bitfield id="DEBUGMODE" width="1" begin="0" end="0" resetval="0x0" description="Power on Debug Mode" range="0" rwaccess="W"/>
	</register>
	<register id="VPU_REGS_VCPU_CUR_PC" acronym="VPU_REGS_VCPU_CUR_PC" offset="0x4" width="32" description="Current PC">
		<bitfield id="CUR_PC" width="32" begin="31" end="0" resetval="0x0" description="PC value represents the address of instruction which is executed in V-CPU" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_VCPU_CUR_LR" acronym="VPU_REGS_VCPU_CUR_LR" offset="0x8" width="32" description="Current LR">
		<bitfield id="CUR_LR" width="32" begin="31" end="0" resetval="0x0" description="Current LR (Link Register) to find out caller address" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_VPU_PDBG_STEP_MASK" acronym="VPU_REGS_VPU_PDBG_STEP_MASK" offset="0xC" width="32" description="V-CPU Debugger Step Mask">
		<bitfield id="STEP_MASK_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Disable at step for debugger" range="0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_PDBG_CTRL" acronym="VPU_REGS_VPU_PDBG_CTRL" offset="0x10" width="32" description="V-CPU Debugger Control">
		<bitfield id="IMMBRK" width="1" begin="3" end="3" resetval="0x0" description="Immediate break" range="3" rwaccess="W"/> 
		<bitfield id="STABLEBRK" width="1" begin="2" end="2" resetval="0x0" description="Stable break" range="2" rwaccess="W"/> 
		<bitfield id="RESUME" width="1" begin="1" end="1" resetval="0x0" description="Resume" range="1" rwaccess="W"/> 
		<bitfield id="STEP" width="1" begin="0" end="0" resetval="0x0" description="Step" range="0" rwaccess="W"/>
	</register>
	<register id="VPU_REGS_VPU_PDBG_IDX_REG" acronym="VPU_REGS_VPU_PDBG_IDX_REG" offset="0x14" width="32" description="V-CPU Debugger Index">
		<bitfield id="RDDBG" width="1" begin="9" end="9" resetval="0x0" description="Read Operation Request" range="9" rwaccess="W"/> 
		<bitfield id="WRDBG" width="1" begin="8" end="8" resetval="0x0" description="Write Operation Request" range="8" rwaccess="W"/> 
		<bitfield id="DBGIDX" width="8" begin="7" end="0" resetval="0x0" description="Debug Index" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="VPU_REGS_VPU_PDBG_WDATA_REG" acronym="VPU_REGS_VPU_PDBG_WDATA_REG" offset="0x18" width="32" description="V-CPU Debugger Write Data">
		<bitfield id="VPU_PDBG_WDATA_REG" width="32" begin="31" end="0" resetval="0x0" description="Write data to the debugger" range="31 - 0" rwaccess="W"/>
	</register>
	<register id="VPU_REGS_VPU_PDBG_RDATA_REG" acronym="VPU_REGS_VPU_PDBG_RDATA_REG" offset="0x1C" width="32" description="V-CPU Debugger Read Data">
		<bitfield id="VPU_PDBG_RDATA_REG" width="32" begin="31" end="0" resetval="0x0" description="Read data to the debugger" range="31 - 0" rwaccess="W"/>
	</register>
	<register id="VPU_REGS_VPU_FIO_CTRL_ADDR" acronym="VPU_REGS_VPU_FIO_CTRL_ADDR" offset="0x20" width="32" description="FastIO Control/Address">
		<bitfield id="READY" width="1" begin="31" end="31" resetval="0x0" description="Ready for the transaction" range="31" rwaccess="R"/> 
		<bitfield id="RW_FLAG" width="1" begin="16" end="16" resetval="0x0" description="Read/Write transaction control" range="16" rwaccess="W"/> 
		<bitfield id="FIO_ADDR" width="16" begin="15" end="0" resetval="0x0" description="FIO Address" range="15 - 0" rwaccess="W"/>
	</register>
	<register id="VPU_REGS_VPU_FIO_DATA" acronym="VPU_REGS_VPU_FIO_DATA" offset="0x24" width="32" description="FastIO Data">
		<bitfield id="FIO_DATA" width="32" begin="31" end="0" resetval="0x0" description="FIO DATA" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_VINT_REASON_USR" acronym="VPU_REGS_VPU_VINT_REASON_USR" offset="0x30" width="32" description="Interrupt Reason User">
		<bitfield id="BSEMPTY_INTR_USER" width="1" begin="15" end="15" resetval="0x0" description="Bitstream empty feeding request interrupt" range="15" rwaccess="R/W"/> 
		<bitfield id="CMDE_INTR_USER" width="1" begin="14" end="14" resetval="0x0" description="QUERY command done interrupt" range="14" rwaccess="R/W"/> 
		<bitfield id="CMDD_INTR_USER" width="1" begin="13" end="13" resetval="0x0" description="Low latency interrupt. Valid if low latency feature is enabled." range="13" rwaccess="R/W"/> 
		<bitfield id="REL_SRC_INTR_USER" width="1" begin="10" end="10" resetval="0x0" description="Release source buffer interrupt. Valid only if feature of release src buf is enabled" range="10" rwaccess="R/W"/> 
		<bitfield id="CMD9_INTR_USER" width="1" begin="9" end="9" resetval="0x0" description="ENC_SET_PARAM command done interrupt" range="9" rwaccess="R/W"/> 
		<bitfield id="CMD8_INTR_USER" width="1" begin="8" end="8" resetval="0x0" description="DEC_PIC/ENC_PIC command done interrupt" range="8" rwaccess="R/W"/> 
		<bitfield id="CMD7_INTR_USER" width="1" begin="7" end="7" resetval="0x0" description="SET_FRAMEBUFFER command done interrupt" range="7" rwaccess="R/W"/> 
		<bitfield id="CMD6_INTR_USER" width="1" begin="6" end="6" resetval="0x0" description="INIT_SEQ command done interrupt" range="6" rwaccess="R/W"/> 
		<bitfield id="CMD5_INTR_USER" width="1" begin="5" end="5" resetval="0x0" description="DESTROY_INSTANCE command done interrupt" range="5" rwaccess="R/W"/> 
		<bitfield id="CMD4_INTR_USER" width="1" begin="4" end="4" resetval="0x0" description="FLUSH_INSTANCE command done interrupt" range="4" rwaccess="R/W"/> 
		<bitfield id="CMD3_INTR_USER" width="1" begin="3" end="3" resetval="0x0" description="CREATE_INSTANCE command done interrupt" range="3" rwaccess="R/W"/> 
		<bitfield id="CMD2_INTR_USER" width="1" begin="2" end="2" resetval="0x0" description="SLEEP_VPU command done interrupt" range="2" rwaccess="R/W"/> 
		<bitfield id="CMD1_INTR_USER" width="1" begin="1" end="1" resetval="0x0" description="WAKE_VPU command done interrupt" range="1" rwaccess="R/W"/> 
		<bitfield id="CMD0_INTR_USER" width="1" begin="0" end="0" resetval="0x0" description="INIT_VPU command done interrupt" range="0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_VINT_REASON_CLR" acronym="VPU_REGS_VPU_VINT_REASON_CLR" offset="0x34" width="32" description="Interrupt Reason Clear">
		<bitfield id="BSEMPTY_CLR" width="1" begin="15" end="15" resetval="0x0" description="Bitstream empty bitstream feeding request interrupt clear" range="15" rwaccess="R"/> 
		<bitfield id="CMDE_CLR" width="1" begin="14" end="14" resetval="0x0" description="QUERY command done interrupt clear" range="14" rwaccess="R"/> 
		<bitfield id="CMDD_CLR" width="1" begin="13" end="13" resetval="0x0" description="Low Latency interrupt clear. Valid only if low latency feature is enabled" range="13" rwaccess="R"/> 
		<bitfield id="INSUFFICIENT_VLC_BUFFER" width="1" begin="11" end="11" resetval="0x0" description="VLC buffer realloc request interrupt enable. Valid only if VLC BUFFER CUSTOMIZATION features in VPU" range="11" rwaccess="R"/> 
		<bitfield id="REL_SRC_CLR" width="1" begin="10" end="10" resetval="0x0" description="Release source buffer interrupt. Valid only if the feature of release src buf is enabled" range="10" rwaccess="R"/> 
		<bitfield id="CMD9_CLR" width="1" begin="9" end="9" resetval="0x0" description="ENC_SET_PARAM command done interrupt clear" range="9" rwaccess="R"/> 
		<bitfield id="CMD8_CLR" width="1" begin="8" end="8" resetval="0x0" description="DEC_PIC/ENC_PIC command done interrupt clear" range="8" rwaccess="R"/> 
		<bitfield id="CMD7_CLR" width="1" begin="7" end="7" resetval="0x0" description="SET_FRAMEBUFFER command done interrupt clear" range="7" rwaccess="R"/> 
		<bitfield id="CMD6_CLR" width="1" begin="6" end="6" resetval="0x0" description="INIT_SEQ command done interrupt clear" range="6" rwaccess="R"/> 
		<bitfield id="CMD5_CLR" width="1" begin="5" end="5" resetval="0x0" description="DESTROY_INSTANCE command done interrupt clear" range="5" rwaccess="R"/> 
		<bitfield id="CMD4_CLR" width="1" begin="4" end="4" resetval="0x0" description="FLSUH_INSTANCE command done interrupt clear" range="4" rwaccess="R"/> 
		<bitfield id="CMD3_CLR" width="1" begin="3" end="3" resetval="0x0" description="CREATE_INSTANCE command done interrupt clear" range="3" rwaccess="R"/> 
		<bitfield id="CMD2_CLR" width="1" begin="2" end="2" resetval="0x0" description="SLEEP_VPU command done interrupt clear" range="2" rwaccess="R"/> 
		<bitfield id="CMD1_CLR" width="1" begin="1" end="1" resetval="0x0" description="WAKE_VPU command done interrupt clear" range="1" rwaccess="R"/> 
		<bitfield id="CMD0_CLR" width="1" begin="0" end="0" resetval="0x0" description="INIT_VPU command done interrupt clear" range="0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_VPU_HOST_INT_REQ" acronym="VPU_REGS_VPU_HOST_INT_REQ" offset="0x38" width="32" description="Host Interrupt Request">
		<bitfield id="HINTREQ" width="1" begin="0" end="0" resetval="0x0" description="If this is set to 1, an interrupt named HOST interrupt is sent to VPU." range="0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_VINT_CLEAR" acronym="VPU_REGS_VPU_VINT_CLEAR" offset="0x3C" width="32" description="VPU Interrupt Clear">
		<bitfield id="VINTREQ" width="1" begin="0" end="0" resetval="0x0" description="Clear VPU interrupt." range="0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_VPU_HINT_CLEAR" acronym="VPU_REGS_VPU_HINT_CLEAR" offset="0x40" width="32" description="Host Interrupt Clear">
		<bitfield id="HINTCLR" width="1" begin="0" end="0" resetval="0x0" description="Check Host Command Interrupt is cleared." range="0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_VPU_INT_STS" acronym="VPU_REGS_VPU_VPU_INT_STS" offset="0x44" width="32" description="VPU Interrupt Status">
		<bitfield id="VPU_VPU_INT_STS" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Status" range="0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_VPU_VINT_ENABLE" acronym="VPU_REGS_VPU_VINT_ENABLE" offset="0x48" width="32" description="VPU Interrupt Enable">
		<bitfield id="CMDF_EN" width="1" begin="15" end="15" resetval="0x0" description="UPDATE_BS command done interrupt enable" range="15" rwaccess="R/W"/> 
		<bitfield id="CMDE_EN" width="1" begin="14" end="14" resetval="0x0" description="QUERY command done interrupt enable" range="14" rwaccess="R/W"/> 
		<bitfield id="CMDD_EN" width="1" begin="13" end="13" resetval="0x0" description="Low latency interrupt enable" range="13" rwaccess="R/W"/> 
		<bitfield id="INSUFFICIENT_VLC_BUFFER" width="1" begin="11" end="11" resetval="0x0" description="VLC Buffer Realloc request interrupt enable. Valid only if VLC BUFFER CUSTOMIZATION feature in VPU" range="11" rwaccess="R/W"/> 
		<bitfield id="REL_SRC_EN" width="1" begin="10" end="10" resetval="0x0" description="Release Source buffer interrupt enable. Valid only if feature of release src buf is enabled." range="10" rwaccess="R/W"/> 
		<bitfield id="CMD9_EN" width="1" begin="9" end="9" resetval="0x0" description="ENC_SET_PARAM command done interrupt enable" range="9" rwaccess="R/W"/> 
		<bitfield id="CMD8_EN" width="1" begin="8" end="8" resetval="0x0" description="DEC_PIC/ENC_PIC command done interrupt enable" range="8" rwaccess="R/W"/> 
		<bitfield id="CMD7_EN" width="1" begin="7" end="7" resetval="0x0" description="SET_FRAMEBUFFER command done interrupt enable" range="7" rwaccess="R/W"/> 
		<bitfield id="CMD6_EN" width="1" begin="6" end="6" resetval="0x0" description="SET_FRAMEBUFFER command done interrupt enable" range="6" rwaccess="R/W"/> 
		<bitfield id="CMD5_EN" width="1" begin="5" end="5" resetval="0x0" description="DESTROY_INSTANCE command done interrupt enable" range="5" rwaccess="R/W"/> 
		<bitfield id="CMD4_EN" width="1" begin="4" end="4" resetval="0x0" description="FLUSH INSTANCE command done interrupt enable" range="4" rwaccess="R/W"/> 
		<bitfield id="CMD3_EN" width="1" begin="3" end="3" resetval="0x0" description="CREATE INSTANCE command done interrupt enable" range="3" rwaccess="R/W"/> 
		<bitfield id="CMD2_EN" width="1" begin="2" end="2" resetval="0x0" description="SLEEP_VPU command done interrupt enable" range="2" rwaccess="R/W"/> 
		<bitfield id="CMD1_EN" width="1" begin="1" end="1" resetval="0x0" description="WAKE_VPU command done interrupt enable" range="1" rwaccess="R/W"/> 
		<bitfield id="CMD0_EN" width="1" begin="0" end="0" resetval="0x0" description="INIT_VPU command done interrupt enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_VINT_REASON" acronym="VPU_REGS_VPU_VINT_REASON" offset="0x4C" width="32" description="VPU Interrupt Reason">
		<bitfield id="BSEMPTY_INTR" width="1" begin="15" end="15" resetval="0x0" description="Bitstream empty ,bitstream feeding request." range="15" rwaccess="R/W"/> 
		<bitfield id="CMDE_INTR" width="1" begin="14" end="14" resetval="0x0" description="QUERY command done interrupt" range="14" rwaccess="R/W"/> 
		<bitfield id="CMDD_INTR" width="1" begin="13" end="13" resetval="0x0" description="Low latency interrupt" range="13" rwaccess="R/W"/> 
		<bitfield id="INSUFFICIENT_VLC_BUFFER" width="1" begin="11" end="11" resetval="0x0" description="VLC Buffer realloc request interrupt. Valid only if VLC BUFFER CUSTOMIZATION feature in VPU" range="11" rwaccess="R/W"/> 
		<bitfield id="REL_SRC_INTR" width="1" begin="10" end="10" resetval="0x0" description="Release source buffer Interrupt. Valid only if the feature of release src buf is enabled" range="10" rwaccess="R/W"/> 
		<bitfield id="CMD9_INTR" width="1" begin="9" end="9" resetval="0x0" description="ENC_SET_PARAM command done interrupt" range="9" rwaccess="R/W"/> 
		<bitfield id="CMD8_INTR" width="1" begin="8" end="8" resetval="0x0" description="DEC_PIC/ENC_PIC command done interrupt" range="8" rwaccess="R/W"/> 
		<bitfield id="CMD7_INTR" width="1" begin="7" end="7" resetval="0x0" description="SET_FRAMEBUFFER command done interrupt" range="7" rwaccess="R/W"/> 
		<bitfield id="CMD6_INTR" width="1" begin="6" end="6" resetval="0x0" description="INIT_SEQ command done interrupt" range="6" rwaccess="R/W"/> 
		<bitfield id="CMD5_INTR" width="1" begin="5" end="5" resetval="0x0" description="DESTROY_INSTANCE command done interrupt" range="5" rwaccess="R/W"/> 
		<bitfield id="CMD4_INTR" width="1" begin="4" end="4" resetval="0x0" description="FLUSH_INSTANCE command done interrupt" range="4" rwaccess="R/W"/> 
		<bitfield id="CMD3_INTR" width="1" begin="3" end="3" resetval="0x0" description="CREATE_INSTANCE command done interrupt" range="3" rwaccess="R/W"/> 
		<bitfield id="CMD2_INTR" width="1" begin="2" end="2" resetval="0x0" description="SLEEP_VPU command done interrupt" range="2" rwaccess="R/W"/> 
		<bitfield id="CMD1_INTR" width="1" begin="1" end="1" resetval="0x0" description="WAKE_VPU command done interrupt" range="1" rwaccess="R/W"/> 
		<bitfield id="CMD0_INTR" width="1" begin="0" end="0" resetval="0x0" description="INIT_VPU command done interrupt" range="0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_RESET_REQ" acronym="VPU_REGS_VPU_RESET_REQ" offset="0x50" width="32" description="VPU Reset Request">
		<bitfield id="VCRST_REQ" width="1" begin="26" end="26" resetval="0x0" description="CCLK domain for V-CPU Reset request" range="26" rwaccess="R/W"/> 
		<bitfield id="VBRST_REQ" width="1" begin="25" end="25" resetval="0x0" description="BCLK domain for V-CPU Reset request" range="25" rwaccess="R/W"/> 
		<bitfield id="VARST_REQ" width="1" begin="24" end="24" resetval="0x0" description="ACLK domain for V-CPU Reset request" range="24" rwaccess="R/W"/> 
		<bitfield id="ARST_REQ" width="4" begin="19" end="16" resetval="0x0" description="ACLK domain reset request for each vCORE" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="BRST_REQ" width="4" begin="11" end="8" resetval="0x0" description="BCLK domain reset request for each vCORE" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CRST_REQ" width="4" begin="3" end="0" resetval="0x0" description="CCLK domain reset request for each vCORE" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_RESET_STATUS" acronym="VPU_REGS_VPU_RESET_STATUS" offset="0x54" width="32" description="VPU Reset Status">
		<bitfield id="VCRST_STS" width="1" begin="26" end="26" resetval="0x0" description="CCLK domain for V-CPU reset status" range="26" rwaccess="R"/> 
		<bitfield id="VBRST_STS" width="1" begin="25" end="25" resetval="0x0" description="BCLK domain for V-CPU reset status" range="25" rwaccess="R"/> 
		<bitfield id="VARST_STS" width="1" begin="24" end="24" resetval="0x0" description="ACLK domain for V-CPU reset status" range="24" rwaccess="R"/> 
		<bitfield id="ARST_STS" width="8" begin="23" end="16" resetval="0x0" description="ACLK domain for each V-Core reset status" range="23 - 16" rwaccess="R"/> 
		<bitfield id="BRST_STS" width="8" begin="15" end="8" resetval="0x0" description="BCLK domain for each V-Core reset status" range="15 - 8" rwaccess="R"/> 
		<bitfield id="CRST_STS" width="8" begin="7" end="0" resetval="0x0" description="CCLK domain for each V-Core reset status" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_VCPU_RESTART" acronym="VPU_REGS_VCPU_RESTART" offset="0x58" width="32" description="V-CPU Restart Request">
		<bitfield id="VCPU_RESTART_FIELD" width="1" begin="0" end="0" resetval="0x0" description="This register restarts V-CPU from the reset vector without clearing H/W logic" range="0" rwaccess="W"/>
	</register>
	<register id="VPU_REGS_VPU_CLK_MASK" acronym="VPU_REGS_VPU_CLK_MASK" offset="0x5C" width="32" description="VPU Clock Control">
		<bitfield id="CCLK_CPU_EN" width="1" begin="26" end="26" resetval="0x0" description="CCLK domain for V-CPU Gating" range="26" rwaccess="R/W"/> 
		<bitfield id="BCLK_CPU_EN" width="1" begin="25" end="25" resetval="0x0" description="BCLK domain for V-CPU Gating" range="25" rwaccess="R/W"/> 
		<bitfield id="ACLK_CPU_EN" width="1" begin="24" end="24" resetval="0x0" description="ACLK domain for V-CPU Gating" range="24" rwaccess="R/W"/> 
		<bitfield id="ACLK_EN" width="8" begin="23" end="16" resetval="0x0" description="ACLK domain for V-Core Gating" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="BCLK_EN" width="8" begin="15" end="8" resetval="0x0" description="BCLK domain for V-Core Gating" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CCLK_EN" width="8" begin="7" end="0" resetval="0x0" description="CCLK domain for V-Core Gating" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_REMAP_CTRL" acronym="VPU_REGS_VPU_REMAP_CTRL" offset="0x60" width="32" description="Remap Control">
		<bitfield id="REMAP_GLOBEN" width="1" begin="31" end="31" resetval="0x0" description="Set 1 if you want to change the [30:12] part of this register" range="31" rwaccess="R"/> 
		<bitfield id="AXIID_PROC" width="4" begin="23" end="20" resetval="0x0" description="Upper AXI-ID for processor bus to distinguish guest OS" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ENDIAN" width="4" begin="19" end="16" resetval="0x0" description="Endianness for memory access" range="19 - 16" rwaccess="R"/> 
		<bitfield id="REMAP_IDX" width="4" begin="15" end="12" resetval="0x0" description="Remap index" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="REMAP_PAGE_SIZE_EN" width="1" begin="11" end="11" resetval="0x0" description="Set 1 if you want to change the REMAP_PSIZE field" range="11" rwaccess="R/W"/> 
		<bitfield id="REMAP_PSIZE" width="9" begin="8" end="0" resetval="0x0" description="Remap Page Size" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_REMAP_VADDR" acronym="VPU_REGS_VPU_REMAP_VADDR" offset="0x64" width="32" description="Remap Virutal Address">
		<bitfield id="VPU_REMAP_VADDR" width="20" begin="31" end="12" resetval="0x0" description="Remap region base address in virtual address space." range="31 - 12" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_REMAP_PADDR" acronym="VPU_REGS_VPU_REMAP_PADDR" offset="0x68" width="32" description="Remap Physical Address">
		<bitfield id="VPU_REMAP_PADDR" width="20" begin="31" end="12" resetval="0x0" description="Real address (physical address) as a pair of virtual address." range="31 - 12" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_REMAP_CORE_START" acronym="VPU_REGS_VPU_REMAP_CORE_START" offset="0x6C" width="32" description="VPU Start Request">
		<bitfield id="VPU_REMAP_CORE_START" width="1" begin="0" end="0" resetval="0x0" description="It starts VPU after initial setting has been done." range="0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_BUSY_STATUS" acronym="VPU_REGS_VPU_BUSY_STATUS" offset="0x70" width="32" description="VPU Busy Status">
		<bitfield id="VPU_BUSY_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Command Reentrance Check [0]" range="0" rwaccess="R/W"/>
	</register>
	<register id="VPU_REGS_VPU_HALT_STATUS" acronym="VPU_REGS_VPU_HALT_STATUS" offset="0x74" width="32" description="VPU Halt Status">
		<bitfield id="VPU_HALT_STATUS" width="1" begin="4" end="4" resetval="0x0" description="V-CPU is on the HALT Status" range="4" rwaccess="R"/> 
		<bitfield id="VPU_HALT_STATUS_DEBUG" width="4" begin="3" end="0" resetval="0x0" description="For debugging" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_VPU_VCPU_STATUS" acronym="VPU_REGS_VPU_VCPU_STATUS" offset="0x78" width="32" description="VCPU STATUS">
		<bitfield id="VPU_VCPU_STATUS" width="15" begin="14" end="0" resetval="0x0" description="If [15:0] is 0x0040, V-CPU is on the halt status.Thus, the value returns 0x40, power for VPU can be turnned-off" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RSVD" acronym="VPU_REGS_RSVD" offset="0x7C" width="32" description="RSVD">
		
	</register>
	<register id="VPU_REGS_RET_FIO_STATUS" acronym="VPU_REGS_RET_FIO_STATUS" offset="0x80" width="32" description="RETURN FIO STATUS">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="RET FIO STATUS" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_PRODUCT_NAME" acronym="VPU_REGS_RET_PRODUCT_NAME" offset="0x90" width="32" description="HW product name">
		<bitfield id="HW_NAME" width="3" begin="2" end="0" resetval="0x0" description="VPU hardware product name" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_PRODUCT_VERSION" acronym="VPU_REGS_RET_PRODUCT_VERSION" offset="0x94" width="32" description="HW product version">
		<bitfield id="HW_VERSION" width="3" begin="2" end="0" resetval="0x0" description="VPU hardware product version" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_VCPU_CONFIG0" acronym="VPU_REGS_RET_VCPU_CONFIG0" offset="0x98" width="32" description="Configuration Information 0">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Configuration Information 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_VCPU_CONFIG1" acronym="VPU_REGS_RET_VCPU_CONFIG1" offset="0x98" width="32" description="Configuration Information 0">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Configuration Information 0" range="31 - 4" rwaccess="R"/> 
		<bitfield id="AVC_DEC_EN" width="1" begin="3" end="3" resetval="0x0" description="AVC decoder Enable" range="3" rwaccess="R"/> 
		<bitfield id="HEVC_DEC_EN" width="1" begin="2" end="2" resetval="0x0" description="HEVC decoder Enable" range="2" rwaccess="R"/> 
		<bitfield id="AVC_ENC_EN" width="1" begin="1" end="1" resetval="0x0" description="AVC encoder Enable" range="1" rwaccess="R"/> 
		<bitfield id="HEVC_ENC_EN" width="1" begin="0" end="0" resetval="0x0" description="HEVC encoder Enable" range="0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_CODEC_STD" acronym="VPU_REGS_RET_CODEC_STD" offset="0xA0" width="32" description="Standard Definition">
		<bitfield id="CODEC_STD" width="32" begin="31" end="0" resetval="0x0" description="General Configuration Information - Internal Use only" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_CONF_DATE" acronym="VPU_REGS_RET_CONF_DATE" offset="0xA4" width="32" description="Configuration Date">
		<bitfield id="HW_DATE" width="32" begin="31" end="0" resetval="0x0" description="The date that the hardware has been configured in YYYYMMDD. Internal Use only." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_CONF_REVISION" acronym="VPU_REGS_RET_CONF_REVISION" offset="0xA8" width="32" description="The revision of H/W configuration">
		<bitfield id="HW_VERSION" width="32" begin="31" end="0" resetval="0x0" description="Revision Number when the hardware has been configured. Internal Use only" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_CONF_TYPE" acronym="VPU_REGS_RET_CONF_TYPE" offset="0xAC" width="32" description="The define value of H/W configuration">
		<bitfield id="HW_TYPE" width="32" begin="31" end="0" resetval="0x0" description="The define value used in hardware configuration. Internal Use only." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_VCORE0_CFG" acronym="VPU_REGS_RET_VCORE0_CFG" offset="0xB0" width="32" description="Configuration Information of VCORE0">
		<bitfield id="CONFIG_VCORE0" width="32" begin="31" end="0" resetval="0x0" description="The VCORE0 configuration information. Internal Use only" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_VCORE1_CFG" acronym="VPU_REGS_RET_VCORE1_CFG" offset="0xB4" width="32" description="Configuration Information of VCORE1">
		<bitfield id="CONFIG_VCORE1" width="32" begin="31" end="0" resetval="0x0" description="The VCORE1 configuration information. Internal Use only" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_VCORE2_CFG" acronym="VPU_REGS_RET_VCORE2_CFG" offset="0xB8" width="32" description="Configuration Information of VCORE2">
		<bitfield id="CONFIG_VCORE2" width="32" begin="31" end="0" resetval="0x0" description="The VCORE2 configuration information. Internal Use only" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_RET_VCORE3_CFG" acronym="VPU_REGS_RET_VCORE3_CFG" offset="0xBC" width="32" description="Configuration Information of VCORE3">
		<bitfield id="CONFIG_VCORE3" width="32" begin="31" end="0" resetval="0x0" description="The VCORE3 configuration information. Internal Use only" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VPU_REGS_VPU_RET_VCORE_PRESET" acronym="VPU_REGS_VPU_RET_VCORE_PRESET" offset="0xC0" width="32" description="Number of VCOREs present">
		<bitfield id="VCORE_PRESENT" width="4" begin="3" end="0" resetval="0x0" description="Each bit represent turn-on VCORE" range="3 - 0" rwaccess="R"/>
	</register>
</module>