<!doctype html>
<html lang="zh-Hans" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-standards/semi/semi-chapter-159">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.1">
<title data-rh="true">T14-1104 - © SEMI 2004 1... | 半导体知识文档库</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-159"><meta data-rh="true" name="docusaurus_locale" content="zh-Hans"><meta data-rh="true" name="docsearch:language" content="zh-Hans"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="T14-1104 - © SEMI 2004 1... | 半导体知识文档库"><meta data-rh="true" name="description" content="SEMI标准文档"><meta data-rh="true" property="og:description" content="SEMI标准文档"><link data-rh="true" rel="canonical" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-159"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-159" hreflang="zh-Hans"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-159" hreflang="x-default"><link rel="stylesheet" href="/semiconductor-docs/assets/css/styles.488ea4dc.css">
<link rel="preload" href="/semiconductor-docs/assets/js/runtime~main.90611370.js" as="script">
<link rel="preload" href="/semiconductor-docs/assets/js/main.8642566b.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"dark")}()</script><div id="__docusaurus">
<div role="region" aria-label="跳到主要内容"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">跳到主要内容</a></div><nav aria-label="主导航" class="navbar navbar--fixed-top navbar--dark"><div class="navbar__inner"><div class="navbar__items"><button aria-label="切换导航栏" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/semiconductor-docs/"><b class="navbar__title text--truncate">⚡ 半导体知识库</b></a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/ic-design/intro">芯片设计</a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/process/intro">工艺制造</a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/eda-tools/intro">EDA工具</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/semiconductor-docs/docs/standards/intro">协议标准</a><a class="navbar__item navbar__link" href="/semiconductor-docs/blog">技术博客</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="回到顶部" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="文档侧边栏" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" href="/semiconductor-docs/docs/standards/intro">协议与标准</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/intro">协议与标准概述</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/secs-e5">SECS-II 标准</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-133">SEMI标准合集</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-133">C系列 - 其他 (Others)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-090">D系列 - 文档 (Documentation)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-001">E系列 - 设备自动化 (Equipment Automation)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-076">F系列 - 设施 (Facilities)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-122">G系列 - 气体 (Gases)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-098">M系列 - 材料 (Materials)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-111">P系列 - 光掩模 (Photomask)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-137">S系列 - 安全 (Safety)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-152">T系列 - 追溯性 (Traceability)</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-152">T1-95 - © SEMI 1993, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-153">T1-95 - © SEMI 1993, 2003...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-154">T6-0697 - © SEMI 1997, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-155">T9-0200 - © SEMI 1998, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-156">T12-0305 - © SEMI 2004, 2005...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-157">T13-1104 - © SEMI 2004 1...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-159">T14-1104 - © SEMI 2004 1...</a></li></ul></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/bus/amba-axi">总线协议</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/memory/ddr4-ddr5">存储协议</a></div></li></ul></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="页面路径"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="主页面" class="breadcrumbs__link" href="/semiconductor-docs/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">协议与标准</span><meta itemprop="position" content="1"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">SEMI标准合集</span><meta itemprop="position" content="2"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">T系列 - 追溯性 (Traceability)</span><meta itemprop="position" content="3"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">T14-1104 - © SEMI 2004 1...</span><meta itemprop="position" content="4"></li></ul></nav><div class="theme-doc-markdown markdown"><header><h1>T14-1104 - © SEMI 2004 1...</h1></header><p>PdfDownloadCard
pdfLink=&quot;/pdfs/semi/159.pdf&quot;
pdfSize=&quot;0.95MB&quot;
title=&quot;T14-1104 - © SEMI 2004 1...&quot;
description=&quot;SEMI标准文档，共50页&quot;
/</p><h1>文档标题</h1><p>SEMI T13.2-1104 © SEMI 2004 21
&lt;xsd:complexType name=&quot;NamedValueType&quot;&gt;
&lt;xsd:sequence&gt;
&lt;xsd:element name=&quot;Name&quot; type=&quot;xsd:string&quot;/&gt;
&lt;xsd:element name=&quot;Value&quot; type=&quot;xsd:anyType&quot;/&gt;
&lt;/xsd:sequence&gt;
&lt;/xsd:complexType&gt;</p><p>&lt;xsd:complexType name=&quot;ServiceStatusType&quot;&gt;
&lt;xsd:sequence&gt;
&lt;xsd:element name=&quot;SvcAck&quot; type=&quot;jit:SvcAckType&quot;/&gt;
&lt;xsd:element name=&quot;SvcErr&quot; type=&quot;SvcErrType&quot; minOccurs=&quot;0&quot; maxOccurs=&quot;unbounded&quot;/&gt;
&lt;/xsd:sequence&gt;
&lt;/xsd:complexType&gt;</p><p>&lt;xsd:simpleType name=&quot;SvcAckType&quot;&gt;
&lt;xsd:restriction base=&quot;xsd:string&quot;&gt;
&lt;xsd:enumeration value=&quot;Successful&quot;/&gt;
&lt;xsd:enumeration value=&quot;Wrong Service&quot;/&gt;
&lt;xsd:enumeration value=&quot;Refused&quot;/&gt;
&lt;xsd:enumeration value=&quot;Invalid Parameter&quot;/&gt;
&lt;xsd:enumeration value=&quot;Has started&quot;/&gt;
&lt;xsd:enumeration value=&quot;Unsuccessful&quot;/&gt;
&lt;xsd:enumeration value=&quot;Wrong object&quot;/&gt;
&lt;/xsd:restriction&gt;
&lt;/xsd:simpleType&gt;</p><p>&lt;xsd:complexType name=&quot;SvcErrType&quot;&gt;
&lt;xsd:sequence&gt;
&lt;xsd:element name=&quot;SvcErrCode&quot; type=&quot;xsd:integer&quot;/&gt;
&lt;xsd:element name=&quot;SvcErrText&quot; type=&quot;xsd:string&quot;/&gt;
&lt;/xsd:sequence&gt;
&lt;/xsd:complexType&gt;</p><p>&lt;xsd:attributeGroup name=&quot;RegRequestAttr&quot;&gt;
&lt;xsd:attribute name=&quot;dateTime&quot; type=&quot;xsd:dateTime&quot; use=&quot;required&quot;/&gt;
&lt;xsd:attribute name=&quot;sessionRef&quot; type=&quot;xsd:string&quot; use=&quot;required&quot;/&gt;
&lt;xsd:attribute name=&quot;requestId&quot; type=&quot;xsd:string&quot; use=&quot;required&quot;/&gt;
&lt;/xsd:attributeGroup&gt;</p><p>&lt;xsd:attributeGroup name=&quot;RegResponseAttr&quot;&gt;
&lt;xsd:attribute name=&quot;dateTime&quot; type=&quot;xsd:dateTime&quot; use=&quot;required&quot;/&gt;
&lt;xsd:attribute name=&quot;sessionRef&quot; type=&quot;xsd:string&quot; use=&quot;required&quot;/&gt;
&lt;xsd:attribute name=&quot;requestRef&quot; type=&quot;xsd:string&quot; use=&quot;required&quot;/&gt;
&lt;xsd:attribute name=&quot;status&quot; type=&quot;RspStatus&quot; use=&quot;required&quot;/&gt;
&lt;xsd:attribute name=&quot;authority&quot; type=&quot;xsd:string&quot; use=&quot;optional&quot;/&gt;
&lt;xsd:attribute name=&quot;linkId&quot; type=&quot;xsd:string&quot; use=&quot;optional&quot;/&gt;
&lt;xsd:attribute name=&quot;linkCnt&quot; type=&quot;xsd:integer&quot; use=&quot;optional&quot;/&gt;
&lt;xsd:attribute name=&quot;linkExp&quot; type=&quot;xsd:duration&quot; use=&quot;optional&quot;/&gt;
&lt;/xsd:attributeGroup&gt;</p><p>&lt;xsd:simpleType name=&quot;RspStatus&quot;&gt;
&lt;xsd:restriction base=&quot;xsd:string&quot;&gt;
&lt;xsd:enumeration value=&quot;GRANTED&quot;/&gt;
&lt;xsd:enumeration value=&quot;REFUSED&quot;/&gt;
&lt;/xsd:restriction&gt;
&lt;/xsd:simpleType&gt;</p><p>&lt;/xsd:schema&gt;</p><p>SEMI T13.2-1104 © SEMI 2004 22
RELATED INFORMATION 1
IPC MESSAGING MECHANISM AND STRUCTURE
NOTICE:    This  related  information  is  not  an  official  part  of  SEMI  T13.2  and  was  derived  from  the  Japanese
Traceability  Committee.    This  related  information  was  approved  for  publication  by  full  letter  ballot  on  July  23,</p><h1>2004</h1><ol start="2004"><li>R1-1  HTTP and SOAP Envelope
R1-1.1  The  following  diagram  illustrates  HTTP  message  border  and  SOAP  Envelope  structure.  SOAP  Header
contains information of the message and SOAP body just contains SOAP Faults to make sure what happens when
something  wrong.  Intended  message  service  and  its  parameters  are  contained  in  second  MIME  Block  to  make  it
possible to allow mixture of non-XML data.
R1-2  Communication with Message Broker
R1-2.1  The following diagrams show client-server communications with Message Broker.</li></ol><p>HTTP  1.1
SOAP with MIME Envelope
MIME B loc k
MIME Block
Mess ag e N ame a nd P ar ameters
SOAP Envelope
SOAP Body
SOAP Header
SOAP Fault s
Me s s a g e  I n f o r m a t i on</p><p>Figure R1-1
SOAP Envelope and MIME Blocks</p><p>SEMI T13.2-1104 © SEMI 2004 23
Client
(H TT P C lien t)
Bro ke r
(H TT P Se rver)
HTTP POST MessageC1
HTT P 200 Acknowledge
Client
(H TTP  C l ient)
Broker
(H TT P Serve r)
H TT P POST &lt; getM essag e&gt;
HTT P 200 MessageB1
Client
(HTTP Client)
Br ok e r
(H TTP  Serve r)
HTTP  POST g etMe ssage
HTT P 200 empty
HTTP  POST A ck nowled ge
HT TP 200 empty
Client
(H TT P C lien t)
Bro k er
(H TT P Serve r)
HTTP  POST M essa geC2
HTTP  200 A ckno wled ge
Client
(HTTP Client)
HTTP POST getMessage
HTTP  200  MessageC2
HTTP  P OST  A ckn owled ge
HTTP 200 empty
Message fr om Client to B roker
Message from Broker to Client
No Message from Broker to Client
Mess a
ge between Clients</p><p>Figure R1-2
Communication with Message Broker</p><p>NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any
particular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.
Users  are  cautioned  to  refer  to  manufacturer&#x27;s  instructions,  product  labels,  product  data  sheets,  and  other  relevant
literature,  respecting  any  materials  or  equipment  mentioned  herein.  These  standards  are  subject  to  change  without
notice.
By  publication  of  this  standard,  Semiconductor  Equipment  and  Materials  International  (SEMI)  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  items  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights are entirely their own responsibility.</p><p>Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction of
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI T14-1104 © SEMI 2004 1
SEMI T14-0705
SPECIFICATION FOR MICRO ID ON 300 mm SILICON WAFERS
This  specification  was  technically  approved  by  the  Global  Traceability  Committee  and  is  the  direct
responsibility  of  the  Japanese  Traceability  Committee.  Current  edition  approved  by  the  Japanese  Regional
Standards Committee on July 23, 2004.  Initially available at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> September 2004; to be published
November 2004.
NOTICE: The designation number of T14 was updated during the 0705 cycle to reflect the creation of T14.1
1  Purpose</p><ol><li>1  The purpose of this document is to specify a new means of identification with the Micro ID on 300mm polished
monocrystalline Silicon wafer with polished edge for process control.</li><li>2  The objective of the Micro ID is to keep unique information to be assigned in the device manufacturing process
on the location defined on the wafer bevel.
2  Scope</li><li>1  This document assumes that the Micro ID is implemented under the responsibility of Device Manufacturers.</li><li>2  A two-dimensional data matrix code symbol consists of the microdots marked on the bevel of a semiconductor
wafer.</li><li>3  Although  this  specification  does  not  specify  the  marking  techniques  that  may  be  employed  when  complying
with its requirements, it is assumed that the microdots will be obtained by laser irradiated individual dots.</li><li>4  The data matrix code symbol is applicable to a broad range of wafer products (un-patterned or patterned wafers)
with mirror polished
bevel surface.</li><li>5  The  format  and  algorithms  of  this  code  are  based  on  two-dimensional  symbology  specified  in  ISO/IEC  ISS</li></ol><h1>16022</h1><ol start="16022"><li>NOTICE: This  standard  does  not  purport  to  address  safety  issues,  if  any,  associated  with  its  use.  It  is  the
responsibility  of  the  users  of  this  standard  to  establish  appropriate  safety  health  practices  and  determine  the
applicability or regulatory limitations prior to use.
3  Referenced Standards</li><li>1  SEMI Standards
SEMI AUX001 — List of Vendor Identification Codes
SEMI M1 ― Specifications of Polished Monocrystalline Silicon Wafers
SEMI M1.15 — Standard for 300 mm Polished Monocrystalline Silicon Wafers (Notched)
SEMI T1 — Specifications for Back Surface Bar Cord Marking of Silicon Wafers
SEMI  T7  —  Specification  for  Back  Surface  Marking  of  Double-Side  Polished  Wafers  with  a  Two-Dimensional
Matrix Code Symbol</li><li>2  ISO
1
/IEC
2
Standard
ISO/IEC ISS 16022 — Information Technology – International Symbology Specification – Data Matrix
NOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions.</li></ol><p>1 International Organization for Standardization, ISO Central Secretariat, 1, rue de Varembé, Case postale 56, CH-1211 Geneva 20, Switzerland.
Telephone: 41.22.749.01.11; Fax: 41.22.733.34.30, Website: /<a href="http://www.iso.ch" target="_blank" rel="noopener noreferrer">www.iso.ch</a>
2 International Electrotechnical Commission, 3, rue de Varembé, Case Postale 131, CH-1211 Geneva 20, Switzerland. Telephone:
41. 22.919.02.11; Fax: 41.22.919.03.00, Website: <a href="http://www.iec.ch" target="_blank" rel="noopener noreferrer">www.iec.ch</a></p><p>SEMI T14-1104 © SEMI 2004 2
4  Terminology
4. 1  Definitions
4. 1.1  alignment  bar,  of a data  matrix  code  symbol  —  a  solid  line  of  contiguous  filled  cells  abutting  a  line  of
alternately filled and empty cells <!-- -->[ISO/IEC ISS 16022]<!-- -->.
4. 1.2  binary values — a protrusion dot in the wafer surface indicates the binary value 1. The absence of a dot, or a
smooth surface surrounding a cell center point indicates the binary value 0.
4. 1.3  border column — the outermost column of a data matrix code symbol. This column is a portion of the finder
pattern.
4. 1.4  border row — the outermost row of a data matrix code symbol. This row is a portion of the finder pattern.
4. 1.5  cell  center  point,  of  an  array  —  the  point  at  which  the  centerline  of  a  row  intersects  the  centerline  of  a
column.
4. 1.6  cell, of a data matrix code symbol — the area within which a dot may be placed to indicate a binary value.
4. 1.7  cell  spacing,  of  an  array  —  the  (equal)  vertical  or  horizontal  distance  between  the  cell  center  points  of
contiguous cells.
4. 1.8  center line, of a row or column — the line positioned parallel to, and spaced equally between, the boundary
lines of the row or column.
4. 1.9  central area, of a cell — the area enclosed by a circle centered at the cell center point; used by code readers to
sense the binary value of the cell.
4. 1.10  data  matrix  code  symbol  —  a  two-dimensional  array  of  square  cells  arranged  in  contiguous  rows  and
columns.  In  certain  ECC200  symbols,  data  regions  are  separated  by  alignment  patterns.  The  data  region  is
surrounded by a finder pattern <!-- -->[ISO/IEC ISS 16022]<!-- -->.
4. 1.11  finder  pattern,  of  a  data  matrix  code  symbol  —  a  perimeter  to  the  data  region.  Two  adjacent  sides  contain
dots  in  every  cell;  these  are  used  primarily  to  define  physical  size,  orientation  and  symbol  distortion.  The  two
opposite sides are made up of cells containing dots in alternate cells <!-- -->[ISO/IEC ISS 16022]<!-- -->.
4. 1.12  Micro ID — Micro ID consists of the data matrix code symbol, which is formed with some protruding marks
on the silicon wafers.</p><ol start="4"><li>1.13
protrusion dot — a locally protruded region with a reflectance which differs from that of the surrounding
surface.</li></ol><p>NOTE 1:  To  assure  reading  efficiency,  a  minimum  contrast  of  30%  is  required  between  the  reflectance  value  of  a  dot  and  the
surrounding wafer surface. Various densitometers can provide such measurements nondestructively.
4. 1.14  protrusion dot misalignment, within a cell — the distance between the physical center point of a protrusion
dot and the cell center point.
5  Requirements
5. 1  Shape and Size of the Data Matrix Code Symbol
5. 1.1  Each square data matrix code symbol shall be composed of an array of 16 rows and 16 columns as defined in
ISO/IEC ISS 16022. (As shown in Figure 1.)
5. 1.2  Cell spacing shall be 6.25 μm, center to center. (As shown in Figure 2.)
5. 2  Shape and Size of the Microdot Mark
5. 2.1  A  microdot  mark  is  formed  by  laser  irradiation  and  consists  of  a  single  dot  mark  on  each  laser-irradiated
point.
5. 2.2  The mark has a single protrusion, which includes a concave portion provided around the protrusion and lower
than  a  surface  of  the  wafer  and  whose  center  potion  protrudes  upward  so  as  to  be  higher  than  the  surface  of  the
wafer.</p><p>SEMI T14-1104 © SEMI 2004 3
5. 2.3  The length of each dot mark along the surface of the article to be marked should be 6.0 μm + 10% – 20%. (As
shown in Figure 3.)
5. 3  Border Rows and Columns
5. 3.1  One  border  row  and  one  border  column  shall  contain  a  dot  in  each  cell.  These  are  identified  as  the  primary
border  row  and  the  primary  border  column.  They  are  used  by  the  code  reader  to  determine  the  orientation  of  the
matrix.
5. 3.2  The opposing (secondary) border row and column shall contain dots in alternating cells.
5. 3.3  The  reference  point  shall  be  the  physical  center  point  of  corner  cell  common  to  the  primary  border  row  and
the primary border column. (As shown in Figure 4.)
5. 3.4  The maximum dot misalignment within a cell is 1.4 μm. This ensures that a minimum size dot covers a cell
central area of radius 1 μm.
5. 4  Content of the Data Matrix Code Symbol
5. 4.1  Each  square  data  matrix  code  symbol  shall  contain  16  message  characters,  together  with  the  error  checking
and correcting (ECC200) code characters, encoded in accordance with ISO/IEC ISS 16022.
5. 4.2  The message characters shall include the following: A–Z, 0–9, and dash (–).
5. 5  Location of the Data Matrix Code Symbol
5. 5.1  With  the  wafer  positioned  front  surface  up  and  with  the  primary  fiducial  (notch)  toward  the  operator,  the
origin of the data matrix code symbol shall be located as specified below. (As shown in Figure 5.)
5. 5.1.1  Circular position — the reference point shall be located along the perimeter by 3.0 ± 0.1° counterclockwise
from the axis of the notch fiducial bisector. (As shown in Figure 5.)
5. 5.1.2  Radial position — the mark position of Micro ID is decided by the responsibility of Device Manufacturers
on the bevel area where the Micro ID is survived even after the CMP processing and the backside grind.  (Related
Information in Figure R1-2.)
5. 5.2  The  primary  border  row  of  the  data  matrix  code  symbol  shall  be  placed  toward  the  periphery  of  the  wafers,
and  the  primary  border  column  of  the  data  matrix  code  symbol  shall  be  placed  toward  the  center  of  the  wafers,
originating from the reference point.</p><p>SEMI T14-1104 © SEMI 2004 4</p><p>Nominal Dimensions (μm)
R1 = 92.00 ± 6%
C2 = 98.00 ± 6% R2 = 98.00 ± 6%
C1 = 92.00 ± 6%
16</p><p>cells per row</p><p>C1</p><p>C2</p><p>R1</p><p>R2</p><p>16</p><p>cells per</p><p>column</p><p>C</p><p>L</p><p>C</p><p>L</p><p>C</p><p>L</p><p>C</p><p>L</p><p>16</p><p>cells per row</p><p>C1</p><p>C2</p><p>R1</p><p>R2</p><p>16</p><p>cells per</p><p>column</p><p>C</p><p>L</p><p>C</p><p>L</p><p>C</p><p>L</p><p>C</p><p>L</p><p>C</p><p>L</p><p>C</p><p>L</p><p>C</p><p>L</p><p>C</p><p>L</p><p>Figure 1
Data Matrix Field Dimensions
ECC200 - 16 rows × 16 columns</p><ol start="6"><li>25μm6.25
μ
m</li></ol><p>Figure 2
Cell Spacing</p><p>SEMI T14-1104 © SEMI 2004 5</p><ol start="6"><li>0 μm
+10%
-20%
+10%
-20%</li></ol><p>Figure 3
Dot Shape Circle (Projected Sectional Area)</p><p>To Wafer Center
Reference Point
The Primary Border Row</p><p>The Primary Border Column</p><p>Figure 4
Data Matrix Code Fields
ECC200 - 16 rows × 16 columns</p><p>SEMI T14-1104 © SEMI 2004 6
Orientation  Fiducial Axis
<!-- -->[011]<!-- -->
Notch
WAFER SURFACE
3. 0            from
Orientation  Fiducial  Axis
Outer periphery of  FQA
Edge Exclusive Area
Edge Profile region
Wafer Periphery
Orientation  Fiducial Axis
<!-- -->[011]<!-- --> ± 1.0°
Notch
WAFER SURFACE
3. 0 ± 0.1° from
Orientation  Fiducial  Axis
Outer periphery of  FQA
Edge Exclusive Area
Edge Profile region
Wafer Periphery
R
e
f
e
r
e
n
c
e</p><p>P
o
i
n
t
ID Mark Area</p><p>NOTE: Figure 5 is not to scale.
Figure 5
Data Matrix Code Location on Front Bevel Surface of Notched 300 mm Diameter Wafer
Top View</p><p>SEMI T14-1104 © SEMI 2004 7
RELATED INFORMATION 1
APPLICATION NOTES
NOTICE:    This  related  information  is  not  an  official  part  of  SEMI  (doc#)  and  was  derived  from  the  Japanese
Traceability committee.  This related information was approved for publication by full letter ballot on July 23, 2004.</p><p>R1-1  Shape and Size of the Protrusion Dot Mark
R1-1.1  A  microdot  mark  is  formed  by  laser  irradiation  and  consists  of  a  single  dot  mark  on  each  laser-irradiated
point. The mark has a single protrusion, which includes a concave portion provided around the protrusion and lower
than  a  surface  of  the  wafer  and  whose  center  potion  protrudes  upward  so  as  to  be  higher  than  the  surface  of  the
wafer. The length of each dot mark along the surface of the article to be marked should be 6.0 μm + 10% – 20%.
The protrusion height is more than 300 nanometers, formed on each laser irradiate point. (As shown in below Figure
R1-1.)</p><p>+10%</p><ul><li>20%
A</li></ul><p>A</p><p>A-A
H   300 nm</p><blockquote></blockquote><p>=</p><ol start="6"><li>0 μm
H</li></ol><p>NOTE: Figure R1-1 is not to scale.
Figure R1-1
Dot Height &amp; Vertical Cross Section</p><p>R1-2  Location of Data Matrix Code Symbol
R1-2.1  Data  matrix code  location  is  defined  on  the  front  bevel  of  a  300  mm  diameter  notched  wafer,  whose  side
view is referred from SEMI M1.
Back Grinded area
Polished Area by
Chemical Mechanical Polishing (CMP)
Remaining area for Micro ID
R
e
f
e
r
e
n
c
e</p><p>P
o
i
n
t</p><p>NOTE: Figure R1-2 is not to scale.
Figure R1-2
Data Matrix Code Location on Front Bevel Surface of 300 mm Diameter Wafer
Side View</p><p>SEMI T14-1104 © SEMI 2004 8
RELATED INFORMATION 2
APPLICATION NOTES
NOTICE:    This  related  information  is  not  an  official  part  of  SEMI  (doc#)  and  was  derived  from  the  Japanese
Traceability  Committee.    This  related  information  was  approved  for  publication  by  full  letter  ballot  on  July  23,
2004.</p><p>R2-1  References
R2-1.1  The following papers may be referred to understand Micro ID technology presented in this document.
1) Improvement in Reading Precision of Micro-ID Engraved on Wafer, ISSM2003, 2003/09/30
2) Micro-ID Technology for Single Wafer Management, ISSM2002, 2002/10/17
3)  New  Identification  System  for  Individual  Wafer  Management,  ISSM2000;  Session  II-6  (2000)  Page  33,
2000/9/26
R2-2  SEMI Activities
R2-2.1  Additional  information  is  gathered  at  2
nd
round  robin  of  the  Micro  ID  Task  Force.    Many  of  such
information turned out to be excellent and valuable in reading the Micro ID.</p><p>NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any
particular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.
Users  are  cautioned  to  refer  to  manufacturer&#x27;s  instructions,  product  labels,  product  data  sheets,  and  other  relevant
literature,  respecting  any  materials  or  equipment  mentioned  herein.  These  standards  are  subject  to  change  without
notice.
The  user’s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material or of an invention covered by patent rights.  Komatsu Ltd. and Toshiba Corp. have filed a statement with
SEMI  asserting  that  licenses  will  be  made  available  to  applicants  throughout  the  world  for  the  purpose  of
implementing  this  standard  without  unfair  discrimination.    Attention  is  also  drawn  to  the  possibility  that  some
elements  of  this  standard  may  be  subject  to  patented  technology  or  copyrighted  items  other  than  those  identified
above.  Semiconductor Equipment and Materials International (SEMI) shall not be held responsible for identifying
any or all such patented technology or copyrighted items.  By publication of this standard, SEMI takes no position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard.  Users of this standard are expressly advised that determination of any such patent rights or copyrights and
the risk of infringement of such rights are entirely their own responsibility.</p><p>Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction of
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI T14.1-0705 © SEMI 2005 1
SEMI T14.1-0705
SPECIFICATION FOR THE MICRO ID OF SHORT VERTICAL
DIMENSION ON 300 mm WAFERS
This  specification  was  technically  approved  by  the  global  Traceability  Committee.    This  edition  was
approved for publication by the global Audits and Reviews Subcommittee on May 20, 2005.  It was available
at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> in June 2005 and on CD-ROM in July 2005.
1  Purpose</p><ol><li>1  The  purpose  of  this  document  is  to  specify  a  new  means  of  identification  with  the  Micro  ID  on  300  mm
polished monocrystalline Silicon wafer with polished edge for process control.</li><li>2  The objective of the Micro ID is to keep unique information to be assigned in the device manufacturing process
on the location defined on the wafer bevel.</li><li>3  This  sub-document  to  SEMI  T14  is  intoned  that  Micro  ID  technology  should  be  enhanced  further  to  apply  on
more precipitous edge profile 300 mm polished wafers.
2  Scope</li><li>1  This document assumes that the Micro ID is implemented under the responsibility of Device Manufacturers.</li><li>2  A two-dimensional data matrix code symbol consists of the microdots marked on the bevel of a semiconductor
wafer.</li><li>3  Although  this  specification  does  not  specify  the  marking  techniques  that  may  be  employed  when  complying
with its requirements, it is assumed that the microdots will be obtained by laser irradiated individual dots.</li><li>4  The data matrix code symbol is applicable to a broad range of wafer products (un-patterned or patterned wafers)
with mirror polished
bevel surface.</li><li>5  The  format  and  algorithms  of  this  code  are  based  on  two-dimensional  symbology  specified  in  ISO
1
/IEC
2
ISS</li><li>NOTICE: This  standard  does  not  purport  to  address  safety  issues,  if  any,  associated  with  its  use.  It  is  the
responsibility  of  the  users  of  this  standard  to  establish  appropriate  safety  health  practices  and  determine  the
applicability or regulatory limitations prior to use.
3  Referenced Standards and Documents</li><li>1  SEMI Standards
SEMI M1 — Specifications of Polished Monocrystalline Silicon Wafers
SEMI T14 — Specification for Micro ID on 300mm Silicon Wafers</li><li>2  ISO/IEC Standard
ISO/IEC ISS 16022 — International Symbology Specification – Data Matrix
NOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions.
4  Terminology</li><li>1  Definitions</li><li>1.1  binary values — a protrusion dot in the wafer surface indicates the binary value 1. The absence of a dot or a
smooth surface surrounding a cell center point indicates the binary value 0.</li></ol><p>1 International Organization for Standardization, ISO Central Secretariat, 1, rue de Varembé, Case postale 56, CH-1211 Geneva 20, Switzerland.
Telephone: 41.22.749.01.11; Fax: 41.22.733.34.30 Website: <a href="http://www.iso.ch" target="_blank" rel="noopener noreferrer">http://www.iso.ch</a>
2 International Electrotechnical Commission, 3, rue de Varembé, Case Postale 131, CH-1211 Geneva 20, Switzerland. Telephone:
41. 22.919.02.11; Fax: 41.22.919.03.00 Website: <a href="http://www.iec.ch" target="_blank" rel="noopener noreferrer">http://www.iec.ch</a></p><p>SEMI T14.1-0705 © SEMI 2005 2
4. 1.2  border column — the outermost column of a data matrix code symbol. This column is a portion of the finder
pattern.
4. 1.3  border row — the outermost row of a data matrix code symbol. This row is a portion of the finder pattern.
4. 1.4  cell  center  point,  of  an  array  —  the  point  at  which  the  centerline  of  a  row  intersects  the  centerline  of  a
column.
4. 1.5  cell, of a data matrix code symbol — the area within which a dot may be placed to indicate a binary value.
4. 1.6  cell  spacing,  of  an  array  —  the  (equal)  vertical  or  horizontal  distance  between  the  cell  center  points  of
contiguous cells.
4. 1.7  center line, of a row or column — the line positioned parallel to, and spaced equally between, the boundary
lines of the row or column.
4. 1.8  central area, of a cell — the area enclosed by a circle centered at the cell center point; used by code readers to
sense the binary value of the cell.
4. 1.9  data  matrix  code  symbol  —  a  two-dimensional  array  of  square  cells  arranged  in  contiguous  rows  and
columns.  In  certain  ECC200  symbols,  data  regions  are  separated  by  alignment  patterns.  The  data  region  is
surrounded by a finder pattern <!-- -->[ISO/IEC ISS 16022]<!-- -->.
4. 1.10  finder  pattern,  of  a  data  matrix  code  symbol  —  a  perimeter  to  the  data  region.  Two  adjacent  sides  contain
dots  in  every  cell;  these  are  used  primarily  to  define  physical  size,  orientation  and  symbol  distortion.  The  two
opposite sides are made up of cells containing dots in alternate cells <!-- -->[ISO/IEC ISS 16022]<!-- -->.
4. 1.11  Micro ID — Micro ID consists of the data matrix code symbol, which is formed with some protruding marks
on the silicon wafers.</p><ol start="4"><li><p>1.12
protrusion dot — a locally protruded region with a reflectance which differs from that of the surrounding
surface.</p></li><li><p>1.13  NOTE 1: To assure reading efficiency, a minimum contrast of 30% is required between the reflectance value of a dot and
the surrounding wafer surface. Various densitometers can provide such measurements nondestructively.</p></li><li><p>1.14  protrusion dot misalignment, within a cell — the distance between the physical center point of a protrusion
dot and the cell center point.
5  Requirements</p></li><li><p>1  Shape and Size of the Data Matrix Code Symbol</p></li><li><p>1.1  Each rectangle data matrix code symbol shall be composed of an array of 12 rows and 26 columns as defined
in ISO/IEC ISS 16022, as shown in Figure 1.</p></li><li><p>1.2  Cell spacing shall be 4.17μm, center to center, as shown in Figure 2.</p></li><li><p>2  Shape and Size of the Microdot Mark</p></li><li><p>2.1  A  microdot  mark  is  formed  by  laser  irradiation  and  consists  of  a  single  dot  mark  on  each  laser-irradiated
point.</p></li><li><p>2.2  The mark has a single protrusion, which includes a concave portion provided around the protrusion and lower
than  a  surface  of  the  wafer  and  whose  center  portion  protrudes  upward  so  as  to  be  higher  than  the  surface  of  the
wafer.</p></li><li><p>2.3   The nominal shape of the dot produced in the matrix may be circular or square. It’s diameter or edge length
shall be 4.0 μm + 10% – 20%, Figure 3 shows one of the examples.</p></li><li><p>3  Border Rows and Columns</p></li><li><p>3.1  One  border  row  and  one  border  column  shall  contain  a  dot  in  each  cell.  These  are  identified  as  the  primary
border  row  and  the  primary  border  column.  They  are  used  by  the  code  reader  to  determine  the  orientation  of  the
matrix.</p></li><li><p>3.2  The opposing (secondary) border row and column shall contain dots in alternating cells.</p></li></ol><p>SEMI T14.1-0705 © SEMI 2005 3
5. 3.3  The  reference  point  shall  be  the  physical  center  point  of  corner  cell  common  to  the  primary  border  row  and
the primary border column, as shown in Figure 4.
5. 3.4  The maximum dot misalignment within a cell is 0.93 μm. This ensures that a minimum size dot covers a cell
central area of radius 0.67 μm.
5. 4  Content of the Data Matrix Code Symbol
5. 4.1  Each rectangle data matrix code symbol shall contain 22 message characters, together with the error checking
and correcting (ECC200) code characters, encoded in accordance with ISO/IEC ISS 16022.
5. 4.2  The message characters shall include the following: A–Z, 0–9, and dash (–).
5. 5  Location of the Data Matrix Code Symbol
5. 5.1  With  the  wafer  positioned  front  surface  up  and  with  the  primary  fiducial  (notch)  toward  the  operator,  the
origin of the data matrix code symbol shall be located as specified below.
5. 5.1.1  Circular   Position   —   The   reference   point   shall   be   located   along   the   perimeter   by   3.0   ±   0.1°
counterclockwise from the axis of the notch fiducial bisector, as shown in Figure 5.
5. 5.1.2  Radial Position  — The mark position of Micro ID is decided by the responsibility of Device Manufacturers
on  the  bevel  area  where  the  Micro  ID  is  survived  even  after  the  CMP  processing  and  the  backside  grind.  Refer  to
Related Information in Figure R1-2, for example.
5. 5.2  The  primary  border  row  of  the  data  matrix  code  symbol  shall  be  placed  toward  the  periphery  of  the  wafers,
and  the  primary  border  column  of  the  data  matrix  code  symbol  shall  be  placed  toward  the  center  of  the  wafers,
originating from the reference point.</p><p>26 Cells Per Row
C1C2
R1
R2
12 Cells Per
Column
C
L
C
L
C
L
C
L
C
L
C
L
C
L
C
L
26 Cells Per Row
C1C2
R1
R2
12 Cells Per
Column
C
L
C
L
C
L
C
L
C
L
C
L
C
L
C
L
Nominal Dimensions
(
μ m)
R1 = 104.25
±
6%
C2 = 50.67
±
6% R2 = 109.05
±
6%
C1 = 45.87
±</p><p>6%</p><p>Figure1
Data Matrix Field Dimension
ECC200 – 12 Rows × 26 Columns</p><p>SEMI T14.1-0705 © SEMI 2005 4</p><ol start="4"><li>17μ m
μ
m
μ m</li></ol><ul><li>10%</li></ul><ul><li>20%
μ m</li></ul><ul><li>10%</li></ul><ul><li>20%
μ m</li></ul><ul><li>10%</li></ul><ul><li>20%
μ m</li></ul><ul><li>10%</li></ul><ul><li>20%</li></ul><ul><li>10%</li></ul><ul><li>20%</li></ul><ol start="4"><li>0</li><li>0
NOTE: Example of circular dots
Figure 2
Cell Spacing
NOTE: Example of circular dot
Figure 3
Dot shape Circle (Projected sectional area)</li></ol><p>To Wafer Center
The Primary Border Row
Reference Point
The Primary Border Column
To Wafer Center
The Primary Border Row
Reference Point
The Primary Border Column
To Wafer Center
The Primary Border Row
Reference Point
The Primary Border Column
To Wafer Center
The Primary Border Row
Reference Point
The Primary Border Column</p><p>NOTE: Example of circular dots
Figure4
Data Matrix Code Fields
ECC200 – 12 Rows × 26 Columns</p><p>SEMI T14.1-0705 © SEMI 2005 5</p><p>Orientation Fiducial Axis
<!-- -->[011]<!-- -->
Notch
WAFER SURFACE
3. 0            from
Orientation Fiducial Axis
Outer periphery of  FQA
Edge Exclusive Area
Edge Profile region
Wafer Periphery
Orientation Fiducial Axis
<!-- -->[011]<!-- -->
±</p><ol><li>0
º
Notch
WAFER SURFACE</li><li>0
±</li><li>1
º
from
Orientation Fiducial Axis
Outer periphery of  FQA
Edge Exclusive Area
Edge Profile region
Wafer Periphery
ID Mark Area
R
ef
er
en
ce</li></ol><p>P
o
i
n
t
Orientation Fiducial Axis
<!-- -->[011]<!-- -->
Notch
WAFER SURFACE
3. 0            from
Orientation Fiducial Axis
Outer periphery of  FQA
Edge Exclusive Area
Edge Profile region
Wafer Periphery
Orientation Fiducial Axis
<!-- -->[011]<!-- -->
Notch
WAFER SURFACE
3. 0
±
0. 1  from
Orientation Fiducial Axis
Outer periphery of  FQA
Edge Exclusive Area
Edge Profile region
Wafer Periphery
ID Mark Area
R
ef
er
en
ce</p><p>P
o
i
n
t
Orientation Fiducial Axis
<!-- -->[011]<!-- -->
Notch
WAFER SURFACE
3. 0            from
Orientation Fiducial Axis
Outer periphery of  FQA
Edge Exclusive Area
Edge Profile region
Wafer Periphery
Orientation Fiducial Axis
<!-- -->[011]<!-- -->
±</p><ol><li>0
º
Notch
WAFER SURFACE</li><li>0
±</li><li>1
º
from
Orientation Fiducial Axis
Outer periphery of  FQA
Edge Exclusive Area
Edge Profile region
Wafer Periphery
ID Mark Area
R
ef
er
en
ce</li></ol><p>P
o
i
n
t
Orientation Fiducial Axis
<!-- -->[011]<!-- -->
Notch
WAFER SURFACE
3. 0            from
Orientation Fiducial Axis
Outer periphery of  FQA
Edge Exclusive Area
Edge Profile region
Wafer Periphery
Orientation Fiducial Axis
<!-- -->[011]<!-- -->
Notch
WAFER SURFACE
3. 0
±
0. 1  from
Orientation Fiducial Axis
Outer periphery of  FQA
Edge Exclusive Area
Edge Profile region
Wafer Periphery
ID Mark Area
R
ef
er
en
ce</p><p>P
o
i
n
t</p><p>NOTE: Figure 5 is not to scale.
Figure5 (Top view)
Data Matrix Code Location on Front Bevel Surface of Notched 300 mm Diameter Wafer</p><p>SEMI T14.1-0705 © SEMI 2005 6
RELATED INFORMATION 1
APPLICATION NOTES
NOTICE:    This  related  information  is  not  an  official  part  of  SEMI  T14.1  and  was  derived  from  full  letter  ballot
procedures on May 20, 2005.
R1-1 Shape and Size of the Protrusion Dot Mark
R1-1.1  A  microdot  mark  is  formed  by  laser  irradiation  and  consists  of  a  single  dot  mark  on  each  laser-irradiated
point. The mark has a single protrusion, which includes a concave portion provided around the protrusion and lower
than  a  surface  of  the  wafer  and  whose  center  portion  protrudes  upward  so  as  to  be  higher  than  the  surface  of  the
wafer. The nominal shape of the dot produced in the matrix may be circular or square. Its diameter or edge length
shall be 4.0 μm + 10% – 20%. The protrusion height is more than 200 nanometers, formed on each laser irradiate
point, as shown in below Figure.</p><p>+10%</p><ul><li>20%
A</li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A
A<blockquote><p>=</p></blockquote></li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A</li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A
H   200nm</li></ul><ol start="4"><li>0
μ
m
H
+10%</li></ol><ul><li>20%
A</li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A<blockquote><p>=</p></blockquote></li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A</li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A
H   200nm</li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A</li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A
A<blockquote><p>=</p></blockquote></li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A</li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A
H   200nm</li></ul><ol start="4"><li>0
μ
m
H
+10%</li></ol><ul><li>20%
A</li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A<blockquote><p>=</p></blockquote></li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A</li></ul><ol start="4"><li>0    m
H
+10%</li></ol><ul><li>20%
A
H   200nm</li></ul><ol start="4"><li>0    m
H</li></ol><p>NOTE: Figure R1-1 is not to scale.
Example of circular dot
Figure R1-1
Dot Height &amp; Vertical Cross Section</p><p>R1-2  Location of Data Matrix Code Symbol
R1-1.2  Data  matrix code  location  is  defined  on  the  front  bevel  of  a  300  mm  diameter  notched  wafer,  whose  side
view is referred from SEMI M1.</p><p>SEMI T14.1-0705 © SEMI 2005 7</p><p>Back Grinded area
Polished Area by
Chemical Mechanical Polishing (CMP)
Remaining area for Micro ID
R
e
f
e
r
e
n
c
e
P
oi
n
t
Back Grinded area
Polished Area by
Chemical Mechanical Polishing (CMP)
Remaining area for Micro ID
R
e
f
e
r
e
n
c
e
P
oi
n
t
R
e
f
e
r
e
n
c
e
P
oi
n
t</p><p>NOTE: Figure R1-2 is not to scale.
Figure R1-2 (Side view)
Data Matrix Code Location on Front Bevel Surface of 300 mm Diameter Wafer</p><p>SEMI T14.1-0705 © SEMI 2005 8
RELATED INFORMATION 2
APPLICATION NOTES
NOTICE:    This  related  information  is  not  an  official  part  of  SEMI  T14.1  and  was  derived  from  full  letter  ballot
procedures on May 20, 2005.
R1-2  References
R1-2.1  The following papers may be referred to understand Micro ID technology presented in this document.
• Improvement in Reading Precision of Micro-ID Engraved on Wafer, ISSM2003, 2003/09/30
• Micro-ID Technology for Single Wafer Management, ISSM2002, 2002/10/17
• New  Identification  System  for  Individual  Wafer  Management,  ISSM2000;  Session  II-6  (2000)  Page33,
2000/9/26
R1-3  R2-2 SEMI Activities
R1-3.1  Additional information is gathered at the second round robin of the Micro ID Task Force.
R1-3.2  Many of such information turned out to be excellent and valuable in reading the Micro ID.</p><p>NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any
particular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.
Users  are  cautioned  to  refer  to  manufacturer&#x27;s  instructions,  product  labels,  product  data  sheets,  and  other  relevant
literature,  respecting  any  materials  or  equipment  mentioned  herein.  These  standards  are  subject  to  change  without
notice.
The  user’s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material or of an invention covered by patent rights.  Komatsu Ltd. and Toshiba Corp. have filed a statement with
SEMI  asserting  that  licenses  will  be  made  available  to  applicants  throughout  the  world  for  the  purpose  of
implementing  this  standard  without  unfair  discrimination.    Attention  is  also  drawn  to  the  possibility  that  some
elements  of  this  standard  may  be  subject  to  patented  technology  or  copyrighted  items  other  than  those  identified
above.  Semiconductor Equipment and Materials International (SEMI) shall not be held responsible for identifying
any or all such patented technology or copyrighted items.  By publication of this standard, SEMI takes no position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard.  Users of this standard are expressly advised that determination of any such patent rights or copyrights and
the risk of infringement of such rights are entirely their own responsibility.</p><p>Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction of
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI T15-0705 © SEMI 2005 1
SEMI T15-0705
GENERAL SPECIFICATION OF JIG ID: CONCEPT
This standard was technically approved by the global Traceability Committee.  This edition was approved for
publication  by  the  global  Audits  and  Reviews  Subcommittee  on  May  20,  2005.    It  was  available  at
<a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> in June 2005 and on CD-ROM in July 2005.
1  Purpose</p><ol><li>1  The purpose of this standard is to establish generic Jig ID to identify individual jigs uniquely, mounted on the
jig to process semiconductor devices.
2  Scope</li><li>1  This  Standard  specify  the  following  contents  of  IDs  to  be  installed  onto  the  jigs  used  in  the  process  of
semiconductor manufacturing.
• Types of IDs
• Data format
NOTICE:  This  standard  does  not  purport  to  address  safety  issues,  if  any,  associated  with  its  use.    It  is  the
responsibility  of  the  users  of  this  standard  to  establish  appropriate  safety  and  health  practices  and  determine  the
applicability of regulatory or other limitations prior to use.
3  Limitation</li><li>1  This Standard does not restrict the communication protocol for communicating data of Jig ID.</li><li>2  This Standard does not provide the shape of tags in which the information of Jig ID is written.</li><li>3  This Standard does not specify the physical interfaces, such as the installation positions of Jig ID and reader or
reader/writer.
4  Referenced Standards and Documents</li><li>1  SEMI Standard
SEMI T12 — Specification of Tracing Jigs and Implements</li><li>2  Other Standard
ISO/IEC ISS 16022 — Information Technology - International Symbology Specification - Data Matrix
NOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions.
5  Terminology</li><li>1  Definition</li><li>1.1  Jig  —  a  kind  of  attachment  used  to  support  measurement  or  production  for  material  on  one  or  more
equipment, as defined in SEMI T12.</li><li>1.2  Jig ID — an identifier installed onto a Jig, which is recognized to identify the individual piece.</li><li>2  Abbreviations and Acronyms</li><li>2.1  RFID — Radio Frequency Identification
6  Types of IDs</li><li>1  This Standard describes identification mechanism to allow automatic reading or writing as shown below.
• Barcodes</li></ol><p>SEMI T15-0705 © SEMI 2005 2
• 2D Codes — Data Matrix (ECC200)
• RFIDs
7  Data Format
7. 1  Both of the following ID part and DATA part shall be contained in the JIG ID Tag. They shall exist on the same
tag.
7. 1.1  ID part — The ID part within the JIG ID is a part describing  consolidated  identification  data  to  identify  the
jigs. The requirements of the ID part are specified as following.
7. 1.1.1  The ID part exists on any JIG IDs.
7. 1.1.2  Number of digits – The number of digits contained in the ID part shall be fixed to 16 digits.
7. 1.1.3  Attribute — Information on the ID part shall be represented in Visible ASCII Characters (20
16
-7E
16
).
7. 1.1.4  Information alteration – No alternation to information on the ID part shall be allowed.
7. 1.1.5  Format  —  Information  on  the  ID  part  consists  of  Supplier  Code,  year  and  month  of  manufacturing  and  a
serial number.
7. 1.1.5.1  Supplier Codes
1
— A series of Visible ASCII Characters (20
16
-7E
16
) to identify supplier with 3-character.
NOTE 1:  List of  Suppliers Codes is to be provided by the separated Auxiliary Document.
7. 1.1.5.2  Year and month of manufacturing — The year and month of manufacturing shall be expressed in a four-
digit number as shown below.
YYMM
7. 1.1.5.2.1  YY shall be the last two digits of the year. MM shall be two digits month of year. For example, January
shall be designated as 01 and October shall be designated as 10.
7. 1.1.5.3  Serial  Number  —  The  serial  numbers  shall  be  expressed  in  nine-digit  of  alpha-numerical  codes.  Space
codes  or  Null  codes  shall  not  be  allowed.  Duplicated  serial  numbers  shall  not  be  used  if  ‘year  and  month  of
manufacturing’ is equivalent.
7. 1.2  DATA Part
7. 1.2.1  The  DATA  part  is  the  optional  information  for  the  JIG  ID.  The  DATA  part  contained  in  JIG  ID  shall  be
used  for  such  supplemental  information  as  notes  of  the  requirements,  conditions  and  history  of  the  JIG.  The
specification of the DATA part is as below.
7. 1.2.2  Number  of  Digits  —  Although  the  number  of  digits  of  the  DATA  part  is  not  stipulated  in  particular,  the
number shall be the minimum necessary to achieve the purpose abovementioned. The following example may help
understanding: Even though there is a case where approximately. 256 byte letters are used for the primary memory
to describe the number of shots and the history of errors, the limitation on the number of digits for the DATA part
depends on the amount of memory held by the RFID tag.
7. 1.2.3  Attribute — Information on the DATA part shall be represented in Visible ASCII Characters (20
16
-7E
16
).
7. 1.2.4  Information Alteration — No considerations are given to whether or not information on the DATA part is
available for alteration. This information is available to read only, record, or read and write data.</p><p>ID part DATA part</p><p>Figure 1
Data format of JIG ID</p><p>SEMI T15-0705 © SEMI 2005 3</p><p>A      A      A      Y      Y      M      M      S      S      S      S      S      S      S      S      S
NOTE 1: A stands for the codes for suppliers.
NOTE 2: YY stands for the year of manufacture and MM stands for the month of manufacture.
NOTE 3: S stands for the serial numbers.
Figure 2
ID part</p><p>NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any
particular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.
Users  are  cautioned  to  refer  to  manufacturer’s  instructions,  product  labels,  product  data  sheets,  and  other  relevant
literature,  respecting  any  materials  or  equipment  mentioned  herein.  These  standards  are  subject  to  change  without
notice.
By  publication  of  this  standard,  Semiconductor  Equipment  and  Materials  International  (SEMI)  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  items  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights are entirely their own responsibility.</p><p>Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction of
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>CONTENTS BY TOPIC</p><p>300 mm Carriers and
Physical Interfaces
300 mm Packaging
Automated Material
Handling Systems
Automated Test Equipment
Ball Grid Arrays
Chemical and Gas
Distribution Systems
Chemical and Gas General
Specifications
Chemical and Gas Testing
Chemical Hazards
Chip Carriers
CIM Framework
Cluster Tools
Device Tracking
Electromagnetic
Compatibility
Electronic Data Interchange
Equipment
Communications
Equipment Metrics
Equipment Models
Equipment - Facilities
Interface
Facilities - Electrical
Fire Safety
Fluorocarbon Components
FPD Color Filters
FPD Masks
FPD Polarizing Films
FPD Substrates
Gallium Arsenide
Gas Particle Specifications
Gas Source Equipment
Gases - Atmospheric
Gases - Noble
Gases - Process
Gases - Specialty
High Purity Piping Systems
Human-Machine Interfaces
Indium Phosphide
LCD Backlight Unit
Lead Finishes
Leadframes
Mask and Mask Equipment
Mass Flow Controllers
Minienvironments
Molding Compounds
Package and Chip Carrier
Tooling
Package Specifications
Package Test Methods
Photolithography Metrology
Photoresist
Physical Interfaces
Process Chemicals - Acids
Process Chemicals - Bases
Process Chemicals -
Miscellaneous
Process Chemicals -
Solvents
Reticle Data Management
Safety Guidelines
Scanning Surface
Inspection Systems
Sensor Actuator Network
Silicon
Silicon Materials &amp; Process
Control
Silicon on Insulator
Specialty Gases
Stainless Steel Components
Statistical Control
Substrate Carriers and
Pods
Surface Mount Gas
Distribution Systems
Terminology
Tubing, Fittings, and Valves
Wafer Marking
Wafer Probers
Wafer Shipping System
XML (Extensible Markup
Language)
Unclassified</p><p>Semiconductor Equipment and Materials International</p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-tags-row row margin-bottom--sm"><div class="col"><b>标签：</b><ul class="tags_jXut padding--none margin-left--sm"><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/semi">SEMI</a></li><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/standard">Standard</a></li></ul></div></div><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-159.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>编辑此页</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="文件选项卡"><a class="pagination-nav__link pagination-nav__link--prev" href="/semiconductor-docs/docs/standards/semi/semi-chapter-157"><div class="pagination-nav__sublabel">上一页</div><div class="pagination-nav__label">T13-1104 - © SEMI 2004 1...</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/semiconductor-docs/docs/standards/bus/amba-axi"><div class="pagination-nav__sublabel">下一页</div><div class="pagination-nav__label">AMBA AXI 协议</div></a></nav></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">文档</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/ic-design/intro">芯片设计</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/process/intro">工艺制造</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/eda-tools/intro">EDA工具</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/standards/intro">协议标准</a></li></ul></div><div class="col footer__col"><div class="footer__title">社区</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">技术博客</a></li></ul></div><div class="col footer__col"><div class="footer__title">更多</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">更新日志</a></li><li class="footer__item">
                  <a href="#" target="_blank" rel="noreferrer noopener">
                    <span style="margin-right: 8px;">AI 集成</span>
                    <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">NEW</span>
                  </a>
                </li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">
          <div style="text-align: center;">
            <p style="margin: 0; opacity: 0.8;">Copyright © 2025 半导体知识文档库</p>
            <p style="margin: 8px 0 0 0; opacity: 0.6; font-size: 0.9em;">
              Built with <span style="color: #00d4ff;">❤</span> using Docusaurus •
              <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">AI-Powered</span>
            </p>
          </div>
        </div></div></div></footer></div>
<script src="/semiconductor-docs/assets/js/runtime~main.90611370.js"></script>
<script src="/semiconductor-docs/assets/js/main.8642566b.js"></script>
</body>
</html>