Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx4-2-tqg144

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\1-Project\P6\CPU\RF.v" into library work
Parsing module <RF>.
Analyzing Verilog file "E:\1-Project\P6\CPU\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "E:\1-Project\P6\CPU\NPC.v" into library work
Parsing module <NPC>.
Analyzing Verilog file "E:\1-Project\P6\CPU\multdiv.v" into library work
Parsing verilog file "constant.v" included at line 1.
Parsing module <multdiv>.
Analyzing Verilog file "E:\1-Project\P6\CPU\EXT.v" into library work
Parsing module <EXT>.
Analyzing Verilog file "E:\1-Project\P6\CPU\controller.v" into library work
Parsing verilog file "constant.v" included at line 1.
Parsing module <controller>.
Analyzing Verilog file "E:\1-Project\P6\CPU\CMP.v" into library work
Parsing verilog file "constant.v" included at line 1.
Parsing module <CMP>.
Analyzing Verilog file "E:\1-Project\P6\CPU\ALU.v" into library work
Parsing verilog file "constant.v" included at line 1.
Parsing module <ALU>.
Analyzing Verilog file "E:\1-Project\P6\CPU\RiskSolveUnit.v" into library work
Parsing verilog file "constant.v" included at line 1.
Parsing module <RiskSolveUnit>.
Analyzing Verilog file "E:\1-Project\P6\CPU\M.v" into library work
Parsing verilog file "constant.v" included at line 1.
Parsing module <M>.
Analyzing Verilog file "E:\1-Project\P6\CPU\FlowReg_W.v" into library work
Parsing module <FlowReg_W>.
Analyzing Verilog file "E:\1-Project\P6\CPU\FlowReg_M.v" into library work
Parsing module <FlowReg_M>.
Analyzing Verilog file "E:\1-Project\P6\CPU\FlowReg_E.v" into library work
Parsing module <FlowReg_E>.
Analyzing Verilog file "E:\1-Project\P6\CPU\FlowReg_D.v" into library work
Parsing module <FlowReg_D>.
Analyzing Verilog file "E:\1-Project\P6\CPU\F.v" into library work
Parsing module <F>.
Analyzing Verilog file "E:\1-Project\P6\CPU\E.v" into library work
Parsing verilog file "constant.v" included at line 1.
Parsing module <E>.
Analyzing Verilog file "E:\1-Project\P6\CPU\D.v" into library work
Parsing module <D>.
Analyzing Verilog file "E:\1-Project\P6\CPU\mips.v" into library work
Parsing verilog file "constant.v" included at line 1.
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.

Elaborating module <F>.

Elaborating module <PC>.

Elaborating module <FlowReg_D>.

Elaborating module <D>.

Elaborating module <controller>.
WARNING:HDLCompiler:413 - "E:\1-Project\P6\CPU\controller.v" Line 15: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <EXT>.

Elaborating module <RF>.

Elaborating module <CMP>.

Elaborating module <NPC>.

Elaborating module <FlowReg_E>.

Elaborating module <E>.

Elaborating module <ALU>.

Elaborating module <multdiv>.

Elaborating module <FlowReg_M>.

Elaborating module <M>.

Elaborating module <FlowReg_W>.
WARNING:HDLCompiler:1127 - "E:\1-Project\P6\CPU\mips.v" Line 323: Assignment to registerhi_W ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\1-Project\P6\CPU\mips.v" Line 324: Assignment to registerlo_W ignored, since the identifier is never used

Elaborating module <RiskSolveUnit>.
WARNING:HDLCompiler:634 - "E:\1-Project\P6\CPU\mips.v" Line 140: Net <clear_D> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "E:\1-Project\P6\CPU\mips.v".
INFO:Xst:3210 - "E:\1-Project\P6\CPU\mips.v" line 300: Output port <registerhi_W> of the instance <regw> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\1-Project\P6\CPU\mips.v" line 300: Output port <registerlo_W> of the instance <regw> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <clear_D> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4x4-bit Read Only RAM for signal <PWR_1_o_GND_1_o_mux_34_OUT>
    Found 32-bit 4-to-1 multiplexer for signal <m_data_wdata_before[7]_GND_1_o_mux_18_OUT> created at line 35.
    Found 32-bit 4-to-1 multiplexer for signal <w_grf_wdata> created at line 16.
    Found 5-bit 4-to-1 multiplexer for signal <writeaddr_E> created at line 110.
    Found 5-bit 4-to-1 multiplexer for signal <writeaddr_M> created at line 110.
    Found 5-bit 4-to-1 multiplexer for signal <w_grf_addr> created at line 15.
    Summary:
	inferred   1 RAM(s).
	inferred  19 Multiplexer(s).
Unit <mips> synthesized.

Synthesizing Unit <F>.
    Related source file is "E:\1-Project\P6\CPU\F.v".
    Summary:
	no macro.
Unit <F> synthesized.

Synthesizing Unit <PC>.
    Related source file is "E:\1-Project\P6\CPU\PC.v".
    Found 32-bit register for signal <currentpc_F>.
    Found 32-bit adder for signal <pc4_F> created at line 14.
    Found 32-bit 4-to-1 multiplexer for signal <_n0038> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <PC> synthesized.

Synthesizing Unit <FlowReg_D>.
    Related source file is "E:\1-Project\P6\CPU\FlowReg_D.v".
    Found 32-bit register for signal <commandAddr_D>.
    Found 32-bit register for signal <command_D>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <FlowReg_D> synthesized.

Synthesizing Unit <D>.
    Related source file is "E:\1-Project\P6\CPU\D.v".
    Found 32-bit 4-to-1 multiplexer for signal <cmpa> created at line 23.
    Found 32-bit 4-to-1 multiplexer for signal <cmpb> created at line 23.
    Summary:
	inferred   2 Multiplexer(s).
Unit <D> synthesized.

Synthesizing Unit <controller>.
    Related source file is "E:\1-Project\P6\CPU\controller.v".
WARNING:Xst:737 - Found 1-bit latch for signal <npcop<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npcop<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wrsel_D<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wrsel_D<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wdsel_D<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wdsel_D<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rfwe_D>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <extop<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <extop<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cmpop<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cmpop<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cmpop<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cmpop<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <asel_D<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <asel_D<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bsel_D<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bsel_D<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluop_D<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluop_D<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluop_D<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluop_D<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluop_D<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dmwe_D>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dmtype_D<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dmtype_D<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dmtype_D<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tnew_D<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tnew_D<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tnew_D<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tuse_Drs<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tuse_Drs<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tuse_Drt<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tuse_Drt<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tuse_Drt<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <npcop<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tuse_Drs<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <multdivop_D<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <multdivop_D<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <multdivop_D<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <multdivop_D<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  40 Latch(s).
	inferred 520 Multiplexer(s).
Unit <controller> synthesized.

Synthesizing Unit <EXT>.
    Related source file is "E:\1-Project\P6\CPU\EXT.v".
    Found 32-bit 4-to-1 multiplexer for signal <extres> created at line 4.
    Summary:
	inferred   1 Multiplexer(s).
Unit <EXT> synthesized.

Synthesizing Unit <RF>.
    Related source file is "E:\1-Project\P6\CPU\RF.v".
WARNING:Xst:647 - Input <commandAddr_W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024-bit register for signal <n0059[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <a1[4]_register[31][31]_wide_mux_44_OUT> created at line 39.
    Found 32-bit 32-to-1 multiplexer for signal <a2[4]_register[31][31]_wide_mux_49_OUT> created at line 40.
    Found 5-bit comparator equal for signal <a1[4]_a3[4]_equal_42_o> created at line 39
    Found 5-bit comparator equal for signal <a2[4]_a3[4]_equal_47_o> created at line 40
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <RF> synthesized.

Synthesizing Unit <CMP>.
    Related source file is "E:\1-Project\P6\CPU\CMP.v".
    Found 1-bit 8-to-1 multiplexer for signal <_n0041> created at line 7.
    Found 32-bit comparator equal for signal <cmpa[31]_cmpb[31]_equal_1_o> created at line 17
    Found 32-bit comparator greater for signal <cmpa[31]_GND_50_o_LessThan_3_o> created at line 35
    Found 32-bit comparator greater for signal <n0004> created at line 44
    Summary:
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <CMP> synthesized.

Synthesizing Unit <NPC>.
    Related source file is "E:\1-Project\P6\CPU\NPC.v".
WARNING:Xst:647 - Input <command_D<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <n0017> created at line 11.
    Found 32-bit adder for signal <pc_D_B> created at line 11.
    Found 32-bit adder for signal <pc8_D> created at line 15.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <NPC> synthesized.

Synthesizing Unit <FlowReg_E>.
    Related source file is "E:\1-Project\P6\CPU\FlowReg_E.v".
    Found 1-bit register for signal <dmwe_E>.
    Found 1-bit register for signal <startmd_E>.
    Found 2-bit register for signal <rfwdsel_E>.
    Found 2-bit register for signal <rfwrsel_E>.
    Found 2-bit register for signal <asel_E>.
    Found 2-bit register for signal <bsel_E>.
    Found 3-bit register for signal <dmtype_E>.
    Found 3-bit register for signal <tnew_E>.
    Found 4-bit register for signal <multdivop_E>.
    Found 5-bit register for signal <aluop_E>.
    Found 5-bit register for signal <commandtype_E>.
    Found 5-bit register for signal <read1addr_E>.
    Found 5-bit register for signal <read2addr_E>.
    Found 32-bit register for signal <rfrd1_E>.
    Found 32-bit register for signal <rfrd2_E>.
    Found 32-bit register for signal <pc8_E>.
    Found 32-bit register for signal <extres_E>.
    Found 32-bit register for signal <command_E>.
    Found 32-bit register for signal <commandAddr_E>.
    Found 1-bit register for signal <rfwe_E>.
    Found 3-bit subtractor for signal <tnew_D[2]_GND_52_o_sub_5_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 233 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FlowReg_E> synthesized.

Synthesizing Unit <E>.
    Related source file is "E:\1-Project\P6\CPU\E.v".
WARNING:Xst:647 - Input <command_E<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <alua> created at line 18.
    Found 32-bit 4-to-1 multiplexer for signal <alub> created at line 18.
    Summary:
	inferred   6 Multiplexer(s).
Unit <E> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\1-Project\P6\CPU\ALU.v".
    Found 32-bit subtractor for signal <a[31]_b[31]_sub_2_OUT> created at line 21.
    Found 32-bit adder for signal <a[31]_b[31]_add_0_OUT> created at line 17.
    Found 32-bit shifter logical left for signal <b[31]_a[4]_shift_left_11_OUT> created at line 50
    Found 32-bit shifter logical right for signal <b[31]_a[4]_shift_right_12_OUT> created at line 54
    Found 32-bit shifter arithmetic right for signal <b[31]_a[4]_shift_right_13_OUT> created at line 58
    Found 32-bit 15-to-1 multiplexer for signal <_n0073> created at line 7.
    Found 32-bit comparator greater for signal <b[31]_a[31]_LessThan_3_o> created at line 25
    Found 32-bit comparator greater for signal <a[31]_b[31]_LessThan_5_o> created at line 29
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <multdiv>.
    Related source file is "E:\1-Project\P6\CPU\multdiv.v".
    Found 32-bit register for signal <registerlo>.
    Found 32-bit register for signal <delay>.
    Found 32-bit register for signal <templo>.
    Found 32-bit register for signal <temphi>.
    Found 32-bit register for signal <registerhi>.
    Found 32-bit subtractor for signal <delay[31]_GND_55_o_sub_5_OUT> created at line 27.
    Found 64-bit subtractor for signal <registerhi[31]_a[31]_sub_20_OUT> created at line 77.
    Found 64-bit subtractor for signal <registerhi[31]_a[31]_sub_22_OUT> created at line 82.
    Found 64-bit adder for signal <registerhi[31]_a[31]_add_15_OUT> created at line 66.
    Found 64-bit adder for signal <registerhi[31]_a[31]_add_17_OUT> created at line 72.
    Found 32x32-bit multiplier for signal <n0077> created at line 77.
    Found 32x32-bit multiplier for signal <n0080> created at line 82.
    Summary:
	inferred   2 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred 160 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <multdiv> synthesized.

Synthesizing Unit <div_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3514> created at line 0.
    Found 64-bit adder for signal <GND_58_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3518> created at line 0.
    Found 63-bit adder for signal <GND_58_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3522> created at line 0.
    Found 62-bit adder for signal <GND_58_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3526> created at line 0.
    Found 61-bit adder for signal <GND_58_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3530> created at line 0.
    Found 60-bit adder for signal <GND_58_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3534> created at line 0.
    Found 59-bit adder for signal <GND_58_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3538> created at line 0.
    Found 58-bit adder for signal <GND_58_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3542> created at line 0.
    Found 57-bit adder for signal <GND_58_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3546> created at line 0.
    Found 56-bit adder for signal <GND_58_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3550> created at line 0.
    Found 55-bit adder for signal <GND_58_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3554> created at line 0.
    Found 54-bit adder for signal <GND_58_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3558> created at line 0.
    Found 53-bit adder for signal <GND_58_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3562> created at line 0.
    Found 52-bit adder for signal <GND_58_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3566> created at line 0.
    Found 51-bit adder for signal <GND_58_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3570> created at line 0.
    Found 50-bit adder for signal <GND_58_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3574> created at line 0.
    Found 49-bit adder for signal <GND_58_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3578> created at line 0.
    Found 48-bit adder for signal <GND_58_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3582> created at line 0.
    Found 47-bit adder for signal <GND_58_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3586> created at line 0.
    Found 46-bit adder for signal <GND_58_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3590> created at line 0.
    Found 45-bit adder for signal <GND_58_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3594> created at line 0.
    Found 44-bit adder for signal <GND_58_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3598> created at line 0.
    Found 43-bit adder for signal <GND_58_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3602> created at line 0.
    Found 42-bit adder for signal <GND_58_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3606> created at line 0.
    Found 41-bit adder for signal <GND_58_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3610> created at line 0.
    Found 40-bit adder for signal <GND_58_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3614> created at line 0.
    Found 39-bit adder for signal <GND_58_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3618> created at line 0.
    Found 38-bit adder for signal <GND_58_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3622> created at line 0.
    Found 37-bit adder for signal <GND_58_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3626> created at line 0.
    Found 36-bit adder for signal <GND_58_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3630> created at line 0.
    Found 35-bit adder for signal <GND_58_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3634> created at line 0.
    Found 34-bit adder for signal <GND_58_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3638> created at line 0.
    Found 33-bit adder for signal <GND_58_o_b[31]_add_67_OUT> created at line 0.
    Found 33-bit adder for signal <GND_58_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 64-bit comparator greater for signal <BUS_0001_INV_1828_o> created at line 0
    Found 63-bit comparator greater for signal <BUS_0002_INV_1827_o> created at line 0
    Found 62-bit comparator greater for signal <BUS_0003_INV_1826_o> created at line 0
    Found 61-bit comparator greater for signal <BUS_0004_INV_1825_o> created at line 0
    Found 60-bit comparator greater for signal <BUS_0005_INV_1824_o> created at line 0
    Found 59-bit comparator greater for signal <BUS_0006_INV_1823_o> created at line 0
    Found 58-bit comparator greater for signal <BUS_0007_INV_1822_o> created at line 0
    Found 57-bit comparator greater for signal <BUS_0008_INV_1821_o> created at line 0
    Found 56-bit comparator greater for signal <BUS_0009_INV_1820_o> created at line 0
    Found 55-bit comparator greater for signal <BUS_0010_INV_1819_o> created at line 0
    Found 54-bit comparator greater for signal <BUS_0011_INV_1818_o> created at line 0
    Found 53-bit comparator greater for signal <BUS_0012_INV_1817_o> created at line 0
    Found 52-bit comparator greater for signal <BUS_0013_INV_1816_o> created at line 0
    Found 51-bit comparator greater for signal <BUS_0014_INV_1815_o> created at line 0
    Found 50-bit comparator greater for signal <BUS_0015_INV_1814_o> created at line 0
    Found 49-bit comparator greater for signal <BUS_0016_INV_1813_o> created at line 0
    Found 48-bit comparator greater for signal <BUS_0017_INV_1812_o> created at line 0
    Found 47-bit comparator greater for signal <BUS_0018_INV_1811_o> created at line 0
    Found 46-bit comparator greater for signal <BUS_0019_INV_1810_o> created at line 0
    Found 45-bit comparator greater for signal <BUS_0020_INV_1809_o> created at line 0
    Found 44-bit comparator greater for signal <BUS_0021_INV_1808_o> created at line 0
    Found 43-bit comparator greater for signal <BUS_0022_INV_1807_o> created at line 0
    Found 42-bit comparator greater for signal <BUS_0023_INV_1806_o> created at line 0
    Found 41-bit comparator greater for signal <BUS_0024_INV_1805_o> created at line 0
    Found 40-bit comparator greater for signal <BUS_0025_INV_1804_o> created at line 0
    Found 39-bit comparator greater for signal <BUS_0026_INV_1803_o> created at line 0
    Found 38-bit comparator greater for signal <BUS_0027_INV_1802_o> created at line 0
    Found 37-bit comparator greater for signal <BUS_0028_INV_1801_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0029_INV_1800_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0030_INV_1799_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0031_INV_1798_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0032_INV_1797_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_1796_o> created at line 0
    Summary:
	inferred  67 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 996 Multiplexer(s).
Unit <div_32s_32s> synthesized.

Synthesizing Unit <rem_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3511> created at line 0.
    Found 64-bit adder for signal <GND_60_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3515> created at line 0.
    Found 63-bit adder for signal <GND_60_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3519> created at line 0.
    Found 62-bit adder for signal <GND_60_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3523> created at line 0.
    Found 61-bit adder for signal <GND_60_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3527> created at line 0.
    Found 60-bit adder for signal <GND_60_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3531> created at line 0.
    Found 59-bit adder for signal <GND_60_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3535> created at line 0.
    Found 58-bit adder for signal <GND_60_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3539> created at line 0.
    Found 57-bit adder for signal <GND_60_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3543> created at line 0.
    Found 56-bit adder for signal <GND_60_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3547> created at line 0.
    Found 55-bit adder for signal <GND_60_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3551> created at line 0.
    Found 54-bit adder for signal <GND_60_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3555> created at line 0.
    Found 53-bit adder for signal <GND_60_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3559> created at line 0.
    Found 52-bit adder for signal <GND_60_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3563> created at line 0.
    Found 51-bit adder for signal <GND_60_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3567> created at line 0.
    Found 50-bit adder for signal <GND_60_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3571> created at line 0.
    Found 49-bit adder for signal <GND_60_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3575> created at line 0.
    Found 48-bit adder for signal <GND_60_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3579> created at line 0.
    Found 47-bit adder for signal <GND_60_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3583> created at line 0.
    Found 46-bit adder for signal <GND_60_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3587> created at line 0.
    Found 45-bit adder for signal <GND_60_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3591> created at line 0.
    Found 44-bit adder for signal <GND_60_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3595> created at line 0.
    Found 43-bit adder for signal <GND_60_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3599> created at line 0.
    Found 42-bit adder for signal <GND_60_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3603> created at line 0.
    Found 41-bit adder for signal <GND_60_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3607> created at line 0.
    Found 40-bit adder for signal <GND_60_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3611> created at line 0.
    Found 39-bit adder for signal <GND_60_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3615> created at line 0.
    Found 38-bit adder for signal <GND_60_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3619> created at line 0.
    Found 37-bit adder for signal <GND_60_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3623> created at line 0.
    Found 36-bit adder for signal <GND_60_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3627> created at line 0.
    Found 35-bit adder for signal <GND_60_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3631> created at line 0.
    Found 34-bit adder for signal <GND_60_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3635> created at line 0.
    Found 33-bit adder for signal <GND_60_o_b[31]_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n3639> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_69_OUT> created at line 0.
    Found 32-bit adder for signal <GND_60_o_a[31]_add_70_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1059 Multiplexer(s).
Unit <rem_32s_32s> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_61_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_61_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_61_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_61_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_61_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_61_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_61_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_61_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_61_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_61_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_61_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_61_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_61_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_61_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_61_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_61_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_61_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_61_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_61_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_61_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_61_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_61_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_61_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_61_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_61_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_61_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_61_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_61_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_61_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_61_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_61_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_61_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_62_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_62_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_62_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_62_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_62_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_62_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_62_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_62_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_62_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_62_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_62_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_62_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_62_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_62_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_62_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_62_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_62_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_62_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_62_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_62_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_62_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_62_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_62_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_62_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_62_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_62_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_62_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_62_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_62_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_62_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_62_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_62_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

Synthesizing Unit <FlowReg_M>.
    Related source file is "E:\1-Project\P6\CPU\FlowReg_M.v".
    Found 1-bit register for signal <dmwe_M>.
    Found 2-bit register for signal <rfwdsel_M>.
    Found 2-bit register for signal <rfwrsel_M>.
    Found 3-bit register for signal <dmtype_M>.
    Found 3-bit register for signal <tnew_M>.
    Found 5-bit register for signal <commandtype_M>.
    Found 5-bit register for signal <read2addr_M>.
    Found 32-bit register for signal <ALUres_M>.
    Found 32-bit register for signal <wddm_M>.
    Found 32-bit register for signal <pc8_M>.
    Found 32-bit register for signal <command_M>.
    Found 32-bit register for signal <commandAddr_M>.
    Found 32-bit register for signal <registerhi_M>.
    Found 32-bit register for signal <registerlo_M>.
    Found 1-bit register for signal <rfwe_M>.
    Found 3-bit subtractor for signal <tnew_E[2]_GND_63_o_sub_4_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 246 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FlowReg_M> synthesized.

Synthesizing Unit <M>.
    Related source file is "E:\1-Project\P6\CPU\M.v".
    Found 32-bit 4-to-1 multiplexer for signal <loadfromDM[31]_loadfromDM[7]_mux_13_OUT> created at line 16.
    Found 32-bit 4-to-1 multiplexer for signal <GND_64_o_GND_64_o_mux_20_OUT> created at line 21.
    Found 32-bit 7-to-1 multiplexer for signal <DMRes_M> created at line 7.
    Summary:
	inferred   5 Multiplexer(s).
Unit <M> synthesized.

Synthesizing Unit <FlowReg_W>.
    Related source file is "E:\1-Project\P6\CPU\FlowReg_W.v".
WARNING:Xst:647 - Input <commandtype_M> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <registerlo_M> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <rfwdsel_W>.
    Found 2-bit register for signal <rfwrsel_W>.
    Found 5-bit register for signal <commandtype_W>.
    Found 32-bit register for signal <ALUres_W>.
    Found 32-bit register for signal <DMRes_W>.
    Found 32-bit register for signal <pc8_W>.
    Found 32-bit register for signal <commandAddr_W>.
    Found 32-bit register for signal <command_W>.
    Found 32-bit register for signal <registerhi_W>.
    Found 32-bit register for signal <registerlo_W>.
    Found 1-bit register for signal <rfwe_W>.
    Summary:
	inferred 234 D-type flip-flop(s).
Unit <FlowReg_W> synthesized.

Synthesizing Unit <RiskSolveUnit>.
    Related source file is "E:\1-Project\P6\CPU\RiskSolveUnit.v".
WARNING:Xst:647 - Input <commandtype_E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <commandtype_W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <command_E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <command_M> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <command_W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <read1addr_D[4]_writeaddr_M[4]_equal_6_o> created at line 25
    Found 5-bit comparator equal for signal <read2addr_D[4]_writeaddr_M[4]_equal_15_o> created at line 38
    Found 5-bit comparator equal for signal <read1addr_E[4]_writeaddr_M[4]_equal_24_o> created at line 53
    Found 5-bit comparator equal for signal <read1addr_E[4]_writeaddr_W[4]_equal_27_o> created at line 56
    Found 5-bit comparator equal for signal <read2addr_E[4]_writeaddr_M[4]_equal_37_o> created at line 66
    Found 5-bit comparator equal for signal <read2addr_E[4]_writeaddr_W[4]_equal_40_o> created at line 69
    Found 5-bit comparator equal for signal <read2addr_M[4]_writeaddr_W[4]_equal_46_o> created at line 77
    Found 5-bit comparator equal for signal <read1addr_D[4]_writeaddr_E[4]_equal_55_o> created at line 91
    Found 3-bit comparator greater for signal <tuse_Drs[2]_tnew_E[2]_LessThan_56_o> created at line 91
    Found 5-bit comparator equal for signal <read2addr_D[4]_writeaddr_E[4]_equal_57_o> created at line 91
    Found 3-bit comparator greater for signal <tuse_Drt[2]_tnew_E[2]_LessThan_58_o> created at line 91
    Found 3-bit comparator greater for signal <tuse_Drs[2]_tnew_M[2]_LessThan_62_o> created at line 94
    Found 3-bit comparator greater for signal <tuse_Drt[2]_tnew_M[2]_LessThan_64_o> created at line 94
    Summary:
	inferred  13 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <RiskSolveUnit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 278
 3-bit subtractor                                      : 2
 32-bit adder                                          : 9
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 5
 33-bit adder                                          : 9
 34-bit adder                                          : 8
 35-bit adder                                          : 8
 36-bit adder                                          : 8
 37-bit adder                                          : 8
 38-bit adder                                          : 8
 39-bit adder                                          : 8
 40-bit adder                                          : 8
 41-bit adder                                          : 8
 42-bit adder                                          : 8
 43-bit adder                                          : 8
 44-bit adder                                          : 8
 45-bit adder                                          : 8
 46-bit adder                                          : 8
 47-bit adder                                          : 8
 48-bit adder                                          : 8
 49-bit adder                                          : 8
 50-bit adder                                          : 8
 51-bit adder                                          : 8
 52-bit adder                                          : 8
 53-bit adder                                          : 8
 54-bit adder                                          : 8
 55-bit adder                                          : 8
 56-bit adder                                          : 8
 57-bit adder                                          : 8
 58-bit adder                                          : 8
 59-bit adder                                          : 8
 60-bit adder                                          : 8
 61-bit adder                                          : 8
 62-bit adder                                          : 8
 63-bit adder                                          : 8
 64-bit adder                                          : 10
 64-bit subtractor                                     : 2
# Registers                                            : 55
 1-bit register                                        : 6
 1024-bit register                                     : 1
 2-bit register                                        : 8
 3-bit register                                        : 4
 32-bit register                                       : 28
 4-bit register                                        : 1
 5-bit register                                        : 7
# Latches                                              : 40
 1-bit latch                                           : 40
# Comparators                                          : 152
 3-bit comparator greater                              : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 3
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 11
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4686
 1-bit 2-to-1 multiplexer                              : 4528
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 11
 3-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 109
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 10
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 5-bit 2-to-1 multiplexer                              : 4
 5-bit 4-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <command_E_6> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_7> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_8> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_9> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_10> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_21> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_22> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_23> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_24> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_25> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_26> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_27> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_28> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_29> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_30> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_E_31> of sequential type is unconnected in block <rege>.
WARNING:Xst:2677 - Node <command_M_0> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_1> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_2> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_3> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_4> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_5> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_6> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_7> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_8> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_9> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_10> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_21> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_22> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_23> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_24> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_25> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_26> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_27> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_28> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_29> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_30> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_M_31> of sequential type is unconnected in block <regm>.
WARNING:Xst:2677 - Node <command_W_0> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_1> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_2> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_3> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_4> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_5> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_6> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_7> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_8> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_9> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_10> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_21> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_22> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_23> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_24> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_25> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_26> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_27> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_28> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_29> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_30> of sequential type is unconnected in block <regw>.
WARNING:Xst:2677 - Node <command_W_31> of sequential type is unconnected in block <regw>.

Synthesizing (advanced) Unit <mips>.
INFO:Xst:3231 - The small RAM <Mram_PWR_1_o_GND_1_o_mux_34_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <m_data_addr<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mips> synthesized (advanced).

Synthesizing (advanced) Unit <multdiv>.
The following registers are absorbed into counter <delay>: 1 register on signal <delay>.
Unit <multdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 147
 3-bit subtractor                                      : 2
 32-bit adder                                          : 5
 32-bit adder carry in                                 : 130
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 33-bit adder                                          : 1
 64-bit adder                                          : 2
 64-bit subtractor                                     : 2
# Counters                                             : 1
 32-bit down counter                                   : 1
# Registers                                            : 1961
 Flip-Flops                                            : 1961
# Comparators                                          : 152
 3-bit comparator greater                              : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 3
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 11
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4690
 1-bit 2-to-1 multiplexer                              : 4535
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 10
 3-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 108
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 10
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 5-bit 2-to-1 multiplexer                              : 3
 5-bit 4-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <commandtype_W_0> has a constant value of 0 in block <FlowReg_W>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <commandtype_W_1> has a constant value of 0 in block <FlowReg_W>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <commandtype_W_2> has a constant value of 0 in block <FlowReg_W>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <commandtype_W_3> has a constant value of 0 in block <FlowReg_W>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <commandtype_W_4> has a constant value of 0 in block <FlowReg_W>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <read1addr_E_2> in Unit <FlowReg_E> is equivalent to the following FF/Latch, which will be removed : <command_E_23> 
INFO:Xst:2261 - The FF/Latch <read2addr_E_3> in Unit <FlowReg_E> is equivalent to the following FF/Latch, which will be removed : <command_E_19> 
INFO:Xst:2261 - The FF/Latch <read1addr_E_3> in Unit <FlowReg_E> is equivalent to the following FF/Latch, which will be removed : <command_E_24> 
INFO:Xst:2261 - The FF/Latch <read2addr_E_4> in Unit <FlowReg_E> is equivalent to the following FF/Latch, which will be removed : <command_E_20> 
INFO:Xst:2261 - The FF/Latch <read1addr_E_0> in Unit <FlowReg_E> is equivalent to the following FF/Latch, which will be removed : <command_E_21> 
INFO:Xst:2261 - The FF/Latch <read1addr_E_4> in Unit <FlowReg_E> is equivalent to the following FF/Latch, which will be removed : <command_E_25> 
INFO:Xst:2261 - The FF/Latch <read2addr_E_1> in Unit <FlowReg_E> is equivalent to the following FF/Latch, which will be removed : <command_E_17> 
INFO:Xst:2261 - The FF/Latch <read2addr_E_0> in Unit <FlowReg_E> is equivalent to the following FF/Latch, which will be removed : <command_E_16> 
INFO:Xst:2261 - The FF/Latch <read1addr_E_1> in Unit <FlowReg_E> is equivalent to the following FF/Latch, which will be removed : <command_E_22> 
INFO:Xst:2261 - The FF/Latch <read2addr_E_2> in Unit <FlowReg_E> is equivalent to the following FF/Latch, which will be removed : <command_E_18> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    multdivop_D_3 in unit <controller>
    multdivop_D_0 in unit <controller>
    multdivop_D_1 in unit <controller>
    multdivop_D_2 in unit <controller>


Optimizing unit <FlowReg_D> ...

Optimizing unit <FlowReg_W> ...

Optimizing unit <mips> ...

Optimizing unit <PC> ...

Optimizing unit <controller> ...
WARNING:Xst:1293 - FF/Latch <bsel_D_1> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <asel_D_1> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tnew_D_2> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <npcop_2> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmpop_3> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <aluop_D_4> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tuse_Drs_1> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <RF> ...

Optimizing unit <CMP> ...

Optimizing unit <FlowReg_E> ...

Optimizing unit <E> ...

Optimizing unit <multdiv> ...

Optimizing unit <ALU> ...

Optimizing unit <FlowReg_M> ...

Optimizing unit <RiskSolveUnit> ...
WARNING:Xst:1293 - FF/Latch <rege/tnew_E_2> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rege/commandtype_E_4> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rege/aluop_E_4> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rege/bsel_E_1> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rege/asel_E_1> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regm/tnew_M_2> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regm/commandtype_M_4> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rege/command_E_31> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <rege/command_E_30> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <rege/command_E_29> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <rege/command_E_28> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <rege/command_E_27> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <rege/command_E_26> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <rege/command_E_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <rege/command_E_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <rege/command_E_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <rege/command_E_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <rege/command_E_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_31> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_30> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_29> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_28> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_27> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_26> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_5> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/command_M_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_31> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_30> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_29> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_28> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_27> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_26> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_20> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_19> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_18> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_17> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_16> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_15> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_14> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_13> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_12> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_11> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_5> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerlo_M_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_31> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_30> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_29> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_28> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_27> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_26> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_20> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_19> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_18> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_17> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_16> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_15> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_14> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_13> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_12> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_11> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_5> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regm/registerhi_M_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_31> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_30> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_29> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_28> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_27> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_26> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_20> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_19> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_18> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_17> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_16> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_15> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_14> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_13> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_12> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_11> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_5> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerlo_W_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_31> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_30> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_29> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_28> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_27> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_26> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_5> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/command_W_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_31> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_30> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_29> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_28> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_27> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_26> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_20> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_19> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_18> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_17> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_16> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_15> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_14> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_13> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_12> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_11> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_5> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <regw/registerhi_W_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:1293 - FF/Latch <maind/mainrf/register_0_1> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_0> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_31> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_30> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_29> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_28> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_27> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_26> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_25> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_24> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_23> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_22> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_21> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_20> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_19> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_18> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_17> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_16> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_15> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_14> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_13> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_12> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_11> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_10> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_9> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_8> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_7> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_6> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_5> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <maine/mainmultdiv/delay_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_31> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_30> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_29> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_28> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_27> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_26> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_25> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_24> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_23> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_22> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_21> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_20> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_19> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_18> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_17> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_16> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_15> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_14> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_13> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_12> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_11> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_10> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_9> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_8> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_7> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_6> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_5> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_4> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_3> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <maind/mainrf/register_0_2> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rege/commandAddr_E_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <rege/pc8_E_0> 
INFO:Xst:2261 - The FF/Latch <rege/commandAddr_E_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <rege/pc8_E_1> 
INFO:Xst:2261 - The FF/Latch <rege/commandAddr_E_2> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <rege/pc8_E_2> 
INFO:Xst:2261 - The FF/Latch <regm/commandAddr_M_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <regm/pc8_M_0> 
INFO:Xst:2261 - The FF/Latch <regm/commandAddr_M_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <regm/pc8_M_1> 
INFO:Xst:2261 - The FF/Latch <regm/commandAddr_M_2> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <regm/pc8_M_2> 
INFO:Xst:2261 - The FF/Latch <regw/commandAddr_W_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <regw/pc8_W_0> 
INFO:Xst:2261 - The FF/Latch <regw/commandAddr_W_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <regw/pc8_W_1> 
INFO:Xst:2261 - The FF/Latch <regw/commandAddr_W_2> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <regw/pc8_W_2> 
INFO:Xst:2261 - The FF/Latch <regm/command_M_20> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <regm/read2addr_M_4> 
INFO:Xst:2261 - The FF/Latch <regm/command_M_16> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <regm/read2addr_M_0> 
INFO:Xst:2261 - The FF/Latch <regm/command_M_17> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <regm/read2addr_M_1> 
INFO:Xst:2261 - The FF/Latch <regm/command_M_18> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <regm/read2addr_M_2> 
INFO:Xst:2261 - The FF/Latch <regm/command_M_19> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <regm/read2addr_M_3> 
INFO:Xst:2261 - The FF/Latch <rege/extres_E_31> in Unit <mips> is equivalent to the following 15 FFs/Latches, which will be removed : <rege/extres_E_30> <rege/extres_E_29> <rege/extres_E_28> <rege/extres_E_27> <rege/extres_E_26> <rege/extres_E_25> <rege/extres_E_24> <rege/extres_E_23> <rege/extres_E_22> <rege/extres_E_21> <rege/extres_E_20> <rege/extres_E_19> <rege/extres_E_18> <rege/extres_E_17> <rege/extres_E_16> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 548.
Optimizing block <mips> to meet ratio 100 (+ 5) of 600 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <mips>, final ratio is 596.
FlipFlop regm/ALUres_M_0 has been replicated 1 time(s)
FlipFlop regm/ALUres_M_1 has been replicated 1 time(s)
FlipFlop regm/commandtype_M_0 has been replicated 4 time(s)
FlipFlop regm/commandtype_M_1 has been replicated 4 time(s)
FlipFlop regm/commandtype_M_2 has been replicated 4 time(s)
FlipFlop regm/commandtype_M_3 has been replicated 4 time(s)
FlipFlop regw/rfwdsel_W_0 has been replicated 7 time(s)
FlipFlop regw/rfwdsel_W_1 has been replicated 6 time(s)
FlipFlop regw/rfwrsel_W_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1731
 Flip-Flops                                            : 1731

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19354
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 61
#      LUT2                        : 345
#      LUT3                        : 2491
#      LUT4                        : 2232
#      LUT5                        : 3267
#      LUT6                        : 4265
#      MUXCY                       : 4002
#      MUXF7                       : 90
#      VCC                         : 1
#      XORCY                       : 2563
# FlipFlops/Latches                : 1764
#      FDE                         : 68
#      FDR                         : 511
#      FDRE                        : 1150
#      FDSE                        : 2
#      LD                          : 4
#      LDC                         : 25
#      LDP                         : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 267
#      IBUF                        : 65
#      OBUF                        : 202
# DSPs                             : 8
#      DSP48A1                     : 8

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1764  out of   4800    36%  
 Number of Slice LUTs:                12697  out of   2400   529% (*) 
    Number used as Logic:             12697  out of   2400   529% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  14052
   Number with an unused Flip Flop:   12288  out of  14052    87%  
   Number with an unused LUT:          1355  out of  14052     9%  
   Number of fully used LUT-FF pairs:   409  out of  14052     2%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                         268
 Number of bonded IOBs:                 268  out of    102   262% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      8  out of      8   100%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                                                         | Clock buffer(FF name)                      | Load  |
---------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
clk                                                                                                                  | BUFGP                                      | 1731  |
maind/maincontroller/command[31]_command[5]_MUX_246_o(maind/maincontroller/Mmux_command[31]_command[5]_MUX_246_o14:O)| BUFG(*)(maind/maincontroller/tuse_Drt_0)   | 29    |
maind/maincontroller/multdivop_D_3_G(maind/maincontroller/commandtype_D[4]_command[5]_OR_723_o:O)                    | NONE(*)(maind/maincontroller/multdivop_D_3)| 4     |
---------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 148.916ns (Maximum Frequency: 6.715MHz)
   Minimum input arrival time before clock: 7.176ns
   Maximum output required time after clock: 14.035ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 148.916ns (frequency: 6.715MHz)
  Total number of paths / destination ports: 117409024225658020000000000000000000000000000000000000000 / 3087
-------------------------------------------------------------------------
Delay:               148.916ns (Levels of Logic = 451)
  Source:            regm/rfwrsel_M_1 (FF)
  Destination:       maine/mainmultdiv/temphi_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: regm/rfwrsel_M_1 to maine/mainmultdiv/temphi_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.525   1.155  regm/rfwrsel_M_1 (regm/rfwrsel_M_1)
     LUT4:I3->O            5   0.254   1.069  Mmux_writeaddr_M51 (writeaddr_M<4>)
     LUT6:I3->O            7   0.235   1.138  mainrisksolveunit/GND_66_o_GND_66_o_AND_2237_o5 (mainrisksolveunit/GND_66_o_GND_66_o_AND_2237_o5)
     LUT6:I3->O           13   0.235   1.098  mainrisksolveunit/GND_66_o_GND_66_o_AND_2237_o6_1 (mainrisksolveunit/GND_66_o_GND_66_o_AND_2237_o6)
     LUT6:I5->O            1   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Msub_b[31]_unary_minus_3_OUT_lut<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Msub_b[31]_unary_minus_3_OUT_lut<0>)
     XORCY:LI->O          43   0.149   1.704  maine/mainmultdiv/a[31]_b[31]_rem_11/Msub_b[31]_unary_minus_3_OUT_xor<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/b[31]_unary_minus_3_OUT<0>)
     LUT3:I2->O            2   0.254   1.156  maine/mainmultdiv/a[31]_b[31]_rem_11/Mmux_b[31]_b[31]_mux_3_OUT110_1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mmux_b[31]_b[31]_mux_3_OUT110)
     LUT5:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<5>)
     MUXCY:CI->O          47   0.235   1.771  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0002_INV_1894_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0002_INV_1894_o)
     LUT6:I5->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o1642 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_5521_o)
     LUT5:I1->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<5>)
     MUXCY:CI->O          49   0.235   1.804  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0003_INV_1958_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0003_INV_1958_o)
     LUT5:I4->O            4   0.254   1.080  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o1971 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_5584_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<6>)
     MUXCY:CI->O          56   0.023   1.868  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0004_INV_2021_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0004_INV_2021_o)
     LUT6:I5->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o11291 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_5645_o)
     LUT5:I1->O            1   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_lut<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<6>)
     MUXCY:CI->O          84   0.235   2.085  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0005_INV_2083_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0005_INV_2083_o)
     LUT6:I5->O            4   0.254   1.080  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o11611 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_5705_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<6>)
     MUXCY:CI->O          66   0.235   1.945  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0006_INV_2144_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0006_INV_2144_o)
     LUT6:I5->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o11941 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_5765_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<6>)
     MUXCY:CI->O          71   0.235   1.984  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0007_INV_2204_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0007_INV_2204_o)
     LUT5:I4->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o12291 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_5826_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<7>)
     MUXCY:CI->O          76   0.235   2.023  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0008_INV_2263_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0008_INV_2263_o)
     LUT5:I4->O            2   0.254   1.156  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o12561 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_5878_o)
     LUT5:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_lutdi3 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_cy<7>)
     MUXCY:CI->O          85   0.023   2.093  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0009_INV_2321_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0009_INV_2321_o)
     LUT5:I4->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o12951 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_5941_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<7>)
     MUXCY:CI->O         110   0.235   2.240  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0010_INV_2378_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0010_INV_2378_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o13261 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_5995_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<8>)
     MUXCY:CI->O         101   0.235   2.212  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0011_INV_2434_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0011_INV_2434_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o13591 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6050_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<8>)
     MUXCY:CI->O         105   0.235   2.224  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0012_INV_2489_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0012_INV_2489_o)
     LUT5:I4->O            2   0.254   1.156  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o13841 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6096_o)
     LUT5:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0013_INV_2543_o_lutdi5 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0013_INV_2543_o_lutdi5)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0013_INV_2543_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0013_INV_2543_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0013_INV_2543_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0013_INV_2543_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0013_INV_2543_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0013_INV_2543_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0013_INV_2543_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0013_INV_2543_o_cy<8>)
     MUXCY:CI->O         111   0.023   2.243  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0013_INV_2543_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0013_INV_2543_o)
     LUT5:I4->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o14271 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6159_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<9>)
     MUXCY:CI->O         117   0.023   2.261  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0014_INV_2596_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0014_INV_2596_o)
     LUT5:I4->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o14601 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6211_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<9>)
     MUXCY:CI->O         138   0.235   2.326  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0015_INV_2648_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0015_INV_2648_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o14911 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6260_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<9>)
     MUXCY:CI->O         133   0.235   2.311  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0016_INV_2699_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0016_INV_2699_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o15241 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6310_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<9>)
     MUXCY:CI->O         139   0.235   2.329  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0017_INV_2749_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0017_INV_2749_o)
     LUT5:I4->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o15581 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6360_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<10>)
     MUXCY:CI->O         143   0.023   2.341  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0018_INV_2798_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0018_INV_2798_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o15911 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6408_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<10>)
     MUXCY:CI->O         150   0.023   2.363  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0019_INV_2846_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0019_INV_2846_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o16251 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6456_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<10>)
     MUXCY:CI->O         164   0.235   2.378  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0020_INV_2893_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0020_INV_2893_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o16561 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6500_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<11>)
     MUXCY:CI->O         166   0.235   2.380  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0021_INV_2939_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0021_INV_2939_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o16891 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6545_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<11>)
     MUXCY:CI->O         170   0.235   2.384  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0022_INV_2984_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0022_INV_2984_o)
     LUT5:I4->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o17241 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6591_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<11>)
     MUXCY:CI->O         176   0.235   2.391  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0023_INV_3028_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0023_INV_3028_o)
     LUT5:I4->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o17571 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6634_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<12>)
     MUXCY:CI->O         184   0.023   2.399  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0024_INV_3071_o_cy<13> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0024_INV_3071_o)
     LUT5:I4->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o17901 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6676_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<12>)
     MUXCY:CI->O         196   0.235   2.412  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0025_INV_3113_o_cy<13> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0025_INV_3113_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o18211 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6715_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<12>)
     MUXCY:CI->O         198   0.235   2.414  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0026_INV_3154_o_cy<13> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0026_INV_3154_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o18541 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6755_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<12>)
     MUXCY:CI->O         199   0.235   2.415  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0027_INV_3194_o_cy<13> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0027_INV_3194_o)
     LUT5:I4->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o18881 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6795_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<13> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<13>)
     MUXCY:CI->O         194   0.023   2.410  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0028_INV_3233_o_cy<14> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0028_INV_3233_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o19211 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6833_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_lutdi1 (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<13> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<13>)
     MUXCY:CI->O         171   0.023   2.385  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0029_INV_3271_o_cy<14> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0029_INV_3271_o)
     LUT5:I4->O            3   0.254   1.042  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o19551 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6871_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<13> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<13>)
     MUXCY:CI->O         133   0.235   2.311  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0030_INV_3308_o_cy<14> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0030_INV_3308_o)
     LUT5:I4->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o19881 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6907_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<13> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<14> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<14>)
     MUXCY:CI->O          90   0.235   2.131  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0031_INV_3344_o_cy<15> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0031_INV_3344_o)
     LUT5:I4->O            5   0.254   1.117  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o110211 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6942_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<13> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<14> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<14>)
     MUXCY:CI->O         125   0.235   2.286  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0032_INV_3379_o_cy<15> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0032_INV_3379_o)
     LUT5:I4->O            2   0.254   1.002  maine/mainmultdiv/a[31]_b[31]_mod_13/Mmux_a[31]_GND_62_o_MUX_10008_o110541 (maine/mainmultdiv/a[31]_b[31]_rem_11/a[31]_GND_60_o_MUX_6976_o)
     LUT4:I0->O            0   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_lutdi (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<13> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<14> (maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<14>)
     MUXCY:CI->O          65   0.235   1.937  maine/mainmultdiv/a[31]_b[31]_rem_11/Mcompar_BUS_0033_INV_3413_o_cy<15> (maine/mainmultdiv/a[31]_b[31]_rem_11/BUS_0033_INV_3413_o)
     LUT5:I4->O            1   0.254   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_lut<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_lut<0>)
     MUXCY:S->O            1   0.215   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<0> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<1> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<2> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<3> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<4> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<5> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<6> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<7> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<8> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<9> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<10> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<11> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<12> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<13> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<14> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<15> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<16> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<17> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<18> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<19> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<20> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<21> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<22> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<23> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<24> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<25> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<26> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<27> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<28> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<29> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<30> (maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_cy<30>)
     XORCY:CI->O           1   0.206   0.682  maine/mainmultdiv/a[31]_b[31]_rem_11/Madd_GND_60_o_a[31]_add_70_OUT[31:0]_xor<31> (maine/mainmultdiv/a[31]_b[31]_rem_11/GND_60_o_a[31]_add_70_OUT[31:0]<31>)
     LUT6:I5->O            1   0.254   0.000  maine/mainmultdiv/Mmux_multdivop[3]_temphi[31]_wide_mux_25_OUT517 (maine/mainmultdiv/multdivop[3]_temphi[31]_wide_mux_25_OUT<31>)
     FDE:D                     0.074          maine/mainmultdiv/temphi_31
    ----------------------------------------
    Total                    148.916ns (37.657ns logic, 111.258ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'maind/maincontroller/command[31]_command[5]_MUX_246_o'
  Clock period: 4.368ns (frequency: 228.944MHz)
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Delay:               4.368ns (Levels of Logic = 2)
  Source:            maind/maincontroller/npcop_0 (LATCH)
  Destination:       maind/maincontroller/npcop_0 (LATCH)
  Source Clock:      maind/maincontroller/command[31]_command[5]_MUX_246_o falling
  Destination Clock: maind/maincontroller/command[31]_command[5]_MUX_246_o falling

  Data Path: maind/maincontroller/npcop_0 to maind/maincontroller/npcop_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             63   0.581   2.150  maind/maincontroller/npcop_0 (maind/maincontroller/npcop_0)
     LUT3:I0->O            1   0.235   1.112  maind/maincontroller/Mmux_GND_6_o_asel_D[1]_MUX_378_o112_SW0 (N99)
     LUT6:I1->O            1   0.254   0.000  maind/maincontroller/Mmux_GND_6_o_asel_D[1]_MUX_378_o112 (maind/maincontroller/GND_6_o_npcop[2]_MUX_138_o)
     LDC:D                     0.036          maind/maincontroller/npcop_0
    ----------------------------------------
    Total                      4.368ns (1.106ns logic, 3.262ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1963 / 1795
-------------------------------------------------------------------------
Offset:              7.176ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       rege/tnew_E_1 (FF)
  Destination Clock: clk rising

  Data Path: reset to rege/tnew_E_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1477   1.328   2.732  reset_IBUF (reset_IBUF)
     LUT4:I3->O          189   0.254   2.403  rege/GND_52_o_GND_52_o_OR_803_o1 (rege/GND_52_o_GND_52_o_OR_803_o)
     FDR:R                     0.459          rege/asel_E_0
    ----------------------------------------
    Total                      7.176ns (2.041ns logic, 5.135ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4325 / 202
-------------------------------------------------------------------------
Offset:              14.035ns (Levels of Logic = 7)
  Source:            regw/rfwrsel_W_0 (FF)
  Destination:       m_data_wdata<15> (PAD)
  Source Clock:      clk rising

  Data Path: regw/rfwrsel_W_0 to m_data_wdata<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.525   1.263  regw/rfwrsel_W_0 (regw/rfwrsel_W_0)
     LUT4:I2->O           39   0.250   1.865  Mmux_w_grf_addr51 (w_grf_addr_4_OBUF)
     LUT4:I1->O            1   0.235   1.137  mainrisksolveunit/GND_66_o_GND_66_o_AND_2241_o11 (mainrisksolveunit/GND_66_o_GND_66_o_AND_2241_o1)
     LUT6:I0->O           33   0.254   1.537  mainrisksolveunit/GND_66_o_GND_66_o_AND_2241_o4 (mainrisksolveunit/GND_66_o_GND_66_o_AND_2241_o4)
     LUT2:I1->O           16   0.254   1.612  mainrisksolveunit/GND_66_o_GND_66_o_AND_2241_o5 (forward_DM_M<0>)
     LUT6:I1->O            2   0.254   1.002  Mmux_m_data_wdata171 (Mmux_m_data_wdata171)
     LUT6:I2->O            1   0.254   0.681  Mmux_m_data_wdata311 (m_data_wdata_8_OBUF)
     OBUF:I->O                 2.912          m_data_wdata_8_OBUF (m_data_wdata<8>)
    ----------------------------------------
    Total                     14.035ns (4.938ns logic, 9.097ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
clk                                                  |  148.916|         |         |         |
maind/maincontroller/command[31]_command[5]_MUX_246_o|         |    9.412|         |         |
maind/maincontroller/multdivop_D_3_G                 |         |    1.336|         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock maind/maincontroller/command[31]_command[5]_MUX_246_o
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
clk                                                  |         |         |   14.854|         |
maind/maincontroller/command[31]_command[5]_MUX_246_o|         |         |    4.368|         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock maind/maincontroller/multdivop_D_3_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   13.001|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 95.00 secs
Total CPU time to Xst completion: 95.49 secs
 
--> 

Total memory usage is 4688788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  380 (   0 filtered)
Number of infos    :   30 (   0 filtered)

