--------------- Build Started: 05/05/2023 15:44:35 Project: ProjectDino, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\thoma\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "D:\Polytech\MA1 2022-2023 ULB\Q2\ELEC-H310 -- Digital Electronics\Coding\INFO_H310\Dinosaur\ProjectDino.cydsn\ProjectDino.cyprj" -d CY8C5888LTI-LP097 -s "D:\Polytech\MA1 2022-2023 ULB\Q2\ELEC-H310 -- Digital Electronics\Coding\INFO_H310\Dinosaur\ProjectDino.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Error: plm.M0046: E2705: Port 12 can only support one interrupt at a time and cannot include pin component "SW2(0)" since the port is already assigned an interrupt from "SW1".
Error: plm.M0046: E2055: An error occurred during placement of the design.
Error: plm.M0046: "D:\PSoC\PSoC Creator\4.4\PSoC Creator\bin/sjplacer.exe" failed (0x00000001)
Dependency Generation...
Cleanup...
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Build Failed: 05/05/2023 15:44:39 ---------------
