Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Phantom/Desktop/Ch_5/Multiplier/test_test_GCD_isim_beh.exe -prj C:/Users/Phantom/Desktop/Ch_5/Multiplier/test_test_GCD_beh.prj work.test_test_GCD work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Phantom/Desktop/Ch_5/Multiplier/new_GCD.v" into library work
Analyzing Verilog file "C:/Users/Phantom/Desktop/Ch_5/Multiplier/test_test_GCD.v" into library work
ERROR:HDLCompiler:806 - "C:/Users/Phantom/Desktop/Ch_5/Multiplier/test_test_GCD.v" Line 68: Syntax error near "end".
ERROR:HDLCompiler:598 - "C:/Users/Phantom/Desktop/Ch_5/Multiplier/test_test_GCD.v" Line 25: Module <test_new_GCD> ignored due to previous errors.
Verilog file C:/Users/Phantom/Desktop/Ch_5/Multiplier/test_test_GCD.v ignored due to errors
