$date
	Sat Oct 22 19:16:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1044966
b11100 &
b11100 %
1$
b11100 !
1"
#1044967
0"
#1044970
b1110 &
b1110 %
#1044974
b111 &
b111 %
#1044978
b10110 &
b10110 %
#1044982
b1011 &
b1011 %
#1044986
b100010 &
b100010 %
#1044990
b10001 &
b10001 %
#1044994
b110100 &
b110100 %
#1044998
b11010 &
b11010 %
#1045002
b1101 &
b1101 %
#1045006
b101000 &
b101000 %
#1045010
b10100 &
b10100 %
#1045014
b1010 &
b1010 %
#1045018
b101 &
b101 %
#1045022
b10000 &
b10000 %
#1045026
b1000 &
b1000 %
#1045030
b100 &
b100 %
#1045034
b10 &
b10 %
#1045038
b1 &
1#
b1 %
#1045042
b0 &
b0 %
0#
0$
#2080275
b10 !
1"
#2080278
b10 &
b10 %
1$
#2080279
0"
#2080282
b1 &
b1 %
1#
#2080286
b0 &
0#
b0 %
0$
#3009143
b10000 !
1"
#3009146
b10000 &
b10000 %
1$
#3009147
0"
#3009150
b1000 &
b1000 %
#3009154
b100 &
b100 %
#3009158
b10 &
b10 %
#3009162
b1 &
b1 %
1#
#3009166
b0 &
0#
b0 %
0$
#4500012
