global coverage_group 0 $unit::coverage::mmu_cover __coverage_coverage.mmu_cover unused_coverage_mmu_cover_loop_label $unit 0 0 0 1 $unit::/usr/synopsys/vcs-L-2016.06//etc/uvm-1.2/macros/uvm_callback_defines.svh::/usr/synopsys/vcs-L-2016.06//etc/uvm-1.2/macros/uvm_deprecated_defines.svh...@2380028462 ( )
 1 1
 67 /home/user1/docker/OpenHW/cva6_work/MMU_verif/mmu_verif/coverage.sv
 8 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
0
 8 iptw_hit 10 0 0 0 53 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn 53 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 6 0 0 1 0 0 0
 0
 0
 0
 0
 0
 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_4
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 4 0 1 1 1 7 ptw_hit 12 0 4 0 -1 0 0 0 0 0 0 1 3 1 1 0 0 -1 4 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_0 0 0 0 0 0 0 0
 1 0 0 -1 4 0 1 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_2 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_1 0 0 0 0 0 0 0
 1 0 0 -1 4 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_3 0 0 0 0 0 0 0

 11 ish_tlb_hit 15 0 0 0 53 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn 53 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 6 0 0 1 0 0 0
 0
 0
 0
 0
 0
 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_7
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 4 0 1 1 1 10 sh_tlb_hit 17 0 4 0 -1 0 0 0 0 0 0 1 2 1 1 0 0 -1 4 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_5 0 0 0 0 0 0 0
 1 0 0 -1 4 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_6 0 0 0 0 0 0 0

 8 itlb_hit 20 0 0 0 53 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn 53 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 6 0 0 1 0 0 0
 0
 0
 0
 0
 0
 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_8
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 1 1 1 7 tlb_hit 22 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_6 0 0 0 0 0 0 0

 4 miss 25 0 0 0 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_9 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 5 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 4 0 1 1 1 8 all_miss 26 0 4 0 -1 0 0 0 0 0 0 1 3 1 1 0 0 -1 4 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_a 0 0 0 0 0 0 0
 1 0 0 -1 4 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_b 0 0 0 0 0 0 0
 1 0 0 -1 4 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_c 0 0 0 0 0 0 0

 8 prioirty 29 0 0 0 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_d 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 7 0 0 1 0 0 0
 0
 0
 0
 0
 0
 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_f
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 7 i_d_tlb 31 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 55 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_e 0 0 0 0 0 0 0

 11 itlb_access 34 0 0 0 56 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_10 56 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_10 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 7 0 0 1 0 0 0
 0
 0
 0
 0
 0
 56 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_12
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 1 1 1 9 itlb_only 36 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 56 coverage::_vcs_unit__2380028462_coverage_mmu_cover_fn_11 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 $unit::coverage::mmu_fsm __coverage_coverage.mmu_fsm unused_coverage_mmu_fsm_loop_label $unit 0 1 0 1 $unit::/usr/synopsys/vcs-L-2016.06//etc/uvm-1.2/macros/uvm_callback_defines.svh::/usr/synopsys/vcs-L-2016.06//etc/uvm-1.2/macros/uvm_deprecated_defines.svh...@2380028462 ( )
 0 41 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
2
 15 permission_bits 43 0 0 0 51 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn 51 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 8 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 4 1 1 0 0 1 1 3 wrv 44 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 4 xwrv 45 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_1 0 0 0 0 0 0 0
 1 1 0 0 1 1 9 superpage 46 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_2 0 0 0 0 0 0 0
 1 1 0 0 1 1 9 a_not_set 47 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_3 0 0 0 0 0 0 0

 11 dtlb_access 51 0 0 0 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_4 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 7 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 1 1 1 9 dtlb_only 52 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_5 0 0 0 0 0 0 0

 4 ppn0 55 0 0 0 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_6 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 10 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 8 all_zero 56 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 not_zero 57 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_8 0 0 0 0 0 0 0

 5 iwalk 60 0 0 0 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_9 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 4 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 7 i_error 61 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 11 i_valid_upd 62 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_b 0 0 0 0 0 0 0

 8 lsu_walk 65 0 0 0 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_c 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 4 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 7 d_error 66 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 11 d_valid_upd 67 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_b 0 0 0 0 0 0 0

 12 lsu_is_store 70 0 0 0 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_d 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 9 store_req 71 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_e 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 load_req 72 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_f 0 0 0 0 0 0 0

 7 mxr_bit 75 0 0 0 54 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_10 54 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_10 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 76 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_e 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 77 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_f 0 0 0 0 0 0 0

 7 sum_bit 80 0 0 0 54 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_11 54 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_11 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 81 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_e 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 82 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 53 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_f 0 0 0 0 0 0 0

 8 priv_lvl 85 0 0 0 54 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_12 54 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_12 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 6 s_mode 86 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 54 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_13 0 0 0 0 0 0 0
 1 1 0 0 1 1 6 u_mode 87 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 54 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_14 0 0 0 0 0 0 0

 9 ptw_fsm_1 0 90 0 0 0 0 3 0 3 2 -1 0 0 0
 0
 0
 0
 0 0
 54 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_15 0
 0
 0
 0
 0
 0
 0
 4 1 1 0 0 -1 0 0 1 1 5 mode1 92 0 1 0 1 3 1 0 0 1 3 wrv 0 0 0 0 0 1 0 3 1 7 i_error 0 0 0 0 0 0 0 0 0 0 0 0
 1 1 0 0 -1 0 0 1 1 5 mode3 93 0 1 0 1 5 1 0 0 1 9 superpage 0 0 0 0 0 1 0 3 1 7 i_error 0 0 0 0 0 0 0 1 0 2 1 8 not_zero 0 0 0 0 0 0 0 0 0 0 0 0
 1 1 0 0 -1 0 0 1 1 5 mode4 94 0 1 0 1 5 1 0 0 1 9 superpage 0 0 0 0 0 1 0 3 1 11 i_valid_upd 0 0 0 0 0 0 0 1 0 2 1 8 all_zero 0 0 0 0 0 0 0 0 0 0 0 0
 1 1 0 0 -1 0 0 1 1 5 mode5 95 0 1 0 1 5 1 0 0 1 9 a_not_set 0 0 0 0 0 1 0 3 1 7 i_error 0 0 0 0 0 0 0 1 0 2 1 8 all_zero 0 0 0 0 0 0 0 0 0 0 0 0

 9 ptw_fsm_2 0 98 0 0 0 0 6 0 4 5 6 7 8 -1 0 0 0
 0
 0
 0
 0 0
 54 coverage::_vcs_unit__2380028462_coverage_mmu_fsm_fn_15 0
 0
 0
 0
 0
 0
 0
 6 1 1 0 0 -1 0 0 1 1 5 mode6 100 0 1 0 1 5 1 0 0 1 9 a_not_set 0 0 0 0 0 1 0 4 1 7 d_error 0 0 0 0 0 0 0 1 0 5 1 9 store_req 0 0 0 0 0 0 0 0 0 0 0 0
 1 1 0 0 -1 0 0 1 1 5 mode7 101 0 1 0 1 5 1 0 0 1 9 a_not_set 0 0 0 0 0 1 0 4 1 7 d_error 0 0 0 0 0 0 0 1 0 5 1 8 load_req 0 0 0 0 0 0 0 0 0 0 0 0
 1 1 0 0 -1 0 0 1 1 5 mode8 102 0 1 0 1 7 1 0 0 1 9 superpage 0 0 0 0 0 1 0 4 1 7 d_error 0 0 0 0 0 0 0 1 0 5 1 8 load_req 0 0 0 0 0 0 0 1 0 6 1 7 not_set 0 0 0 0 0 0 0 0 0 0 0 0
 1 1 0 0 -1 0 0 1 1 5 mode9 103 0 1 0 1 11 1 0 0 1 9 superpage 0 0 0 0 0 1 0 4 1 11 d_valid_upd 0 0 0 0 0 0 0 1 0 5 1 8 load_req 0 0 0 0 0 0 0 1 0 6 1 3 set 0 0 0 0 0 0 0 1 0 7 1 7 not_set 0 0 0 0 0 0 0 1 0 8 1 6 u_mode 0 0 0 0 0 0 0 0 0 0 0 0
 1 1 0 0 -1 0 0 1 1 6 mode10 104 0 1 0 1 11 1 0 0 1 9 superpage 0 0 0 0 0 1 0 4 1 7 d_error 0 0 0 0 0 0 0 1 0 5 1 8 load_req 0 0 0 0 0 0 0 1 0 6 1 3 set 0 0 0 0 0 0 0 1 0 7 1 7 not_set 0 0 0 0 0 0 0 1 0 8 1 6 s_mode 0 0 0 0 0 0 0 0 0 0 0 0
 1 1 0 0 -1 0 0 1 1 6 mode11 105 0 1 0 1 11 1 0 0 1 9 superpage 0 0 0 0 0 1 0 4 1 11 d_valid_upd 0 0 0 0 0 0 0 1 0 5 1 8 load_req 0 0 0 0 0 0 0 1 0 6 1 3 set 0 0 0 0 0 0 0 1 0 7 1 3 set 0 0 0 0 0 0 0 1 0 8 1 6 s_mode 0 0 0 0 0 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 $unit::coverage::mmu_signals __coverage_coverage.mmu_signals unused_coverage_mmu_signals_loop_label $unit 0 1 0 1 $unit::/usr/synopsys/vcs-L-2016.06//etc/uvm-1.2/macros/uvm_callback_defines.svh::/usr/synopsys/vcs-L-2016.06//etc/uvm-1.2/macros/uvm_deprecated_defines.svh...@2380028462 ( )
 0 110 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

41
0
10
 5 flush 112 0 0 0 55 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn 55 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 113 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 114 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 18 enable_translation 117 0 0 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 118 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 119 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 20 en_ld_st_translation 121 0 0 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 122 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 123 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 16 icache_fetch_req 126 0 0 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_4 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 9 Fetch_req 127 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 11 no_fect_req 128 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 12 icache_vaddr 130 0 0 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_5 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 4 1 1 0 0 1 1 3 max 131 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_6 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 min 132 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 4 vpn1 133 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_8 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_9 0 0 0 0 0
 1 1 0 0 1 1 4 vpn2 134 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_a 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_b 0 0 0 0 0

 19 misaligned_ex_cause 138 0 0 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_c 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 max 139 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_6 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 min 140 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 5 range 141 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_d 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_e 0 0 0 0 0

 18 misaligned_ex_tval 143 0 0 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_f 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_f 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 max 144 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_6 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 min 145 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 5 range 146 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_d 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_e 0 0 0 0 0

 19 misaligned_ex_valid 148 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_10 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_10 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 149 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 150 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 7 lsu_req 154 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_11 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_11 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 155 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 156 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 9 lsu_vaddr 158 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_12 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_12 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 4 1 1 0 0 1 1 3 max 159 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_6 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 min 160 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 4 vpn1 161 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_8 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_9 0 0 0 0 0
 1 1 0 0 1 1 4 vpn2 162 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_a 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_b 0 0 0 0 0

 12 lsu_is_store 166 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_13 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_13 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 167 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 168 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 8 priv_lvl 170 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_14 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_14 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 6 m_mode 171 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_15 0 0 0 0 0 0 0
 1 1 0 0 1 1 6 u_mode 172 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_16 0 0 0 0 0 0 0
 1 1 0 0 1 1 6 s_mode 173 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_17 0 0 0 0 0 0 0

 14 ld_st_priv_lvl 175 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_18 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_18 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 6 m_mode 176 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_15 0 0 0 0 0 0 0
 1 1 0 0 1 1 6 u_mode 177 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_16 0 0 0 0 0 0 0
 1 1 0 0 1 1 6 s_mode 178 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_17 0 0 0 0 0 0 0

 3 sum 180 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_19 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_19 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 181 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 182 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 3 mxr 184 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1a 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1a 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 185 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 186 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 8 satp_ppn 188 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1b 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 22 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 min 189 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1c 0 0 0 0 0 0 0
 1 1 0 0 1 1 5 range 190 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1d 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1e 0 0 0 0 0
 1 1 0 0 1 1 3 max 191 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1f 0 0 0 0 0 0 0

 4 asid 193 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_20 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_20 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 194 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 195 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 18 asid_to_be_flushed 198 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_21 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_21 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 199 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 200 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 19 vaddr_to_be_flushed 202 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_22 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_22 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 4 1 1 0 0 1 1 3 max 203 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_6 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 min 204 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 4 vpn1 205 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_8 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_9 0 0 0 0 0
 1 1 0 0 1 1 4 vpn2 206 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_a 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_b 0 0 0 0 0

 9 flush_tlb 208 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_23 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_23 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 209 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 210 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 9 req_grant 214 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_24 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_24 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 7 granted 215 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_15 0 0 0 0 0 0 0
 1 1 0 0 1 1 11 not_granted 216 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_16 0 0 0 0 0 0 0

 25 req_port_rdata_permission 218 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_25 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_25 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 8 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 1 1 1 10 permission 219 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_26 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_27 0 0 0 0 0

 19 req_port_rdata_ppn0 221 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_28 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_28 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 10 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 1 1 1 4 ppn0 222 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_29 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2a 0 0 0 0 0

 19 req_port_rdata_ppn1 224 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2b 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 12 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 1 1 1 4 ppn1 225 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2c 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2d 0 0 0 0 0

 12 icache_valid 229 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2e 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2e 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 230 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 231 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 12 icache_paddr 233 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2f 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2f 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 34 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 20 match_execute_region 234 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_30 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_31 0 0 0 0 0
 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_32 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_33 0 0 0 0 0
 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_34 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_35 0 0 0 0 0
 1 1 0 0 1 1 10 bad_region 235 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 22 icache_exception_cause 239 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_36 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_36 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 10 page_fault 240 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_37 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 no_cause 241 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 12 access_fault 242 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_d 0 0 0 0 0 0 0

 21 icache_exception_tval 244 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_38 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_38 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 max 245 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_6 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 min 246 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 5 range 247 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_d 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_e 0 0 0 0 0

 22 icache_exception_valid 249 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_39 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_39 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 250 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 251 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 12 lsu_dtlb_hit 255 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3a 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3a 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 256 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 257 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 12 lsu_dtlb_ppn 259 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3b 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 22 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 min 260 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1c 0 0 0 0 0 0 0
 1 1 0 0 1 1 5 range 261 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1d 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1e 0 0 0 0 0
 1 1 0 0 1 1 3 max 262 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1f 0 0 0 0 0 0 0

 9 lsu_valid 264 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3c 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 265 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 266 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 9 lsu_paddr 268 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3d 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 34 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 max 269 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3e 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 min 270 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_30 0 0 0 0 0 0 0
 1 1 0 0 1 1 5 range 271 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_3f 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_40 0 0 0 0 0

 19 lsu_exception_cause 275 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_41 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_41 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 max 276 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_6 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 min 277 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 5 range 278 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_d 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_e 0 0 0 0 0

 18 lsu_exception_tval 280 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_42 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_42 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 max 281 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_6 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 min 282 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 5 range 283 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_d 0 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_e 0 0 0 0 0

 19 lsu_exception_valid 285 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_43 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_43 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 286 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 287 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 9 itlb_miss 291 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_44 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_44 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 miss 292 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 hit 293 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 9 dtlb_miss 295 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_45 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_45 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 miss 296 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 hit 297 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 14 req_port_index 300 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_46 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_46 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 12 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 max 301 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2d 0 0 0 0 0 0 0
 1 1 0 0 1 1 3 min 302 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_2c 0 0 0 0 0 0 0
 1 1 0 0 1 1 5 range 303 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_47 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_48 0 0 0 0 0

 12 req_port_tag 305 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_49 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_49 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 22 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 3 min 306 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1c 0 0 0 0 0 0 0
 1 1 0 0 1 1 5 range 307 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1d 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1e 0 0 0 0 0
 1 1 0 0 1 1 3 max 308 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1f 0 0 0 0 0 0 0

 14 req_port_valid 310 0 0 0 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_4a 58 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_4a 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 3 set 311 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_0 0 0 0 0 0 0 0
 1 1 0 0 1 1 7 not_set 312 0 1 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 57 coverage::_vcs_unit__2380028462_coverage_mmu_signals_fn_1 0 0 0 0 0 0 0

 8 icache_i 0 136 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 13 misaligned_ex 0 152 0 0 0 0 3 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 5 lsu_i 0 164 0 0 0 0 2 8 9 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 10 flush_addr 0 212 0 0 0 0 3 19 17 18 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 10 req_port_i 0 227 0 0 0 0 4 20 21 22 23 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 8 icache_o 0 237 0 0 0 0 2 24 25 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 9 icache_ex 0 253 0 0 0 0 3 26 27 28 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 5 lsu_o 0 273 0 0 0 0 2 31 32 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 6 lsu_ex 0 289 0 0 0 0 3 33 34 35 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 10 req_port_o 0 314 0 0 0 0 3 38 39 40 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
