// Seed: 3138897966
`timescale 1 ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    input reg id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output logic id_6
);
  logic id_7;
  reg   id_8;
  always @(1) begin
    if (1)
      if (1'd0) begin
        id_4 = 1;
      end else id_8 <= id_2;
  end
  logic id_9;
  assign id_9 = 1'h0;
endmodule
