// Seed: 173271117
module module_0 ();
  always_comb @(*) begin : LABEL_0
    id_1 = id_1;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  xnor primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_8,
      id_9
  );
  generate
    wire id_8;
  endgenerate
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  module_0 modCall_1 ();
endmodule
