{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.768215,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.769531,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00178508,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00159951,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000471173,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00159951,
	"finish__design__instance__count__class:fill_cell": 1169,
	"finish__design__instance__area__class:fill_cell": 100.937,
	"finish__design__instance__count__class:tap_cell": 112,
	"finish__design__instance__area__class:tap_cell": 3.26592,
	"finish__design__instance__count__class:buffer": 74,
	"finish__design__instance__area__class:buffer": 11.5474,
	"finish__design__instance__count__class:clock_buffer": 26,
	"finish__design__instance__area__class:clock_buffer": 6.4881,
	"finish__design__instance__count__class:timing_repair_buffer": 228,
	"finish__design__instance__area__class:timing_repair_buffer": 20.0038,
	"finish__design__instance__count__class:inverter": 124,
	"finish__design__instance__area__class:inverter": 5.4675,
	"finish__design__instance__count__class:clock_inverter": 6,
	"finish__design__instance__area__class:clock_inverter": 0.45198,
	"finish__design__instance__count__class:sequential_cell": 115,
	"finish__design__instance__area__class:sequential_cell": 33.5632,
	"finish__design__instance__count__class:multi_input_combinational_cell": 486,
	"finish__design__instance__area__class:multi_input_combinational_cell": 48.5222,
	"finish__design__instance__count": 2340,
	"finish__design__instance__area": 230.247,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 476.815,
	"finish__timing__hold__ws": 48.0699,
	"finish__clock__skew__setup": 4.19043,
	"finish__clock__skew__hold": 11.3461,
	"finish__timing__drv__max_slew_limit": 0.733653,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.909629,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000452791,
	"finish__power__switching__total": 0.00013677,
	"finish__power__leakage__total": 9.23939e-08,
	"finish__power__total": 0.000589653,
	"finish__design__io": 232,
	"finish__design__die__area": 372.799,
	"finish__design__core__area": 230.247,
	"finish__design__instance__count": 1171,
	"finish__design__instance__area": 129.31,
	"finish__design__instance__count__stdcell": 1171,
	"finish__design__instance__area__stdcell": 129.31,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.561613,
	"finish__design__instance__utilization__stdcell": 0.561613,
	"finish__design__rows": 56,
	"finish__design__rows:asap7sc7p5t": 56,
	"finish__design__sites": 15792,
	"finish__design__sites:asap7sc7p5t": 15792,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}