
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4708 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 499.586 ; gain = 95.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:18]
	Parameter clks_per_bit bound to: 87 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_tx.vhd:11' bound to instance 'uart_transmit' of component 'uart_tx' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:159]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_tx.vhd:25]
	Parameter clks_per_bit bound to: 87 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (1#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_tx.vhd:25]
	Parameter clks_per_bit bound to: 87 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_rx.vhd:9' bound to instance 'uart_receive' of component 'uart_rx' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_rx.vhd:21]
	Parameter clks_per_bit bound to: 87 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/new/uart_rx.vhd:21]
INFO: [Synth 8-3491] module 'clock_div_prec' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/clock_div_prec.vhd:5' bound to instance 'clock_div' of component 'clock_div_prec' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:184]
INFO: [Synth 8-638] synthesizing module 'clock_div_prec' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/clock_div_prec.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/clock_div_prec.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'clock_div_prec' (3#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/clock_div_prec.vhd:12]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-7560-DESKTOP-07AHEBV/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'uart_clock_div' of component 'clk_wiz_0' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:189]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-7560-DESKTOP-07AHEBV/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'computer_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd:5' bound to instance 'comp1' of component 'computer_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
INFO: [Synth 8-638] synthesizing module 'computer_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd:46]
INFO: [Synth 8-3491] module 'cpu_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd:5' bound to instance 'CPU1' of component 'cpu_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd:110]
INFO: [Synth 8-638] synthesizing module 'cpu_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd:19]
INFO: [Synth 8-3491] module 'data_path_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:5' bound to instance 'data_path1' of component 'data_path_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd:97]
INFO: [Synth 8-638] synthesizing module 'data_path_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:31]
INFO: [Synth 8-3491] module 'alu_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd:7' bound to instance 'ALU0' of component 'alu_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:60]
INFO: [Synth 8-638] synthesizing module 'alu_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'alu_core_1' (4#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:96]
WARNING: [Synth 8-614] signal 'illegal_op' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:94]
WARNING: [Synth 8-614] signal 'Fault_Vector' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:94]
WARNING: [Synth 8-614] signal 'Interrupt_Vector' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'data_path_core_1' (5#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:31]
INFO: [Synth 8-3491] module 'control_unit_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:7' bound to instance 'control_unit1' of component 'control_unit_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'control_unit_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:35]
WARNING: [Synth 8-614] signal 'fault' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:163]
WARNING: [Synth 8-614] signal 'interrupt' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'control_unit_core_1' (6#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'cpu_core_1' (7#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd:19]
INFO: [Synth 8-3491] module 'memory_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:5' bound to instance 'MEMORY1' of component 'memory_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memory_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:47]
INFO: [Synth 8-3491] module 'rom_128x8_sync_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rom_128x8_sync_core_1.vhd:7' bound to instance 'ROM' of component 'rom_128x8_sync_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rom_128x8_sync_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rom_128x8_sync_core_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_128x8_sync_core_1' (8#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rom_128x8_sync_core_1.vhd:13]
INFO: [Synth 8-3491] module 'rw_96x8_sync_core_1' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rw_96x8_sync_core_1.vhd:5' bound to instance 'RW' of component 'rw_96x8_sync_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:91]
INFO: [Synth 8-638] synthesizing module 'rw_96x8_sync_core_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rw_96x8_sync_core_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rw_96x8_sync_core_1' (9#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rw_96x8_sync_core_1.vhd:13]
INFO: [Synth 8-3491] module 'stack_1' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/new/stack.vhd:5' bound to instance 'STACK' of component 'stack_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'stack_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/new/stack.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'stack_1' (10#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/new/stack.vhd:13]
INFO: [Synth 8-3491] module 'ila_1' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-7560-DESKTOP-07AHEBV/realtime/ila_1_stub.vhdl:5' bound to instance 'debug' of component 'ila_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:105]
INFO: [Synth 8-638] synthesizing module 'ila_1' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-7560-DESKTOP-07AHEBV/realtime/ila_1_stub.vhdl:16]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'STACK'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RW'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ROM'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'memory_core_1' (11#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'computer_core_1' (12#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd:46]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-7560-DESKTOP-07AHEBV/realtime/ila_0_stub.vhdl:5' bound to instance 'debug' of component 'ila_0' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/synth_1/.Xil/Vivado-7560-DESKTOP-07AHEBV/realtime/ila_0_stub.vhdl:17]
WARNING: [Synth 8-614] signal 'rx_byte_val' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:246]
INFO: [Synth 8-3491] module 'char_driver' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:6' bound to instance 'display_out' of component 'char_driver' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:269]
INFO: [Synth 8-638] synthesizing module 'char_driver' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:16]
INFO: [Synth 8-3491] module 'char_decoder' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:4' bound to instance 'char_1_decoder' of component 'char_decoder' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:54]
INFO: [Synth 8-638] synthesizing module 'char_decoder' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:11]
INFO: [Synth 8-226] default block is never used [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'char_decoder' (13#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:11]
INFO: [Synth 8-3491] module 'char_decoder' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:4' bound to instance 'char_2_decoder' of component 'char_decoder' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:58]
INFO: [Synth 8-3491] module 'char_decoder' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:4' bound to instance 'char_3_decoder' of component 'char_decoder' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:62]
INFO: [Synth 8-3491] module 'char_decoder' declared at 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_decoder.vhd:4' bound to instance 'char_4_decoder' of component 'char_decoder' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:66]
WARNING: [Synth 8-614] signal 'disp_1' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:80]
WARNING: [Synth 8-614] signal 'disp_2' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:80]
WARNING: [Synth 8-614] signal 'disp_3' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:80]
WARNING: [Synth 8-614] signal 'disp_4' is read in the process but is not in the sensitivity list [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'char_driver' (14#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Shared_Work/char_driver.vhd:16]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'comp1'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'display_out'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:269]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_receive'. This will prevent further optimization [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:173]
WARNING: [Synth 8-3848] Net exception_flag_2 in module/entity top does not have driver. [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:131]
WARNING: [Synth 8-3848] Net exception_flag_3 in module/entity top does not have driver. [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:131]
WARNING: [Synth 8-3848] Net highs in module/entity top does not have driver. [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:128]
WARNING: [Synth 8-3848] Net tx_dv_sig in module/entity top does not have driver. [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:140]
WARNING: [Synth 8-3848] Net tx_byte_val in module/entity top does not have driver. [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:18]
WARNING: [Synth 8-3331] design top has unconnected port LED[7]
WARNING: [Synth 8-3331] design top has unconnected port LED[6]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[4]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
WARNING: [Synth 8-3331] design top has unconnected port SW[2]
WARNING: [Synth 8-3331] design top has unconnected port SW[1]
WARNING: [Synth 8-3331] design top has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 559.617 ; gain = 155.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_dv to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin uart_transmit:tx_byte[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_01[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_02[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_03[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_04[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_05[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_06[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_07[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_08[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_08[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_08[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_08[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_08[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_08[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_08[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_08[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_09[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_09[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_09[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_09[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_09[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_09[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_09[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_09[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_10[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_10[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_10[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_10[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_10[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_10[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_10[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_10[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_11[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_11[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_11[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_11[4] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_11[3] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_11[2] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_11[1] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_11[0] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_12[7] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_12[6] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
WARNING: [Synth 8-3295] tying undriven pin comp1:port_in_12[5] to constant 0 [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:193]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 559.617 ; gain = 155.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 559.617 ; gain = 155.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'uart_clock_div'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'uart_clock_div'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'debug'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'debug'
Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'comp1/MEMORY1/debug'
Finished Parsing XDC File [c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'comp1/MEMORY1/debug'
Parsing XDC File [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 898.906 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 898.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 898.906 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 898.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 898.906 ; gain = 494.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 898.906 ; gain = 494.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for uart_clock_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for debug. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for comp1/MEMORY1/debug. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 898.906 ; gain = 494.965
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "tx_serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_active" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_count0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_index0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd:190]
INFO: [Synth 8-5544] ROM "Fault_Vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Interrupt_Vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "IR_Load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_Load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_Inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "A_Load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_Load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_Sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CCR_Load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bus1_Sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_exception" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_Inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_Dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "interrupt_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fault" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Result_reg' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'NZVC_reg' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'fault_reg' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:2340]
WARNING: [Synth 8-327] inferring latch for variable 'interrupt_clr_reg' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd:611]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 898.906 ; gain = 494.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 27    
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---RAMs : 
	              576 Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 6     
	 128 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	  93 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	  94 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	  94 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  94 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module clock_div_prec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alu_core_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module data_path_core_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module control_unit_core_1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  16 Input      7 Bit        Muxes := 1     
	  93 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	  94 Input      3 Bit        Muxes := 1     
	  94 Input      2 Bit        Muxes := 1     
	  94 Input      1 Bit        Muxes := 13    
Module rom_128x8_sync_core_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 128 Input      8 Bit        Muxes := 1     
Module rw_96x8_sync_core_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              576 Bit         RAMs := 1     
Module stack_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module memory_core_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module char_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "CPU1/data_path1/ALU0/NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU1/data_path1/ALU0/NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU1/data_path1/ALU0/NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU1/data_path1/ALU0/NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU1/data_path1/ALU0/NZVC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design top has unconnected port LED[7]
WARNING: [Synth 8-3331] design top has unconnected port LED[6]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[4]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
WARNING: [Synth 8-3331] design top has unconnected port SW[2]
WARNING: [Synth 8-3331] design top has unconnected port SW[1]
WARNING: [Synth 8-3331] design top has unconnected port SW[0]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM RW_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_transmit/tx_data_sig_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_transmit/tx_data_sig_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_transmit/tx_data_sig_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_transmit/tx_data_sig_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_transmit/tx_data_sig_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_transmit/tx_data_sig_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_transmit/tx_data_sig_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_transmit/tx_data_sig_reg[0] )
INFO: [Synth 8-3886] merging instance 'interrupt_reg[1]' (FDR) to 'interrupt_reg[2]'
INFO: [Synth 8-3886] merging instance 'interrupt_reg[2]' (FDR) to 'interrupt_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interrupt_reg[3] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uart_reg with 1st driver pin 'uart_reg/Q' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:235]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin uart_reg with 2nd driver pin 'VCC' [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:235]
CRITICAL WARNING: [Synth 8-6858] multi-driven net uart_reg is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/top.vhd:235]
INFO: [Synth 8-3886] merging instance 'comp1/CPU1/control_unit1/fault_reg[1]' (LD) to 'comp1/CPU1/control_unit1/fault_reg[2]'
INFO: [Synth 8-3886] merging instance 'comp1/CPU1/control_unit1/fault_reg[2]' (LD) to 'comp1/CPU1/control_unit1/fault_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (comp1/\CPU1/control_unit1/fault_reg[3] )
WARNING: [Synth 8-3332] Sequential element (CPU1/data_path1/ALU0/ALU_Result_reg[7]) is unused and will be removed from module computer_core_1.
WARNING: [Synth 8-3332] Sequential element (CPU1/data_path1/ALU0/ALU_Result_reg[6]) is unused and will be removed from module computer_core_1.
WARNING: [Synth 8-3332] Sequential element (CPU1/data_path1/ALU0/ALU_Result_reg[5]) is unused and will be removed from module computer_core_1.
WARNING: [Synth 8-3332] Sequential element (CPU1/data_path1/ALU0/ALU_Result_reg[4]) is unused and will be removed from module computer_core_1.
WARNING: [Synth 8-3332] Sequential element (CPU1/data_path1/ALU0/ALU_Result_reg[3]) is unused and will be removed from module computer_core_1.
WARNING: [Synth 8-3332] Sequential element (CPU1/data_path1/ALU0/ALU_Result_reg[2]) is unused and will be removed from module computer_core_1.
WARNING: [Synth 8-3332] Sequential element (CPU1/data_path1/ALU0/ALU_Result_reg[1]) is unused and will be removed from module computer_core_1.
WARNING: [Synth 8-3332] Sequential element (CPU1/data_path1/ALU0/ALU_Result_reg[0]) is unused and will be removed from module computer_core_1.
WARNING: [Synth 8-3332] Sequential element (CPU1/data_path1/ALU0/NZVC_reg[3]) is unused and will be removed from module computer_core_1.
WARNING: [Synth 8-3332] Sequential element (CPU1/control_unit1/fault_reg[3]) is unused and will be removed from module computer_core_1.
INFO: [Synth 8-3886] merging instance 'comp1/MEMORY1/ROM/data_out_reg[1]' (FDE) to 'comp1/MEMORY1/ROM/data_out_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 898.906 ; gain = 494.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+------------------------------+---------------+----------------+
|Module Name         | RTL Object                   | Depth x Width | Implemented As | 
+--------------------+------------------------------+---------------+----------------+
|control_unit_core_1 | MAR_Load                     | 128x1         | LUT            | 
|control_unit_core_1 | Bus2_Sel                     | 128x2         | LUT            | 
|control_unit_core_1 | SP_Enable                    | 128x1         | LUT            | 
|computer_core_1     | CPU1/control_unit1/Bus2_Sel  | 128x2         | LUT            | 
|computer_core_1     | CPU1/control_unit1/MAR_Load  | 128x1         | LUT            | 
|computer_core_1     | CPU1/control_unit1/SP_Enable | 128x1         | LUT            | 
+--------------------+------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|comp1/MEMORY1/RW | RW_reg     | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------+-----------------+-----------+----------------------+----------------+
|Module Name         | RTL Object      | Inference | Size (Depth x Width) | Primitives     | 
+--------------------+-----------------+-----------+----------------------+----------------+
|comp1/MEMORY1/STACK | stack_value_reg | Implied   | 32 x 8               | RAM16X1S x 8   | 
+--------------------+-----------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance comp1/MEMORY1/RW/i_0/RW_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uart_clock_div/clk_out1' to pin 'uart_clock_div/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 898.906 ; gain = 494.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 933.969 ; gain = 530.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|comp1/MEMORY1/RW | RW_reg     | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------+-----------------+-----------+----------------------+----------------+
|Module Name         | RTL Object      | Inference | Size (Depth x Width) | Primitives     | 
+--------------------+-----------------+-----------+----------------------+----------------+
|comp1/MEMORY1/STACK | stack_value_reg | Implied   | 32 x 8               | RAM16X1S x 8   | 
+--------------------+-----------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (uart_transmit/FSM_sequential_current_state_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uart_transmit/FSM_sequential_current_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uart_transmit/FSM_sequential_current_state_reg[0]) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\uart_transmit/tx_serial_reg )
INFO: [Synth 8-6837] The timing for the instance comp1/MEMORY1/RW/RW_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 943.000 ; gain = 539.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.000 ; gain = 539.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.000 ; gain = 539.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.000 ; gain = 539.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.000 ; gain = 539.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.000 ; gain = 539.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.000 ; gain = 539.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_1         |         1|
|2     |clk_wiz_0     |         1|
|3     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |ila_0_bbox_2     |     1|
|3     |ila_1_bbox_1     |     1|
|4     |CARRY4           |    13|
|5     |LUT1             |    21|
|6     |LUT2             |    62|
|7     |LUT3             |    24|
|8     |LUT4             |    73|
|9     |LUT5             |    98|
|10    |LUT6             |   220|
|11    |MUXF7            |    22|
|12    |MUXF8            |     7|
|13    |RAM16X1S         |     8|
|14    |RAMB18E1         |     1|
|15    |FDCE             |   204|
|16    |FDPE             |     3|
|17    |FDRE             |    33|
|18    |FDSE             |     7|
|19    |LD               |     2|
|20    |LDC              |     2|
|21    |LDP              |     1|
|22    |IBUF             |     2|
|23    |OBUF             |    15|
|24    |OBUFT            |     5|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------+----------------------+------+
|      |Instance            |Module                |Cells |
+------+--------------------+----------------------+------+
|1     |top                 |                      |   824|
|2     |  uart_receive      |uart_rx               |    65|
|3     |  comp1             |computer_core_1       |   646|
|4     |    MEMORY1         |memory_core_1         |   254|
|5     |      ROM           |rom_128x8_sync_core_1 |    20|
|6     |      RW            |rw_96x8_sync_core_1   |     3|
|7     |      STACK         |stack_1               |    19|
|8     |    CPU1            |cpu_core_1            |   392|
|9     |      control_unit1 |control_unit_core_1   |   170|
|10    |      data_path1    |data_path_core_1      |   222|
|11    |        ALU0        |alu_core_1            |    54|
|12    |  display_out       |char_driver           |    79|
+------+--------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.000 ; gain = 539.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 943.000 ; gain = 199.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 943.000 ; gain = 539.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 943.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 2 instances
  LDC => LDCE: 2 instances
  LDP => LDPE: 1 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 150 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 943.000 ; gain = 540.785
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 943.000 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar  2 14:51:29 2019...
