///*** 1_main ***///
START: main_bb0;

TYPE vval.0: bv(32);

FROM: main_bb0;
v0 := nondet();
var__temp_vbits.0 := 0;
var__temp_vval.0 := v0;
TO: main_bb0_end;

FROM: main_bb0_end;
assume(v0 != 0);
TO: main_bb1;

FROM: main_bb0_end;
assume(v0 == 0);
TO: main_bb3;

FROM: main_bb1;
vbits.0 := var__temp_vbits.0;
vval.0 := var__temp_vval.0;
TO: main_bb1_end;

FROM: main_bb1_end;
assume(vval.0 != 0);
TO: main_bb2;

FROM: main_bb1_end;
assume(vval.0 == 0);
TO: main_bb3;

FROM: main_bb2;
v3 := ashr(vval.0, 1);
v4 := vbits.0 + 1;
var__temp_vbits.0 := v4;
var__temp_vval.0 := v3;
TO: main_bb1;

FROM: main_bb3;
TO: main_bb3_ret;

