// Seed: 2024559816
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1.id_5 = 0;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input supply0 id_2,
    output uwire id_3,
    output tri0 id_4,
    inout uwire id_5,
    output logic id_6,
    input supply1 id_7
);
  supply1 id_9;
  always @(1) begin : LABEL_0
    id_6 <= -1;
  end
  always @(id_1 or posedge id_5) id_0 <= 1 + 1;
  wire id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10
  );
  wire id_12;
  ;
  assign id_9 = 1;
endmodule
