 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 28 22:36:03 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: SYS_CTRL/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  SYS_CTRL/U86/Y (INVX2M)                                 0.07       0.50 f
  SYS_CTRL/U46/Y (NAND3X2M)                               0.13       0.63 r
  SYS_CTRL/U14/Y (OAI21X2M)                               0.09       0.72 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.72 f
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       0.72 f
  ALU/OUT_VALID_reg/D (DFFRQX2M)                          0.00       0.72 f
  data arrival time                                                  0.72

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/OUT_VALID_reg/CK (DFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: reg_file/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][1]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][1]/Q (DFFRQX2M)                  0.50       0.50 r
  reg_file/REG1[1] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.50 r
  ALU/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.50 r
  ALU/U126/Y (OAI21X2M)                                   0.10       0.60 f
  ALU/U46/Y (AOI211X2M)                                   0.14       0.74 r
  ALU/U44/Y (AOI31X2M)                                    0.11       0.86 f
  ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                         0.00       0.86 f
  data arrival time                                                  0.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: reg_file/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][0]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][0]/Q (DFFRQX2M)                  0.53       0.53 r
  reg_file/REG1[0] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.53 r
  ALU/B[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.53 r
  ALU/U122/Y (OAI21X2M)                                   0.11       0.64 f
  ALU/U42/Y (AOI211X2M)                                   0.14       0.78 r
  ALU/U40/Y (AOI31X2M)                                    0.11       0.89 f
  ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                         0.00       0.89 f
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: SYS_CTRL/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  SYS_CTRL/U86/Y (INVX2M)                                 0.07       0.50 f
  SYS_CTRL/U46/Y (NAND3X2M)                               0.13       0.63 r
  SYS_CTRL/U14/Y (OAI21X2M)                               0.09       0.72 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.72 f
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       0.72 f
  ALU/U30/Y (NAND2X2M)                                    0.15       0.87 r
  ALU/U4/Y (OAI2BB1X2M)                                   0.07       0.95 f
  ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                        0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: SYS_CTRL/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  SYS_CTRL/U86/Y (INVX2M)                                 0.07       0.50 f
  SYS_CTRL/U46/Y (NAND3X2M)                               0.13       0.63 r
  SYS_CTRL/U14/Y (OAI21X2M)                               0.09       0.72 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.72 f
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       0.72 f
  ALU/U30/Y (NAND2X2M)                                    0.15       0.87 r
  ALU/U7/Y (OAI2BB1X2M)                                   0.07       0.95 f
  ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                        0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: SYS_CTRL/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  SYS_CTRL/U86/Y (INVX2M)                                 0.07       0.50 f
  SYS_CTRL/U46/Y (NAND3X2M)                               0.13       0.63 r
  SYS_CTRL/U14/Y (OAI21X2M)                               0.09       0.72 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.72 f
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       0.72 f
  ALU/U30/Y (NAND2X2M)                                    0.15       0.87 r
  ALU/U9/Y (OAI2BB1X2M)                                   0.07       0.95 f
  ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                        0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: SYS_CTRL/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  SYS_CTRL/U86/Y (INVX2M)                                 0.07       0.50 f
  SYS_CTRL/U46/Y (NAND3X2M)                               0.13       0.63 r
  SYS_CTRL/U14/Y (OAI21X2M)                               0.09       0.72 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.72 f
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       0.72 f
  ALU/U30/Y (NAND2X2M)                                    0.15       0.87 r
  ALU/U8/Y (OAI2BB1X2M)                                   0.07       0.95 f
  ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                        0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: SYS_CTRL/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  SYS_CTRL/U86/Y (INVX2M)                                 0.07       0.50 f
  SYS_CTRL/U46/Y (NAND3X2M)                               0.13       0.63 r
  SYS_CTRL/U14/Y (OAI21X2M)                               0.09       0.72 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.72 f
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       0.72 f
  ALU/U30/Y (NAND2X2M)                                    0.15       0.87 r
  ALU/U12/Y (OAI2BB1X2M)                                  0.07       0.95 f
  ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                        0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: SYS_CTRL/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  SYS_CTRL/U86/Y (INVX2M)                                 0.07       0.50 f
  SYS_CTRL/U46/Y (NAND3X2M)                               0.13       0.63 r
  SYS_CTRL/U14/Y (OAI21X2M)                               0.09       0.72 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.72 f
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       0.72 f
  ALU/U30/Y (NAND2X2M)                                    0.15       0.87 r
  ALU/U11/Y (OAI2BB1X2M)                                  0.07       0.95 f
  ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                        0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: SYS_CTRL/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  SYS_CTRL/U86/Y (INVX2M)                                 0.07       0.50 f
  SYS_CTRL/U46/Y (NAND3X2M)                               0.13       0.63 r
  SYS_CTRL/U14/Y (OAI21X2M)                               0.09       0.72 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.72 f
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       0.72 f
  ALU/U30/Y (NAND2X2M)                                    0.15       0.87 r
  ALU/U10/Y (OAI2BB1X2M)                                  0.07       0.95 f
  ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                         0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: reg_file/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][3]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][3]/Q (DFFRQX2M)                  0.49       0.49 r
  reg_file/REG1[3] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.49 r
  ALU/B[3] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.49 r
  ALU/U106/Y (OAI222X1M)                                  0.16       0.65 f
  ALU/U54/Y (AOI221XLM)                                   0.20       0.84 r
  ALU/U52/Y (AOI31X2M)                                    0.12       0.97 f
  ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                         0.00       0.97 f
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: reg_file/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][2]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][2]/Q (DFFRQX2M)                  0.49       0.49 r
  reg_file/REG1[2] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.49 r
  ALU/B[2] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.49 r
  ALU/U103/Y (OAI222X1M)                                  0.16       0.65 f
  ALU/U50/Y (AOI221XLM)                                   0.20       0.84 r
  ALU/U48/Y (AOI31X2M)                                    0.12       0.97 f
  ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                         0.00       0.97 f
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: reg_file/regArr_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][4]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][4]/Q (DFFRQX2M)                  0.51       0.51 r
  reg_file/REG1[4] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.51 r
  ALU/B[4] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.51 r
  ALU/U109/Y (OAI222X1M)                                  0.17       0.67 f
  ALU/U58/Y (AOI221XLM)                                   0.20       0.87 r
  ALU/U56/Y (AOI31X2M)                                    0.12       0.99 f
  ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                         0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: reg_file/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_file/regArr_reg[1][5]/CK (DFFRQX2M)                 0.00       0.00 r
  reg_file/regArr_reg[1][5]/Q (DFFRQX2M)                  0.51       0.51 r
  reg_file/REG1[5] (RegFile_WIDTH8_DEPTH16_ADDR4)         0.00       0.51 r
  ALU/B[5] (ALU_OPER_WIDTH8_OUT_WIDTH16)                  0.00       0.51 r
  ALU/U113/Y (OAI222X1M)                                  0.17       0.67 f
  ALU/U66/Y (AOI221XLM)                                   0.20       0.87 r
  ALU/U64/Y (AOI31X2M)                                    0.12       0.99 f
  ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                         0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: SYS_CTRL/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  SYS_CTRL/U86/Y (INVX2M)                                 0.07       0.50 f
  SYS_CTRL/U46/Y (NAND3X2M)                               0.13       0.63 r
  SYS_CTRL/U14/Y (OAI21X2M)                               0.09       0.72 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.72 f
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       0.72 f
  ALU/U39/Y (INVX2M)                                      0.22       0.94 r
  ALU/U72/Y (AOI21X2M)                                    0.06       1.00 f
  ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                         0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: SYS_CTRL/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  SYS_CTRL/U86/Y (INVX2M)                                 0.07       0.50 f
  SYS_CTRL/U46/Y (NAND3X2M)                               0.13       0.63 r
  SYS_CTRL/U14/Y (OAI21X2M)                               0.09       0.72 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.72 f
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       0.72 f
  ALU/U39/Y (INVX2M)                                      0.22       0.94 r
  ALU/U68/Y (AOI31X2M)                                    0.06       1.00 f
  ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                         0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: SYS_CTRL/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/curent_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  SYS_CTRL/curent_state_reg[0]/Q (DFFRQX2M)               0.43       0.43 r
  SYS_CTRL/U86/Y (INVX2M)                                 0.07       0.50 f
  SYS_CTRL/U46/Y (NAND3X2M)                               0.13       0.63 r
  SYS_CTRL/U14/Y (OAI21X2M)                               0.09       0.72 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.72 f
  ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                    0.00       0.72 f
  ALU/U39/Y (INVX2M)                                      0.22       0.94 r
  ALU/U60/Y (AOI31X2M)                                    0.06       1.00 f
  ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                         0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: REF_CLK_domain_RST_SYNC/meta_flop_reg/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: REF_CLK_domain_RST_SYNC/sync_rst_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  REF_CLK_domain_RST_SYNC/meta_flop_reg/CK (DFFRQX2M)     0.00       0.00 r
  REF_CLK_domain_RST_SYNC/meta_flop_reg/Q (DFFRQX2M)      0.46       0.46 f
  REF_CLK_domain_RST_SYNC/sync_rst_reg/D (DFFRQX2M)       0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REF_CLK_domain_RST_SYNC/sync_rst_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYNC_FIFO/R2W/meta_flop_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/R2W/synch_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/R2W/meta_flop_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  ASYNC_FIFO/R2W/meta_flop_reg[1]/Q (DFFRQX2M)            0.46       0.46 f
  ASYNC_FIFO/R2W/synch_ptr_reg[1]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/R2W/synch_ptr_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYNC_FIFO/R2W/meta_flop_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/R2W/synch_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/R2W/meta_flop_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  ASYNC_FIFO/R2W/meta_flop_reg[0]/Q (DFFRQX2M)            0.46       0.46 f
  ASYNC_FIFO/R2W/synch_ptr_reg[0]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/R2W/synch_ptr_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYNC_FIFO/R2W/meta_flop_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/R2W/synch_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/R2W/meta_flop_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  ASYNC_FIFO/R2W/meta_flop_reg[3]/Q (DFFRQX2M)            0.46       0.46 f
  ASYNC_FIFO/R2W/synch_ptr_reg[3]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/R2W/synch_ptr_reg[3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYNC_FIFO/R2W/meta_flop_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/R2W/synch_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/R2W/meta_flop_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  ASYNC_FIFO/R2W/meta_flop_reg[2]/Q (DFFRQX2M)            0.46       0.46 f
  ASYNC_FIFO/R2W/synch_ptr_reg[2]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/R2W/synch_ptr_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: DATA_SYNCH/meta_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNCH/sync_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNCH/meta_flop_reg/CK (DFFRQX2M)                  0.00       0.00 r
  DATA_SYNCH/meta_flop_reg/Q (DFFRQX2M)                   0.46       0.46 f
  DATA_SYNCH/sync_flop_reg/D (DFFRQX2M)                   0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNCH/sync_flop_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[3]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  ASYNC_FIFO/FIFO_WR/U9/Y (XNOR2X2M)                      0.06       0.48 f
  ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[3]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: DATA_SYNCH/sync_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNCH/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNCH/sync_flop_reg/CK (DFFRQX2M)                  0.00       0.00 r
  DATA_SYNCH/sync_flop_reg/Q (DFFRQX2M)                   0.48       0.48 f
  DATA_SYNCH/enable_flop_reg/D (DFFRQX2M)                 0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNCH/enable_flop_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[2]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  ASYNC_FIFO/FIFO_WR/U8/Y (XNOR2X2M)                      0.06       0.51 f
  ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[2]/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_WR/waddr_intermid_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYNC_FIFO/FIFO_mem/mem_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_mem/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_mem/mem_reg[6][2]/CK (DFFQX2M)          0.00       0.00 r
  ASYNC_FIFO/FIFO_mem/mem_reg[6][2]/Q (DFFQX2M)           0.33       0.33 r
  ASYNC_FIFO/FIFO_mem/U71/Y (OAI2BB2X1M)                  0.15       0.48 r
  ASYNC_FIFO/FIFO_mem/mem_reg[6][2]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_mem/mem_reg[6][2]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYNC_FIFO/FIFO_mem/mem_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_mem/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_mem/mem_reg[6][1]/CK (DFFQX2M)          0.00       0.00 r
  ASYNC_FIFO/FIFO_mem/mem_reg[6][1]/Q (DFFQX2M)           0.33       0.33 r
  ASYNC_FIFO/FIFO_mem/U70/Y (OAI2BB2X1M)                  0.15       0.48 r
  ASYNC_FIFO/FIFO_mem/mem_reg[6][1]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_mem/mem_reg[6][1]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYNC_FIFO/FIFO_mem/mem_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_mem/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_mem/mem_reg[6][0]/CK (DFFQX2M)          0.00       0.00 r
  ASYNC_FIFO/FIFO_mem/mem_reg[6][0]/Q (DFFQX2M)           0.33       0.33 r
  ASYNC_FIFO/FIFO_mem/U69/Y (OAI2BB2X1M)                  0.15       0.48 r
  ASYNC_FIFO/FIFO_mem/mem_reg[6][0]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_mem/mem_reg[6][0]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_mem/mem_reg[2][7]/CK (DFFQX2M)          0.00       0.00 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][7]/Q (DFFQX2M)           0.33       0.33 r
  ASYNC_FIFO/FIFO_mem/U52/Y (OAI2BB2X1M)                  0.15       0.48 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][7]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_mem/mem_reg[2][7]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_mem/mem_reg[2][6]/CK (DFFQX2M)          0.00       0.00 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][6]/Q (DFFQX2M)           0.33       0.33 r
  ASYNC_FIFO/FIFO_mem/U51/Y (OAI2BB2X1M)                  0.15       0.48 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][6]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_mem/mem_reg[2][6]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_mem/mem_reg[2][5]/CK (DFFQX2M)          0.00       0.00 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][5]/Q (DFFQX2M)           0.33       0.33 r
  ASYNC_FIFO/FIFO_mem/U50/Y (OAI2BB2X1M)                  0.15       0.48 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][5]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_mem/mem_reg[2][5]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_mem/mem_reg[2][4]/CK (DFFQX2M)          0.00       0.00 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][4]/Q (DFFQX2M)           0.33       0.33 r
  ASYNC_FIFO/FIFO_mem/U49/Y (OAI2BB2X1M)                  0.15       0.48 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][4]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_mem/mem_reg[2][4]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_mem/mem_reg[2][3]/CK (DFFQX2M)          0.00       0.00 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][3]/Q (DFFQX2M)           0.33       0.33 r
  ASYNC_FIFO/FIFO_mem/U48/Y (OAI2BB2X1M)                  0.15       0.48 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][3]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_mem/mem_reg[2][3]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_mem/mem_reg[2][2]/CK (DFFQX2M)          0.00       0.00 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][2]/Q (DFFQX2M)           0.33       0.33 r
  ASYNC_FIFO/FIFO_mem/U47/Y (OAI2BB2X1M)                  0.15       0.48 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][2]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_mem/mem_reg[2][2]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_mem/mem_reg[2][1]/CK (DFFQX2M)          0.00       0.00 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][1]/Q (DFFQX2M)           0.33       0.33 r
  ASYNC_FIFO/FIFO_mem/U46/Y (OAI2BB2X1M)                  0.15       0.48 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][1]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_mem/mem_reg[2][1]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYNC_FIFO/FIFO_mem/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_mem/mem_reg[2][0]/CK (DFFQX2M)          0.00       0.00 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][0]/Q (DFFQX2M)           0.33       0.33 r
  ASYNC_FIFO/FIFO_mem/U45/Y (OAI2BB2X1M)                  0.15       0.48 r
  ASYNC_FIFO/FIFO_mem/mem_reg[2][0]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_mem/mem_reg[2][0]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_CLK_domain_RST_SYNC/meta_flop_reg/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: UART_CLK_domain_RST_SYNC/sync_rst_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  UART_CLK_domain_RST_SYNC/meta_flop_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_CLK_domain_RST_SYNC/meta_flop_reg/Q (DFFRQX2M)     0.46       0.46 f
  UART_CLK_domain_RST_SYNC/sync_rst_reg/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_CLK_domain_RST_SYNC/sync_rst_reg/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: CLK_DIV_UART_TX/divided_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/divided_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/divided_clk_reg/CK (DFFRQX2M)           0.00       0.00 r
  CLK_DIV_UART_TX/divided_clk_reg/Q (DFFRQX2M)            0.38       0.38 r
  CLK_DIV_UART_TX/U5/Y (AO22X1M)                          0.15       0.53 r
  CLK_DIV_UART_TX/divided_clk_reg/D (DFFRQX2M)            0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_TX/divided_clk_reg/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: CLK_DIV_UART_RX/divided_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/divided_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/divided_clk_reg/CK (DFFRQX2M)           0.00       0.00 r
  CLK_DIV_UART_RX/divided_clk_reg/Q (DFFRQX2M)            0.38       0.38 r
  CLK_DIV_UART_RX/U15/Y (AO22X1M)                         0.15       0.53 r
  CLK_DIV_UART_RX/divided_clk_reg/D (DFFRQX2M)            0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_RX/divided_clk_reg/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: CLK_DIV_UART_TX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[0]/Q (DFFRQX2M)                 0.41       0.41 r
  CLK_DIV_UART_TX/U21/Y (AO22X1M)                         0.15       0.56 r
  CLK_DIV_UART_TX/cnt_reg[0]/D (DFFRQX2M)                 0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_TX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_UART_RX/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[0]/Q (DFFRQX2M)                 0.41       0.41 r
  CLK_DIV_UART_RX/U23/Y (AO22X1M)                         0.15       0.56 r
  CLK_DIV_UART_RX/cnt_reg[0]/D (DFFRQX2M)                 0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_RX/cnt_reg[0]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_UART_TX/cnt_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[7]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[7]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_TX/U20/Y (AO22X1M)                         0.15       0.57 r
  CLK_DIV_UART_TX/cnt_reg[7]/D (DFFRQX2M)                 0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_TX/cnt_reg[7]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_UART_RX/cnt_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[7]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[7]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_RX/U22/Y (AO22X1M)                         0.15       0.57 r
  CLK_DIV_UART_RX/cnt_reg[7]/D (DFFRQX2M)                 0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_RX/cnt_reg[7]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_UART_TX/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[1]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_TX/U14/Y (AO22X1M)                         0.15       0.57 r
  CLK_DIV_UART_TX/cnt_reg[1]/D (DFFRQX2M)                 0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_TX/cnt_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_UART_RX/cnt_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[1]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_RX/U16/Y (AO22X1M)                         0.15       0.57 r
  CLK_DIV_UART_RX/cnt_reg[1]/D (DFFRQX2M)                 0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_RX/cnt_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_UART_TX/cnt_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[4]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_TX/U17/Y (AO22X1M)                         0.15       0.58 r
  CLK_DIV_UART_TX/cnt_reg[4]/D (DFFRQX2M)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_TX/cnt_reg[4]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_UART_TX/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[2]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_TX/U15/Y (AO22X1M)                         0.15       0.58 r
  CLK_DIV_UART_TX/cnt_reg[2]/D (DFFRQX2M)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_TX/cnt_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_UART_RX/cnt_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[4]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_RX/U19/Y (AO22X1M)                         0.15       0.58 r
  CLK_DIV_UART_RX/cnt_reg[4]/D (DFFRQX2M)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_RX/cnt_reg[4]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_UART_RX/cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[2]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_RX/U17/Y (AO22X1M)                         0.15       0.58 r
  CLK_DIV_UART_RX/cnt_reg[2]/D (DFFRQX2M)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_RX/cnt_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_UART_TX/cnt_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[5]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[5]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_TX/U18/Y (AO22X1M)                         0.15       0.58 r
  CLK_DIV_UART_TX/cnt_reg[5]/D (DFFRQX2M)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_TX/cnt_reg[5]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_UART_TX/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[3]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_TX/U16/Y (AO22X1M)                         0.15       0.58 r
  CLK_DIV_UART_TX/cnt_reg[3]/D (DFFRQX2M)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_TX/cnt_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_UART_RX/cnt_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[5]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[5]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_RX/U20/Y (AO22X1M)                         0.15       0.58 r
  CLK_DIV_UART_RX/cnt_reg[5]/D (DFFRQX2M)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_RX/cnt_reg[5]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_UART_RX/cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[3]/Q (DFFRQX2M)                 0.42       0.42 r
  CLK_DIV_UART_RX/U18/Y (AO22X1M)                         0.15       0.58 r
  CLK_DIV_UART_RX/cnt_reg[3]/D (DFFRQX2M)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_RX/cnt_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_UART_TX/cnt_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_TX/cnt_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_TX/cnt_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_TX/cnt_reg[6]/Q (DFFRQX2M)                 0.43       0.43 r
  CLK_DIV_UART_TX/U19/Y (AO22X1M)                         0.15       0.58 r
  CLK_DIV_UART_TX/cnt_reg[6]/D (DFFRQX2M)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_TX/cnt_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: CLK_DIV_UART_RX/cnt_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_UART_RX/cnt_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_UART_RX/cnt_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  CLK_DIV_UART_RX/cnt_reg[6]/Q (DFFRQX2M)                 0.43       0.43 r
  CLK_DIV_UART_RX/U21/Y (AO22X1M)                         0.15       0.58 r
  CLK_DIV_UART_RX/cnt_reg[6]/D (DFFRQX2M)                 0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_UART_RX/cnt_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: UART_RX/edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/bit_count_reg[3]/QN (DFFRX1M)
                                                          0.37       0.37 r
  UART_RX/edge_bit_counter/U22/Y (OAI21X2M)               0.08       0.45 f
  UART_RX/edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: UART_RX/strt_chk/start_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/FSM/curent_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/strt_chk/start_glitch_reg/CK (DFFRQX2M)         0.00       0.00 r
  UART_RX/strt_chk/start_glitch_reg/Q (DFFRQX2M)          0.36       0.36 r
  UART_RX/strt_chk/start_glitch (start_check)             0.00       0.36 r
  UART_RX/FSM/start_glitch (FSM_UART_RX)                  0.00       0.36 r
  UART_RX/FSM/U23/Y (NAND3BX2M)                           0.13       0.50 r
  UART_RX/FSM/U7/Y (OAI21X2M)                             0.05       0.55 f
  UART_RX/FSM/curent_state_reg[1]/D (DFFRQX2M)            0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/FSM/curent_state_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: UART_RX/edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/bit_count_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  UART_RX/edge_bit_counter/U17/Y (OAI32X1M)               0.12       0.60 f
  UART_RX/edge_bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART_RX/des/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/des/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/des/P_DATA_reg[0]/CK (DFFSQX2M)                 0.00       0.00 r
  UART_RX/des/P_DATA_reg[0]/Q (DFFSQX2M)                  0.43       0.43 r
  UART_RX/des/U12/Y (OAI2BB2X1M)                          0.15       0.58 r
  UART_RX/des/P_DATA_reg[0]/D (DFFSQX2M)                  0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/des/P_DATA_reg[0]/CK (DFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_RX/data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/stp_chk/stop_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/data_sampling/sampled_bit_reg/CK (DFFSQX2M)     0.00       0.00 r
  UART_RX/data_sampling/sampled_bit_reg/Q (DFFSQX2M)      0.46       0.46 r
  UART_RX/data_sampling/sampled_bit (data_sampling)       0.00       0.46 r
  UART_RX/stp_chk/sampled_bit (stop_check)                0.00       0.46 r
  UART_RX/stp_chk/U5/Y (OAI31X1M)                         0.11       0.57 f
  UART_RX/stp_chk/stop_error_reg/D (DFFRHQX8M)            0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/stp_chk/stop_error_reg/CK (DFFRHQX8M)           0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX/edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 r
  UART_RX/edge_bit_counter/U27/Y (NOR2X2M)                0.06       0.63 f
  UART_RX/edge_bit_counter/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_RX/data_sampling/oversamples_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/data_sampling/oversamples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/data_sampling/oversamples_reg[2]/CK (DFFSQX2M)
                                                          0.00       0.00 r
  UART_RX/data_sampling/oversamples_reg[2]/Q (DFFSQX2M)
                                                          0.43       0.43 r
  UART_RX/data_sampling/U16/Y (CLKMX2X2M)                 0.17       0.60 r
  UART_RX/data_sampling/oversamples_reg[2]/D (DFFSQX2M)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/data_sampling/oversamples_reg[2]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_RX/des/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/des/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/des/P_DATA_reg[1]/CK (DFFSQX2M)                 0.00       0.00 r
  UART_RX/des/P_DATA_reg[1]/Q (DFFSQX2M)                  0.44       0.44 r
  UART_RX/des/U18/Y (INVX2M)                              0.05       0.49 f
  UART_RX/des/U4/Y (OAI22X1M)                             0.11       0.60 r
  UART_RX/des/P_DATA_reg[1]/D (DFFSQX2M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/des/P_DATA_reg[1]/CK (DFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: UART_RX/des/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/des/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/des/P_DATA_reg[5]/CK (DFFSQX2M)                 0.00       0.00 r
  UART_RX/des/P_DATA_reg[5]/Q (DFFSQX2M)                  0.44       0.44 r
  UART_RX/des/U20/Y (INVX2M)                              0.05       0.49 f
  UART_RX/des/U8/Y (OAI22X1M)                             0.11       0.60 r
  UART_RX/des/P_DATA_reg[5]/D (DFFSQX2M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/des/P_DATA_reg[5]/CK (DFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: UART_RX/des/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/des/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/des/P_DATA_reg[4]/CK (DFFSQX2M)                 0.00       0.00 r
  UART_RX/des/P_DATA_reg[4]/Q (DFFSQX2M)                  0.44       0.44 r
  UART_RX/des/U19/Y (INVX2M)                              0.05       0.50 f
  UART_RX/des/U7/Y (OAI22X1M)                             0.11       0.60 r
  UART_RX/des/P_DATA_reg[4]/D (DFFSQX2M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/des/P_DATA_reg[4]/CK (DFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: UART_RX/data_sampling/oversamples_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/data_sampling/oversamples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/data_sampling/oversamples_reg[0]/CK (DFFSQX2M)
                                                          0.00       0.00 r
  UART_RX/data_sampling/oversamples_reg[0]/Q (DFFSQX2M)
                                                          0.42       0.42 r
  UART_RX/data_sampling/U62/Y (CLKINVX1M)                 0.08       0.50 f
  UART_RX/data_sampling/U31/Y (MXI2X1M)                   0.11       0.61 r
  UART_RX/data_sampling/oversamples_reg[0]/D (DFFSQX2M)
                                                          0.00       0.61 r
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/data_sampling/oversamples_reg[0]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: UART_RX/des/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/des/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/des/P_DATA_reg[3]/CK (DFFSQX2M)                 0.00       0.00 r
  UART_RX/des/P_DATA_reg[3]/Q (DFFSQX2M)                  0.44       0.44 r
  UART_RX/des/U17/Y (INVX2M)                              0.05       0.50 f
  UART_RX/des/U6/Y (OAI22X1M)                             0.11       0.61 r
  UART_RX/des/P_DATA_reg[3]/D (DFFSQX2M)                  0.00       0.61 r
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/des/P_DATA_reg[3]/CK (DFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: UART_RX/data_sampling/oversamples_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/data_sampling/oversamples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/data_sampling/oversamples_reg[1]/CK (DFFSQX2M)
                                                          0.00       0.00 r
  UART_RX/data_sampling/oversamples_reg[1]/Q (DFFSQX2M)
                                                          0.42       0.42 r
  UART_RX/data_sampling/U63/Y (CLKINVX1M)                 0.08       0.50 f
  UART_RX/data_sampling/U22/Y (MXI2X1M)                   0.11       0.61 r
  UART_RX/data_sampling/oversamples_reg[1]/D (DFFSQX2M)
                                                          0.00       0.61 r
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/data_sampling/oversamples_reg[1]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: UART_RX/des/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/des/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/des/P_DATA_reg[6]/CK (DFFSQX2M)                 0.00       0.00 r
  UART_RX/des/P_DATA_reg[6]/Q (DFFSQX2M)                  0.45       0.45 r
  UART_RX/des/U15/Y (INVX2M)                              0.05       0.50 f
  UART_RX/des/U9/Y (OAI22X1M)                             0.11       0.61 r
  UART_RX/des/P_DATA_reg[6]/D (DFFSQX2M)                  0.00       0.61 r
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/des/P_DATA_reg[6]/CK (DFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_RX/des/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/des/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/des/P_DATA_reg[2]/CK (DFFSQX2M)                 0.00       0.00 r
  UART_RX/des/P_DATA_reg[2]/Q (DFFSQX2M)                  0.45       0.45 r
  UART_RX/des/U14/Y (INVX2M)                              0.05       0.50 f
  UART_RX/des/U5/Y (OAI22X1M)                             0.11       0.61 r
  UART_RX/des/P_DATA_reg[2]/D (DFFSQX2M)                  0.00       0.61 r
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/des/P_DATA_reg[2]/CK (DFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_RX/FSM/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/FSM/curent_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/FSM/curent_state_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  UART_RX/FSM/curent_state_reg[0]/Q (DFFRQX2M)            0.41       0.41 r
  UART_RX/FSM/U16/Y (NOR3X2M)                             0.08       0.49 f
  UART_RX/FSM/U4/Y (OAI2B1X2M)                            0.17       0.65 f
  UART_RX/FSM/curent_state_reg[2]/D (DFFRQX2M)            0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/FSM/curent_state_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_RX/data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/des/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/data_sampling/sampled_bit_reg/CK (DFFSQX2M)     0.00       0.00 r
  UART_RX/data_sampling/sampled_bit_reg/Q (DFFSQX2M)      0.46       0.46 r
  UART_RX/data_sampling/sampled_bit (data_sampling)       0.00       0.46 r
  UART_RX/des/sampled_bit (des)                           0.00       0.46 r
  UART_RX/des/U13/Y (OAI2BB2X1M)                          0.16       0.62 r
  UART_RX/des/P_DATA_reg[7]/D (DFFSQX2M)                  0.00       0.62 r
  data arrival time                                                  0.62

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/des/P_DATA_reg[7]/CK (DFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_RX/FSM/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/FSM/curent_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/FSM/curent_state_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  UART_RX/FSM/curent_state_reg[0]/Q (DFFRQX2M)            0.41       0.41 r
  UART_RX/FSM/U14/Y (OAI31X1M)                            0.10       0.51 f
  UART_RX/FSM/U12/Y (OAI21BX1M)                           0.16       0.67 f
  UART_RX/FSM/curent_state_reg[0]/D (DFFRQX2M)            0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/FSM/curent_state_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART_RX/data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/data_sampling/sampled_bit_reg/CK (DFFSQX2M)     0.00       0.00 r
  UART_RX/data_sampling/sampled_bit_reg/Q (DFFSQX2M)      0.46       0.46 r
  UART_RX/data_sampling/U44/Y (CLKMX2X2M)                 0.18       0.65 r
  UART_RX/data_sampling/sampled_bit_reg/D (DFFSQX2M)      0.00       0.65 r
  data arrival time                                                  0.65

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/data_sampling/sampled_bit_reg/CK (DFFSQX2M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART_RX/FSM/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/par_chk/parity_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/FSM/curent_state_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  UART_RX/FSM/curent_state_reg[0]/Q (DFFRQX2M)            0.41       0.41 r
  UART_RX/FSM/U16/Y (NOR3X2M)                             0.08       0.49 f
  UART_RX/FSM/parity_chk_en (FSM_UART_RX)                 0.00       0.49 f
  UART_RX/par_chk/enable (parity_check)                   0.00       0.49 f
  UART_RX/par_chk/U5/Y (INVX2M)                           0.07       0.56 r
  UART_RX/par_chk/U6/Y (OAI31X1M)                         0.09       0.64 f
  UART_RX/par_chk/parity_error_reg/D (DFFRHQX8M)          0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/par_chk/parity_error_reg/CK (DFFRHQX8M)         0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART_TX/U0/curent_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U0/curent_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U0/curent_state_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  UART_TX/U0/curent_state_reg[2]/Q (DFFRQX2M)             0.40       0.40 r
  UART_TX/U0/U16/Y (AOI21X2M)                             0.04       0.44 f
  UART_TX/U0/curent_state_reg[1]/D (DFFRQX2M)             0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U0/curent_state_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: ASYNC_FIFO/W2R/meta_flop_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: ASYNC_FIFO/W2R/synch_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/W2R/meta_flop_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  ASYNC_FIFO/W2R/meta_flop_reg[3]/Q (DFFRQX2M)            0.46       0.46 f
  ASYNC_FIFO/W2R/synch_ptr_reg[3]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/W2R/synch_ptr_reg[3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYNC_FIFO/W2R/meta_flop_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: ASYNC_FIFO/W2R/synch_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/W2R/meta_flop_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  ASYNC_FIFO/W2R/meta_flop_reg[2]/Q (DFFRQX2M)            0.46       0.46 f
  ASYNC_FIFO/W2R/synch_ptr_reg[2]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/W2R/synch_ptr_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYNC_FIFO/W2R/meta_flop_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: ASYNC_FIFO/W2R/synch_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/W2R/meta_flop_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  ASYNC_FIFO/W2R/meta_flop_reg[1]/Q (DFFRQX2M)            0.46       0.46 f
  ASYNC_FIFO/W2R/synch_ptr_reg[1]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/W2R/synch_ptr_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYNC_FIFO/W2R/meta_flop_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: ASYNC_FIFO/W2R/synch_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/W2R/meta_flop_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  ASYNC_FIFO/W2R/meta_flop_reg[0]/Q (DFFRQX2M)            0.46       0.46 f
  ASYNC_FIFO/W2R/synch_ptr_reg[0]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/W2R/synch_ptr_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                    0.00       0.00 r
  PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                     0.47       0.47 f
  PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                     0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[3]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  ASYNC_FIFO/FIFO_RD/U14/Y (XNOR2X2M)                     0.06       0.48 f
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[3]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: UART_TX/U0/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_TX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  UART_TX/U0/busy_reg/CK (DFFRQX2M)        0.00       0.00 r
  UART_TX/U0/busy_reg/Q (DFFRQX2M)         0.49       0.49 f
  UART_TX/U0/busy (fsm_uart_tx)            0.00       0.49 f
  UART_TX/busy (UART_TX_TOP)               0.00       0.49 f
  PULSE_GEN/lvl_sig (PULSE_GEN)            0.00       0.49 f
  PULSE_GEN/rcv_flop_reg/D (DFFRQX2M)      0.00       0.49 f
  data arrival time                                   0.49

  clock UART_TX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[0]/QN (DFFRX1M)
                                                          0.38       0.38 f
  ASYNC_FIFO/FIFO_RD/U19/Y (CLKXOR2X2M)                   0.18       0.56 f
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[0]/D (DFFRX1M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYNC_FIFO/FIFO_RD/raddr_intermid_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: UART_TX/U0/curent_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U0/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U0/curent_state_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  UART_TX/U0/curent_state_reg[0]/Q (DFFRQX2M)             0.45       0.45 r
  UART_TX/U0/U11/Y (OAI211X2M)                            0.11       0.57 f
  UART_TX/U0/busy_reg/D (DFFRQX2M)                        0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U0/busy_reg/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: UART_TX/U3/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_TX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  UART_TX/U3/cnt_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  UART_TX/U3/cnt_reg[0]/Q (DFFRQX2M)       0.51       0.51 r
  UART_TX/U3/U23/Y (NOR2X2M)               0.08       0.59 f
  UART_TX/U3/cnt_reg[0]/D (DFFRQX2M)       0.00       0.59 f
  data arrival time                                   0.59

  clock UART_TX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  UART_TX/U3/cnt_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: UART_TX/U3/saved_data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3/saved_data_reg[6]/CK (DFFSQX2M)              0.00       0.00 r
  UART_TX/U3/saved_data_reg[6]/Q (DFFSQX2M)               0.42       0.42 r
  UART_TX/U3/U14/Y (AO22X1M)                              0.14       0.56 r
  UART_TX/U3/saved_data_reg[6]/D (DFFSQX2M)               0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3/saved_data_reg[6]/CK (DFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART_TX/U3/saved_data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3/saved_data_reg[2]/CK (DFFSQX2M)              0.00       0.00 r
  UART_TX/U3/saved_data_reg[2]/Q (DFFSQX2M)               0.42       0.42 r
  UART_TX/U3/U10/Y (AO22X1M)                              0.14       0.56 r
  UART_TX/U3/saved_data_reg[2]/D (DFFSQX2M)               0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3/saved_data_reg[2]/CK (DFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART_TX/U3/saved_data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3/saved_data_reg[5]/CK (DFFSQX2M)              0.00       0.00 r
  UART_TX/U3/saved_data_reg[5]/Q (DFFSQX2M)               0.42       0.42 r
  UART_TX/U3/U13/Y (AO22X1M)                              0.14       0.56 r
  UART_TX/U3/saved_data_reg[5]/D (DFFSQX2M)               0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3/saved_data_reg[5]/CK (DFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART_TX/U3/saved_data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3/saved_data_reg[1]/CK (DFFSQX2M)              0.00       0.00 r
  UART_TX/U3/saved_data_reg[1]/Q (DFFSQX2M)               0.42       0.42 r
  UART_TX/U3/U9/Y (AO22X1M)                               0.14       0.56 r
  UART_TX/U3/saved_data_reg[1]/D (DFFSQX2M)               0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3/saved_data_reg[1]/CK (DFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART_TX/U3/saved_data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3/saved_data_reg[7]/CK (DFFSQX2M)              0.00       0.00 r
  UART_TX/U3/saved_data_reg[7]/Q (DFFSQX2M)               0.42       0.42 r
  UART_TX/U3/U15/Y (AO22X1M)                              0.14       0.56 r
  UART_TX/U3/saved_data_reg[7]/D (DFFSQX2M)               0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3/saved_data_reg[7]/CK (DFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART_TX/U3/saved_data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3/saved_data_reg[3]/CK (DFFSQX2M)              0.00       0.00 r
  UART_TX/U3/saved_data_reg[3]/Q (DFFSQX2M)               0.42       0.42 r
  UART_TX/U3/U11/Y (AO22X1M)                              0.14       0.56 r
  UART_TX/U3/saved_data_reg[3]/D (DFFSQX2M)               0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3/saved_data_reg[3]/CK (DFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART_TX/U3/saved_data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3/saved_data_reg[4]/CK (DFFSQX2M)              0.00       0.00 r
  UART_TX/U3/saved_data_reg[4]/Q (DFFSQX2M)               0.42       0.42 r
  UART_TX/U3/U12/Y (AO22X1M)                              0.14       0.56 r
  UART_TX/U3/saved_data_reg[4]/D (DFFSQX2M)               0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3/saved_data_reg[4]/CK (DFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART_TX/U3/saved_data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3/saved_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U3/saved_data_reg[0]/CK (DFFSQX2M)              0.00       0.00 r
  UART_TX/U3/saved_data_reg[0]/Q (DFFSQX2M)               0.42       0.42 r
  UART_TX/U3/U8/Y (AO22X1M)                               0.14       0.56 r
  UART_TX/U3/saved_data_reg[0]/D (DFFSQX2M)               0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U3/saved_data_reg[0]/CK (DFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART_TX/U0/curent_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U0/curent_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U0/curent_state_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  UART_TX/U0/curent_state_reg[2]/Q (DFFRQX2M)             0.40       0.40 r
  UART_TX/U0/U8/Y (INVX2M)                                0.09       0.48 f
  UART_TX/U0/U4/Y (NAND3X2M)                              0.09       0.57 r
  UART_TX/U0/U3/Y (OAI211X2M)                             0.06       0.64 f
  UART_TX/U0/curent_state_reg[0]/D (DFFRQX2M)             0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/U0/curent_state_reg[0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


1
