Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/ip/qsys_top/ocm.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/ip/qsys_top/ocm --family="Agilex 5" --part=A5ED065BB32AE5SR0
Info: ocm: "Transforming system: ocm"
Info: ocm: "Naming system components in system: ocm"
Info: ocm: "Processing generation queue"
Info: ocm: "Generating: ocm"
Info: ocm: "Generating: ocm_intel_onchip_memory_147_44dmuoa"
Info: ocm: Done "ocm" with 2 modules, 4 files
Info: Finished: Create HDL design files for synthesis
