// Seed: 3689165898
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4, id_5;
  wire id_6;
  id_7(
      .id_0(1'h0), .id_1(id_5)
  );
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri id_4,
    output tri0 id_5,
    input wand id_6,
    input wor id_7,
    input tri0 id_8
);
  always @(posedge id_1 or posedge id_6) id_0 = @(posedge 1) 1'h0;
  wire id_10;
  module_0(
      id_10, id_10, id_10
  );
endmodule
