\BOOKMARK [1][-]{section.1}{Abstract}{}% 1
\BOOKMARK [1][-]{section.2}{Introduction}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Current State-of-the-Art Results}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{Survey of Previous Work}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.3}{Merge Trees and Their Design Trade-Offs}{section.2}% 5
\BOOKMARK [2][-]{subsection.2.4}{Our Contribution}{section.2}% 6
\BOOKMARK [1][-]{section.3}{Model}{}% 7
\BOOKMARK [2][-]{subsection.3.1}{Search Space Optimization}{section.3}% 8
\BOOKMARK [2][-]{subsection.3.2}{Data Skew}{section.3}% 9
\BOOKMARK [2][-]{subsection.3.3}{Model predictions}{section.3}% 10
\BOOKMARK [1][-]{section.4}{Implementation}{}% 11
\BOOKMARK [2][-]{subsection.4.1}{Hardware Mergers}{section.4}% 12
\BOOKMARK [3][-]{subsubsection.4.1.1}{Proof of Correctness}{subsection.4.1}% 13
\BOOKMARK [3][-]{subsubsection.4.1.2}{Fast Reset}{subsection.4.1}% 14
\BOOKMARK [3][-]{subsubsection.4.1.3}{Hardware Merger Control Logic}{subsection.4.1}% 15
\BOOKMARK [2][-]{subsection.4.2}{Merge Trees}{section.4}% 16
\BOOKMARK [2][-]{subsection.4.3}{DRAM Access Pattern and the Round Robin Skip}{section.4}% 17
\BOOKMARK [2][-]{subsection.4.4}{Going Between Stages}{section.4}% 18
\BOOKMARK [1][-]{section.5}{Experimental Results}{}% 19
