"""
==========================================================================
PseudoCGRA_test.py
==========================================================================
Test cases for CGRAs with pseudo data/config memory.

Author : Cheng Tan
  Date : Dec 28, 2019

"""

from pymtl3 import *
from pymtl3.stdlib.test           import TestSinkCL
from pymtl3.stdlib.test.test_srcs import TestSrcRTL

from ...lib.opt_type              import *
from ...lib.messages              import *
from ...lib.ctrl_helper           import *

from ...fu.flexible.FlexibleFu    import FlexibleFu
from ...fu.single.Alu             import Alu
from ...fu.single.MemUnit         import MemUnit
from ...fu.double.SeqMulAlu       import SeqMulAlu
from ..SystolicCL                 import SystolicCL

import os

#-------------------------------------------------------------------------
# Test harness
#-------------------------------------------------------------------------

class TestHarness( Component ):

  def construct( s, DUT, FunctionUnit, FuList, DataType, CtrlType,
                 width, height, ctrl_mem_size, data_mem_size,
                 src_opt, preload_data, preload_const, sink_out ):

    s.num_tiles = width * height
    AddrType = mk_bits( clog2( ctrl_mem_size ) )

    s.sink_out  = [ TestSinkCL( DataType, sink_out[i] )
                  for i in range( height-1 ) ]

    s.dut = DUT( FunctionUnit, FuList, DataType, CtrlType, width, height,
                 ctrl_mem_size, data_mem_size, ctrl_mem_size, src_opt,
                 preload_data, preload_const )

    for i in range( height-1 ):
      connect( s.dut.send_data[i],  s.sink_out[i].recv )

#  def done( s ):
#    done = True
#    for i in range( s.num_tiles  ):
#      if not s.src_opt[i].done():
#        done = False
#        break
#    return done

  def line_trace( s ):
    return s.dut.line_trace()

def run_sim( test_harness, max_cycles=6 ):
  test_harness.elaborate()
  test_harness.apply( SimulationPass() )
  test_harness.sim_reset()

  # Run simulation

  ncycles = 0
  print()
  print( "{}:{}".format( ncycles, test_harness.line_trace() ))
  while ncycles < max_cycles:
    test_harness.tick()
    ncycles += 1
    print( "----------------------------------------------------" )
    print( "{}:{}".format( ncycles, test_harness.line_trace() ))

  # Check timeout

#  assert ncycles < max_cycles

  test_harness.tick()
  test_harness.tick()
  test_harness.tick()
# ------------------------------------------------------------------
# To emulate systolic array
# left bottom is 0, 0
# right top   is 1, 1
# 1: North, 2: South, 3: West, 4: East
# 5 - 8: registers
# ------------------------------------------------------------------
def test_systolic_2x2():
  num_tile_inports  = 4
  num_tile_outports = 4
  num_xbar_inports  = 6
  num_xbar_outports = 8
  ctrl_mem_size     = 8
  width  = 2
  height = 3
  RouteType     = mk_bits( clog2( num_xbar_inports + 1 ) )
  AddrType      = mk_bits( clog2( ctrl_mem_size ) )
  num_tiles     = width * height
  ctrl_mem_size = 4
  data_mem_size = 1
  DUT           = SystolicCL
  FunctionUnit  = FlexibleFu
  FuList        = [Alu, MemUnit, SeqMulAlu]
  DataType      = mk_data( 16, 1 )
  CtrlType      = mk_ctrl( num_xbar_inports, num_xbar_outports )
#  src_opt = [[CtrlType( OPT_LD_CONST, [
#                    RouteType(5), RouteType(0), RouteType(0), RouteType(0),
#                    RouteType(0), RouteType(0), RouteType(0), RouteType(0)] )],[],[],[],[],[]]
  
  src_opt       = [[CtrlType( OPT_LD_CONST, [ 
                    RouteType(5), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(0), RouteType(0), RouteType(0), RouteType(0)] ),
                    CtrlType( OPT_LD_CONST, [
                    RouteType(5), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(0), RouteType(0), RouteType(0), RouteType(0)] ),
                    CtrlType( OPT_LD_CONST, [
                    RouteType(5), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(0), RouteType(0), RouteType(0), RouteType(0)] ),
                   ],
                   [CtrlType( OPT_LD_CONST, [ 
                    RouteType(5), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(0), RouteType(0), RouteType(0), RouteType(0)] ),
                    CtrlType( OPT_LD_CONST, [
                    RouteType(5), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(0), RouteType(0), RouteType(0), RouteType(0)] ),
                    CtrlType( OPT_LD_CONST, [
                    RouteType(5), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(0), RouteType(0), RouteType(0), RouteType(0)] ),
                   ],
                   [CtrlType( OPT_NAH, [ 
                    RouteType(2), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(2), RouteType(0), RouteType(0), RouteType(0)] ),
                    CtrlType( OPT_MUL_CONST, [
                    RouteType(2), RouteType(0), RouteType(0), RouteType(5),
                    RouteType(2), RouteType(0), RouteType(0), RouteType(0)] ),
                    CtrlType( OPT_MUL_CONST, [
                    RouteType(2), RouteType(0), RouteType(0), RouteType(5),
                    RouteType(2), RouteType(0), RouteType(0), RouteType(0)] ),
                   ],
                   [CtrlType( OPT_NAH, [ 
                    RouteType(2), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(2), RouteType(0), RouteType(0), RouteType(0)] ),
                    CtrlType( OPT_NAH, [ 
                    RouteType(2), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(2), RouteType(0), RouteType(3), RouteType(0)] ),
                    CtrlType( OPT_MUL_CONST_ADD, [ 
                    RouteType(2), RouteType(0), RouteType(0), RouteType(5),
                    RouteType(2), RouteType(0), RouteType(3), RouteType(0)] ),
                   ],
                   [CtrlType( OPT_NAH, [ 
                    RouteType(0), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(2), RouteType(0), RouteType(0), RouteType(0)] ),
                    CtrlType( OPT_NAH, [ 
                    RouteType(0), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(2), RouteType(0), RouteType(0), RouteType(0)] ),
                    CtrlType( OPT_MUL_CONST, [ 
                    RouteType(0), RouteType(0), RouteType(0), RouteType(5),
                    RouteType(2), RouteType(0), RouteType(0), RouteType(0)] ),
                   ],
                   [CtrlType( OPT_NAH, [ 
                    RouteType(0), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(2), RouteType(0), RouteType(3), RouteType(0)] ),
                    CtrlType( OPT_NAH, [ 
                    RouteType(0), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(2), RouteType(0), RouteType(3), RouteType(0)] ),
                    CtrlType( OPT_NAH, [ 
                    RouteType(0), RouteType(0), RouteType(0), RouteType(0),
                    RouteType(2), RouteType(0), RouteType(3), RouteType(0)] ),
                    CtrlType( OPT_MUL_CONST_ADD, [ 
                    RouteType(0), RouteType(0), RouteType(0), RouteType(5),
                    RouteType(2), RouteType(0), RouteType(3), RouteType(0)] ),
                   ]
                  ]
  preload_data  = [DataType(3, 1)]
  preload_const = [[DataType(0, 1)], [DataType(1, 1)],
                   [DataType(2, 1)], [DataType(4, 1)],
                   [DataType(6, 1)], [DataType(8, 1)]] 

  sink_out = [[DataType(18, 1)], [DataType(42, 1)]]
  th = TestHarness( DUT, FunctionUnit, FuList, DataType, CtrlType,
                    width, height, ctrl_mem_size, data_mem_size,
                    src_opt, preload_data, preload_const, sink_out )
  run_sim( th )


