    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Timer_Infrared_0_TimerUDB
Timer_Infrared_0_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Infrared_0_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Infrared_0_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Infrared_0_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Infrared_0_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Infrared_0_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Infrared_0_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Infrared_0_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Infrared_0_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Infrared_0_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
Timer_Infrared_0_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_Infrared_0_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_Infrared_0_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_Infrared_0_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_Infrared_0_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_Infrared_0_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB14_A0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB14_A1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB14_D0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB14_D1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB14_F0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB14_F1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB15_A0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB15_A1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB15_D0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB15_D1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB15_F0
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB15_F1
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; Timer_Infrared_1_TimerUDB
Timer_Infrared_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Infrared_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Infrared_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_Infrared_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Timer_Infrared_1_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Infrared_1_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Infrared_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Infrared_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Infrared_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Infrared_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Infrared_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Infrared_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
Timer_Infrared_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_Infrared_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB12_A0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB12_A1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB12_D0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB12_D1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB12_F0
Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB12_F1

; Timer_Infrared_2_TimerUDB
Timer_Infrared_2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Infrared_2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Infrared_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_Infrared_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Timer_Infrared_2_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Infrared_2_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Infrared_2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Infrared_2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Infrared_2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Infrared_2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Infrared_2_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Infrared_2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Timer_Infrared_2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_Infrared_2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_Infrared_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_Infrared_2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_Infrared_2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_Infrared_2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB10_A0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB10_A1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB10_D0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB10_D1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB10_F0
Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB10_F1

; Timer_Infrared_3_TimerUDB
Timer_Infrared_3_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Infrared_3_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Infrared_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_Infrared_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Timer_Infrared_3_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Infrared_3_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Infrared_3_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Infrared_3_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Infrared_3_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Infrared_3_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Infrared_3_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Infrared_3_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Timer_Infrared_3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_Infrared_3_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB06_A0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB06_A1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB06_D0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB06_D1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB06_F0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB06_F1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB07_A0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB07_A1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB07_D0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB07_D1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB07_F0
Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB07_F1

; inter_infrared_falling_0
inter_infrared_falling_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_infrared_falling_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_infrared_falling_0__INTC_MASK EQU 0x10
inter_infrared_falling_0__INTC_NUMBER EQU 4
inter_infrared_falling_0__INTC_PRIOR_NUM EQU 7
inter_infrared_falling_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
inter_infrared_falling_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_infrared_falling_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; inter_infrared_falling_1
inter_infrared_falling_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_infrared_falling_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_infrared_falling_1__INTC_MASK EQU 0x20
inter_infrared_falling_1__INTC_NUMBER EQU 5
inter_infrared_falling_1__INTC_PRIOR_NUM EQU 7
inter_infrared_falling_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
inter_infrared_falling_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_infrared_falling_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; inter_infrared_falling_2
inter_infrared_falling_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_infrared_falling_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_infrared_falling_2__INTC_MASK EQU 0x40
inter_infrared_falling_2__INTC_NUMBER EQU 6
inter_infrared_falling_2__INTC_PRIOR_NUM EQU 7
inter_infrared_falling_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
inter_infrared_falling_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_infrared_falling_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; inter_infrared_falling_3
inter_infrared_falling_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_infrared_falling_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_infrared_falling_3__INTC_MASK EQU 0x80
inter_infrared_falling_3__INTC_NUMBER EQU 7
inter_infrared_falling_3__INTC_PRIOR_NUM EQU 7
inter_infrared_falling_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
inter_infrared_falling_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_infrared_falling_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_RXInternalInterrupt
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; inter_infrared_rising_0
inter_infrared_rising_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_infrared_rising_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_infrared_rising_0__INTC_MASK EQU 0x100
inter_infrared_rising_0__INTC_NUMBER EQU 8
inter_infrared_rising_0__INTC_PRIOR_NUM EQU 7
inter_infrared_rising_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
inter_infrared_rising_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_infrared_rising_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; inter_infrared_rising_1
inter_infrared_rising_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_infrared_rising_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_infrared_rising_1__INTC_MASK EQU 0x200
inter_infrared_rising_1__INTC_NUMBER EQU 9
inter_infrared_rising_1__INTC_PRIOR_NUM EQU 7
inter_infrared_rising_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
inter_infrared_rising_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_infrared_rising_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; inter_infrared_rising_2
inter_infrared_rising_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_infrared_rising_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_infrared_rising_2__INTC_MASK EQU 0x400
inter_infrared_rising_2__INTC_NUMBER EQU 10
inter_infrared_rising_2__INTC_PRIOR_NUM EQU 7
inter_infrared_rising_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
inter_infrared_rising_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_infrared_rising_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; inter_infrared_rising_3
inter_infrared_rising_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_infrared_rising_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_infrared_rising_3__INTC_MASK EQU 0x800
inter_infrared_rising_3__INTC_NUMBER EQU 11
inter_infrared_rising_3__INTC_PRIOR_NUM EQU 7
inter_infrared_rising_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
inter_infrared_rising_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_infrared_rising_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; inter_horizontalSync
inter_horizontalSync__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_horizontalSync__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_horizontalSync__INTC_MASK EQU 0x08
inter_horizontalSync__INTC_NUMBER EQU 3
inter_horizontalSync__INTC_PRIOR_NUM EQU 7
inter_horizontalSync__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
inter_horizontalSync__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_horizontalSync__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; inter_verticalSync
inter_verticalSync__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_verticalSync__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_verticalSync__INTC_MASK EQU 0x1000
inter_verticalSync__INTC_NUMBER EQU 12
inter_verticalSync__INTC_PRIOR_NUM EQU 7
inter_verticalSync__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
inter_verticalSync__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_verticalSync__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer_Nav_TimerHW
Timer_Nav_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_Nav_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_Nav_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_Nav_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_Nav_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_Nav_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_Nav_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_Nav_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_Nav_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_Nav_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Nav_TimerHW__PM_ACT_MSK EQU 0x02
Timer_Nav_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Nav_TimerHW__PM_STBY_MSK EQU 0x02
Timer_Nav_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_Nav_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_Nav_TimerHW__SR0 EQU CYREG_TMR1_SR0

; inter_comparator
inter_comparator__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_comparator__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_comparator__INTC_MASK EQU 0x04
inter_comparator__INTC_NUMBER EQU 2
inter_comparator__INTC_PRIOR_NUM EQU 7
inter_comparator__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
inter_comparator__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_comparator__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_Motor_PWMUDB
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x2D
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST

; PWM_Servo_PWMUDB
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB04_A0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB04_A1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB04_D0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB04_D1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB04_F0
PWM_Servo_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB04_F1
PWM_Servo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Servo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x2D
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

; Timer_HE_TimerHW
Timer_HE_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_HE_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_HE_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_HE_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_HE_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_HE_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_HE_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_HE_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_HE_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_HE_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_HE_TimerHW__PM_ACT_MSK EQU 0x01
Timer_HE_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_HE_TimerHW__PM_STBY_MSK EQU 0x01
Timer_HE_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_HE_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_HE_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Clock_Infrared
Clock_Infrared__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_Infrared__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_Infrared__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_Infrared__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Infrared__INDEX EQU 0x00
Clock_Infrared__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Infrared__PM_ACT_MSK EQU 0x01
Clock_Infrared__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Infrared__PM_STBY_MSK EQU 0x01

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

; Clock_Motor
Clock_Motor__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_Motor__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_Motor__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_Motor__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Motor__INDEX EQU 0x04
Clock_Motor__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Motor__PM_ACT_MSK EQU 0x10
Clock_Motor__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Motor__PM_STBY_MSK EQU 0x10

; Clock_Servo
Clock_Servo__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_Servo__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_Servo__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_Servo__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Servo__INDEX EQU 0x03
Clock_Servo__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Servo__PM_ACT_MSK EQU 0x08
Clock_Servo__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Servo__PM_STBY_MSK EQU 0x08

; Control_Reg
Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Reg_Sync_ctrl_reg__MASK EQU 0x0F
Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; Clock_Nav
Clock_Nav__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_Nav__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_Nav__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_Nav__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Nav__INDEX EQU 0x01
Clock_Nav__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Nav__PM_ACT_MSK EQU 0x02
Clock_Nav__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Nav__PM_STBY_MSK EQU 0x02

; inter_HE
inter_HE__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
inter_HE__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
inter_HE__INTC_MASK EQU 0x02
inter_HE__INTC_NUMBER EQU 1
inter_HE__INTC_PRIOR_NUM EQU 7
inter_HE__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
inter_HE__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
inter_HE__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_10
Pin_10__0__MASK EQU 0x01
Pin_10__0__PC EQU CYREG_PRT5_PC0
Pin_10__0__PORT EQU 5
Pin_10__0__SHIFT EQU 0
Pin_10__AG EQU CYREG_PRT5_AG
Pin_10__AMUX EQU CYREG_PRT5_AMUX
Pin_10__BIE EQU CYREG_PRT5_BIE
Pin_10__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_10__BYP EQU CYREG_PRT5_BYP
Pin_10__CTL EQU CYREG_PRT5_CTL
Pin_10__DM0 EQU CYREG_PRT5_DM0
Pin_10__DM1 EQU CYREG_PRT5_DM1
Pin_10__DM2 EQU CYREG_PRT5_DM2
Pin_10__DR EQU CYREG_PRT5_DR
Pin_10__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_10__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_10__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_10__MASK EQU 0x01
Pin_10__PORT EQU 5
Pin_10__PRT EQU CYREG_PRT5_PRT
Pin_10__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_10__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_10__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_10__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_10__PS EQU CYREG_PRT5_PS
Pin_10__SHIFT EQU 0
Pin_10__SLW EQU CYREG_PRT5_SLW

; Pin_11
Pin_11__0__MASK EQU 0x02
Pin_11__0__PC EQU CYREG_PRT5_PC1
Pin_11__0__PORT EQU 5
Pin_11__0__SHIFT EQU 1
Pin_11__AG EQU CYREG_PRT5_AG
Pin_11__AMUX EQU CYREG_PRT5_AMUX
Pin_11__BIE EQU CYREG_PRT5_BIE
Pin_11__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_11__BYP EQU CYREG_PRT5_BYP
Pin_11__CTL EQU CYREG_PRT5_CTL
Pin_11__DM0 EQU CYREG_PRT5_DM0
Pin_11__DM1 EQU CYREG_PRT5_DM1
Pin_11__DM2 EQU CYREG_PRT5_DM2
Pin_11__DR EQU CYREG_PRT5_DR
Pin_11__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_11__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_11__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_11__MASK EQU 0x02
Pin_11__PORT EQU 5
Pin_11__PRT EQU CYREG_PRT5_PRT
Pin_11__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_11__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_11__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_11__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_11__PS EQU CYREG_PRT5_PS
Pin_11__SHIFT EQU 1
Pin_11__SLW EQU CYREG_PRT5_SLW

; Pin_1
Pin_1__0__MASK EQU 0x40
Pin_1__0__PC EQU CYREG_PRT4_PC6
Pin_1__0__PORT EQU 4
Pin_1__0__SHIFT EQU 6
Pin_1__AG EQU CYREG_PRT4_AG
Pin_1__AMUX EQU CYREG_PRT4_AMUX
Pin_1__BIE EQU CYREG_PRT4_BIE
Pin_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_1__BYP EQU CYREG_PRT4_BYP
Pin_1__CTL EQU CYREG_PRT4_CTL
Pin_1__DM0 EQU CYREG_PRT4_DM0
Pin_1__DM1 EQU CYREG_PRT4_DM1
Pin_1__DM2 EQU CYREG_PRT4_DM2
Pin_1__DR EQU CYREG_PRT4_DR
Pin_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_1__MASK EQU 0x40
Pin_1__PORT EQU 4
Pin_1__PRT EQU CYREG_PRT4_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_1__PS EQU CYREG_PRT4_PS
Pin_1__SHIFT EQU 6
Pin_1__SLW EQU CYREG_PRT4_SLW

; Pin_2
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT4_PC1
Pin_2__0__PORT EQU 4
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT4_AG
Pin_2__AMUX EQU CYREG_PRT4_AMUX
Pin_2__BIE EQU CYREG_PRT4_BIE
Pin_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_2__BYP EQU CYREG_PRT4_BYP
Pin_2__CTL EQU CYREG_PRT4_CTL
Pin_2__DM0 EQU CYREG_PRT4_DM0
Pin_2__DM1 EQU CYREG_PRT4_DM1
Pin_2__DM2 EQU CYREG_PRT4_DM2
Pin_2__DR EQU CYREG_PRT4_DR
Pin_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 4
Pin_2__PRT EQU CYREG_PRT4_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_2__PS EQU CYREG_PRT4_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT4_SLW

; Pin_3
Pin_3__0__MASK EQU 0x08
Pin_3__0__PC EQU CYREG_PRT4_PC3
Pin_3__0__PORT EQU 4
Pin_3__0__SHIFT EQU 3
Pin_3__AG EQU CYREG_PRT4_AG
Pin_3__AMUX EQU CYREG_PRT4_AMUX
Pin_3__BIE EQU CYREG_PRT4_BIE
Pin_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_3__BYP EQU CYREG_PRT4_BYP
Pin_3__CTL EQU CYREG_PRT4_CTL
Pin_3__DM0 EQU CYREG_PRT4_DM0
Pin_3__DM1 EQU CYREG_PRT4_DM1
Pin_3__DM2 EQU CYREG_PRT4_DM2
Pin_3__DR EQU CYREG_PRT4_DR
Pin_3__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_3__MASK EQU 0x08
Pin_3__PORT EQU 4
Pin_3__PRT EQU CYREG_PRT4_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_3__PS EQU CYREG_PRT4_PS
Pin_3__SHIFT EQU 3
Pin_3__SLW EQU CYREG_PRT4_SLW

; Pin_4
Pin_4__0__MASK EQU 0x01
Pin_4__0__PC EQU CYREG_PRT4_PC0
Pin_4__0__PORT EQU 4
Pin_4__0__SHIFT EQU 0
Pin_4__AG EQU CYREG_PRT4_AG
Pin_4__AMUX EQU CYREG_PRT4_AMUX
Pin_4__BIE EQU CYREG_PRT4_BIE
Pin_4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_4__BYP EQU CYREG_PRT4_BYP
Pin_4__CTL EQU CYREG_PRT4_CTL
Pin_4__DM0 EQU CYREG_PRT4_DM0
Pin_4__DM1 EQU CYREG_PRT4_DM1
Pin_4__DM2 EQU CYREG_PRT4_DM2
Pin_4__DR EQU CYREG_PRT4_DR
Pin_4__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_4__MASK EQU 0x01
Pin_4__PORT EQU 4
Pin_4__PRT EQU CYREG_PRT4_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_4__PS EQU CYREG_PRT4_PS
Pin_4__SHIFT EQU 0
Pin_4__SLW EQU CYREG_PRT4_SLW

; Pin_5
Pin_5__0__MASK EQU 0x04
Pin_5__0__PC EQU CYREG_PRT4_PC2
Pin_5__0__PORT EQU 4
Pin_5__0__SHIFT EQU 2
Pin_5__AG EQU CYREG_PRT4_AG
Pin_5__AMUX EQU CYREG_PRT4_AMUX
Pin_5__BIE EQU CYREG_PRT4_BIE
Pin_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_5__BYP EQU CYREG_PRT4_BYP
Pin_5__CTL EQU CYREG_PRT4_CTL
Pin_5__DM0 EQU CYREG_PRT4_DM0
Pin_5__DM1 EQU CYREG_PRT4_DM1
Pin_5__DM2 EQU CYREG_PRT4_DM2
Pin_5__DR EQU CYREG_PRT4_DR
Pin_5__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_5__MASK EQU 0x04
Pin_5__PORT EQU 4
Pin_5__PRT EQU CYREG_PRT4_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_5__PS EQU CYREG_PRT4_PS
Pin_5__SHIFT EQU 2
Pin_5__SLW EQU CYREG_PRT4_SLW

; Pin_6
Pin_6__0__MASK EQU 0x10
Pin_6__0__PC EQU CYREG_PRT4_PC4
Pin_6__0__PORT EQU 4
Pin_6__0__SHIFT EQU 4
Pin_6__AG EQU CYREG_PRT4_AG
Pin_6__AMUX EQU CYREG_PRT4_AMUX
Pin_6__BIE EQU CYREG_PRT4_BIE
Pin_6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_6__BYP EQU CYREG_PRT4_BYP
Pin_6__CTL EQU CYREG_PRT4_CTL
Pin_6__DM0 EQU CYREG_PRT4_DM0
Pin_6__DM1 EQU CYREG_PRT4_DM1
Pin_6__DM2 EQU CYREG_PRT4_DM2
Pin_6__DR EQU CYREG_PRT4_DR
Pin_6__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_6__MASK EQU 0x10
Pin_6__PORT EQU 4
Pin_6__PRT EQU CYREG_PRT4_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_6__PS EQU CYREG_PRT4_PS
Pin_6__SHIFT EQU 4
Pin_6__SLW EQU CYREG_PRT4_SLW

; Pin_7
Pin_7__0__MASK EQU 0x40
Pin_7__0__PC EQU CYREG_PRT5_PC6
Pin_7__0__PORT EQU 5
Pin_7__0__SHIFT EQU 6
Pin_7__AG EQU CYREG_PRT5_AG
Pin_7__AMUX EQU CYREG_PRT5_AMUX
Pin_7__BIE EQU CYREG_PRT5_BIE
Pin_7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_7__BYP EQU CYREG_PRT5_BYP
Pin_7__CTL EQU CYREG_PRT5_CTL
Pin_7__DM0 EQU CYREG_PRT5_DM0
Pin_7__DM1 EQU CYREG_PRT5_DM1
Pin_7__DM2 EQU CYREG_PRT5_DM2
Pin_7__DR EQU CYREG_PRT5_DR
Pin_7__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_7__MASK EQU 0x40
Pin_7__PORT EQU 5
Pin_7__PRT EQU CYREG_PRT5_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_7__PS EQU CYREG_PRT5_PS
Pin_7__SHIFT EQU 6
Pin_7__SLW EQU CYREG_PRT5_SLW

; Pin_8
Pin_8__0__MASK EQU 0x10
Pin_8__0__PC EQU CYREG_PRT5_PC4
Pin_8__0__PORT EQU 5
Pin_8__0__SHIFT EQU 4
Pin_8__AG EQU CYREG_PRT5_AG
Pin_8__AMUX EQU CYREG_PRT5_AMUX
Pin_8__BIE EQU CYREG_PRT5_BIE
Pin_8__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_8__BYP EQU CYREG_PRT5_BYP
Pin_8__CTL EQU CYREG_PRT5_CTL
Pin_8__DM0 EQU CYREG_PRT5_DM0
Pin_8__DM1 EQU CYREG_PRT5_DM1
Pin_8__DM2 EQU CYREG_PRT5_DM2
Pin_8__DR EQU CYREG_PRT5_DR
Pin_8__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_8__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_8__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_8__MASK EQU 0x10
Pin_8__PORT EQU 5
Pin_8__PRT EQU CYREG_PRT5_PRT
Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_8__PS EQU CYREG_PRT5_PS
Pin_8__SHIFT EQU 4
Pin_8__SLW EQU CYREG_PRT5_SLW

; Pin_9
Pin_9__0__MASK EQU 0x04
Pin_9__0__PC EQU CYREG_PRT5_PC2
Pin_9__0__PORT EQU 5
Pin_9__0__SHIFT EQU 2
Pin_9__AG EQU CYREG_PRT5_AG
Pin_9__AMUX EQU CYREG_PRT5_AMUX
Pin_9__BIE EQU CYREG_PRT5_BIE
Pin_9__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_9__BYP EQU CYREG_PRT5_BYP
Pin_9__CTL EQU CYREG_PRT5_CTL
Pin_9__DM0 EQU CYREG_PRT5_DM0
Pin_9__DM1 EQU CYREG_PRT5_DM1
Pin_9__DM2 EQU CYREG_PRT5_DM2
Pin_9__DR EQU CYREG_PRT5_DR
Pin_9__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_9__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_9__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_9__MASK EQU 0x04
Pin_9__PORT EQU 5
Pin_9__PRT EQU CYREG_PRT5_PRT
Pin_9__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_9__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_9__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_9__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_9__PS EQU CYREG_PRT5_PS
Pin_9__SHIFT EQU 2
Pin_9__SLW EQU CYREG_PRT5_SLW

; Rx_1
Rx_1__0__MASK EQU 0x20
Rx_1__0__PC EQU CYREG_PRT5_PC5
Rx_1__0__PORT EQU 5
Rx_1__0__SHIFT EQU 5
Rx_1__AG EQU CYREG_PRT5_AG
Rx_1__AMUX EQU CYREG_PRT5_AMUX
Rx_1__BIE EQU CYREG_PRT5_BIE
Rx_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_1__BYP EQU CYREG_PRT5_BYP
Rx_1__CTL EQU CYREG_PRT5_CTL
Rx_1__DM0 EQU CYREG_PRT5_DM0
Rx_1__DM1 EQU CYREG_PRT5_DM1
Rx_1__DM2 EQU CYREG_PRT5_DM2
Rx_1__DR EQU CYREG_PRT5_DR
Rx_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_1__MASK EQU 0x20
Rx_1__PORT EQU 5
Rx_1__PRT EQU CYREG_PRT5_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_1__PS EQU CYREG_PRT5_PS
Rx_1__SHIFT EQU 5
Rx_1__SLW EQU CYREG_PRT5_SLW

; Tx_1
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT5_PC7
Tx_1__0__PORT EQU 5
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT5_AG
Tx_1__AMUX EQU CYREG_PRT5_AMUX
Tx_1__BIE EQU CYREG_PRT5_BIE
Tx_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_1__BYP EQU CYREG_PRT5_BYP
Tx_1__CTL EQU CYREG_PRT5_CTL
Tx_1__DM0 EQU CYREG_PRT5_DM0
Tx_1__DM1 EQU CYREG_PRT5_DM1
Tx_1__DM2 EQU CYREG_PRT5_DM2
Tx_1__DR EQU CYREG_PRT5_DR
Tx_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 5
Tx_1__PRT EQU CYREG_PRT5_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_1__PS EQU CYREG_PRT5_PS
Tx_1__SHIFT EQU 7
Tx_1__SLW EQU CYREG_PRT5_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 3
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 3
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC5LP_ES EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
