
*** Running vivado
    with args -log CarryLookAheadAdder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CarryLookAheadAdder.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CarryLookAheadAdder.tcl -notrace
Command: link_design -top CarryLookAheadAdder -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.srcs/constrs_1/new/CarryLookAheaderAdder.xdc]
Finished Parsing XDC File [/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.srcs/constrs_1/new/CarryLookAheaderAdder.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.816 ; gain = 0.000 ; free physical = 2087 ; free virtual = 22153
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1819.941 ; gain = 164.156 ; free physical = 2050 ; free virtual = 22117

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11d56fdf6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2153.934 ; gain = 333.992 ; free physical = 1640 ; free virtual = 21703

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11d56fdf6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1550 ; free virtual = 21613
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11d56fdf6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1550 ; free virtual = 21613
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11d56fdf6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1550 ; free virtual = 21613
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11d56fdf6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1550 ; free virtual = 21613
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11d56fdf6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1550 ; free virtual = 21613
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11d56fdf6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1550 ; free virtual = 21613
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1550 ; free virtual = 21613
Ending Logic Optimization Task | Checksum: 11d56fdf6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1550 ; free virtual = 21613

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11d56fdf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1549 ; free virtual = 21612

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11d56fdf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1549 ; free virtual = 21612

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1549 ; free virtual = 21612
Ending Netlist Obfuscation Task | Checksum: 11d56fdf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1549 ; free virtual = 21612
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.871 ; gain = 614.086 ; free physical = 1549 ; free virtual = 21612
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.871 ; gain = 0.000 ; free physical = 1549 ; free virtual = 21612
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2301.887 ; gain = 0.000 ; free physical = 1542 ; free virtual = 21608
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.runs/impl_1/CarryLookAheadAdder_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CarryLookAheadAdder_drc_opted.rpt -pb CarryLookAheadAdder_drc_opted.pb -rpx CarryLookAheadAdder_drc_opted.rpx
Command: report_drc -file CarryLookAheadAdder_drc_opted.rpt -pb CarryLookAheadAdder_drc_opted.pb -rpx CarryLookAheadAdder_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.runs/impl_1/CarryLookAheadAdder_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1528 ; free virtual = 21591
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b80bed9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1528 ; free virtual = 21591
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1528 ; free virtual = 21591

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b80bed9c

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1514 ; free virtual = 21577

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17233dce8

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1514 ; free virtual = 21577

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17233dce8

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1514 ; free virtual = 21577
Phase 1 Placer Initialization | Checksum: 17233dce8

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1514 ; free virtual = 21577

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17233dce8

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1513 ; free virtual = 21576

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 125ca52fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1499 ; free virtual = 21562
Phase 2 Global Placement | Checksum: 125ca52fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1499 ; free virtual = 21562

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 125ca52fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1499 ; free virtual = 21562

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1336f2a5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1498 ; free virtual = 21562

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fa550e39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1498 ; free virtual = 21561

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fa550e39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1498 ; free virtual = 21561

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2262b7eba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1494 ; free virtual = 21557

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2262b7eba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1494 ; free virtual = 21557

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2262b7eba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1494 ; free virtual = 21557
Phase 3 Detail Placement | Checksum: 2262b7eba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1494 ; free virtual = 21557

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2262b7eba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1494 ; free virtual = 21557

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2262b7eba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1495 ; free virtual = 21559

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2262b7eba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1495 ; free virtual = 21559

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1495 ; free virtual = 21559
Phase 4.4 Final Placement Cleanup | Checksum: 2262b7eba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1495 ; free virtual = 21559
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2262b7eba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1495 ; free virtual = 21559
Ending Placer Task | Checksum: 177a6dd4d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1496 ; free virtual = 21559
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1511 ; free virtual = 21574
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1509 ; free virtual = 21575
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.runs/impl_1/CarryLookAheadAdder_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CarryLookAheadAdder_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1499 ; free virtual = 21563
INFO: [runtcl-4] Executing : report_utilization -file CarryLookAheadAdder_utilization_placed.rpt -pb CarryLookAheadAdder_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CarryLookAheadAdder_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2429.453 ; gain = 0.000 ; free physical = 1510 ; free virtual = 21574
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d005e26c ConstDB: 0 ShapeSum: a7a0fae1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 105e91f96

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2442.969 ; gain = 0.000 ; free physical = 1385 ; free virtual = 21449
Post Restoration Checksum: NetGraph: fc5bbb97 NumContArr: 98d63ff Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 105e91f96

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2455.953 ; gain = 12.984 ; free physical = 1352 ; free virtual = 21416

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 105e91f96

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2455.953 ; gain = 12.984 ; free physical = 1352 ; free virtual = 21416
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1647b09be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2463.008 ; gain = 20.039 ; free physical = 1349 ; free virtual = 21413

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 91bab2fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2471.387 ; gain = 28.418 ; free physical = 1346 ; free virtual = 21410

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 7a055d41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2471.387 ; gain = 28.418 ; free physical = 1346 ; free virtual = 21410
Phase 4 Rip-up And Reroute | Checksum: 7a055d41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2471.387 ; gain = 28.418 ; free physical = 1346 ; free virtual = 21410

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 7a055d41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2471.387 ; gain = 28.418 ; free physical = 1346 ; free virtual = 21410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 7a055d41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2471.387 ; gain = 28.418 ; free physical = 1346 ; free virtual = 21410
Phase 6 Post Hold Fix | Checksum: 7a055d41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2471.387 ; gain = 28.418 ; free physical = 1346 ; free virtual = 21410

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0251631 %
  Global Horizontal Routing Utilization  = 0.00278905 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 7a055d41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2471.387 ; gain = 28.418 ; free physical = 1345 ; free virtual = 21410

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7a055d41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2474.387 ; gain = 31.418 ; free physical = 1344 ; free virtual = 21408

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7ffdb9bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2474.387 ; gain = 31.418 ; free physical = 1345 ; free virtual = 21409
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2474.387 ; gain = 31.418 ; free physical = 1380 ; free virtual = 21445

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2474.387 ; gain = 44.934 ; free physical = 1380 ; free virtual = 21445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.387 ; gain = 0.000 ; free physical = 1380 ; free virtual = 21445
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2474.387 ; gain = 0.000 ; free physical = 1378 ; free virtual = 21444
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.runs/impl_1/CarryLookAheadAdder_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CarryLookAheadAdder_drc_routed.rpt -pb CarryLookAheadAdder_drc_routed.pb -rpx CarryLookAheadAdder_drc_routed.rpx
Command: report_drc -file CarryLookAheadAdder_drc_routed.rpt -pb CarryLookAheadAdder_drc_routed.pb -rpx CarryLookAheadAdder_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.runs/impl_1/CarryLookAheadAdder_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CarryLookAheadAdder_methodology_drc_routed.rpt -pb CarryLookAheadAdder_methodology_drc_routed.pb -rpx CarryLookAheadAdder_methodology_drc_routed.rpx
Command: report_methodology -file CarryLookAheadAdder_methodology_drc_routed.rpt -pb CarryLookAheadAdder_methodology_drc_routed.pb -rpx CarryLookAheadAdder_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.runs/impl_1/CarryLookAheadAdder_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CarryLookAheadAdder_power_routed.rpt -pb CarryLookAheadAdder_power_summary_routed.pb -rpx CarryLookAheadAdder_power_routed.rpx
Command: report_power -file CarryLookAheadAdder_power_routed.rpt -pb CarryLookAheadAdder_power_summary_routed.pb -rpx CarryLookAheadAdder_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CarryLookAheadAdder_route_status.rpt -pb CarryLookAheadAdder_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CarryLookAheadAdder_timing_summary_routed.rpt -pb CarryLookAheadAdder_timing_summary_routed.pb -rpx CarryLookAheadAdder_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file CarryLookAheadAdder_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CarryLookAheadAdder_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CarryLookAheadAdder_bus_skew_routed.rpt -pb CarryLookAheadAdder_bus_skew_routed.pb -rpx CarryLookAheadAdder_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 20:50:05 2023...

*** Running vivado
    with args -log CarryLookAheadAdder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CarryLookAheadAdder.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CarryLookAheadAdder.tcl -notrace
Command: open_checkpoint CarryLookAheadAdder_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1379.867 ; gain = 0.000 ; free physical = 2383 ; free virtual = 22454
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2099.609 ; gain = 20.812 ; free physical = 1605 ; free virtual = 21675
Restored from archive | CPU: 0.110000 secs | Memory: 1.072090 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2099.609 ; gain = 20.812 ; free physical = 1605 ; free virtual = 21675
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.609 ; gain = 0.000 ; free physical = 1606 ; free virtual = 21677
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2099.609 ; gain = 719.742 ; free physical = 1606 ; free virtual = 21676
Command: write_bitstream -force CarryLookAheadAdder.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./CarryLookAheadAdder.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2543.160 ; gain = 443.551 ; free physical = 1552 ; free virtual = 21631
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 20:50:34 2023...
