{
  "creator": "Yosys 0.55+46 (git sha1 aa1daa702, clang++ 18.1.8 -fPIC -O3)",
  "modules": {
    "CAP": {
      "attributes": {
        "footprint": "Capacitor_SMD:C_0402_1005Metric",
        "blackbox": "00000000000000000000000000000001",
        "value": "0.1u",
        "src": "DECAP.v:5.1-11.10"
      },
      "ports": {
        "pin1": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "pin2": {
          "direction": "inout",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "pin1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "num": "1 ",
            "src": "DECAP.v:7.11-7.15"
          }
        },
        "pin2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "num": "2",
            "src": "DECAP.v:9.11-9.15"
          }
        }
      }
    },
    "DECAP": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "DECAP.v:13.1-19.10"
      },
      "ports": {
      },
      "cells": {
        "C": {
          "hide_name": 0,
          "type": "CAP",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "DECAP.v:18.9-18.34"
          },
          "port_directions": {
            "pin1": "inout",
            "pin2": "inout"
          },
          "connections": {
            "pin1": [ "0" ],
            "pin2": [ "1" ]
          }
        }
      },
      "netnames": {
        "GND": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "DECAP.v:0.0-0.0"
          }
        },
        "VDD": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "DECAP.v:0.0-0.0"
          }
        }
      }
    }
  }
}
