#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar 13 01:34:13 2019
# Process ID: 16160
# Current directory: G:/ECE532/initial_demo/initial_demo.runs/synth_1
# Command line: vivado.exe -log hdmi_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_wrapper.tcl
# Log file: G:/ECE532/initial_demo/initial_demo.runs/synth_1/hdmi_wrapper.vds
# Journal file: G:/ECE532/initial_demo/initial_demo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hdmi_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ECE532/temp_milestone.xpr/project_1/project_1.ipdefs/repo_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ECE532/temp_milestone.xpr/project_1/project_1.ipdefs/input_from_mb_extended_0_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ECE532/temp_milestone.xpr/project_1/project_1.ipdefs/impl_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018.2/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:14 ; elapsed = 00:01:11 . Memory (MB): peak = 415.902 ; gain = 116.152
Command: synth_design -top hdmi_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 538.121 ; gain = 116.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_wrapper' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/hdl/hdmi_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [E:/Vivado_2018.2/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'hdmi' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:13]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_dynclk_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_dynclk_0_0' (2#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_dynclk_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dynclk_0' of module 'hdmi_axi_dynclk_0_0' requires 25 connections, but only 24 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:811]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_ethernet_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_ethernet_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_ethernet_0_0' (3#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_ethernet_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernet_0' of module 'hdmi_axi_ethernet_0_0' requires 61 connections, but only 59 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:836]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_ethernet_0_dma_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_ethernet_0_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_ethernet_0_dma_0' (4#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_ethernet_0_dma_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernet_0_dma' of module 'hdmi_axi_ethernet_0_dma_0' requires 106 connections, but only 105 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:896]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_fifo_mm_s_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_fifo_mm_s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_fifo_mm_s_0_0' (5#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_fifo_mm_s_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_fifo_mm_s_0' of module 'hdmi_axi_fifo_mm_s_0_0' requires 26 connections, but only 25 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:1002]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_gpio_video_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_gpio_video_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_gpio_video_0' (6#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_gpio_video_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_mem_intercon_0' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:2277]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_JC9FNM' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:6269]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_ds_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_ds_0' (7#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_rs_w_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_rs_w_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_rs_w_0' (8#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_rs_w_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_m00_regslice_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_m00_regslice_0' (9#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'hdmi_m00_regslice_0' requires 72 connections, but only 70 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:6808]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_JC9FNM' (10#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:6269]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_10D7LX3' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8912]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_rs_w_1' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_rs_w_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_rs_w_1' (11#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_rs_w_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'hdmi_auto_rs_w_1' requires 34 connections, but only 33 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:9071]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_us_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_us_0' (12#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_s00_regslice_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_s00_regslice_0' (13#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_10D7LX3' (14#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8912]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_8CUCHT' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:9469]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_rs_w_2' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_rs_w_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_rs_w_2' (15#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_rs_w_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'hdmi_auto_rs_w_2' requires 40 connections, but only 39 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:9658]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_us_1' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_us_1' (16#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_s01_regslice_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_s01_regslice_0' (17#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_8CUCHT' (18#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:9469]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_RBV57E' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:9782]
INFO: [Synth 8-6157] synthesizing module 'hdmi_s02_regslice_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_s02_regslice_0' (19#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_s02_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 's02_regslice' of module 'hdmi_s02_regslice_0' requires 72 connections, but only 70 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10061]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_RBV57E' (20#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:9782]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_1YVIHYK' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10134]
INFO: [Synth 8-6157] synthesizing module 'hdmi_s03_regslice_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_s03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_s03_regslice_0' (21#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_s03_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 's03_regslice' of module 'hdmi_s03_regslice_0' requires 34 connections, but only 33 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10269]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_1YVIHYK' (22#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10134]
INFO: [Synth 8-6157] synthesizing module 's04_couplers_imp_16XN6B0' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10305]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_us_2' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_us_2' (23#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'hdmi_auto_us_2' requires 72 connections, but only 70 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10568]
INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_16XN6B0' (24#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10305]
INFO: [Synth 8-6157] synthesizing module 's05_couplers_imp_24WAMY' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10641]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_cc_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_cc_0' (25#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_cc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'hdmi_auto_cc_0' requires 36 connections, but only 35 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10788]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_us_3' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_us_3' (26#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's05_couplers_imp_24WAMY' (27#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10641]
INFO: [Synth 8-6157] synthesizing module 's06_couplers_imp_YCVQIP' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10861]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_cc_1' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_cc_1' (28#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_cc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'hdmi_auto_cc_1' requires 42 connections, but only 41 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:11035]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_us_4' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_us_4' (29#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's06_couplers_imp_YCVQIP' (30#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:10861]
INFO: [Synth 8-6157] synthesizing module 's07_couplers_imp_1S1ZPMF' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:11120]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_cc_2' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_cc_2' (31#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_cc_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'hdmi_auto_cc_2' requires 36 connections, but only 35 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:11267]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_us_5' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_us_5' (32#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's07_couplers_imp_1S1ZPMF' (33#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:11120]
INFO: [Synth 8-6157] synthesizing module 's08_couplers_imp_1CWUOW1' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:11340]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_cc_3' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_cc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_cc_3' (34#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_cc_3_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'hdmi_auto_cc_3' requires 42 connections, but only 41 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:11514]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_us_6' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_us_6' (35#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_us_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's08_couplers_imp_1CWUOW1' (36#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:11340]
INFO: [Synth 8-6157] synthesizing module 'hdmi_xbar_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_xbar_0' (37#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 's_axi_arready' does not match port width (9) of module 'hdmi_xbar_0' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:3900]
WARNING: [Synth 8-689] width (2048) of port connection 's_axi_rdata' does not match port width (2304) of module 'hdmi_xbar_0' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:3917]
WARNING: [Synth 8-689] width (8) of port connection 's_axi_rlast' does not match port width (9) of module 'hdmi_xbar_0' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:3918]
WARNING: [Synth 8-689] width (16) of port connection 's_axi_rresp' does not match port width (18) of module 'hdmi_xbar_0' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:3920]
WARNING: [Synth 8-689] width (8) of port connection 's_axi_rvalid' does not match port width (9) of module 'hdmi_xbar_0' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:3921]
WARNING: [Synth 8-350] instance 'xbar' of module 'hdmi_xbar_0' requires 78 connections, but only 76 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:3850]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_mem_intercon_0' (38#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:2277]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_timer_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_timer_0_0' (39#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'hdmi_axi_timer_0_0' requires 26 connections, but only 23 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:1271]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_uartlite_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_uartlite_0_0' (40#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'hdmi_axi_uartlite_0_0' requires 22 connections, but only 21 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:1295]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_uartlite_1_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_uartlite_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_uartlite_1_0' (41#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_uartlite_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_vdma_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_vdma_0_0' (42#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'hdmi_axi_vdma_0_0' requires 67 connections, but only 64 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:1340]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axi_vdma_1_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_vdma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axi_vdma_1_0' (43#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axi_vdma_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_1' of module 'hdmi_axi_vdma_1_0' requires 67 connections, but only 63 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:1405]
INFO: [Synth 8-6157] synthesizing module 'hdmi_axis_dwidth_converter_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axis_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_axis_dwidth_converter_0_0' (44#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_axis_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_clk_wiz_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_clk_wiz_0_0' (45#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hdmi_det_color_cord_0_1' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_det_color_cord_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_det_color_cord_0_1' (46#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_det_color_cord_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'det_color_cord_0' of module 'hdmi_det_color_cord_0_1' requires 25 connections, but only 17 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:1487]
INFO: [Synth 8-6157] synthesizing module 'hdmi_dvi2rgb_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_dvi2rgb_0_0' (47#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_input_from_mb_extend_0_1' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_input_from_mb_extend_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_input_from_mb_extend_0_1' (48#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_input_from_mb_extend_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_mdm_1_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_mdm_1_0' (49#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_mdm_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'hdmi_mdm_1_0' requires 10 connections, but only 9 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:1553]
INFO: [Synth 8-6157] synthesizing module 'hdmi_microblaze_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_microblaze_0_0' (50#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'hdmi_microblaze_0_0' requires 149 connections, but only 129 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:1565]
INFO: [Synth 8-6157] synthesizing module 'hdmi_microblaze_0_axi_intc_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_microblaze_0_axi_intc_0' (51#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_microblaze_0_axi_periph_0' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:3929]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1HARIPC' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:6137]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1HARIPC' (52#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:6137]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_PTW8HY' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:6881]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_PTW8HY' (53#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:6881]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_9ACNVH' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7006]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_9ACNVH' (54#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7006]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1GAIQI3' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7138]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1GAIQI3' (55#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7138]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1OEV23V' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7270]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1OEV23V' (56#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7270]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_J2A97H' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7416]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_J2A97H' (57#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7416]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_FRPBRA' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7548]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_FRPBRA' (58#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7548]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1A0NX68' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7680]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1A0NX68' (59#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7680]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_1VIC0G6' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7812]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_1VIC0G6' (60#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7812]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_ULAVCG' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7944]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_ULAVCG' (61#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:7944]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_XTUG7S' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8069]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_XTUG7S' (62#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8069]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_1RIBLKE' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8194]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_1RIBLKE' (63#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8194]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_16BDZXX' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8340]
INFO: [Synth 8-6157] synthesizing module 'hdmi_auto_cc_4' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_cc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_auto_cc_4' (64#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_auto_cc_4_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'hdmi_auto_cc_4' requires 42 connections, but only 40 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8503]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_16BDZXX' (65#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8340]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1JG9J7' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8546]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1JG9J7' (66#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8546]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1UVR5X' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:9177]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1UVR5X' (67#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:9177]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_177NXGZ' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:9323]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_177NXGZ' (68#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:9323]
INFO: [Synth 8-6157] synthesizing module 'hdmi_xbar_1' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_xbar_1' (69#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (39) of port connection 'm_axi_arprot' does not match port width (42) of module 'hdmi_xbar_1' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:6098]
WARNING: [Synth 8-689] width (39) of port connection 'm_axi_awprot' does not match port width (42) of module 'hdmi_xbar_1' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:6102]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_microblaze_0_axi_periph_0' (70#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:3929]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_RJJ05W' [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8678]
INFO: [Synth 8-6157] synthesizing module 'hdmi_dlmb_bram_if_cntlr_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_dlmb_bram_if_cntlr_0' (71#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_dlmb_v10_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_dlmb_v10_0' (72#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'hdmi_dlmb_v10_0' requires 25 connections, but only 24 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8824]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ilmb_bram_if_cntlr_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ilmb_bram_if_cntlr_0' (73#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ilmb_v10_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ilmb_v10_0' (74#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'hdmi_ilmb_v10_0' requires 25 connections, but only 24 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8870]
INFO: [Synth 8-6157] synthesizing module 'hdmi_lmb_bram_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_lmb_bram_0' (75#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_RJJ05W' (76#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:8678]
INFO: [Synth 8-6157] synthesizing module 'hdmi_microblaze_0_xlconcat_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_microblaze_0_xlconcat_0' (77#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_mig_7series_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_mig_7series_0_0' (78#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'hdmi_mig_7series_0_0' requires 68 connections, but only 58 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:2071]
INFO: [Synth 8-6157] synthesizing module 'hdmi_rgb2dvi_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_rgb2dvi_0_0' (79#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_rst_clk_wiz_0_100M_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_rst_clk_wiz_0_100M_0' (80#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'hdmi_rst_clk_wiz_0_100M_0' requires 10 connections, but only 7 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:2142]
INFO: [Synth 8-6157] synthesizing module 'hdmi_rst_mig_7series_0_100M_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_rst_mig_7series_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_rst_mig_7series_0_100M_0' (81#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_rst_mig_7series_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_100M' of module 'hdmi_rst_mig_7series_0_100M_0' requires 10 connections, but only 9 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:2150]
INFO: [Synth 8-6157] synthesizing module 'hdmi_rst_mig_7series_0_pxl_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_rst_mig_7series_0_pxl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_rst_mig_7series_0_pxl_0' (82#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_rst_mig_7series_0_pxl_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_pxl' of module 'hdmi_rst_mig_7series_0_pxl_0' requires 10 connections, but only 7 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:2160]
INFO: [Synth 8-6157] synthesizing module 'hdmi_v_axi4s_vid_out_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_v_axi4s_vid_out_0_0' (83#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'hdmi_v_axi4s_vid_out_0_0' requires 28 connections, but only 20 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:2168]
INFO: [Synth 8-6157] synthesizing module 'hdmi_v_tc_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_v_tc_0_0' (84#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'hdmi_v_tc_0_0' requires 32 connections, but only 31 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:2189]
INFO: [Synth 8-6157] synthesizing module 'hdmi_v_tc_1_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_v_tc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_v_tc_1_0' (85#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_v_tc_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_1' of module 'hdmi_v_tc_1_0' requires 29 connections, but only 28 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:2221]
INFO: [Synth 8-6157] synthesizing module 'hdmi_v_vid_in_axi4s_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_v_vid_in_axi4s_0_0' (86#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'hdmi_v_vid_in_axi4s_0_0' requires 28 connections, but only 22 given [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:2250]
INFO: [Synth 8-6157] synthesizing module 'hdmi_xlconstant_0_0' [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_xlconstant_0_0' (87#1) [G:/ECE532/initial_demo/initial_demo.runs/synth_1/.Xil/Vivado-16160-LAPTOP-J26FKCBU/realtime/hdmi_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi' (88#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/synth/hdmi.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_wrapper' (89#1) [G:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/hdl/hdmi_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_177NXGZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_177NXGZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_177NXGZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_177NXGZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVR5X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVR5X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVR5X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVR5X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_1JG9J7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_1JG9J7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_1JG9J7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_1JG9J7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1RIBLKE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1RIBLKE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1RIBLKE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1RIBLKE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_XTUG7S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_XTUG7S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_XTUG7S has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_XTUG7S has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_ULAVCG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_ULAVCG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_ULAVCG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_ULAVCG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1VIC0G6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1VIC0G6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1VIC0G6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1VIC0G6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1A0NX68 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1A0NX68 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1A0NX68 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1A0NX68 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_FRPBRA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_FRPBRA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_FRPBRA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_FRPBRA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_J2A97H has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_J2A97H has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_J2A97H has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_J2A97H has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1OEV23V has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1OEV23V has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1OEV23V has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1OEV23V has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1GAIQI3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1GAIQI3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1GAIQI3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1GAIQI3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_9ACNVH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_9ACNVH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_9ACNVH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_9ACNVH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PTW8HY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PTW8HY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PTW8HY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PTW8HY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1HARIPC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1HARIPC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1HARIPC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1HARIPC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s04_couplers_imp_16XN6B0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s04_couplers_imp_16XN6B0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s03_couplers_imp_1YVIHYK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_1YVIHYK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_RBV57E has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_RBV57E has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_8CUCHT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_8CUCHT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_10D7LX3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_10D7LX3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_JC9FNM has unconnected port S_AXI_awaddr[29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.676 ; gain = 186.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.676 ; gain = 186.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 607.676 ; gain = 186.313
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_dynclk_0_0/hdmi_axi_dynclk_0_0/hdmi_axi_dynclk_0_0_in_context.xdc] for cell 'hdmi_i/axi_dynclk_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_dynclk_0_0/hdmi_axi_dynclk_0_0/hdmi_axi_dynclk_0_0_in_context.xdc] for cell 'hdmi_i/axi_dynclk_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0_in_context.xdc] for cell 'hdmi_i/axi_gpio_video'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0_in_context.xdc] for cell 'hdmi_i/axi_gpio_video'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0_in_context.xdc] for cell 'hdmi_i/axi_timer_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0_in_context.xdc] for cell 'hdmi_i/axi_timer_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0_in_context.xdc] for cell 'hdmi_i/axi_uartlite_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0_in_context.xdc] for cell 'hdmi_i/axi_uartlite_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0_in_context.xdc] for cell 'hdmi_i/axi_vdma_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0_in_context.xdc] for cell 'hdmi_i/axi_vdma_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc] for cell 'hdmi_i/dvi2rgb_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc] for cell 'hdmi_i/dvi2rgb_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0/hdmi_mdm_1_0_in_context.xdc] for cell 'hdmi_i/mdm_1'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0/hdmi_mdm_1_0_in_context.xdc] for cell 'hdmi_i/mdm_1'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0/hdmi_microblaze_0_0_in_context.xdc] for cell 'hdmi_i/microblaze_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0/hdmi_microblaze_0_0_in_context.xdc] for cell 'hdmi_i/microblaze_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_axi_intc'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_axi_intc'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_xlconcat_0/hdmi_microblaze_0_xlconcat_0/hdmi_microblaze_0_xlconcat_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_xlconcat'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_microblaze_0_xlconcat_0/hdmi_microblaze_0_xlconcat_0/hdmi_microblaze_0_xlconcat_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_xlconcat'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc] for cell 'hdmi_i/mig_7series_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc] for cell 'hdmi_i/mig_7series_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc] for cell 'hdmi_i/rgb2dvi_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc] for cell 'hdmi_i/rgb2dvi_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0_in_context.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0_in_context.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'hdmi_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'hdmi_i/v_axi4s_vid_out_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_0_0/hdmi_v_tc_0_0/hdmi_v_tc_0_0_in_context.xdc] for cell 'hdmi_i/v_tc_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_0_0/hdmi_v_tc_0_0/hdmi_v_tc_0_0_in_context.xdc] for cell 'hdmi_i/v_tc_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0/hdmi_v_tc_1_0_in_context.xdc] for cell 'hdmi_i/v_tc_1'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0/hdmi_v_tc_1_0_in_context.xdc] for cell 'hdmi_i/v_tc_1'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'hdmi_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'hdmi_i/v_vid_in_axi4s_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_xlconstant_0_0/hdmi_xlconstant_0_0/hdmi_xlconstant_0_0_in_context.xdc] for cell 'hdmi_i/xlconstant_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_xlconstant_0_0/hdmi_xlconstant_0_0/hdmi_xlconstant_0_0_in_context.xdc] for cell 'hdmi_i/xlconstant_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dlmb_bram_if_cntlr_0/hdmi_dlmb_bram_if_cntlr_0/hdmi_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dlmb_bram_if_cntlr_0/hdmi_dlmb_bram_if_cntlr_0/hdmi_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_ilmb_bram_if_cntlr_0/hdmi_ilmb_bram_if_cntlr_0/hdmi_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_ilmb_bram_if_cntlr_0/hdmi_ilmb_bram_if_cntlr_0/hdmi_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_ilmb_v10_0/hdmi_ilmb_v10_0/hdmi_dlmb_v10_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_ilmb_v10_0/hdmi_ilmb_v10_0/hdmi_dlmb_v10_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_lmb_bram_0/hdmi_lmb_bram_0/hdmi_lmb_bram_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_lmb_bram_0/hdmi_lmb_bram_0/hdmi_lmb_bram_0_in_context.xdc] for cell 'hdmi_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_xbar_1/hdmi_xbar_1/hdmi_xbar_1_in_context.xdc] for cell 'hdmi_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_xbar_1/hdmi_xbar_1/hdmi_xbar_1_in_context.xdc] for cell 'hdmi_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_xbar_0/hdmi_xbar_0/hdmi_xbar_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_xbar_0/hdmi_xbar_0/hdmi_xbar_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/xbar'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0_in_context.xdc] for cell 'hdmi_i/clk_wiz_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0_in_context.xdc] for cell 'hdmi_i/clk_wiz_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rst_clk_wiz_0_100M_0/hdmi_rst_clk_wiz_0_100M_0/hdmi_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'hdmi_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rst_clk_wiz_0_100M_0/hdmi_rst_clk_wiz_0_100M_0/hdmi_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'hdmi_i/rst_clk_wiz_0_100M'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc] for cell 'hdmi_i/axi_ethernet_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc] for cell 'hdmi_i/axi_ethernet_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_dma_0/hdmi_axi_ethernet_0_dma_0/hdmi_axi_ethernet_0_dma_0_in_context.xdc] for cell 'hdmi_i/axi_ethernet_0_dma'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_dma_0/hdmi_axi_ethernet_0_dma_0/hdmi_axi_ethernet_0_dma_0_in_context.xdc] for cell 'hdmi_i/axi_ethernet_0_dma'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_vdma_1_0/hdmi_axi_vdma_1_0/hdmi_axi_vdma_1_0_in_context.xdc] for cell 'hdmi_i/axi_vdma_1'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_vdma_1_0/hdmi_axi_vdma_1_0/hdmi_axi_vdma_1_0_in_context.xdc] for cell 'hdmi_i/axi_vdma_1'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_fifo_mm_s_0_0/hdmi_axi_fifo_mm_s_0_0/hdmi_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'hdmi_i/axi_fifo_mm_s_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_fifo_mm_s_0_0/hdmi_axi_fifo_mm_s_0_0/hdmi_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'hdmi_i/axi_fifo_mm_s_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axis_dwidth_converter_0_0/hdmi_axis_dwidth_converter_0_0/hdmi_axis_dwidth_converter_0_0_in_context.xdc] for cell 'hdmi_i/axis_dwidth_converter_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axis_dwidth_converter_0_0/hdmi_axis_dwidth_converter_0_0/hdmi_axis_dwidth_converter_0_0_in_context.xdc] for cell 'hdmi_i/axis_dwidth_converter_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_input_from_mb_extend_0_1/hdmi_input_from_mb_extend_0_1/hdmi_input_from_mb_extend_0_1_in_context.xdc] for cell 'hdmi_i/input_from_mb_extend_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_input_from_mb_extend_0_1/hdmi_input_from_mb_extend_0_1/hdmi_input_from_mb_extend_0_1_in_context.xdc] for cell 'hdmi_i/input_from_mb_extend_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_det_color_cord_0_1/hdmi_det_color_cord_0_1/hdmi_det_color_cord_0_1_in_context.xdc] for cell 'hdmi_i/det_color_cord_0'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_det_color_cord_0_1/hdmi_det_color_cord_0_1/hdmi_det_color_cord_0_1_in_context.xdc] for cell 'hdmi_i/det_color_cord_0'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_uartlite_1_0/hdmi_axi_uartlite_1_0/hdmi_axi_uartlite_1_0_in_context.xdc] for cell 'hdmi_i/axi_uartlite_1'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_uartlite_1_0/hdmi_axi_uartlite_1_0/hdmi_axi_uartlite_1_0_in_context.xdc] for cell 'hdmi_i/axi_uartlite_1'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_cc_4/hdmi_auto_cc_4/hdmi_auto_cc_4_in_context.xdc] for cell 'hdmi_i/microblaze_0_axi_periph/m12_couplers/auto_cc'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_cc_4/hdmi_auto_cc_4/hdmi_auto_cc_4_in_context.xdc] for cell 'hdmi_i/microblaze_0_axi_periph/m12_couplers/auto_cc'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_m00_regslice_0/hdmi_m00_regslice_0/hdmi_m00_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_m00_regslice_0/hdmi_m00_regslice_0/hdmi_m00_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_ds_0/hdmi_auto_ds_0/hdmi_auto_ds_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_ds_0/hdmi_auto_ds_0/hdmi_auto_ds_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_rs_w'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_rs_w'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_6/hdmi_auto_us_6/hdmi_auto_us_6_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s08_couplers/auto_us'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_6/hdmi_auto_us_6/hdmi_auto_us_6_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s08_couplers/auto_us'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_cc_3/hdmi_auto_cc_3/hdmi_auto_cc_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s08_couplers/auto_cc'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_cc_3/hdmi_auto_cc_3/hdmi_auto_cc_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s08_couplers/auto_cc'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_5/hdmi_auto_us_5/hdmi_auto_us_5_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s07_couplers/auto_us'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_5/hdmi_auto_us_5/hdmi_auto_us_5_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s07_couplers/auto_us'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_cc_2/hdmi_auto_cc_2/hdmi_auto_cc_2_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s07_couplers/auto_cc'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_cc_2/hdmi_auto_cc_2/hdmi_auto_cc_2_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s07_couplers/auto_cc'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_4/hdmi_auto_us_4/hdmi_auto_us_4_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s06_couplers/auto_us'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_4/hdmi_auto_us_4/hdmi_auto_us_4_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s06_couplers/auto_us'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_cc_1/hdmi_auto_cc_1/hdmi_auto_cc_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s06_couplers/auto_cc'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_cc_1/hdmi_auto_cc_1/hdmi_auto_cc_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s06_couplers/auto_cc'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_3/hdmi_auto_us_3/hdmi_auto_us_3_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s05_couplers/auto_us'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_3/hdmi_auto_us_3/hdmi_auto_us_3_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s05_couplers/auto_us'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_cc_0/hdmi_auto_cc_0/hdmi_auto_cc_2_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s05_couplers/auto_cc'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_cc_0/hdmi_auto_cc_0/hdmi_auto_cc_2_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s05_couplers/auto_cc'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_2/hdmi_auto_us_2/hdmi_auto_us_2_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s04_couplers/auto_us'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_2/hdmi_auto_us_2/hdmi_auto_us_2_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s04_couplers/auto_us'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_s03_regslice_0/hdmi_s03_regslice_0/hdmi_auto_rs_w_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_s03_regslice_0/hdmi_s03_regslice_0/hdmi_auto_rs_w_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_s02_regslice_0/hdmi_s02_regslice_0/hdmi_s02_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_s02_regslice_0/hdmi_s02_regslice_0/hdmi_s02_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_s01_regslice_0/hdmi_s01_regslice_0/hdmi_s01_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_s01_regslice_0/hdmi_s01_regslice_0/hdmi_s01_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_1/hdmi_auto_us_1/hdmi_auto_us_6_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_1/hdmi_auto_us_1/hdmi_auto_us_6_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_rs_w'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_rs_w'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_s00_regslice_0/hdmi_s00_regslice_0/hdmi_s00_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_s00_regslice_0/hdmi_s00_regslice_0/hdmi_s00_regslice_0_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_0/hdmi_auto_us_0/hdmi_auto_us_5_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_us_0/hdmi_auto_us_0/hdmi_auto_us_5_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_rs_w'
Finished Parsing XDC File [g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1_in_context.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_rs_w'
Parsing XDC File [G:/ECE532/initial_demo/initial_demo.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc]
Finished Parsing XDC File [G:/ECE532/initial_demo/initial_demo.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/ECE532/initial_demo/initial_demo.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/ECE532/initial_demo/initial_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/ECE532/initial_demo/initial_demo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1088.586 ; gain = 0.176
WARNING: [Timing 38-316] Clock period '30.000' specified during out-of-context synthesis of instance 'hdmi_i/axi_ethernet_0_dma' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'hdmi_i/axi_vdma_0' at clock pin 'm_axis_mm2s_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '6.060' specified during out-of-context synthesis of instance 'hdmi_i/rgb2dvi_0' at clock pin 'PixelClk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'hdmi_i/rst_mig_7series_0_pxl' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'hdmi_i/v_axi4s_vid_out_0' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'hdmi_i/v_tc_0' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'hdmi_i/v_tc_1' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'hdmi_i/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'hdmi_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_clk_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_clk_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_clk_p. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_clk_p. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_n[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_n[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_n[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_n[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_n[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_n[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_p[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_p[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_p[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_p[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_IN_data_p[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_IN_data_p[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[13]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[14]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[14]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_clk_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_clk_n. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_clk_p. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_clk_p. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_n[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_n[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_n[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_n[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_n[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_n[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_p[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_p[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_p[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_p[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_OUT_data_p[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_OUT_data_p[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[3]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[3]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rx_ctl. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rx_ctl. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rxc. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rxc. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[0]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[1]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[2]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[3]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[3]. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_tx_ctl. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_tx_ctl. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_txc. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_txc. (constraint file  g:/ECE532/initial_demo/initial_demo.srcs/sources_1/bd/hdmi/ip/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0/hdmi_axi_ethernet_0_0_in_context.xdc, line 158).
Applied set_property DONT_TOUCH = true for hdmi_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_gpio_video. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/rst_mig_7series_0_pxl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/v_tc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_ethernet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_ethernet_0_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_fifo_mm_s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/input_from_mb_extend_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/det_color_cord_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/microblaze_0_axi_periph/m12_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/m00_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s08_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s08_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s07_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s07_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s06_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s05_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s05_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s04_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s01_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hdmi_i/axi_mem_intercon/s00_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M09_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M09_ARESETN
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M10_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M10_ARESETN
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M11_ACLK
WARNING: [Synth 8-3331] design hdmi_microblaze_0_axi_periph_0 has unconnected port M11_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/dvi2rgb_0/PixelClk' to pin 'hdmi_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mdm_1/Dbg_Clk_0' to pin 'hdmi_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mdm_1/Dbg_Update_0' to pin 'hdmi_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_addn_clk_0' to pin 'hdmi_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_addn_clk_1' to pin 'hdmi_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_addn_clk_2' to pin 'hdmi_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_addn_clk_3' to pin 'hdmi_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_addn_clk_4' to pin 'hdmi_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/mig_7series_0/ui_clk' to pin 'hdmi_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/clk_wiz_0/clk_in1' to pin 'hdmi_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/clk_wiz_0/clk_out1' to pin 'hdmi_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/clk_wiz_0/clk_in1' to 'hdmi_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/clk_wiz_0/clk_out2' to pin 'hdmi_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/clk_wiz_0/clk_in1' to 'hdmi_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/clk_wiz_0/clk_out3' to pin 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/clk_wiz_0/clk_in1' to 'hdmi_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/interrupt' to pin 'hdmi_i/axi_ethernet_0/bbstub_interrupt/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[0]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[10]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[11]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[12]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[13]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[14]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[15]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[15]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[16]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[16]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[17]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[17]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[18]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[18]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[19]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[19]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[1]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[20]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[20]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[21]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[21]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[22]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[22]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[23]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[23]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[24]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[24]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[25]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[25]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[26]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[26]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[27]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[27]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[28]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[28]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[29]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[29]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[2]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[30]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[30]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[31]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[31]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[3]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[4]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[5]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[6]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[7]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[8]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[8]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tdata[9]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tdata[9]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tkeep[0]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tkeep[1]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tkeep[2]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tkeep[3]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tkeep[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tlast' to pin 'hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxd_tvalid' to pin 'hdmi_i/axi_ethernet_0/bbstub_m_axis_rxd_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[0]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[10]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[11]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[12]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[13]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[14]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[15]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[15]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[16]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[16]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[17]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[17]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[18]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[18]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[19]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[19]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[1]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[20]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[20]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[21]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[21]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[22]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[22]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[23]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[23]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[24]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[24]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[25]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[25]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[26]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[26]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[27]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[27]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[28]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[28]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[29]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[29]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[2]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[30]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[30]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[31]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[31]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[3]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[4]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[5]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[6]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[7]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[8]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[8]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tdata[9]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tdata[9]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tkeep[0]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tkeep[1]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tkeep[2]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tkeep[3]' to pin '{hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tkeep[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tlast' to pin 'hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/m_axis_rxs_tvalid' to pin 'hdmi_i/axi_ethernet_0/bbstub_m_axis_rxs_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/phy_rst_n[0]' to pin '{hdmi_i/axi_ethernet_0/bbstub_phy_rst_n[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/rgmii_txc' to pin 'hdmi_i/axi_ethernet_0/bbstub_rgmii_txc/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/s_axi_arready' to pin 'hdmi_i/axi_ethernet_0/bbstub_s_axi_arready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/s_axi_awready' to pin 'hdmi_i/axi_ethernet_0/bbstub_s_axi_awready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/s_axi_bresp[0]' to pin '{hdmi_i/axi_ethernet_0/bbstub_s_axi_bresp[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/s_axi_bresp[1]' to pin '{hdmi_i/axi_ethernet_0/bbstub_s_axi_bresp[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/s_axi_bvalid' to pin 'hdmi_i/axi_ethernet_0/bbstub_s_axi_bvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hdmi_i/axi_ethernet_0/s_axi_rdata[0]' to pin '{hdmi_i/axi_ethernet_0/bbstub_s_axi_rdata[0]/O}'
INFO: [Common 17-14] Message 'Synth 8-5578' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/axi_ethernet_0/gtx_clk' to 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/axi_ethernet_0/gtx_clk' to 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/axi_ethernet_0/gtx_clk' to 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/axi_ethernet_0/gtx_clk' to 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/axi_ethernet_0/gtx_clk' to 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/axi_ethernet_0/gtx_clk' to 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/axi_ethernet_0/gtx_clk' to 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/axi_ethernet_0/gtx_clk' to 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/axi_ethernet_0/gtx_clk' to 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/axi_ethernet_0/gtx_clk' to 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'hdmi_i/axi_ethernet_0/gtx_clk' to 'hdmi_i/clk_wiz_0/bbstub_clk_out3/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk_i'
INFO: [Synth 8-5819] Moved 149 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |hdmi_xbar_0                    |         1|
|2     |hdmi_auto_ds_0                 |         1|
|3     |hdmi_auto_rs_w_0               |         1|
|4     |hdmi_m00_regslice_0            |         1|
|5     |hdmi_auto_rs_w_1               |         1|
|6     |hdmi_auto_us_0                 |         1|
|7     |hdmi_s00_regslice_0            |         1|
|8     |hdmi_auto_rs_w_2               |         1|
|9     |hdmi_auto_us_1                 |         1|
|10    |hdmi_s01_regslice_0            |         1|
|11    |hdmi_s02_regslice_0            |         1|
|12    |hdmi_s03_regslice_0            |         1|
|13    |hdmi_auto_us_2                 |         1|
|14    |hdmi_auto_cc_0                 |         1|
|15    |hdmi_auto_us_3                 |         1|
|16    |hdmi_auto_cc_1                 |         1|
|17    |hdmi_auto_us_4                 |         1|
|18    |hdmi_auto_cc_2                 |         1|
|19    |hdmi_auto_us_5                 |         1|
|20    |hdmi_auto_cc_3                 |         1|
|21    |hdmi_auto_us_6                 |         1|
|22    |hdmi_xbar_1                    |         1|
|23    |hdmi_auto_cc_4                 |         1|
|24    |hdmi_axi_dynclk_0_0            |         1|
|25    |hdmi_axi_ethernet_0_0          |         1|
|26    |hdmi_axi_ethernet_0_dma_0      |         1|
|27    |hdmi_axi_fifo_mm_s_0_0         |         1|
|28    |hdmi_axi_gpio_video_0          |         1|
|29    |hdmi_axi_timer_0_0             |         1|
|30    |hdmi_axi_uartlite_0_0          |         1|
|31    |hdmi_axi_uartlite_1_0          |         1|
|32    |hdmi_axi_vdma_0_0              |         1|
|33    |hdmi_axi_vdma_1_0              |         1|
|34    |hdmi_axis_dwidth_converter_0_0 |         1|
|35    |hdmi_clk_wiz_0_0               |         1|
|36    |hdmi_det_color_cord_0_1        |         1|
|37    |hdmi_dvi2rgb_0_0               |         1|
|38    |hdmi_input_from_mb_extend_0_1  |         1|
|39    |hdmi_mdm_1_0                   |         1|
|40    |hdmi_microblaze_0_0            |         1|
|41    |hdmi_microblaze_0_axi_intc_0   |         1|
|42    |hdmi_microblaze_0_xlconcat_0   |         1|
|43    |hdmi_mig_7series_0_0           |         1|
|44    |hdmi_rgb2dvi_0_0               |         1|
|45    |hdmi_rst_clk_wiz_0_100M_0      |         1|
|46    |hdmi_rst_mig_7series_0_100M_0  |         1|
|47    |hdmi_rst_mig_7series_0_pxl_0   |         1|
|48    |hdmi_v_axi4s_vid_out_0_0       |         1|
|49    |hdmi_v_tc_0_0                  |         1|
|50    |hdmi_v_tc_1_0                  |         1|
|51    |hdmi_v_vid_in_axi4s_0_0        |         1|
|52    |hdmi_xlconstant_0_0            |         1|
|53    |hdmi_dlmb_bram_if_cntlr_0      |         1|
|54    |hdmi_dlmb_v10_0                |         1|
|55    |hdmi_ilmb_bram_if_cntlr_0      |         1|
|56    |hdmi_ilmb_v10_0                |         1|
|57    |hdmi_lmb_bram_0                |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |hdmi_auto_cc_0                 |     1|
|2     |hdmi_auto_cc_1                 |     1|
|3     |hdmi_auto_cc_2                 |     1|
|4     |hdmi_auto_cc_3                 |     1|
|5     |hdmi_auto_cc_4                 |     1|
|6     |hdmi_auto_ds_0                 |     1|
|7     |hdmi_auto_rs_w_0               |     1|
|8     |hdmi_auto_rs_w_1               |     1|
|9     |hdmi_auto_rs_w_2               |     1|
|10    |hdmi_auto_us_0                 |     1|
|11    |hdmi_auto_us_1                 |     1|
|12    |hdmi_auto_us_2                 |     1|
|13    |hdmi_auto_us_3                 |     1|
|14    |hdmi_auto_us_4                 |     1|
|15    |hdmi_auto_us_5                 |     1|
|16    |hdmi_auto_us_6                 |     1|
|17    |hdmi_axi_dynclk_0_0            |     1|
|18    |hdmi_axi_ethernet_0_0          |     1|
|19    |hdmi_axi_ethernet_0_dma_0      |     1|
|20    |hdmi_axi_fifo_mm_s_0_0         |     1|
|21    |hdmi_axi_gpio_video_0          |     1|
|22    |hdmi_axi_timer_0_0             |     1|
|23    |hdmi_axi_uartlite_0_0          |     1|
|24    |hdmi_axi_uartlite_1_0          |     1|
|25    |hdmi_axi_vdma_0_0              |     1|
|26    |hdmi_axi_vdma_1_0              |     1|
|27    |hdmi_axis_dwidth_converter_0_0 |     1|
|28    |hdmi_clk_wiz_0_0               |     1|
|29    |hdmi_det_color_cord_0_1        |     1|
|30    |hdmi_dlmb_bram_if_cntlr_0      |     1|
|31    |hdmi_dlmb_v10_0                |     1|
|32    |hdmi_dvi2rgb_0_0               |     1|
|33    |hdmi_ilmb_bram_if_cntlr_0      |     1|
|34    |hdmi_ilmb_v10_0                |     1|
|35    |hdmi_input_from_mb_extend_0_1  |     1|
|36    |hdmi_lmb_bram_0                |     1|
|37    |hdmi_m00_regslice_0            |     1|
|38    |hdmi_mdm_1_0                   |     1|
|39    |hdmi_microblaze_0_0            |     1|
|40    |hdmi_microblaze_0_axi_intc_0   |     1|
|41    |hdmi_microblaze_0_xlconcat_0   |     1|
|42    |hdmi_mig_7series_0_0           |     1|
|43    |hdmi_rgb2dvi_0_0               |     1|
|44    |hdmi_rst_clk_wiz_0_100M_0      |     1|
|45    |hdmi_rst_mig_7series_0_100M_0  |     1|
|46    |hdmi_rst_mig_7series_0_pxl_0   |     1|
|47    |hdmi_s00_regslice_0            |     1|
|48    |hdmi_s01_regslice_0            |     1|
|49    |hdmi_s02_regslice_0            |     1|
|50    |hdmi_s03_regslice_0            |     1|
|51    |hdmi_v_axi4s_vid_out_0_0       |     1|
|52    |hdmi_v_tc_0_0                  |     1|
|53    |hdmi_v_tc_1_0                  |     1|
|54    |hdmi_v_vid_in_axi4s_0_0        |     1|
|55    |hdmi_xbar_0                    |     1|
|56    |hdmi_xbar_1                    |     1|
|57    |hdmi_xlconstant_0_0            |     1|
|58    |IBUF                           |     3|
|59    |IOBUF                          |     3|
|60    |OBUF                           |     6|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     | 16012|
|2     |  hdmi_i                      |hdmi                                 | 16000|
|3     |    axi_mem_intercon          |hdmi_axi_mem_intercon_0              | 10012|
|4     |      m00_couplers            |m00_couplers_imp_JC9FNM              |  1636|
|5     |      s00_couplers            |s00_couplers_imp_10D7LX3             |   716|
|6     |      s01_couplers            |s01_couplers_imp_8CUCHT              |   930|
|7     |      s02_couplers            |s02_couplers_imp_RBV57E              |   682|
|8     |      s03_couplers            |s03_couplers_imp_1YVIHYK             |   324|
|9     |      s04_couplers            |s04_couplers_imp_16XN6B0             |   458|
|10    |      s05_couplers            |s05_couplers_imp_24WAMY              |   424|
|11    |      s06_couplers            |s06_couplers_imp_YCVQIP              |   716|
|12    |      s07_couplers            |s07_couplers_imp_1S1ZPMF             |   520|
|13    |      s08_couplers            |s08_couplers_imp_1CWUOW1             |   716|
|14    |    microblaze_0_axi_periph   |hdmi_microblaze_0_axi_periph_0       |  1788|
|15    |      m12_couplers            |m12_couplers_imp_16BDZXX             |   152|
|16    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_RJJ05W |   494|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1089.965 ; gain = 668.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1089.965 ; gain = 186.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1089.965 ; gain = 668.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
314 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 1089.965 ; gain = 674.063
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'G:/ECE532/initial_demo/initial_demo.runs/synth_1/hdmi_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_wrapper_utilization_synth.rpt -pb hdmi_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1089.965 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 01:36:23 2019...
