Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/Designs/DCSE/Modulo2/Tutorial/tutorial/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to D:/Designs/DCSE/Modulo2/Tutorial/tutorial/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "counter.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "counter"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : counter.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Designs/DCSE/Modulo2/Tutorial/tutorial/clkscale.vhd" in Library work.
Architecture compor of Entity clkscale is up to date.
Compiling vhdl file "D:/Designs/DCSE/Modulo2/Tutorial/tutorial/tickgen.vhd" in Library work.
Architecture compor of Entity tickgen is up to date.
Compiling vhdl file "D:/Designs/DCSE/Modulo2/Tutorial/tutorial/counter.vhd" in Library work.
Entity <counter> compiled.
Entity <counter> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkscale> in library <work> (architecture <compor>).

Analyzing hierarchy for entity <tickgen> in library <work> (architecture <compor>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <counter> in library <work> (Architecture <behavioral>).
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <clkscale> in library <work> (Architecture <compor>).
Entity <clkscale> analyzed. Unit <clkscale> generated.

Analyzing Entity <tickgen> in library <work> (Architecture <compor>).
Entity <tickgen> analyzed. Unit <tickgen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkscale>.
    Related source file is "D:/Designs/DCSE/Modulo2/Tutorial/tutorial/clkscale.vhd".
    Found 8-bit up counter for signal <contador>.
    Summary:
	inferred   1 Counter(s).
Unit <clkscale> synthesized.


Synthesizing Unit <tickgen>.
    Related source file is "D:/Designs/DCSE/Modulo2/Tutorial/tutorial/tickgen.vhd".
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <tick>.
    Found 16-bit up counter for signal <contador>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <tickgen> synthesized.


Synthesizing Unit <counter>.
    Related source file is "D:/Designs/DCSE/Modulo2/Tutorial/tutorial/counter.vhd".
    Found 4-bit updown counter for signal <counter_in>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 16-bit up counter                                     : 1
 4-bit updown counter                                  : 1
 8-bit up counter                                      : 1
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s700a.nph' in environment D:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 16-bit up counter                                     : 1
 4-bit updown counter                                  : 1
 8-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Inst_clkscale/contador_7> of sequential type is unconnected in block <counter>.

Optimizing unit <counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block counter, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : counter.ngr
Top Level Output File Name         : counter
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 79
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 21
#      LUT3                        : 1
#      LUT3_L                      : 1
#      LUT4                        : 6
#      LUT4_D                      : 2
#      MUXCY                       : 21
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 28
#      FD                          : 10
#      FDR                         : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                       18  out of   5888     0%  
 Number of Slice Flip Flops:             28  out of  11776     0%  
 Number of 4 input LUTs:                 33  out of  11776     0%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    372     1%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Inst_clkscale/contador_6           | NONE(Inst_tickgen/tick)| 17    |
Inst_tickgen/tick                  | NONE(counter_in_1)     | 4     |
clk50                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.875ns (Maximum Frequency: 205.128MHz)
   Minimum input arrival time before clock: 3.119ns
   Maximum output required time after clock: 5.744ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clkscale/contador_6'
  Clock period: 4.875ns (frequency: 205.128MHz)
  Total number of paths / destination ports: 408 / 33
-------------------------------------------------------------------------
Delay:               4.875ns (Levels of Logic = 2)
  Source:            Inst_tickgen/contador_4 (FF)
  Destination:       Inst_tickgen/contador_0 (FF)
  Source Clock:      Inst_clkscale/contador_6 rising
  Destination Clock: Inst_clkscale/contador_6 rising

  Data Path: Inst_tickgen/contador_4 to Inst_tickgen/contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.590  Inst_tickgen/contador_4 (Inst_tickgen/contador_4)
     LUT4_D:I0->O          1   0.648   0.500  Inst_tickgen/contador_cmp_eq000021 (Inst_tickgen/contador_cmp_eq000021)
     LUT4:I1->O           16   0.643   1.034  Inst_tickgen/contador_cmp_eq000069 (Inst_tickgen/contador_cmp_eq0000)
     FDR:R                     0.869          Inst_tickgen/contador_0
    ----------------------------------------
    Total                      4.875ns (2.751ns logic, 2.124ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_tickgen/tick'
  Clock period: 2.972ns (frequency: 336.474MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.972ns (Levels of Logic = 2)
  Source:            counter_in_1 (FF)
  Destination:       counter_in_3 (FF)
  Source Clock:      Inst_tickgen/tick rising
  Destination Clock: Inst_tickgen/tick rising

  Data Path: counter_in_1 to counter_in_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.730  counter_in_1 (counter_in_1)
     LUT3_L:I0->LO         1   0.648   0.103  Mcount_counter_in_cy<1>11 (Mcount_counter_in_cy<1>)
     LUT4:I3->O            1   0.648   0.000  Mcount_counter_in_xor<3>11 (Result<3>)
     FD:D                      0.252          counter_in_3
    ----------------------------------------
    Total                      2.972ns (2.139ns logic, 0.833ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 3.790ns (frequency: 263.852MHz)
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Delay:               3.790ns (Levels of Logic = 7)
  Source:            Inst_clkscale/contador_1 (FF)
  Destination:       Inst_clkscale/contador_6 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: Inst_clkscale/contador_1 to Inst_clkscale/contador_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.563  Inst_clkscale/contador_1 (Inst_clkscale/contador_1)
     LUT1:I0->O            1   0.648   0.000  Inst_clkscale/Mcount_contador_cy<1>_rt (Inst_clkscale/Mcount_contador_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  Inst_clkscale/Mcount_contador_cy<1> (Inst_clkscale/Mcount_contador_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_clkscale/Mcount_contador_cy<2> (Inst_clkscale/Mcount_contador_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_clkscale/Mcount_contador_cy<3> (Inst_clkscale/Mcount_contador_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_clkscale/Mcount_contador_cy<4> (Inst_clkscale/Mcount_contador_cy<4>)
     MUXCY:CI->O           0   0.065   0.000  Inst_clkscale/Mcount_contador_cy<5> (Inst_clkscale/Mcount_contador_cy<5>)
     XORCY:CI->O           1   0.844   0.000  Inst_clkscale/Mcount_contador_xor<6> (Result<6>)
     FD:D                      0.252          Inst_clkscale/contador_6
    ----------------------------------------
    Total                      3.790ns (3.227ns logic, 0.563ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_tickgen/tick'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              3.119ns (Levels of Logic = 3)
  Source:            direction (PAD)
  Destination:       counter_in_3 (FF)
  Destination Clock: Inst_tickgen/tick rising

  Data Path: direction to counter_in_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.619  direction_IBUF (direction_IBUF)
     LUT3_L:I2->LO         1   0.648   0.103  Mcount_counter_in_cy<1>11 (Mcount_counter_in_cy<1>)
     LUT4:I3->O            1   0.648   0.000  Mcount_counter_in_xor<3>11 (Result<3>)
     FD:D                      0.252          counter_in_3
    ----------------------------------------
    Total                      3.119ns (2.397ns logic, 0.722ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_tickgen/tick'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.744ns (Levels of Logic = 1)
  Source:            counter_in_0 (FF)
  Destination:       counter_out<0> (PAD)
  Source Clock:      Inst_tickgen/tick rising

  Data Path: counter_in_0 to counter_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.633  counter_in_0 (counter_in_0)
     OBUF:I->O                 4.520          counter_out_0_OBUF (counter_out<0>)
    ----------------------------------------
    Total                      5.744ns (5.111ns logic, 0.633ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.67 secs
 
--> 

Total memory usage is 179844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

