$date
	Thu Apr 27 01:13:38 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module dual_port_ram_tb $end
$var reg 8 ! data_a [7:0] $end
$var reg 8 " data_b [7:0] $end
$var reg 6 # addr_a [5:0] $end
$var reg 6 $ addr_b [5:0] $end
$var reg 1 % we_a $end
$var reg 1 & we_b $end
$var reg 1 ' clk $end
$var wire 1 ( q_a [7] $end
$var wire 1 ) q_a [6] $end
$var wire 1 * q_a [5] $end
$var wire 1 + q_a [4] $end
$var wire 1 , q_a [3] $end
$var wire 1 - q_a [2] $end
$var wire 1 . q_a [1] $end
$var wire 1 / q_a [0] $end
$var wire 1 0 q_b [7] $end
$var wire 1 1 q_b [6] $end
$var wire 1 2 q_b [5] $end
$var wire 1 3 q_b [4] $end
$var wire 1 4 q_b [3] $end
$var wire 1 5 q_b [2] $end
$var wire 1 6 q_b [1] $end
$var wire 1 7 q_b [0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110011 !
b1000100 "
b1 #
b10 $
1%
1&
1'
x/
x.
x-
x,
x+
x*
x)
x(
x7
x6
x5
x4
x3
x2
x1
x0
$end
#5
0'
#10
b1010101 !
b11 #
b1 $
0&
1'
17
16
05
04
13
12
01
00
#15
0'
#20
b10 #
b11 $
0%
1'
06
15
02
11
0/
0.
1-
0,
0+
0*
1)
0(
#25
0'
#30
b1 #
b1110111 "
b10 $
1&
1'
1/
1.
0-
1+
1*
0)
#35
0'
