INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/sim/DenseW4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseW4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/sim/DenseW3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseW3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/sim/DenseW2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseW2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/sim/DenseW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseW1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/sim/DenseW0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseW0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/sim/Conv2_Weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv2_Weights
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/sim/Conv1_Weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1_Weights
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/sim/MemBlk_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemBlk_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/sim/MemBlk_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemBlk_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/sim/MemBlk_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemBlk_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_Seq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dense_Seq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EMB_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxComp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPoolLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPoolUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_emb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Sequential_model
