// Seed: 603086507
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout tri0 id_1;
  assign id_1 = (-1);
  wire id_7;
  ;
  wire id_8;
endmodule
module module_0 #(
    parameter id_17 = 32'd39,
    parameter id_19 = 32'd0,
    parameter id_42 = 32'd78,
    parameter id_47 = 32'd9,
    parameter id_9  = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    _id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    module_1,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53
);
  output wire id_53;
  output wire id_52;
  input wire id_51;
  inout wire id_50;
  output wire id_49;
  inout wire id_48;
  inout wire _id_47;
  output wire id_46;
  output wire id_45;
  output wire id_44;
  inout wire id_43;
  input wire _id_42;
  inout wire id_41;
  inout wire id_40;
  output logic [7:0] id_39;
  output wire id_38;
  output wire id_37;
  output wire id_36;
  output wire id_35;
  input logic [7:0] id_34;
  output wire id_33;
  input wire id_32;
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  input wire _id_19;
  input wire id_18;
  inout wire _id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  module_0 modCall_1 (
      id_43,
      id_48,
      id_51,
      id_13,
      id_34,
      id_27
  );
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire _id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire [-1 'h0 : id_47] id_54;
  assign id_39[(-1'd0||id_17)!=id_42] = 1 ? -1 - id_42 : id_34[id_9 : id_19];
endmodule
