read -sv run_verilog_mid/adder_32b_12_78_bbed59cad8d03e60cd1cc857af601051.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_78_bbed59cad8d03e60cd1cc857af601051_yosys.v
