0.7
2020.2
Nov 18 2020
09:47:47
C:/IITB/VLSI DESIGN LAB/vivado/vivadofiles/axi4lite_part_b/axi4lite_part_b.sim/sim_1/impl/func/xsim/axi4lite_tb_func_impl.v,1738922695,verilog,,C:/IITB/VLSI DESIGN LAB/vivado/vivadofiles/axi4lite_part_b/axi4lite_part_b.srcs/sim_1/new/partb_tb.v,,dbg_hub;dbg_hub_clk_x_pntrs;dbg_hub_clk_x_pntrs_8;dbg_hub_dmem;dbg_hub_dmem_14;dbg_hub_fifo_generator_ramfifo;dbg_hub_fifo_generator_ramfifo__parameterized0;dbg_hub_fifo_generator_top;dbg_hub_fifo_generator_top__parameterized0;dbg_hub_fifo_generator_v13_1_4;dbg_hub_fifo_generator_v13_1_4__parameterized0;dbg_hub_fifo_generator_v13_1_4_synth;dbg_hub_fifo_generator_v13_1_4_synth__parameterized0;dbg_hub_ltlib_v1_0_0_bscan;dbg_hub_ltlib_v1_0_0_generic_mux;dbg_hub_memory;dbg_hub_memory__parameterized0;dbg_hub_rd_bin_cntr;dbg_hub_rd_bin_cntr_19;dbg_hub_rd_fwft;dbg_hub_rd_handshaking_flags;dbg_hub_rd_handshaking_flags__parameterized0;dbg_hub_rd_logic;dbg_hub_rd_logic__parameterized0;dbg_hub_rd_status_flags_as;dbg_hub_rd_status_flags_as_18;dbg_hub_reset_blk_ramfifo;dbg_hub_reset_blk_ramfifo_9;dbg_hub_synchronizer_ff;dbg_hub_synchronizer_ff_10;dbg_hub_synchronizer_ff_11;dbg_hub_synchronizer_ff_12;dbg_hub_synchronizer_ff_13;dbg_hub_synchronizer_ff_2;dbg_hub_synchronizer_ff_3;dbg_hub_synchronizer_ff_4;dbg_hub_synchronizer_ff__parameterized0;dbg_hub_synchronizer_ff__parameterized0_20;dbg_hub_synchronizer_ff__parameterized0_21;dbg_hub_synchronizer_ff__parameterized0_22;dbg_hub_synchronizer_ff__parameterized0_23;dbg_hub_synchronizer_ff__parameterized0_5;dbg_hub_synchronizer_ff__parameterized0_6;dbg_hub_synchronizer_ff__parameterized0_7;dbg_hub_wr_bin_cntr;dbg_hub_wr_bin_cntr_17;dbg_hub_wr_handshaking_flags;dbg_hub_wr_handshaking_flags_16;dbg_hub_wr_logic;dbg_hub_wr_logic__parameterized0;dbg_hub_wr_status_flags_as;dbg_hub_wr_status_flags_as_15;dbg_hub_xsdbm_v3_0_0_addr_ctl;dbg_hub_xsdbm_v3_0_0_bscan_switch;dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl;dbg_hub_xsdbm_v3_0_0_bus_ctl;dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt;dbg_hub_xsdbm_v3_0_0_bus_ctl_flg;dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0;dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if;dbg_hub_xsdbm_v3_0_0_cmd_decode;dbg_hub_xsdbm_v3_0_0_ctl_reg;dbg_hub_xsdbm_v3_0_0_ctl_reg_1;dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0;dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1;dbg_hub_xsdbm_v3_0_0_icon;dbg_hub_xsdbm_v3_0_0_icon2xsdb;dbg_hub_xsdbm_v3_0_0_if;dbg_hub_xsdbm_v3_0_0_if_static_status;dbg_hub_xsdbm_v3_0_0_rdfifo;dbg_hub_xsdbm_v3_0_0_rdreg;dbg_hub_xsdbm_v3_0_0_stat;dbg_hub_xsdbm_v3_0_0_stat_reg;dbg_hub_xsdbm_v3_0_0_stat_reg_0;dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0;dbg_hub_xsdbm_v3_0_0_sync;dbg_hub_xsdbm_v3_0_0_wrfifo;dbg_hub_xsdbm_v3_0_0_wrreg;dbg_hub_xsdbm_v3_0_0_xsdbm;dbg_hub_xsdbm_v3_0_0_xsdbm_id;design_1;design_1_axi4lite_dadda_master_0_0;design_1_axi4lite_dadda_master_0_0_axi4lite_dadda_master;design_1_axi_bram_ctrl_0_0;design_1_axi_bram_ctrl_0_0_axi_bram_ctrl;design_1_axi_bram_ctrl_0_0_axi_bram_ctrl_top;design_1_axi_bram_ctrl_0_0_axi_lite;design_1_blk_mem_gen_0_0;design_1_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;design_1_blk_mem_gen_0_0_blk_mem_gen_mux;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized10;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized11;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized12;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized13;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized14;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized15;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized16;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized17;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized18;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized19;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized20;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized21;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized22;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized23;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized24;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized25;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized26;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized27;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized28;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized29;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized30;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized10;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized11;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized12;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized13;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized14;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized15;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized16;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized17;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized18;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized19;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized20;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized21;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized22;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized23;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized24;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized25;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized26;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized27;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized28;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized29;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized30;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9;design_1_blk_mem_gen_0_0_blk_mem_gen_top;design_1_blk_mem_gen_0_0_blk_mem_gen_v8_4_4;design_1_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth;design_1_clk_wiz_0_0;design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz;design_1_ila_0_0;design_1_ila_0_0_blk_mem_gen_v8_4_4;design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;design_1_ila_0_0_blk_mem_gen_v8_4_4_synth;design_1_ila_0_0_ila_v6_2_11_ila;design_1_ila_0_0_ila_v6_2_11_ila_cap_addrgen;design_1_ila_0_0_ila_v6_2_11_ila_cap_ctrl_legacy;design_1_ila_0_0_ila_v6_2_11_ila_cap_sample_counter;design_1_ila_0_0_ila_v6_2_11_ila_cap_window_counter;design_1_ila_0_0_ila_v6_2_11_ila_core;design_1_ila_0_0_ila_v6_2_11_ila_register;design_1_ila_0_0_ila_v6_2_11_ila_reset_ctrl;design_1_ila_0_0_ila_v6_2_11_ila_trace_memory;design_1_ila_0_0_ila_v6_2_11_ila_trig_match;design_1_ila_0_0_ila_v6_2_11_ila_trigger;design_1_ila_0_0_ltlib_v1_0_0_all_typeA;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_3;design_1_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0;design_1_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1;design_1_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1_30;design_1_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1_38;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice_2;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice_4;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_0;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_1;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_31;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_39;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_32;design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_40;design_1_ila_0_0_ltlib_v1_0_0_allx_typeA;design_1_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0;design_1_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized1;design_1_ila_0_0_ltlib_v1_0_0_allx_typeA_nodelay;design_1_ila_0_0_ltlib_v1_0_0_allx_typeA_nodelay_29;design_1_ila_0_0_ltlib_v1_0_0_allx_typeA_nodelay_37;design_1_ila_0_0_ltlib_v1_0_0_async_edge_xfer;design_1_ila_0_0_ltlib_v1_0_0_async_edge_xfer_5;design_1_ila_0_0_ltlib_v1_0_0_async_edge_xfer_6;design_1_ila_0_0_ltlib_v1_0_0_async_edge_xfer_7;design_1_ila_0_0_ltlib_v1_0_0_cfglut4;design_1_ila_0_0_ltlib_v1_0_0_cfglut4_33;design_1_ila_0_0_ltlib_v1_0_0_cfglut5;design_1_ila_0_0_ltlib_v1_0_0_cfglut5_27;design_1_ila_0_0_ltlib_v1_0_0_cfglut5_34;design_1_ila_0_0_ltlib_v1_0_0_cfglut6;design_1_ila_0_0_ltlib_v1_0_0_cfglut6_35;design_1_ila_0_0_ltlib_v1_0_0_cfglut6__parameterized0;design_1_ila_0_0_ltlib_v1_0_0_cfglut7;design_1_ila_0_0_ltlib_v1_0_0_cfglut7_26;design_1_ila_0_0_ltlib_v1_0_0_generic_memrd;design_1_ila_0_0_ltlib_v1_0_0_match;design_1_ila_0_0_ltlib_v1_0_0_match__parameterized0;design_1_ila_0_0_ltlib_v1_0_0_match__parameterized1;design_1_ila_0_0_ltlib_v1_0_0_match_nodelay;design_1_ila_0_0_ltlib_v1_0_0_match_nodelay_28;design_1_ila_0_0_ltlib_v1_0_0_match_nodelay_36;design_1_ila_0_0_ltlib_v1_0_0_rising_edge_detection;design_1_ila_0_0_ltlib_v1_0_0_rising_edge_detection_8;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized13;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized14;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized15;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized16;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized28;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized29;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized30;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized31;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized32;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized33;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized34;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized35;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized36;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized37;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized38;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized39;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized41;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized43;design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized46;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_12;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_13;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_14;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_15;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_18;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_20;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_21;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_22;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_23;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_24;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized0;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1_16;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1_19;design_1_ila_0_0_xsdbs_v1_0_2_reg_p2s;design_1_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized0;design_1_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized1;design_1_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized2;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat_10;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat_11;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat_17;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat_25;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat_9;design_1_ila_0_0_xsdbs_v1_0_2_reg_stream;design_1_ila_0_0_xsdbs_v1_0_2_reg_stream__parameterized0;design_1_ila_0_0_xsdbs_v1_0_2_xsdbs;design_1_vio_0_0;design_1_vio_0_0_vio_v3_0_19_decoder;design_1_vio_0_0_vio_v3_0_19_probe_in_one;design_1_vio_0_0_vio_v3_0_19_probe_out_all;design_1_vio_0_0_vio_v3_0_19_probe_out_one;design_1_vio_0_0_vio_v3_0_19_vio;design_1_vio_0_0_xsdbs_v1_0_2_xsdbs;design_1_wrapper;glbl,,,../../../../../axi4lite_part_b.gen/sources_1/bd/design_1/ipshared/d0f7,,,,,
C:/IITB/VLSI DESIGN LAB/vivado/vivadofiles/axi4lite_part_b/axi4lite_part_b.srcs/sim_1/new/partb_tb.v,1738920199,verilog,,,,axi4lite_tb,,,../../../../../axi4lite_part_b.gen/sources_1/bd/design_1/ipshared/d0f7,,,,,
