Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:59:13 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b/post_synth_timing_summary.rpt
| Design       : Sqrt_64b
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.184    -8994.612                   1142                 1274        0.285        0.000                      0                 1274        4.500        0.000                       0                  1338  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -13.184    -8994.612                   1142                 1274        0.285        0.000                      0                 1274        4.500        0.000                       0                  1338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1142  Failing Endpoints,  Worst Slack      -13.184ns,  Total Violation    -8994.612ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.184ns  (required time - arrival time)
  Source:                 res__11_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res__15_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        23.207ns  (logic 14.661ns (63.175%)  route 8.546ns (36.825%))
  Logic Levels:           92  (CARRY4=84 LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1337, unset)         0.704     0.704    clk
                         FDRE                                         r  res__11_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  res__11_q_reg[3]/Q
                         net (fo=7, unplaced)         0.760     1.857    res__11_q[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.483     2.340 r  op__15_q_reg[63]_i_445/CO[3]
                         net (fo=1, unplaced)         0.007     2.347    op__15_q_reg[63]_i_445_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.439 r  op__15_q_reg[63]_i_444/CO[3]
                         net (fo=1, unplaced)         0.000     2.439    op__15_q_reg[63]_i_444_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.531 r  op__15_q_reg[63]_i_413/CO[3]
                         net (fo=1, unplaced)         0.000     2.531    op__15_q_reg[63]_i_413_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.623 r  op__15_q_reg[63]_i_412/CO[3]
                         net (fo=1, unplaced)         0.000     2.623    op__15_q_reg[63]_i_412_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.715 r  op__15_q_reg[63]_i_356/CO[3]
                         net (fo=1, unplaced)         0.000     2.715    op__15_q_reg[63]_i_356_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.807 r  op__15_q_reg[63]_i_355/CO[3]
                         net (fo=1, unplaced)         0.000     2.807    op__15_q_reg[63]_i_355_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.899 r  op__15_q_reg[63]_i_296/CO[3]
                         net (fo=1, unplaced)         0.000     2.899    op__15_q_reg[63]_i_296_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.991 r  op__15_q_reg[63]_i_295/CO[3]
                         net (fo=1, unplaced)         0.000     2.991    op__15_q_reg[63]_i_295_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.083 r  op__15_q_reg[63]_i_246/CO[3]
                         net (fo=1, unplaced)         0.000     3.083    op__15_q_reg[63]_i_246_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.175 r  op__15_q_reg[63]_i_245/CO[3]
                         net (fo=1, unplaced)         0.000     3.175    op__15_q_reg[63]_i_245_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.267 r  op__15_q_reg[63]_i_202/CO[3]
                         net (fo=1, unplaced)         0.000     3.267    op__15_q_reg[63]_i_202_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.359 r  op__15_q_reg[63]_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     3.359    op__15_q_reg[63]_i_201_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.451 r  op__15_q_reg[63]_i_158/CO[3]
                         net (fo=1, unplaced)         0.000     3.451    op__15_q_reg[63]_i_158_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.543 r  op__15_q_reg[63]_i_157/CO[3]
                         net (fo=1, unplaced)         0.000     3.543    op__15_q_reg[63]_i_157_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     3.793 f  op__15_q_reg[63]_i_112/O[3]
                         net (fo=2, unplaced)         0.468     4.261    op__122[59]
                         LUT4 (Prop_lut4_I2_O)        0.227     4.488 r  op__15_q[63]_i_63/O
                         net (fo=1, unplaced)         0.000     4.488    op__15_q[63]_i_63_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.403     4.891 r  op__15_q_reg[63]_i_23/CO[3]
                         net (fo=361, unplaced)       0.816     5.707    op__121
                         LUT3 (Prop_lut3_I2_O)        0.097     5.804 r  res[2]_INST_0_i_32/O
                         net (fo=1, unplaced)         0.000     5.804    res[2]_INST_0_i_32_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.183 r  res[2]_INST_0_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     6.190    res[2]_INST_0_i_17_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.282 r  res[10]_INST_0_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     6.282    res[10]_INST_0_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.374 r  res[10]_INST_0_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     6.374    res[10]_INST_0_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.466 r  res[14]_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.466    res[14]_INST_0_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.558 r  res[22]_INST_0_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.558    res[22]_INST_0_i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.650 r  res[22]_INST_0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.650    res[22]_INST_0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.742 r  res[27]_INST_0_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     6.742    res[27]_INST_0_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.834 r  res[29]_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.834    res[29]_INST_0_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.926 r  res[29]_INST_0_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     6.926    res[29]_INST_0_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.018 r  res__15_q_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.018    res__15_q_reg[39]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.110 r  res__15_q_reg[43]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.110    res__15_q_reg[43]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.202 r  res__15_q_reg[47]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.202    res__15_q_reg[47]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.294 r  res__15_q_reg[51]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.294    res__15_q_reg[51]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     7.528 r  res__15_q_reg[55]_i_4/O[1]
                         net (fo=7, unplaced)         0.523     8.051    res__12[53]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.618     8.669 r  op__15_q_reg[63]_i_168/CO[3]
                         net (fo=1, unplaced)         0.000     8.669    op__15_q_reg[63]_i_168_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.919 f  op__15_q_reg[63]_i_123/O[3]
                         net (fo=2, unplaced)         0.468     9.387    op__132[59]
                         LUT6 (Prop_lut6_I4_O)        0.222     9.609 r  op__15_q[63]_i_72/O
                         net (fo=1, unplaced)         0.471    10.080    op__15_q[63]_i_72_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    10.466 r  op__15_q_reg[63]_i_24/CO[3]
                         net (fo=137, unplaced)       0.791    11.257    op__15_q_reg[63]_i_24_n_0
                         LUT3 (Prop_lut3_I2_O)        0.097    11.354 r  res[2]_INST_0_i_34/O
                         net (fo=1, unplaced)         0.000    11.354    res[2]_INST_0_i_34_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    11.733 r  res[2]_INST_0_i_19/CO[3]
                         net (fo=1, unplaced)         0.007    11.740    res[2]_INST_0_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.832 r  res__15_q_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    11.832    res__15_q_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.924 r  res[10]_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000    11.924    res[10]_INST_0_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.016 r  res__15_q_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    12.016    res__15_q_reg[15]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.108 r  res__15_q_reg[19]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    12.108    res__15_q_reg[19]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.200 r  res[22]_INST_0_i_26/CO[3]
                         net (fo=1, unplaced)         0.000    12.200    res[22]_INST_0_i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.292 r  res__15_q_reg[27]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    12.292    res__15_q_reg[27]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.384 r  res[29]_INST_0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    12.384    res[29]_INST_0_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.476 r  res__15_q_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    12.476    res__15_q_reg[35]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.568 r  res__15_q_reg[39]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.568    res__15_q_reg[39]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.660 r  res__15_q_reg[43]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.660    res__15_q_reg[43]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.752 r  res__15_q_reg[47]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.752    res__15_q_reg[47]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234    12.986 r  res__15_q_reg[51]_i_3/O[1]
                         net (fo=7, unplaced)         0.523    13.509    res__13[49]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.618    14.127 r  op__15_q_reg[63]_i_136/CO[3]
                         net (fo=1, unplaced)         0.000    14.127    op__15_q_reg[63]_i_136_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.219 r  op__15_q_reg[63]_i_135/CO[3]
                         net (fo=1, unplaced)         0.000    14.219    op__15_q_reg[63]_i_135_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.311 r  op__15_q_reg[63]_i_88/CO[3]
                         net (fo=1, unplaced)         0.000    14.311    op__15_q_reg[63]_i_88_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.167    14.478 f  op__15_q_reg[63]_i_87/O[0]
                         net (fo=2, unplaced)         0.318    14.796    op__142[60]
                         LUT6 (Prop_lut6_I3_O)        0.209    15.005 r  op__15_q[63]_i_27/O
                         net (fo=1, unplaced)         0.319    15.324    op__15_q[63]_i_27_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    15.622 r  op__15_q_reg[63]_i_5/CO[3]
                         net (fo=316, unplaced)       0.813    16.435    op__15_q_reg[63]_i_5_n_0
                         LUT3 (Prop_lut3_I1_O)        0.097    16.532 r  res__15_q[3]_i_6/O
                         net (fo=1, unplaced)         0.000    16.532    res__15_q[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    16.911 r  res__15_q_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007    16.918    res__15_q_reg[3]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.010 r  res__15_q_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.010    res__15_q_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.102 r  res__15_q_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.102    res__15_q_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.194 r  res__15_q_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.194    res__15_q_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.286 r  res__15_q_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.286    res__15_q_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.378 r  res__15_q_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.378    res__15_q_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.470 r  res__15_q_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.470    res__15_q_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234    17.704 r  res__15_q_reg[31]_i_2/O[1]
                         net (fo=7, unplaced)         0.523    18.227    res__14[29]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.618    18.845 r  op__15_q_reg[63]_i_282/CO[3]
                         net (fo=1, unplaced)         0.000    18.845    op__15_q_reg[63]_i_282_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.937 r  op__15_q_reg[63]_i_235/CO[3]
                         net (fo=1, unplaced)         0.000    18.937    op__15_q_reg[63]_i_235_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.029 r  op__15_q_reg[63]_i_234/CO[3]
                         net (fo=1, unplaced)         0.000    19.029    op__15_q_reg[63]_i_234_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.121 r  op__15_q_reg[63]_i_191/CO[3]
                         net (fo=1, unplaced)         0.000    19.121    op__15_q_reg[63]_i_191_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.213 r  op__15_q_reg[63]_i_190/CO[3]
                         net (fo=1, unplaced)         0.000    19.213    op__15_q_reg[63]_i_190_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.305 r  op__15_q_reg[63]_i_147/CO[3]
                         net (fo=1, unplaced)         0.000    19.305    op__15_q_reg[63]_i_147_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.397 r  op__15_q_reg[63]_i_146/CO[3]
                         net (fo=1, unplaced)         0.000    19.397    op__15_q_reg[63]_i_146_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250    19.647 f  op__15_q_reg[63]_i_99/O[3]
                         net (fo=2, unplaced)         0.468    20.115    op__15_d2[59]
                         LUT6 (Prop_lut6_I4_O)        0.222    20.337 r  op__15_q[63]_i_37/O
                         net (fo=1, unplaced)         0.471    20.808    op__15_q[63]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    21.194 r  op__15_q_reg[63]_i_6/CO[3]
                         net (fo=82, unplaced)        0.779    21.973    op__15_d1
                         LUT3 (Prop_lut3_I0_O)        0.097    22.070 r  res__15_q[3]_i_4/O
                         net (fo=1, unplaced)         0.000    22.070    res__15_q[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    22.449 r  res__15_q_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007    22.456    res__15_q_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.548 r  res__15_q_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.548    res__15_q_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.640 r  res__15_q_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.640    res__15_q_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.732 r  res__15_q_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.732    res__15_q_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.824 r  res__15_q_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.824    res__15_q_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.916 r  res__15_q_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    22.916    res__15_q_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.008 r  res__15_q_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.008    res__15_q_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.100 r  res__15_q_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.100    res__15_q_reg[31]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.192 r  res__15_q_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.192    res__15_q_reg[35]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.284 r  res__15_q_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.284    res__15_q_reg[39]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.376 r  res__15_q_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.376    res__15_q_reg[43]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.468 r  res__15_q_reg[47]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.468    res__15_q_reg[47]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.560 r  res__15_q_reg[51]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.560    res__15_q_reg[51]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.652 r  res__15_q_reg[55]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.652    res__15_q_reg[55]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.744 r  res__15_q_reg[59]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.744    res__15_q_reg[59]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.167    23.911 r  res__15_q_reg[61]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    23.911    res__15_q_reg[61]_i_1_n_7
                         FDRE                                         r  res__15_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1337, unset)         0.669    10.669    clk
                         FDRE                                         r  res__15_q_reg[60]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.094    10.727    res__15_q_reg[60]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                         -23.911    
  -------------------------------------------------------------------
                         slack                                -13.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 num_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one__3_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.262ns (61.427%)  route 0.165ns (38.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1337, unset)         0.411     0.411    clk
                         FDRE                                         r  num_reg[61]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 f  num_reg[61]/Q
                         net (fo=36, unplaced)        0.165     0.739    p_0_in88_in
                         LUT6 (Prop_lut6_I5_O)        0.098     0.837 r  one__3_q[52]_i_1/O
                         net (fo=16, unplaced)        0.000     0.837    one[58]
                         FDRE                                         r  one__3_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1337, unset)         0.432     0.432    clk
                         FDRE                                         r  one__3_q_reg[52]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    one__3_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                num_reg[0]/C



