Warning: Scenario scenarioFF is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : top
Version: U-2022.12-SP6
Date   : Thu May 29 19:27:11 2025
****************************************

  Startpoint: counter_and_parity/count_reg_reg[1] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: counter_and_parity/count_reg_reg[15] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: mode1
  Corner: cornerSS
  Scenario: scenarioSS
  Path Group: SYS_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  counter_and_parity/count_reg_reg[1]/CP (SDFCNQD0HPBWP)
                                                   0.00      0.00 r
  counter_and_parity/count_reg_reg[1]/Q (SDFCNQD0HPBWP)
                                                   0.39      0.39 r
  ctmi_747/ZN (ND2D1HPBWP)                         0.12      0.52 f
  ctmi_794/ZN (NR2XD0HPBWP)                        0.10      0.62 r
  ctmi_793/ZN (ND2D1HPBWP)                         0.09      0.71 f
  ctmi_792/ZN (NR2XD0HPBWP)                        0.11      0.81 r
  ctmi_791/ZN (ND2D1HPBWP)                         0.08      0.89 f
  ctmi_790/ZN (NR2XD0HPBWP)                        0.11      1.00 r
  ctmi_789/ZN (ND2D1HPBWP)                         0.09      1.10 f
  ctmi_788/ZN (NR2XD0HPBWP)                        0.11      1.21 r
  ctmi_787/ZN (ND2D1HPBWP)                         0.09      1.30 f
  ctmi_786/ZN (NR2XD0HPBWP)                        0.11      1.41 r
  ctmi_785/ZN (ND2D1HPBWP)                         0.10      1.51 f
  ctmi_784/ZN (NR2XD0HPBWP)                        0.12      1.63 r
  ctmi_783/ZN (ND2D1HPBWP)                         0.09      1.72 f
  ctmi_782/ZN (NR2XD0HPBWP)                        0.09      1.81 r
  ctmi_781/Z (MUX3D0HPBWP)                         0.21      2.02 r
  counter_and_parity/count_reg_reg[15]/D (SDFCND0HPBWP)
                                                   0.00      2.02 r
  data arrival time                                          2.02

  clock SYS_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  counter_and_parity/count_reg_reg[15]/CP (SDFCND0HPBWP)
                                                   0.00     10.00 r
  clock uncertainty                               -0.30      9.70
  library setup time                              -0.07      9.63
  data required time                                         9.63
  ------------------------------------------------------------------------
  data required time                                         9.63
  data arrival time                                         -2.02
  ------------------------------------------------------------------------
  slack (MET)                                                7.60


1
