INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/sf_6.111/dumpet/dumpet.srcs/sources_1/new/top_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/sf_6.111/dumpet/dumpet.srcs/sim_1/new/clock_div_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_tb
