Reading pref.tcl

# 2022.4_2

# do testfloat.do rv64gc div
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is kkim@vlsi.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is kkim@vlsi.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is kkim@vlsi.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is kkim@vlsi.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2022.4_2 Compiler 2022.12 Dec  9 2022
# Start time: 13:18:40 on Jan 18,2024
# vlog "+incdir+../config/rv64gc" "+incdir+../config/shared" ../src/cvw.sv ../testbench/testbench-fp.sv ../src/fpu/fclassify.sv ../src/fpu/fcmp.sv ../src/fpu/fctrl.sv ../src/fpu/fcvt.sv ../src/fpu/fhazard.sv ../src/fpu/fpu.sv ../src/fpu/fregfile.sv ../src/fpu/fsgninj.sv ../src/fpu/unpack.sv ../src/fpu/unpackinput.sv ../src/fpu/fdivsqrt/fdivsqrt.sv ../src/fpu/fdivsqrt/fdivsqrtcycles.sv ../src/fpu/fdivsqrt/fdivsqrtexpcalc.sv ../src/fpu/fdivsqrt/fdivsqrtfgen2.sv ../src/fpu/fdivsqrt/fdivsqrtfgen4.sv ../src/fpu/fdivsqrt/fdivsqrtfsm.sv ../src/fpu/fdivsqrt/fdivsqrtiter.sv ../src/fpu/fdivsqrt/fdivsqrtpostproc.sv ../src/fpu/fdivsqrt/fdivsqrtpreproc.sv ../src/fpu/fdivsqrt/fdivsqrtstage2.sv ../src/fpu/fdivsqrt/fdivsqrtstage4.sv ../src/fpu/fdivsqrt/fdivsqrtuotfc2.sv ../src/fpu/fdivsqrt/fdivsqrtuotfc4.sv ../src/fpu/fdivsqrt/fdivsqrtuslc2.sv ../src/fpu/fdivsqrt/fdivsqrtuslc4.sv ../src/fpu/fdivsqrt/fdivsqrtuslc4cmp.sv ../src/fpu/fma/fma.sv ../src/fpu/fma/fmaadd.sv ../src/fpu/fma/fmaalign.sv ../src/fpu/fma/fmaexpadd.sv ../src/fpu/fma/fmalza.sv ../src/fpu/fma/fmamult.sv ../src/fpu/fma/fmasign.sv ../src/fpu/postproc/cvtshiftcalc.sv ../src/fpu/postproc/divshiftcalc.sv ../src/fpu/postproc/flags.sv ../src/fpu/postproc/fmashiftcalc.sv ../src/fpu/postproc/negateintres.sv ../src/fpu/postproc/normshift.sv ../src/fpu/postproc/postprocess.sv ../src/fpu/postproc/resultsign.sv ../src/fpu/postproc/round.sv ../src/fpu/postproc/roundsign.sv ../src/fpu/postproc/shiftcorrection.sv ../src/fpu/postproc/specialcase.sv ../src/generic/adder.sv ../src/generic/aplusbeq0.sv ../src/generic/arrs.sv ../src/generic/binencoder.sv ../src/generic/clockgater.sv ../src/generic/counter.sv ../src/generic/csa.sv ../src/generic/decoder.sv ../src/generic/lzc.sv ../src/generic/mux.sv ../src/generic/neg.sv ../src/generic/onehotdecoder.sv ../src/generic/or_rows.sv ../src/generic/priorityonehot.sv ../src/generic/prioritythermometer.sv ../src/generic/flop/flop.sv ../src/generic/flop/flopen.sv ../src/generic/flop/flopenl.sv ../src/generic/flop/flopenr.sv ../src/generic/flop/flopenrc.sv ../src/generic/flop/flopens.sv ../src/generic/flop/flopr.sv ../src/generic/flop/floprc.sv ../src/generic/flop/synchronizer.sv -suppress 2583,7063,8607,2697 
# -- Compiling package cvw
# -- Compiling package testbench2dfp_sv_unit
# -- Importing package cvw
# -- Compiling module testbenchfp
# -- Compiling module readvectors
# -- Compiling module fclassify
# -- Compiling module fcmp
# -- Compiling module fctrl
# -- Compiling module fcvt
# -- Compiling module fhazard
# -- Compiling module fpu
# -- Compiling module fregfile
# -- Compiling module fsgninj
# -- Compiling module unpack
# -- Compiling module unpackinput
# -- Compiling module fdivsqrt
# -- Compiling module fdivsqrtcycles
# -- Compiling module fdivsqrtexpcalc
# -- Compiling module fdivsqrtfgen2
# -- Compiling module fdivsqrtfgen4
# -- Compiling module fdivsqrtfsm
# -- Compiling module fdivsqrtiter
# -- Compiling module fdivsqrtpostproc
# -- Compiling module fdivsqrtpreproc
# -- Compiling module fdivsqrtstage2
# -- Compiling module fdivsqrtstage4
# -- Compiling module fdivsqrtuotfc2
# -- Compiling module fdivsqrtuotfc4
# -- Compiling module fdivsqrtuslc2
# -- Compiling module fdivsqrtuslc4
# -- Compiling module fdivsqrtuslc4cmp
# -- Compiling module fma
# -- Compiling module fmaadd
# -- Compiling module fmaalign
# -- Compiling module fmaexpadd
# -- Compiling module fmalza
# -- Compiling module fmamult
# -- Compiling module fmasign
# -- Compiling module cvtshiftcalc
# -- Compiling module divshiftcalc
# -- Compiling module flags
# -- Compiling module fmashiftcalc
# -- Compiling module negateintres
# -- Compiling module normshift
# -- Compiling module postprocess
# -- Compiling module resultsign
# -- Compiling module round
# -- Compiling module roundsign
# -- Compiling module shiftcorrection
# -- Compiling module specialcase
# -- Compiling module adder
# -- Compiling module aplusbeq0
# -- Compiling module arrs
# -- Compiling module binencoder
# -- Compiling module clockgater
# -- Compiling module counter
# -- Compiling module csa
# -- Compiling module decoder
# -- Compiling module lzc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module mux4
# -- Compiling module mux5
# -- Compiling module mux6
# -- Compiling module neg
# -- Compiling module onehotdecoder
# -- Compiling module or_rows
# -- Compiling module priorityonehot
# -- Compiling module prioritythermometer
# -- Compiling module flop
# -- Compiling module flopen
# -- Compiling module flopenl
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module flopens
# -- Compiling module flopr
# -- Compiling module floprc
# -- Compiling module synchronizer
# 
# Top level modules:
# 	testbenchfp
# 	fpu
# 	fdivsqrtuslc4
# 	adder
# 	arrs
# 	binencoder
# 	clockgater
# 	counter
# 	decoder
# 	mux5
# 	mux6
# 	neg
# 	onehotdecoder
# 	or_rows
# 	priorityonehot
# 	prioritythermometer
# 	flop
# 	flopenl
# 	flopens
# 	flopr
# 	floprc
# 	synchronizer
# End time: 13:18:40 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 34
# vsim -voptargs="+acc" work.testbenchfp -GTEST=div -GTEST_SIZE="all" 
# Start time: 13:18:40 on Jan 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "fdivsqrtfsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.4_2 linux_x86_64 Dec  9 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cvw(fast)
# Loading work.testbench2dfp_sv_unit(fast)
# Loading work.testbenchfp(fast)
# Loading work.readvectors(fast)
# Loading work.unpack(fast)
# Loading work.unpackinput(fast)
# Loading work.postprocess(fast)
# Loading work.cvtshiftcalc(fast)
# Loading work.fmashiftcalc(fast)
# Loading work.divshiftcalc(fast)
# Loading work.normshift(fast)
# Loading work.shiftcorrection(fast)
# Loading work.mux2(fast)
# Loading work.roundsign(fast)
# Loading work.round(fast)
# Loading work.resultsign(fast)
# Loading work.flags(fast)
# Loading work.negateintres(fast)
# Loading work.mux2(fast__1)
# Loading work.mux2(fast__2)
# Loading work.mux2(fast__3)
# Loading work.specialcase(fast)
# Loading work.fdivsqrt(fast)
# Loading work.fdivsqrtpreproc(fast)
# Loading work.mux2(fast__7)
# Loading work.mux2(fast__4)
# Loading work.mux2(fast__5)
# Loading work.lzc(fast)
# Loading work.mux2(fast__6)
# Loading work.flopen(fast)
# Loading work.fdivsqrtexpcalc(fast)
# Loading work.flopen(fast__1)
# Loading work.fdivsqrtcycles(fast)
# Loading work.flopen(fast__2)
# Loading work.flopen(fast__3)
# Loading work.flopen(fast__4)
# Loading work.fdivsqrtfsm(fast)
# Loading work.flopenr(fast)
# Loading work.fdivsqrtiter(fast)
# Loading work.flopen(fast__5)
# Loading work.mux2(fast__8)
# Loading work.flopen(fast__6)
# Loading work.fdivsqrtstage2(fast)
# Loading work.fdivsqrtuslc2(fast)
# Loading work.fdivsqrtfgen2(fast)
# Loading work.csa(fast)
# Loading work.fdivsqrtuotfc2(fast)
# Loading work.fdivsqrtpostproc(fast)
# Loading work.aplusbeq0(fast)
wave output is selected
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kkim  Hostname: vlsi  ProcessID: 3222007
#           Attempting to use alternate WLF file "./wlftCA0aSM".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftCA0aSM
# 
# 
# Running f64_div_rne.tv vectors 
# Running f64_div_rz.tv vectors
# Running f64_div_ru.tv vectors
# Running f64_div_rd.tv vectors
# Running f64_div_rnm.tv vectors
# Running f32_div_rne.tv vectors
# 
# Error in f32_div_rne.tv
# TestNum          5 OpCtrl x
# inputs: xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx
# SrcA: xxxxxxxxxxxxxxxx
#  Res: ffffffffxxxxxxxx xx
#  Expected: xxxxxxxxxxxxxxxx xx
# Running f32_div_rz.tv vectors
# Running f32_div_ru.tv vectors
# Running f32_div_rd.tv vectors
# Running f32_div_rnm.tv vectors
# Running f16_div_rne.tv vectors
# Running f16_div_rz.tv vectors
# Running f16_div_ru.tv vectors
# Running f16_div_rd.tv vectors
# Running f16_div_rnm.tv vectors
# 
# All Tests completed with          1 errors
# 
# ** Note: $stop    : ../testbench/testbench-fp.sv(990)
#    Time: 222225070 ns  Iteration: 1  Instance: /testbenchfp
# Break in Module testbenchfp at ../testbench/testbench-fp.sv line 990
# Stopped at ../testbench/testbench-fp.sv line 990
# End time: 13:32:35 on Jan 18,2024, Elapsed time: 0:13:55
# Errors: 0, Warnings: 3, Suppressed Warnings: 43
