<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3800" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3800{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3800{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3800{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3800{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t5_3800{left:69px;bottom:1071px;letter-spacing:-0.23px;word-spacing:-0.37px;}
#t6_3800{left:69px;bottom:480px;letter-spacing:-0.1px;}
#t7_3800{left:154px;bottom:480px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t8_3800{left:69px;bottom:456px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#t9_3800{left:69px;bottom:439px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_3800{left:69px;bottom:389px;letter-spacing:-0.09px;}
#tb_3800{left:154px;bottom:389px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tc_3800{left:69px;bottom:365px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#td_3800{left:69px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#te_3800{left:69px;bottom:322px;}
#tf_3800{left:95px;bottom:325px;letter-spacing:-0.13px;word-spacing:-0.94px;}
#tg_3800{left:428px;bottom:332px;}
#th_3800{left:443px;bottom:325px;letter-spacing:-0.22px;word-spacing:-0.84px;}
#ti_3800{left:591px;bottom:332px;}
#tj_3800{left:606px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tk_3800{left:95px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_3800{left:69px;bottom:282px;}
#tm_3800{left:95px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#tn_3800{left:95px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_3800{left:69px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tp_3800{left:69px;bottom:228px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tq_3800{left:69px;bottom:182px;letter-spacing:0.12px;}
#tr_3800{left:155px;bottom:182px;letter-spacing:0.13px;word-spacing:-0.07px;}
#ts_3800{left:69px;bottom:157px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tt_3800{left:127px;bottom:1026px;letter-spacing:0.12px;word-spacing:0.02px;}
#tu_3800{left:223px;bottom:1026px;letter-spacing:0.13px;}
#tv_3800{left:75px;bottom:1004px;letter-spacing:-0.15px;}
#tw_3800{left:254px;bottom:1004px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tx_3800{left:473px;bottom:1004px;letter-spacing:-0.13px;word-spacing:0.06px;}
#ty_3800{left:695px;bottom:1004px;letter-spacing:-0.15px;}
#tz_3800{left:75px;bottom:979px;letter-spacing:-0.12px;}
#t10_3800{left:254px;bottom:979px;}
#t11_3800{left:473px;bottom:979px;}
#t12_3800{left:695px;bottom:979px;letter-spacing:-0.12px;word-spacing:-0.82px;}
#t13_3800{left:695px;bottom:962px;letter-spacing:-0.1px;}
#t14_3800{left:695px;bottom:946px;letter-spacing:-0.1px;}
#t15_3800{left:75px;bottom:921px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_3800{left:75px;bottom:904px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t17_3800{left:254px;bottom:921px;}
#t18_3800{left:473px;bottom:921px;}
#t19_3800{left:695px;bottom:921px;letter-spacing:-0.12px;word-spacing:-0.82px;}
#t1a_3800{left:695px;bottom:904px;letter-spacing:-0.1px;}
#t1b_3800{left:695px;bottom:888px;letter-spacing:-0.1px;}
#t1c_3800{left:75px;bottom:863px;letter-spacing:-0.12px;}
#t1d_3800{left:254px;bottom:863px;letter-spacing:-0.12px;}
#t1e_3800{left:474px;bottom:863px;letter-spacing:-0.12px;}
#t1f_3800{left:695px;bottom:863px;letter-spacing:-0.12px;}
#t1g_3800{left:695px;bottom:846px;letter-spacing:-0.1px;}
#t1h_3800{left:75px;bottom:822px;letter-spacing:-0.12px;}
#t1i_3800{left:75px;bottom:805px;letter-spacing:-0.12px;}
#t1j_3800{left:254px;bottom:822px;}
#t1k_3800{left:473px;bottom:822px;}
#t1l_3800{left:75px;bottom:781px;letter-spacing:-0.12px;}
#t1m_3800{left:75px;bottom:764px;letter-spacing:-0.13px;}
#t1n_3800{left:254px;bottom:781px;letter-spacing:-0.14px;}
#t1o_3800{left:473px;bottom:781px;letter-spacing:-0.14px;}
#t1p_3800{left:695px;bottom:781px;letter-spacing:-0.11px;}
#t1q_3800{left:75px;bottom:739px;letter-spacing:-0.12px;}
#t1r_3800{left:254px;bottom:739px;letter-spacing:-0.13px;}
#t1s_3800{left:474px;bottom:739px;letter-spacing:-0.13px;}
#t1t_3800{left:75px;bottom:715px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1u_3800{left:254px;bottom:715px;letter-spacing:-0.14px;}
#t1v_3800{left:473px;bottom:715px;letter-spacing:-0.13px;}
#t1w_3800{left:695px;bottom:715px;letter-spacing:-0.11px;}
#t1x_3800{left:75px;bottom:690px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1y_3800{left:254px;bottom:690px;letter-spacing:-0.14px;}
#t1z_3800{left:473px;bottom:690px;letter-spacing:-0.19px;}
#t20_3800{left:695px;bottom:690px;letter-spacing:-0.11px;}
#t21_3800{left:75px;bottom:666px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_3800{left:254px;bottom:666px;letter-spacing:-0.11px;}
#t23_3800{left:254px;bottom:649px;letter-spacing:-0.13px;}
#t24_3800{left:473px;bottom:666px;letter-spacing:-0.12px;}
#t25_3800{left:695px;bottom:666px;letter-spacing:-0.11px;}
#t26_3800{left:75px;bottom:625px;letter-spacing:-0.12px;}
#t27_3800{left:254px;bottom:625px;letter-spacing:-0.11px;}
#t28_3800{left:254px;bottom:608px;letter-spacing:-0.1px;word-spacing:-0.44px;}
#t29_3800{left:254px;bottom:591px;letter-spacing:-0.1px;}
#t2a_3800{left:473px;bottom:625px;letter-spacing:-0.11px;}
#t2b_3800{left:473px;bottom:608px;letter-spacing:-0.12px;}
#t2c_3800{left:473px;bottom:591px;letter-spacing:-0.1px;}
#t2d_3800{left:75px;bottom:567px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_3800{left:254px;bottom:567px;letter-spacing:-0.12px;}
#t2f_3800{left:254px;bottom:550px;letter-spacing:-0.11px;}
#t2g_3800{left:254px;bottom:533px;letter-spacing:-0.12px;}
#t2h_3800{left:473px;bottom:567px;letter-spacing:-0.12px;word-spacing:-0.59px;}
#t2i_3800{left:473px;bottom:550px;letter-spacing:-0.11px;}

.s1_3800{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3800{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3800{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3800{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3800{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3800{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3800{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3800{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3800{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3800" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3800Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3800" style="-webkit-user-select: none;"><object width="935" height="1210" data="3800/3800.svg" type="image/svg+xml" id="pdf3800" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3800" class="t s1_3800">20-92 </span><span id="t2_3800" class="t s1_3800">Vol. 3B </span>
<span id="t3_3800" class="t s2_3800">PERFORMANCE MONITORING </span>
<span id="t4_3800" class="t s3_3800">The differences and enhancements between Tremont microarchitecture and Goldmont Plus microarchitecture are </span>
<span id="t5_3800" class="t s3_3800">summarized in Table 20-72. </span>
<span id="t6_3800" class="t s4_3800">20.5.5.1 </span><span id="t7_3800" class="t s4_3800">Adaptive PEBS </span>
<span id="t8_3800" class="t s3_3800">The PEBS record format and configuration interface has changed versus Goldmont Plus, as the Tremont microarchi- </span>
<span id="t9_3800" class="t s3_3800">tecture includes support for the configurable Adaptive PEBS records; see Section 20.9.2. </span>
<span id="ta_3800" class="t s4_3800">20.5.5.2 </span><span id="tb_3800" class="t s4_3800">PEBS output to Intel® Processor Trace </span>
<span id="tc_3800" class="t s3_3800">Intel Atom processors based on the Tremont microarchitecture introduce the following Precise Event-Based </span>
<span id="td_3800" class="t s3_3800">Sampling (PEBS) extensions: </span>
<span id="te_3800" class="t s5_3800">• </span><span id="tf_3800" class="t s3_3800">A mechanism to direct PEBS output into the Intel </span>
<span id="tg_3800" class="t s6_3800">® </span>
<span id="th_3800" class="t s3_3800">Processor Trace (Intel </span>
<span id="ti_3800" class="t s6_3800">® </span>
<span id="tj_3800" class="t s3_3800">PT) output stream. In this scenario, </span>
<span id="tk_3800" class="t s3_3800">the PEBS record is written in packetized form, in order to co-exist with other Intel PT trace data. </span>
<span id="tl_3800" class="t s5_3800">• </span><span id="tm_3800" class="t s3_3800">New Performance Monitoring counter reload MSRs, which are used by PEBS in place of the counter reload </span>
<span id="tn_3800" class="t s3_3800">values stored in the DS Management area when PEBS output is directed into the Intel PT output stream. </span>
<span id="to_3800" class="t s3_3800">Processors that indicate support for Intel PT by setting CPUID.07H.0.EBX[25]=1, and set the new IA32_PERF_CA- </span>
<span id="tp_3800" class="t s3_3800">PABILITIES.PEBS_OUTPUT_PT_AVAIL[16] bit, support these extensions. </span>
<span id="tq_3800" class="t s7_3800">20.5.5.2.1 </span><span id="tr_3800" class="t s7_3800">PEBS Configuration </span>
<span id="ts_3800" class="t s3_3800">PEBS output to Intel Processor Trace includes support for two new fields in IA32_PEBS_ENABLE. </span>
<span id="tt_3800" class="t s7_3800">Table 20-72. </span><span id="tu_3800" class="t s7_3800">Core PMU Comparison Between the Tremont and Goldmont Plus Microarchitectures </span>
<span id="tv_3800" class="t s8_3800">Box </span><span id="tw_3800" class="t s8_3800">Tremont Microarchitecture </span><span id="tx_3800" class="t s8_3800">Goldmont Plus Microarchitecture </span><span id="ty_3800" class="t s8_3800">Comment </span>
<span id="tz_3800" class="t s9_3800"># of fixed counters per core </span><span id="t10_3800" class="t s9_3800">3 </span><span id="t11_3800" class="t s9_3800">3 </span><span id="t12_3800" class="t s9_3800">Use CPUID to determine # </span>
<span id="t13_3800" class="t s9_3800">of counters. See Section </span>
<span id="t14_3800" class="t s9_3800">20.2.1. </span>
<span id="t15_3800" class="t s9_3800"># of general-purpose </span>
<span id="t16_3800" class="t s9_3800">counters per core </span>
<span id="t17_3800" class="t s9_3800">4 </span><span id="t18_3800" class="t s9_3800">4 </span><span id="t19_3800" class="t s9_3800">Use CPUID to determine # </span>
<span id="t1a_3800" class="t s9_3800">of counters. See Section </span>
<span id="t1b_3800" class="t s9_3800">20.2.1. </span>
<span id="t1c_3800" class="t s9_3800">Counter width (R,W) </span><span id="t1d_3800" class="t s9_3800">R:48, W: 32/48 </span><span id="t1e_3800" class="t s9_3800">R:48, W: 32/48 </span><span id="t1f_3800" class="t s9_3800">No change. See Section </span>
<span id="t1g_3800" class="t s9_3800">20.2.2. </span>
<span id="t1h_3800" class="t s9_3800">Architectural Performance </span>
<span id="t1i_3800" class="t s9_3800">Monitoring version ID </span>
<span id="t1j_3800" class="t s9_3800">5 </span><span id="t1k_3800" class="t s9_3800">4 </span>
<span id="t1l_3800" class="t s9_3800">PEBS record format </span>
<span id="t1m_3800" class="t s9_3800">encoding </span>
<span id="t1n_3800" class="t s9_3800">0100b </span><span id="t1o_3800" class="t s9_3800">0011b </span><span id="t1p_3800" class="t s9_3800">See Section 20.6.2.4.2. </span>
<span id="t1q_3800" class="t s9_3800">Reduce skid PEBS </span><span id="t1r_3800" class="t s9_3800">IA32_PMC0 and IA32_FIXED_CTR0 </span><span id="t1s_3800" class="t s9_3800">IA32_PMC0 only </span>
<span id="t1t_3800" class="t s9_3800">Extended PEBS </span><span id="t1u_3800" class="t s9_3800">Yes </span><span id="t1v_3800" class="t s9_3800">Yes </span><span id="t1w_3800" class="t s9_3800">See Section 20.5.4.1. </span>
<span id="t1x_3800" class="t s9_3800">Adaptive PEBS </span><span id="t1y_3800" class="t s9_3800">Yes </span><span id="t1z_3800" class="t s9_3800">No </span><span id="t20_3800" class="t s9_3800">See Section 20.9.2. </span>
<span id="t21_3800" class="t s9_3800">PEBS output </span><span id="t22_3800" class="t s9_3800">DS Save Area or Intel® Processor </span>
<span id="t23_3800" class="t s9_3800">Trace </span>
<span id="t24_3800" class="t s9_3800">DS Save Area only </span><span id="t25_3800" class="t s9_3800">See Section 20.5.5.2.1. </span>
<span id="t26_3800" class="t s9_3800">PEBS record layout </span><span id="t27_3800" class="t s9_3800">See Section 20.9.2.3 for output to </span>
<span id="t28_3800" class="t s9_3800">DS, Section 20.5.5.2.2 for output to </span>
<span id="t29_3800" class="t s9_3800">Intel PT. </span>
<span id="t2a_3800" class="t s9_3800">Table 20-68; enhanced fields at </span>
<span id="t2b_3800" class="t s9_3800">offsets 90H- 98H; and TSC record </span>
<span id="t2c_3800" class="t s9_3800">field at C0H. </span>
<span id="t2d_3800" class="t s9_3800">Off-core Response Event </span><span id="t2e_3800" class="t s9_3800">MSR 1A6H and 1A7H, each core </span>
<span id="t2f_3800" class="t s9_3800">has its own register, extended </span>
<span id="t2g_3800" class="t s9_3800">request and response types. </span>
<span id="t2h_3800" class="t s9_3800">MSR 1A6H and 1A7H, each core has </span>
<span id="t2i_3800" class="t s9_3800">its own register. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
