set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_DIP[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_DIP[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_DIP[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_DIP[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_DIP[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_DIP[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_DIP[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_DIP[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_LED[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_LED[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_LED[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_LED[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_LED[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_LED[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_LED[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GPIO_LED[0]}]
set_property PACKAGE_PIN BB31 [get_ports {GPIO_DIP[7]}]
set_property PACKAGE_PIN BA30 [get_ports {GPIO_DIP[6]}]
set_property PACKAGE_PIN AY30 [get_ports {GPIO_DIP[5]}]
set_property PACKAGE_PIN AW30 [get_ports {GPIO_DIP[4]}]
set_property PACKAGE_PIN BA32 [get_ports {GPIO_DIP[3]}]
set_property PACKAGE_PIN BA31 [get_ports {GPIO_DIP[2]}]
set_property PACKAGE_PIN AY33 [get_ports {GPIO_DIP[1]}]
set_property PACKAGE_PIN AV30 [get_ports {GPIO_DIP[0]}]
set_property PACKAGE_PIN AM39 [get_ports {GPIO_LED[0]}]
set_property PACKAGE_PIN AN39 [get_ports {GPIO_LED[1]}]
set_property PACKAGE_PIN AR37 [get_ports {GPIO_LED[2]}]
set_property PACKAGE_PIN AT37 [get_ports {GPIO_LED[3]}]
set_property PACKAGE_PIN AR35 [get_ports {GPIO_LED[4]}]
set_property PACKAGE_PIN AP41 [get_ports {GPIO_LED[5]}]
set_property PACKAGE_PIN AP42 [get_ports {GPIO_LED[6]}]
set_property PACKAGE_PIN AU39 [get_ports {GPIO_LED[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports RST]
set_property PACKAGE_PIN AV40 [get_ports RST]
set_property PACKAGE_PIN AH8 [get_ports SGMIICLK_P]
set_property PACKAGE_PIN AN2 [get_ports SGMII_TXP]
set_property PACKAGE_PIN AJ33 [get_ports PHY_RESET]
set_property IOSTANDARD LVCMOS18 [get_ports PHY_RESET]

set_property SLEW FAST [get_ports {ddr3_dq[63]}]
set_property SLEW FAST [get_ports {ddr3_dq[62]}]
set_property SLEW FAST [get_ports {ddr3_dq[61]}]
set_property SLEW FAST [get_ports {ddr3_dq[60]}]
set_property SLEW FAST [get_ports {ddr3_dq[59]}]
set_property SLEW FAST [get_ports {ddr3_dq[58]}]
set_property SLEW FAST [get_ports {ddr3_dq[57]}]
set_property SLEW FAST [get_ports {ddr3_dq[56]}]
set_property SLEW FAST [get_ports {ddr3_dq[55]}]
set_property SLEW FAST [get_ports {ddr3_dq[54]}]
set_property SLEW FAST [get_ports {ddr3_dq[53]}]
set_property SLEW FAST [get_ports {ddr3_dq[52]}]
set_property SLEW FAST [get_ports {ddr3_dq[51]}]
set_property SLEW FAST [get_ports {ddr3_dq[50]}]
set_property SLEW FAST [get_ports {ddr3_dq[49]}]
set_property SLEW FAST [get_ports {ddr3_dq[48]}]
set_property SLEW FAST [get_ports {ddr3_dq[47]}]
set_property SLEW FAST [get_ports {ddr3_dq[46]}]
set_property SLEW FAST [get_ports {ddr3_dq[45]}]
set_property SLEW FAST [get_ports {ddr3_dq[44]}]
set_property SLEW FAST [get_ports {ddr3_dq[43]}]
set_property SLEW FAST [get_ports {ddr3_dq[42]}]
set_property SLEW FAST [get_ports {ddr3_dq[41]}]
set_property SLEW FAST [get_ports {ddr3_dq[40]}]
set_property SLEW FAST [get_ports {ddr3_dq[39]}]
set_property SLEW FAST [get_ports {ddr3_dq[38]}]
set_property SLEW FAST [get_ports {ddr3_dq[37]}]
set_property SLEW FAST [get_ports {ddr3_dq[36]}]
set_property SLEW FAST [get_ports {ddr3_dq[35]}]
set_property SLEW FAST [get_ports {ddr3_dq[34]}]
set_property SLEW FAST [get_ports {ddr3_dq[33]}]
set_property SLEW FAST [get_ports {ddr3_dq[32]}]
set_property SLEW FAST [get_ports {ddr3_dq[31]}]
set_property SLEW FAST [get_ports {ddr3_dq[30]}]
set_property SLEW FAST [get_ports {ddr3_dq[29]}]
set_property SLEW FAST [get_ports {ddr3_dq[28]}]
set_property SLEW FAST [get_ports {ddr3_dq[27]}]
set_property SLEW FAST [get_ports {ddr3_dq[26]}]
set_property SLEW FAST [get_ports {ddr3_dq[25]}]
set_property SLEW FAST [get_ports {ddr3_dq[24]}]
set_property SLEW FAST [get_ports {ddr3_dq[23]}]
set_property SLEW FAST [get_ports {ddr3_dq[22]}]
set_property SLEW FAST [get_ports {ddr3_dq[21]}]
set_property SLEW FAST [get_ports {ddr3_dq[20]}]
set_property SLEW FAST [get_ports {ddr3_dq[19]}]
set_property SLEW FAST [get_ports {ddr3_dq[18]}]
set_property SLEW FAST [get_ports {ddr3_dq[17]}]
set_property SLEW FAST [get_ports {ddr3_dq[16]}]
set_property SLEW FAST [get_ports {ddr3_dq[15]}]
set_property SLEW FAST [get_ports {ddr3_dq[14]}]
set_property SLEW FAST [get_ports {ddr3_dq[13]}]
set_property SLEW FAST [get_ports {ddr3_dq[12]}]
set_property SLEW FAST [get_ports {ddr3_dq[11]}]
set_property SLEW FAST [get_ports {ddr3_dq[10]}]
set_property SLEW FAST [get_ports {ddr3_dq[9]}]
set_property SLEW FAST [get_ports {ddr3_dq[8]}]
set_property SLEW FAST [get_ports {ddr3_dq[7]}]
set_property SLEW FAST [get_ports {ddr3_dq[6]}]
set_property SLEW FAST [get_ports {ddr3_dq[5]}]
set_property SLEW FAST [get_ports {ddr3_dq[4]}]
set_property SLEW FAST [get_ports {ddr3_dq[3]}]
set_property SLEW FAST [get_ports {ddr3_dq[2]}]
set_property SLEW FAST [get_ports {ddr3_dq[1]}]
set_property SLEW FAST [get_ports {ddr3_dq[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[63]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[62]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[61]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[60]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[59]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[58]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[57]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[56]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[55]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[54]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[53]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[52]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[51]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[50]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[49]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[48]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[47]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[46]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[45]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[44]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[43]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[42]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[41]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[40]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[39]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[38]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[37]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[36]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[35]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[34]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[33]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[32]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[31]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[30]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[29]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[28]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[27]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[26]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[25]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[24]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[23]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[22]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[21]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[20]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[19]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[18]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[17]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[16]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[15]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[14]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[13]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[12]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[11]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[10]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[9]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[8]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[7]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[6]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[5]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[4]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[0]}]
set_property LOC IDELAY_X1Y303 [get_cells {NENGO/DDR3/REAL_DDR3.REAL_MEMORY_CONTROLLER/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.idelaye2}]
set_property LOC ILOGIC_X1Y303 [get_cells {NENGO/DDR3/REAL_DDR3.REAL_MEMORY_CONTROLLER/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq}]
set_property LOC OLOGIC_X1Y303 [get_cells {NENGO/DDR3/REAL_DDR3.REAL_MEMORY_CONTROLLER/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i}]
set_property PACKAGE_PIN N14 [get_ports {ddr3_dq[0]}]

create_clock -period 8.000 -name SGMII_P -waveform {0.000 4.000} [get_ports SGMIICLK_P]

create_pblock pblock_1
add_cells_to_pblock [get_pblocks pblock_1] [get_cells -quiet [list NENGO/ENCODER_PIPE NENGO/DECODER_COEFFICIENT_FIFO NENGO/MARSHALLED_FIFO NENGO/ENCODER_PIPE_CTRL NENGO/DV_BANK0 NENGO/SYNC_DECODER_COEFFICIENT_FIFO_RST_125 NENGO/DECODER_TOP_HALF NENGO/DELAY_RD0 NENGO/SYNC_SHCTL_INVALIDATE_125 NENGO/DECODER_BOTTOM_HALF NENGO/DECODER_MARSHAL NENGO/ENCODER NENGO/PREFETCH_CTL NENGO/DECODER_UNMARSHAL NENGO/H1 NENGO/SYNC_SYSTEM_RESET_200 NENGO/SHIFT_CTL]]
resize_pblock [get_pblocks pblock_1] -add {SLICE_X110Y150:SLICE_X173Y199}
resize_pblock [get_pblocks pblock_1] -add {DSP48_X9Y60:DSP48_X16Y79}
resize_pblock [get_pblocks pblock_1] -add {RAMB18_X7Y60:RAMB18_X10Y79}
resize_pblock [get_pblocks pblock_1] -add {RAMB36_X7Y30:RAMB36_X10Y39}

