{
  "sha": "73199c2b7a3cb81bd65778386c5b97b4f3b86534",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NzMxOTljMmI3YTNjYjgxYmQ2NTc3ODM4NmM1Yjk3YjRmM2I4NjUzNA==",
  "commit": {
    "author": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2020-05-11T11:02:26Z"
    },
    "committer": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2020-05-11T11:02:26Z"
    },
    "message": "Updated French translation for the ld sub-directory and an update Spanish translation for the opcodes subdirectory.",
    "tree": {
      "sha": "5ab1eece5f7ef32d2685420354fd0890a94d99ce",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/5ab1eece5f7ef32d2685420354fd0890a94d99ce"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/73199c2b7a3cb81bd65778386c5b97b4f3b86534",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/73199c2b7a3cb81bd65778386c5b97b4f3b86534",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/73199c2b7a3cb81bd65778386c5b97b4f3b86534",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/73199c2b7a3cb81bd65778386c5b97b4f3b86534/comments",
  "author": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "4d5acb1ea570f04f8020338bad6918dfe76b785c",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/4d5acb1ea570f04f8020338bad6918dfe76b785c",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/4d5acb1ea570f04f8020338bad6918dfe76b785c"
    }
  ],
  "stats": {
    "total": 7232,
    "additions": 2831,
    "deletions": 4401
  },
  "files": [
    {
      "sha": "33416bea8887e8caa8a86ac303571ccc08ffc799",
      "filename": "ld/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/73199c2b7a3cb81bd65778386c5b97b4f3b86534/ld/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/73199c2b7a3cb81bd65778386c5b97b4f3b86534/ld/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/ChangeLog?ref=73199c2b7a3cb81bd65778386c5b97b4f3b86534",
      "patch": "@@ -1,3 +1,7 @@\n+2020-05-11  Nick Clifton  <nickc@redhat.com>\n+\n+\t* po/es.po: Updated Spanish translation.\n+\n 2020-05-01  Wilco Dijkstra  <wdijkstr@arm.com>\n \n \tPR ld/25665"
    },
    {
      "sha": "eafe00354eb852b93938597d39b2ef4d40a28e08",
      "filename": "ld/po/es.po",
      "status": "modified",
      "additions": 2372,
      "deletions": 4052,
      "changes": 6424,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/73199c2b7a3cb81bd65778386c5b97b4f3b86534/ld/po/es.po",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/73199c2b7a3cb81bd65778386c5b97b4f3b86534/ld/po/es.po",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/po/es.po?ref=73199c2b7a3cb81bd65778386c5b97b4f3b86534"
    },
    {
      "sha": "f95aa8642847acae6bb4547465d3046fa38d130d",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/73199c2b7a3cb81bd65778386c5b97b4f3b86534/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/73199c2b7a3cb81bd65778386c5b97b4f3b86534/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=73199c2b7a3cb81bd65778386c5b97b4f3b86534",
      "patch": "@@ -1,3 +1,7 @@\n+2020-05-11  Nick Clifton  <nickc@redhat.com>\n+\n+\t* po/fr.po: Updated French translation.\n+\n 2020-04-30  Alex Coplan  <alex.coplan@arm.com>\n \n \t* aarch64-opc.h (enum aarch64_field_kind): Add FLD_imm16_2."
    },
    {
      "sha": "04f06662fd5a59c2110968b8654eef0159ddaa1c",
      "filename": "opcodes/po/fr.po",
      "status": "modified",
      "additions": 451,
      "deletions": 349,
      "changes": 800,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/73199c2b7a3cb81bd65778386c5b97b4f3b86534/opcodes/po/fr.po",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/73199c2b7a3cb81bd65778386c5b97b4f3b86534/opcodes/po/fr.po",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/po/fr.po?ref=73199c2b7a3cb81bd65778386c5b97b4f3b86534",
      "patch": "@@ -7,14 +7,14 @@\n # St\u00e9phane Aulery <lkppo@free.fr>, 2015, 2017, 2019.\n #\n # R\u00e9encodage ISO-8859-1 => UTF-8 et typos, S. Aulery, 2015.\n-# Relecture compl\u00e8te, S. Aulery, 2015, 2017.\n+# Relecture compl\u00e8te, S. Aulery, 2015, 2017, 2020.\n #\n msgid \"\"\n msgstr \"\"\n-\"Project-Id-Version: opcodes 2.31.90\\n\"\n+\"Project-Id-Version: opcodes 2.33.90\\n\"\n \"Report-Msgid-Bugs-To: bug-binutils@gnu.org\\n\"\n-\"POT-Creation-Date: 2019-01-19 16:32+0000\\n\"\n-\"PO-Revision-Date: 2019-05-21 20:13+0200\\n\"\n+\"POT-Creation-Date: 2020-01-18 14:02+0000\\n\"\n+\"PO-Revision-Date: 2020-05-07 18:11+0200\\n\"\n \"Last-Translator: St\u00e9phane Aulery <lkppo@free.fr>\\n\"\n \"Language-Team: French <traduc@traduc.org>\\n\"\n \"Language: fr\\n\"\n@@ -24,21 +24,21 @@ msgstr \"\"\n \"X-Bugs: Report translation errors to the Language-Team address.\\n\"\n \"Plural-Forms: nplurals=2; plural=(n > 1);\\n\"\n \n-#: aarch64-asm.c:819\n+#: aarch64-asm.c:809\n msgid \"specified register cannot be read from\"\n msgstr \"le registre sp\u00e9cifi\u00e9 ne peut pas \u00eatre lu depuis\"\n \n-#: aarch64-asm.c:828\n+#: aarch64-asm.c:818\n msgid \"specified register cannot be written to\"\n msgstr \"le registre sp\u00e9cifi\u00e9 ne peut pas \u00eatre \u00e9crit vers\"\n \n #. Invalid option.\n-#: aarch64-dis.c:92 arc-dis.c:782 arm-dis.c:6174\n+#: aarch64-dis.c:93 arc-dis.c:801 arm-dis.c:11361\n #, c-format\n msgid \"unrecognised disassembler option: %s\"\n msgstr \"option du d\u00e9sassembleur inconnue\u00a0: %s\"\n \n-#: aarch64-dis.c:3448\n+#: aarch64-dis.c:3521\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -50,7 +50,7 @@ msgstr \"\"\n \"avec l\u2019utilisation de l\u2019option -M (les options multiples doivent \u00eatre\\n\"\n \"s\u00e9par\u00e9es par des virgules)\u00a0:\\n\"\n \n-#: aarch64-dis.c:3452\n+#: aarch64-dis.c:3525\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -59,7 +59,7 @@ msgstr \"\"\n \"\\n\"\n \"  no-aliases         Ne pas afficher les alias des instructions.\\n\"\n \n-#: aarch64-dis.c:3455\n+#: aarch64-dis.c:3528\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -68,7 +68,7 @@ msgstr \"\"\n \"\\n\"\n \"  aliases            Afficher les alias des instructions.\\n\"\n \n-#: aarch64-dis.c:3458\n+#: aarch64-dis.c:3531\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -77,7 +77,7 @@ msgstr \"\"\n \"\\n\"\n \"  no-notes         Ne pas afficher les instructions.\\n\"\n \n-#: aarch64-dis.c:3461\n+#: aarch64-dis.c:3534\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -86,7 +86,7 @@ msgstr \"\"\n \"\\n\"\n \"  notes            Afficher les alias les instructions.\\n\"\n \n-#: aarch64-dis.c:3465\n+#: aarch64-dis.c:3538\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -95,264 +95,264 @@ msgstr \"\"\n \"\\n\"\n \"  debug_dump         Interrupteur temporaire pour la trace de d\u00e9bogage.\\n\"\n \n-#: aarch64-dis.c:3469 mips-dis.c:2773 mips-dis.c:2783 mips-dis.c:2786\n-#: nfp-dis.c:2981 riscv-dis.c:552\n+#: aarch64-dis.c:3542 mips-dis.c:2778 mips-dis.c:2788 mips-dis.c:2791\n+#: nfp-dis.c:2981 riscv-dis.c:556\n #, c-format\n msgid \"\\n\"\n msgstr \"\\n\"\n \n-#: aarch64-opc.c:1339\n+#: aarch64-opc.c:1346\n msgid \"immediate value\"\n msgstr \"valeur imm\u00e9diate\"\n \n-#: aarch64-opc.c:1349\n+#: aarch64-opc.c:1356\n msgid \"immediate offset\"\n msgstr \"d\u00e9calage imm\u00e9diat\"\n \n-#: aarch64-opc.c:1359\n+#: aarch64-opc.c:1366\n msgid \"register number\"\n msgstr \"num\u00e9ro de registre\"\n \n-#: aarch64-opc.c:1369\n+#: aarch64-opc.c:1376\n msgid \"register element index\"\n msgstr \"index d\u2019\u00e9l\u00e9ment de registre\"\n \n-#: aarch64-opc.c:1379\n+#: aarch64-opc.c:1386\n msgid \"shift amount\"\n msgstr \"longueur du d\u00e9calage\"\n \n-#: aarch64-opc.c:1391\n+#: aarch64-opc.c:1398\n msgid \"multiplier\"\n msgstr \"multiplicateur\"\n \n-#: aarch64-opc.c:1464\n+#: aarch64-opc.c:1471\n msgid \"reg pair must start from even reg\"\n msgstr \"Un registre paire doit commencer par un m\u00eame registre\"\n \n-#: aarch64-opc.c:1470\n+#: aarch64-opc.c:1477\n msgid \"reg pair must be contiguous\"\n msgstr \"Un registre paire doit \u00eatre continu\"\n \n-#: aarch64-opc.c:1484\n+#: aarch64-opc.c:1491\n msgid \"extraneous register\"\n msgstr \"registre externe\"\n \n-#: aarch64-opc.c:1490\n+#: aarch64-opc.c:1497\n msgid \"missing register\"\n msgstr \"registre manquant\"\n \n-#: aarch64-opc.c:1501\n+#: aarch64-opc.c:1508\n msgid \"stack pointer register expected\"\n msgstr \"registre de pointeur de pile attendu\"\n \n-#: aarch64-opc.c:1524\n+#: aarch64-opc.c:1533\n msgid \"z0-z15 expected\"\n msgstr \"z0-z15 attendu\"\n \n-#: aarch64-opc.c:1525\n+#: aarch64-opc.c:1534\n msgid \"z0-z7 expected\"\n msgstr \"z0-z7 attendu\"\n \n-#: aarch64-opc.c:1551\n+#: aarch64-opc.c:1560\n msgid \"invalid register list\"\n msgstr \"liste de registres invalide\"\n \n-#: aarch64-opc.c:1565\n+#: aarch64-opc.c:1574\n msgid \"p0-p7 expected\"\n msgstr \"p0-p7 attendu\"\n \n-#: aarch64-opc.c:1591 aarch64-opc.c:1599\n+#: aarch64-opc.c:1600 aarch64-opc.c:1608\n msgid \"unexpected address writeback\"\n msgstr \"cache writeback d\u2019adresses inattendu\"\n \n-#: aarch64-opc.c:1611\n+#: aarch64-opc.c:1619\n msgid \"address writeback expected\"\n msgstr \"cache writeback d'adresses attendu\"\n \n-#: aarch64-opc.c:1658\n+#: aarch64-opc.c:1666\n msgid \"negative or unaligned offset expected\"\n msgstr \"d\u00e9calage n\u00e9gatif ou non align\u00e9 attendu\"\n \n-#: aarch64-opc.c:1715\n+#: aarch64-opc.c:1723\n msgid \"invalid register offset\"\n msgstr \"d\u00e9calage de registre invalide\"\n \n-#: aarch64-opc.c:1737\n+#: aarch64-opc.c:1745\n msgid \"invalid post-increment amount\"\n msgstr \"longueur de post-incr\u00e9ment invalide\"\n \n-#: aarch64-opc.c:1753 aarch64-opc.c:2247\n+#: aarch64-opc.c:1761 aarch64-opc.c:2269\n msgid \"invalid shift amount\"\n msgstr \"longueur de d\u00e9calage invalide\"\n \n-#: aarch64-opc.c:1766\n+#: aarch64-opc.c:1774\n msgid \"invalid extend/shift operator\"\n msgstr \"op\u00e9rateur \u00e9tendu ou de d\u00e9calage invalide\"\n \n-#: aarch64-opc.c:1812 aarch64-opc.c:2052 aarch64-opc.c:2087 aarch64-opc.c:2106\n-#: aarch64-opc.c:2114 aarch64-opc.c:2201 aarch64-opc.c:2377 aarch64-opc.c:2477\n-#: aarch64-opc.c:2490\n+#: aarch64-opc.c:1820 aarch64-opc.c:2072 aarch64-opc.c:2107 aarch64-opc.c:2126\n+#: aarch64-opc.c:2134 aarch64-opc.c:2222 aarch64-opc.c:2399 aarch64-opc.c:2499\n+#: aarch64-opc.c:2512\n msgid \"immediate out of range\"\n msgstr \"valeur imm\u00e9diate hors intervalle\"\n \n-#: aarch64-opc.c:1834 aarch64-opc.c:1876 aarch64-opc.c:1926 aarch64-opc.c:1960\n+#: aarch64-opc.c:1842 aarch64-opc.c:1884 aarch64-opc.c:1946 aarch64-opc.c:1980\n msgid \"invalid addressing mode\"\n msgstr \"mode d\u2019adressage incorrecte\"\n \n-#: aarch64-opc.c:1918\n+#: aarch64-opc.c:1938\n msgid \"index register xzr is not allowed\"\n msgstr \"registre d\u2019index xzr non autoris\u00e9\"\n \n-#: aarch64-opc.c:2040 aarch64-opc.c:2062 aarch64-opc.c:2280 aarch64-opc.c:2288\n-#: aarch64-opc.c:2354 aarch64-opc.c:2383\n+#: aarch64-opc.c:2060 aarch64-opc.c:2082 aarch64-opc.c:2302 aarch64-opc.c:2310\n+#: aarch64-opc.c:2376 aarch64-opc.c:2405\n msgid \"invalid shift operator\"\n msgstr \"op\u00e9rateur de d\u00e9calage invalide\"\n \n-#: aarch64-opc.c:2046\n+#: aarch64-opc.c:2066\n msgid \"shift amount must be 0 or 12\"\n msgstr \"la longueur de d\u00e9calage doit \u00eatre 0 ou 12\"\n \n-#: aarch64-opc.c:2069\n+#: aarch64-opc.c:2089\n msgid \"shift amount must be a multiple of 16\"\n msgstr \"la longueur de d\u00e9calage doit \u00eatre un multiple de 16\"\n \n-#: aarch64-opc.c:2081\n+#: aarch64-opc.c:2101\n msgid \"negative immediate value not allowed\"\n msgstr \"valeur imm\u00e9diate n\u00e9gative interdite\"\n \n-#: aarch64-opc.c:2212\n+#: aarch64-opc.c:2233\n msgid \"immediate zero expected\"\n msgstr \"valeur imm\u00e9diate \u00e9gale \u00e0 z\u00e9ro attendue\"\n \n-#: aarch64-opc.c:2226\n+#: aarch64-opc.c:2247\n msgid \"rotate expected to be 0, 90, 180 or 270\"\n msgstr \"rotation attendue de 0, 90, 180 ou 270\"\n \n-#: aarch64-opc.c:2236\n+#: aarch64-opc.c:2258\n msgid \"rotate expected to be 90 or 270\"\n msgstr \"rotation attendue de 90 ou 270\"\n \n-#: aarch64-opc.c:2296\n+#: aarch64-opc.c:2318\n msgid \"shift is not permitted\"\n msgstr \"d\u00e9calage interdit\"\n \n-#: aarch64-opc.c:2321\n+#: aarch64-opc.c:2343\n msgid \"invalid value for immediate\"\n msgstr \"valeur imm\u00e9diate invalide\"\n \n-#: aarch64-opc.c:2346\n+#: aarch64-opc.c:2368\n msgid \"shift amount must be 0 or 16\"\n msgstr \"longueur de d\u00e9calage attendue\u00a0de 0 ou 16\"\n \n-#: aarch64-opc.c:2367\n+#: aarch64-opc.c:2389\n msgid \"floating-point immediate expected\"\n msgstr \"valeur imm\u00e9diate en virgule flottante attendue\"\n \n-#: aarch64-opc.c:2401\n+#: aarch64-opc.c:2423\n msgid \"no shift amount allowed for 8-bit constants\"\n msgstr \"longueur de d\u00e9calage interdite pour les constantes 8 bits\"\n \n-#: aarch64-opc.c:2411\n+#: aarch64-opc.c:2433\n msgid \"shift amount must be 0 or 8\"\n msgstr \"longueur de d\u00e9calage attendu\u00a0de 0 ou 8\"\n \n-#: aarch64-opc.c:2424\n+#: aarch64-opc.c:2446\n msgid \"immediate too big for element size\"\n msgstr \"valeur imm\u00e9diate trop grande pour la taille de l\u2019\u00e9l\u00e9ment\"\n \n-#: aarch64-opc.c:2431\n+#: aarch64-opc.c:2453\n msgid \"invalid arithmetic immediate\"\n msgstr \"arithmetique imm\u00e9diate invalide\"\n \n-#: aarch64-opc.c:2445\n+#: aarch64-opc.c:2467\n msgid \"floating-point value must be 0.5 or 1.0\"\n msgstr \"la valeur en virgule doit \u00eatre 0,5 ou 1,0\"\n \n-#: aarch64-opc.c:2455\n+#: aarch64-opc.c:2477\n msgid \"floating-point value must be 0.5 or 2.0\"\n msgstr \"la valeur en virgule doit \u00eatre 0,5 ou 2,0\"\n \n-#: aarch64-opc.c:2465\n+#: aarch64-opc.c:2487\n msgid \"floating-point value must be 0.0 or 1.0\"\n msgstr \"la valeur en virgule doit \u00eatre 0,0 ou 1,0\"\n \n-#: aarch64-opc.c:2496\n+#: aarch64-opc.c:2518\n msgid \"invalid replicated MOV immediate\"\n msgstr \"valeur imm\u00e9diate r\u00e9pliqu\u00e9e MOV incorrecte\"\n \n-#: aarch64-opc.c:2614\n+#: aarch64-opc.c:2639\n msgid \"extend operator expected\"\n msgstr \"op\u00e9rateur \u00e9tendu attendu\"\n \n-#: aarch64-opc.c:2627\n+#: aarch64-opc.c:2652\n msgid \"missing extend operator\"\n msgstr \"op\u00e9rateur \u00e9tendu manquant\"\n \n-#: aarch64-opc.c:2633\n+#: aarch64-opc.c:2658\n msgid \"'LSL' operator not allowed\"\n msgstr \"op\u00e9rateur LSL interdit\"\n \n-#: aarch64-opc.c:2654\n+#: aarch64-opc.c:2679\n msgid \"W register expected\"\n msgstr \"registre W attendu\"\n \n-#: aarch64-opc.c:2665\n+#: aarch64-opc.c:2690\n msgid \"shift operator expected\"\n msgstr \"op\u00e9rateur de d\u00e9calage attendu\"\n \n-#: aarch64-opc.c:2672\n+#: aarch64-opc.c:2697\n msgid \"'ROR' operator not allowed\"\n msgstr \"op\u00e9rateur ROR interdit\"\n \n-#: aarch64-opc.c:3671\n+#: aarch64-opc.c:3711\n msgid \"reading from a write-only register\"\n msgstr \"lecture depuis un registre en lecture / \u00e9criture\"\n \n-#: aarch64-opc.c:3673\n+#: aarch64-opc.c:3713\n msgid \"writing to a read-only register\"\n msgstr \"\u00e9criture depuis un registre en lecture / \u00e9criture\"\n \n-#: aarch64-opc.c:4815\n+#: aarch64-opc.c:4880\n msgid \"instruction opens new dependency sequence without ending previous one\"\n msgstr \"l'instruction ouvre une nouvelle s\u00e9quence de d\u00e9pendance sans mettre fin \u00e0 la pr\u00e9c\u00e9dente\"\n \n-#: aarch64-opc.c:4835\n+#: aarch64-opc.c:4900\n msgid \"previous `movprfx' sequence not closed\"\n msgstr \"la pr\u00e9c\u00e9dente s\u00e9quence \\\"movprfx\\\" n'est pas termin\u00e9e\"\n \n-#: aarch64-opc.c:4852\n+#: aarch64-opc.c:4919\n msgid \"SVE instruction expected after `movprfx'\"\n msgstr \"instruction SVE attendue apr\u00e8s \\\"movprfx\\\"\"\n \n-#: aarch64-opc.c:4865\n+#: aarch64-opc.c:4932\n msgid \"SVE `movprfx' compatible instruction expected\"\n msgstr \"instruction compatible \\\"movprfx\\\" SVE attendue\"\n \n-#: aarch64-opc.c:4956\n+#: aarch64-opc.c:5019\n msgid \"predicated instruction expected after `movprfx'\"\n msgstr \"instuction pr\u00e9dite attendue apr\u00e8s \\\"movprfx\\\"\"\n \n-#: aarch64-opc.c:4968\n+#: aarch64-opc.c:5031\n msgid \"merging predicate expected due to preceding `movprfx'\"\n msgstr \"pr\u00e9diction de fusion attendue en raison de l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\"\"\n \n-#: aarch64-opc.c:4980\n+#: aarch64-opc.c:5043\n msgid \"predicate register differs from that in preceding `movprfx'\"\n msgstr \"registre pr\u00e9dit diff\u00e9rent de celui de l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\"\"\n \n-#: aarch64-opc.c:4999\n+#: aarch64-opc.c:5062\n msgid \"output register of preceding `movprfx' not used in current instruction\"\n msgstr \"registre de sortie de l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\" non utilis\u00e9 par l'instruction courante\"\n \n-#: aarch64-opc.c:5012\n+#: aarch64-opc.c:5075\n msgid \"output register of preceding `movprfx' expected as output\"\n msgstr \"registre de sortie de l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\" attendu comme sortie\"\n \n-#: aarch64-opc.c:5024\n+#: aarch64-opc.c:5087\n msgid \"output register of preceding `movprfx' used as input\"\n msgstr \"registre de sortie de l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\" utilis\u00e9 comme entr\u00e9e\"\n \n-#: aarch64-opc.c:5040\n+#: aarch64-opc.c:5103\n msgid \"register size not compatible with previous `movprfx'\"\n msgstr \"taille de registre incompatible avec l'instruction pr\u00e9c\u00e9dente \\\"movprfx\\\"\"\n \n@@ -364,7 +364,7 @@ msgstr \"op\u00e9rande de branchement non align\u00e9\"\n msgid \"jump hint unaligned\"\n msgstr \"saut indic\u00e9 non align\u00e9\"\n \n-#: arc-dis.c:377\n+#: arc-dis.c:379\n msgid \"\"\n \"\\n\"\n \"Warning: disassembly may be wrong due to guessed opcode class choice.\\n\"\n@@ -376,12 +376,12 @@ msgstr \"\"\n \"Utiliser -M<classe[,classe]> pour s\u00e9lectionner la ou les classes d\u2019opcode correctes.\\n\"\n \"\\t\\t\\t\\t\"\n \n-#: arc-dis.c:825\n+#: arc-dis.c:844\n #, c-format\n msgid \"unrecognised disassembler CPU option: %s\"\n msgstr \"option CPU du d\u00e9sassembleur inconnue\u00a0: %s\"\n \n-#: arc-dis.c:1387\n+#: arc-dis.c:1411\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -393,42 +393,47 @@ msgstr \"\"\n \"avec l\u2019utilisation de l\u2019option -M (les options multiples doivent \u00eatre\\n\"\n \"s\u00e9par\u00e9es par des virgules)\u00a0:\\n\"\n \n-#: arc-dis.c:1399\n+#: arc-dis.c:1423\n #, c-format\n msgid \"  dsp             Recognize DSP instructions.\\n\"\n msgstr \"  dsp             Reconnaissance des instructions DSP.\\n\"\n \n-#: arc-dis.c:1401\n+#: arc-dis.c:1425\n #, c-format\n msgid \"  spfp            Recognize FPX SP instructions.\\n\"\n msgstr \"  spfp             Reconnaissance des instructions FPX SP.\\n\"\n \n-#: arc-dis.c:1403\n+#: arc-dis.c:1427\n #, c-format\n msgid \"  dpfp            Recognize FPX DP instructions.\\n\"\n msgstr \"  dpfp             Reconnaissance des instructions FPX DP.\\n\"\n \n-#: arc-dis.c:1405\n+#: arc-dis.c:1429\n #, c-format\n msgid \"  quarkse_em      Recognize FPU QuarkSE-EM instructions.\\n\"\n msgstr \"  quarkse_em      Reconnaissance des instructions FPU QuarkSE-EM.\\n\"\n \n-#: arc-dis.c:1407\n+#: arc-dis.c:1431\n #, c-format\n msgid \"  fpuda           Recognize double assist FPU instructions.\\n\"\n msgstr \"  fpuda             Reconnaissance des instructions FPU double assist.\\n\"\n \n-#: arc-dis.c:1409\n+#: arc-dis.c:1433\n #, c-format\n msgid \"  fpus            Recognize single precision FPU instructions.\\n\"\n msgstr \"  fpus            Reconnaissance des instructions FPU simple pr\u00e9cision.\\n\"\n \n-#: arc-dis.c:1411\n+#: arc-dis.c:1435\n #, c-format\n msgid \"  fpud            Recognize double precision FPU instructions.\\n\"\n msgstr \"  fpud            Reconnaissance des instructions FPU double pr\u00e9cision.\\n\"\n \n-#: arc-dis.c:1413\n+#: arc-dis.c:1437\n+#, c-format\n+msgid \"  nps400          Recognize NPS400 instructions.\\n\"\n+msgstr \"  nps400          Reconnaissance des instructions NPS400.\\n\"\n+\n+#: arc-dis.c:1439\n #, c-format\n msgid \"  hex             Use only hexadecimal number to print immediates.\\n\"\n msgstr \"  hex             Utilise seulement la notation h\u00e9xad\u00e9cimale pour l'affichage.\\n\"\n@@ -594,48 +599,48 @@ msgstr \"la valeur doit \u00eatre dans l\u2019intervalle 0 \u00e0 31\"\n msgid \"invalid position, should be one of: 0,4,8,...124.\"\n msgstr \"position incorrecte, devrait \u00eatre 0, 4, 8\u2026 124.\"\n \n-#: arm-dis.c:3242\n+#: arm-dis.c:5105\n msgid \"Select raw register names\"\n msgstr \"S\u00e9lectionner les noms de registres bruts\"\n \n-#: arm-dis.c:3244\n+#: arm-dis.c:5107\n msgid \"Select register names used by GCC\"\n msgstr \"S\u00e9lectionner les noms de registres utilis\u00e9s par GCC\"\n \n-#: arm-dis.c:3246\n+#: arm-dis.c:5109\n msgid \"Select register names used in ARM's ISA documentation\"\n msgstr \"S\u00e9lectionner les noms de registres utilis\u00e9s dans la documentation ISA pour ARM\"\n \n-#: arm-dis.c:3248\n+#: arm-dis.c:5111\n msgid \"Assume all insns are Thumb insns\"\n msgstr \"Consid\u00e9rer tous les insns comme des index insns\"\n \n-#: arm-dis.c:3249\n+#: arm-dis.c:5112\n msgid \"Examine preceding label to determine an insn's type\"\n msgstr \"Examiner l\u2019\u00e9tiquette pr\u00e9c\u00e9dente pour d\u00e9terminer le type d\u2019insns\"\n \n-#: arm-dis.c:3250\n+#: arm-dis.c:5113\n msgid \"Select register names used in the APCS\"\n msgstr \"S\u00e9lectionner les noms de registres utilis\u00e9s par APCS\"\n \n-#: arm-dis.c:3252\n+#: arm-dis.c:5115\n msgid \"Select register names used in the ATPCS\"\n msgstr \"S\u00e9lectionner les noms de registres utilis\u00e9s par ATPCS\"\n \n-#: arm-dis.c:3254\n+#: arm-dis.c:5117\n msgid \"Select special register names used in the ATPCS\"\n msgstr \"S\u00e9lectionner les noms de registres sp\u00e9ciaux utilis\u00e9s par ATPCS\"\n \n-#: arm-dis.c:3652\n+#: arm-dis.c:8286\n msgid \"<illegal precision>\"\n msgstr \"<pr\u00e9cision ill\u00e9gale>\"\n \n-#: arm-dis.c:6165\n+#: arm-dis.c:11352\n #, c-format\n msgid \"unrecognised register name set: %s\"\n msgstr \"jeu de registres inconnu\u00a0: %s\"\n \n-#: arm-dis.c:6906\n+#: arm-dis.c:12066\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -651,256 +656,277 @@ msgstr \"\"\n msgid \"undefined\"\n msgstr \"ind\u00e9fini(e)\"\n \n-#: avr-dis.c:216\n+#: avr-dis.c:218\n #, c-format\n msgid \"internal disassembler error\"\n msgstr \"erreur interne du d\u00e9sassembleur\"\n \n-#: avr-dis.c:270\n+#: avr-dis.c:272\n #, c-format\n msgid \"unknown constraint `%c'\"\n msgstr \"contrainte \u00ab\u00a0%c\u00a0\u00bb inconnue\"\n \n-#: cgen-asm.c:351 epiphany-ibld.c:201 fr30-ibld.c:201 frv-ibld.c:201\n-#: ip2k-ibld.c:201 iq2000-ibld.c:201 lm32-ibld.c:201 m32c-ibld.c:201\n-#: m32r-ibld.c:201 mep-ibld.c:201 mt-ibld.c:201 or1k-ibld.c:201\n-#: xc16x-ibld.c:201 xstormy16-ibld.c:201\n-#, c-format\n-msgid \"operand out of range (%ld not between %ld and %ld)\"\n-msgstr \"op\u00e9rande hors intervalle (%ld n\u2019est pas entre %ld et %ld)\"\n+#: bpf-asm.c:97\n+msgid \"expected 16, 32 or 64 in\"\n+msgstr \"attendu 16, 32, ou 64 in\"\n \n-#: cgen-asm.c:373\n-#, c-format\n-msgid \"operand out of range (%lu not between %lu and %lu)\"\n-msgstr \"op\u00e9rande hors intervalle (%lu n\u2019est pas entre %lu et %lu)\"\n-\n-#: d30v-dis.c:229\n-#, c-format\n-msgid \"illegal id (%d)\"\n-msgstr \"id ill\u00e9gal (%d)\"\n-\n-#: d30v-dis.c:256\n-#, c-format\n-msgid \"<unknown register %d>\"\n-msgstr \"<registre %d inconnu>\"\n-\n-#. Can't happen.\n-#: dis-buf.c:61\n-#, c-format\n-msgid \"Unknown error %d\\n\"\n-msgstr \"Erreur %d inconnue\\n\"\n-\n-#: dis-buf.c:70\n-#, c-format\n-msgid \"Address 0x%s is out of bounds.\\n\"\n-msgstr \"Adresse 0x%s hors intervalle.\\n\"\n-\n-#: epiphany-asm.c:68\n-msgid \"register unavailable for short instructions\"\n-msgstr \"registre indisponible pour les instructions courtes\"\n-\n-#: epiphany-asm.c:115\n-msgid \"register name used as immediate value\"\n-msgstr \"nom de registre utilis\u00e9 comme valeur imm\u00e9diate\"\n-\n-#. Don't treat \"mov ip,ip\" as a move-immediate.\n-#: epiphany-asm.c:178 epiphany-asm.c:234\n-msgid \"register source in immediate move\"\n-msgstr \"registre source d\u00e9plac\u00e9 dans une valeur imm\u00e9diate\"\n-\n-#: epiphany-asm.c:187\n-msgid \"byte relocation unsupported\"\n-msgstr \"repositionnement d\u2019octet indisponible\"\n-\n-#. -- assembler routines inserted here.\n-#. -- asm.c\n-#: epiphany-asm.c:193 frv-asm.c:972 iq2000-asm.c:56 lm32-asm.c:95\n-#: lm32-asm.c:127 lm32-asm.c:157 lm32-asm.c:187 lm32-asm.c:217 lm32-asm.c:247\n-#: m32c-asm.c:140 m32c-asm.c:235 m32c-asm.c:276 m32c-asm.c:334 m32c-asm.c:355\n-#: m32r-asm.c:53 mep-asm.c:241 mep-asm.c:259 mep-asm.c:274 mep-asm.c:289\n-#: mep-asm.c:301 or1k-asm.c:54\n-msgid \"missing `)'\"\n-msgstr \"\u00ab\u00a0)\u00a0\u00bb manquante\"\n-\n-#: epiphany-asm.c:270\n-msgid \"ABORT: unknown operand\"\n-msgstr \"ABANDONNER\u00a0: op\u00e9rande inconnu\"\n-\n-#: epiphany-asm.c:296\n-msgid \"Not a pc-relative address.\"\n-msgstr \"N\u2019est pas une adresse de type PC.\"\n-\n-#: epiphany-asm.c:456 fr30-asm.c:311 frv-asm.c:1264 ip2k-asm.c:512\n-#: iq2000-asm.c:460 lm32-asm.c:350 m32c-asm.c:1585 m32r-asm.c:329\n-#: mep-asm.c:1288 mt-asm.c:596 or1k-asm.c:512 xc16x-asm.c:377\n+#: bpf-asm.c:181 epiphany-asm.c:456 fr30-asm.c:311 frv-asm.c:1264\n+#: ip2k-asm.c:512 iq2000-asm.c:460 lm32-asm.c:350 m32c-asm.c:1585\n+#: m32r-asm.c:329 mep-asm.c:1288 mt-asm.c:596 or1k-asm.c:580 xc16x-asm.c:377\n #: xstormy16-asm.c:277\n #, c-format\n msgid \"internal error: unrecognized field %d while parsing\"\n msgstr \"erreur interne : Champ %d inconnu lors de l\u2019analyse\"\n \n-#: epiphany-asm.c:508 fr30-asm.c:363 frv-asm.c:1316 ip2k-asm.c:564\n-#: iq2000-asm.c:512 lm32-asm.c:402 m32c-asm.c:1637 m32r-asm.c:381\n-#: mep-asm.c:1340 mt-asm.c:648 or1k-asm.c:564 xc16x-asm.c:429\n+#: bpf-asm.c:233 epiphany-asm.c:508 fr30-asm.c:363 frv-asm.c:1316\n+#: ip2k-asm.c:564 iq2000-asm.c:512 lm32-asm.c:402 m32c-asm.c:1637\n+#: m32r-asm.c:381 mep-asm.c:1340 mt-asm.c:648 or1k-asm.c:632 xc16x-asm.c:429\n #: xstormy16-asm.c:329\n msgid \"missing mnemonic in syntax string\"\n msgstr \"mn\u00e9monique manquante dans la cha\u00eene de syntaxe\"\n \n #. We couldn't parse it.\n-#: epiphany-asm.c:643 epiphany-asm.c:647 epiphany-asm.c:736 epiphany-asm.c:843\n-#: fr30-asm.c:498 fr30-asm.c:502 fr30-asm.c:591 fr30-asm.c:698 frv-asm.c:1451\n-#: frv-asm.c:1455 frv-asm.c:1544 frv-asm.c:1651 ip2k-asm.c:699 ip2k-asm.c:703\n-#: ip2k-asm.c:792 ip2k-asm.c:899 iq2000-asm.c:647 iq2000-asm.c:651\n-#: iq2000-asm.c:740 iq2000-asm.c:847 lm32-asm.c:537 lm32-asm.c:541\n-#: lm32-asm.c:630 lm32-asm.c:737 m32c-asm.c:1772 m32c-asm.c:1776\n-#: m32c-asm.c:1865 m32c-asm.c:1972 m32r-asm.c:516 m32r-asm.c:520\n-#: m32r-asm.c:609 m32r-asm.c:716 mep-asm.c:1475 mep-asm.c:1479 mep-asm.c:1568\n-#: mep-asm.c:1675 mt-asm.c:783 mt-asm.c:787 mt-asm.c:876 mt-asm.c:983\n-#: or1k-asm.c:699 or1k-asm.c:703 or1k-asm.c:792 or1k-asm.c:899 xc16x-asm.c:564\n-#: xc16x-asm.c:568 xc16x-asm.c:657 xc16x-asm.c:764 xstormy16-asm.c:464\n-#: xstormy16-asm.c:468 xstormy16-asm.c:557 xstormy16-asm.c:664\n+#: bpf-asm.c:368 bpf-asm.c:372 bpf-asm.c:461 bpf-asm.c:568 epiphany-asm.c:643\n+#: epiphany-asm.c:647 epiphany-asm.c:736 epiphany-asm.c:843 fr30-asm.c:498\n+#: fr30-asm.c:502 fr30-asm.c:591 fr30-asm.c:698 frv-asm.c:1451 frv-asm.c:1455\n+#: frv-asm.c:1544 frv-asm.c:1651 ip2k-asm.c:699 ip2k-asm.c:703 ip2k-asm.c:792\n+#: ip2k-asm.c:899 iq2000-asm.c:647 iq2000-asm.c:651 iq2000-asm.c:740\n+#: iq2000-asm.c:847 lm32-asm.c:537 lm32-asm.c:541 lm32-asm.c:630\n+#: lm32-asm.c:737 m32c-asm.c:1772 m32c-asm.c:1776 m32c-asm.c:1865\n+#: m32c-asm.c:1972 m32r-asm.c:516 m32r-asm.c:520 m32r-asm.c:609 m32r-asm.c:716\n+#: mep-asm.c:1475 mep-asm.c:1479 mep-asm.c:1568 mep-asm.c:1675 mt-asm.c:783\n+#: mt-asm.c:787 mt-asm.c:876 mt-asm.c:983 or1k-asm.c:767 or1k-asm.c:771\n+#: or1k-asm.c:860 or1k-asm.c:967 xc16x-asm.c:564 xc16x-asm.c:568\n+#: xc16x-asm.c:657 xc16x-asm.c:764 xstormy16-asm.c:464 xstormy16-asm.c:468\n+#: xstormy16-asm.c:557 xstormy16-asm.c:664\n msgid \"unrecognized instruction\"\n msgstr \"instruction inconnue\"\n \n-#: epiphany-asm.c:690 fr30-asm.c:545 frv-asm.c:1498 ip2k-asm.c:746\n-#: iq2000-asm.c:694 lm32-asm.c:584 m32c-asm.c:1819 m32r-asm.c:563\n-#: mep-asm.c:1522 mt-asm.c:830 or1k-asm.c:746 xc16x-asm.c:611\n+#: bpf-asm.c:415 epiphany-asm.c:690 fr30-asm.c:545 frv-asm.c:1498\n+#: ip2k-asm.c:746 iq2000-asm.c:694 lm32-asm.c:584 m32c-asm.c:1819\n+#: m32r-asm.c:563 mep-asm.c:1522 mt-asm.c:830 or1k-asm.c:814 xc16x-asm.c:611\n #: xstormy16-asm.c:511\n #, c-format\n msgid \"syntax error (expected char `%c', found `%c')\"\n msgstr \"erreur de syntaxe (caract\u00e8re \u00ab\u00a0%c\u00a0\u00bb attendu, \u00ab\u00a0%c\u00a0\u00bb trouv\u00e9)\"\n \n-#: epiphany-asm.c:700 fr30-asm.c:555 frv-asm.c:1508 ip2k-asm.c:756\n-#: iq2000-asm.c:704 lm32-asm.c:594 m32c-asm.c:1829 m32r-asm.c:573\n-#: mep-asm.c:1532 mt-asm.c:840 or1k-asm.c:756 xc16x-asm.c:621\n+#: bpf-asm.c:425 epiphany-asm.c:700 fr30-asm.c:555 frv-asm.c:1508\n+#: ip2k-asm.c:756 iq2000-asm.c:704 lm32-asm.c:594 m32c-asm.c:1829\n+#: m32r-asm.c:573 mep-asm.c:1532 mt-asm.c:840 or1k-asm.c:824 xc16x-asm.c:621\n #: xstormy16-asm.c:521\n #, c-format\n msgid \"syntax error (expected char `%c', found end of instruction)\"\n msgstr \"erreur de syntaxe (caract\u00e8re \u00ab\u00a0%c\u00a0\u00bb attendu, fin de l\u2019instruction trouv\u00e9e)\"\n \n-#: epiphany-asm.c:730 fr30-asm.c:585 frv-asm.c:1538 ip2k-asm.c:786\n-#: iq2000-asm.c:734 lm32-asm.c:624 m32c-asm.c:1859 m32r-asm.c:603\n-#: mep-asm.c:1562 mt-asm.c:870 or1k-asm.c:786 xc16x-asm.c:651\n+#: bpf-asm.c:455 epiphany-asm.c:730 fr30-asm.c:585 frv-asm.c:1538\n+#: ip2k-asm.c:786 iq2000-asm.c:734 lm32-asm.c:624 m32c-asm.c:1859\n+#: m32r-asm.c:603 mep-asm.c:1562 mt-asm.c:870 or1k-asm.c:854 xc16x-asm.c:651\n #: xstormy16-asm.c:551\n msgid \"junk at end of line\"\n msgstr \"rebut en fin de ligne\"\n \n-#: epiphany-asm.c:842 fr30-asm.c:697 frv-asm.c:1650 ip2k-asm.c:898\n-#: iq2000-asm.c:846 lm32-asm.c:736 m32c-asm.c:1971 m32r-asm.c:715\n-#: mep-asm.c:1674 mt-asm.c:982 or1k-asm.c:898 xc16x-asm.c:763\n+#: bpf-asm.c:567 epiphany-asm.c:842 fr30-asm.c:697 frv-asm.c:1650\n+#: ip2k-asm.c:898 iq2000-asm.c:846 lm32-asm.c:736 m32c-asm.c:1971\n+#: m32r-asm.c:715 mep-asm.c:1674 mt-asm.c:982 or1k-asm.c:966 xc16x-asm.c:763\n #: xstormy16-asm.c:663\n msgid \"unrecognized form of instruction\"\n msgstr \"forme d\u2019instruction inconnue\"\n \n-#: epiphany-asm.c:856 fr30-asm.c:711 frv-asm.c:1664 ip2k-asm.c:912\n-#: iq2000-asm.c:860 lm32-asm.c:750 m32c-asm.c:1985 m32r-asm.c:729\n-#: mep-asm.c:1688 mt-asm.c:996 or1k-asm.c:912 xc16x-asm.c:777\n+#: bpf-asm.c:581 epiphany-asm.c:856 fr30-asm.c:711 frv-asm.c:1664\n+#: ip2k-asm.c:912 iq2000-asm.c:860 lm32-asm.c:750 m32c-asm.c:1985\n+#: m32r-asm.c:729 mep-asm.c:1688 mt-asm.c:996 or1k-asm.c:980 xc16x-asm.c:777\n #: xstormy16-asm.c:677\n #, c-format\n msgid \"bad instruction `%.50s...'\"\n msgstr \"instruction \u00ab\u00a0%.50s\u2026\u00a0\u00bb erron\u00e9e\"\n \n-#: epiphany-asm.c:859 fr30-asm.c:714 frv-asm.c:1667 ip2k-asm.c:915\n-#: iq2000-asm.c:863 lm32-asm.c:753 m32c-asm.c:1988 m32r-asm.c:732\n-#: mep-asm.c:1691 mt-asm.c:999 or1k-asm.c:915 xc16x-asm.c:780\n+#: bpf-asm.c:584 epiphany-asm.c:859 fr30-asm.c:714 frv-asm.c:1667\n+#: ip2k-asm.c:915 iq2000-asm.c:863 lm32-asm.c:753 m32c-asm.c:1988\n+#: m32r-asm.c:732 mep-asm.c:1691 mt-asm.c:999 or1k-asm.c:983 xc16x-asm.c:780\n #: xstormy16-asm.c:680\n #, c-format\n msgid \"bad instruction `%.50s'\"\n msgstr \"instruction \u00ab\u00a0%.50s\u00a0\u00bb erron\u00e9e\"\n \n-#: epiphany-desc.c:2109\n+#: bpf-desc.c:1441\n #, c-format\n-msgid \"internal error: epiphany_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\"\n-msgstr \"erreur interne : epiphany_cgen_rebuild_tables : confilt de valeurs insn-chunk-bitsize : \\\"%d\\\" vs. \\\"%d\\\"\"\n+msgid \"internal error: bpf_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\"\n+msgstr \"erreur interne : bpf_cgen_rebuild_tables : confilt de valeurs insn-chunk-bitsize : \\\"%d\\\" vs. \\\"%d\\\"\"\n \n-#: epiphany-desc.c:2192\n+#: bpf-desc.c:1524\n #, c-format\n-msgid \"internal error: epiphany_cgen_cpu_open: unsupported argument `%d'\"\n-msgstr \"erreur interne : epiphany_cgen_cpu_open : argument %d non pris en charge\"\n+msgid \"internal error: bpf_cgen_cpu_open: unsupported argument `%d'\"\n+msgstr \"erreur interne : bpf_cgen_cpu_open : argument %d non pris en charge\"\n \n-#: epiphany-desc.c:2211\n+#: bpf-desc.c:1543\n #, c-format\n-msgid \"internal error: epiphany_cgen_cpu_open: no endianness specified\"\n-msgstr \"erreur interne : epiphany_cgen_cpu_open : boutisme non d\u00e9fini\"\n+msgid \"internal error: bpf_cgen_cpu_open: no endianness specified\"\n+msgstr \"erreur interne : bpf_cgen_cpu_open : boutisme non d\u00e9fini\"\n \n #. Default text to print if an instruction isn't recognized.\n-#: epiphany-dis.c:41 fr30-dis.c:41 frv-dis.c:41 ip2k-dis.c:41 iq2000-dis.c:41\n-#: lm32-dis.c:41 m32c-dis.c:41 m32r-dis.c:41 mep-dis.c:41 mmix-dis.c:275\n-#: mt-dis.c:41 nds32-dis.c:64 or1k-dis.c:41 xc16x-dis.c:41 xstormy16-dis.c:41\n+#: bpf-dis.c:41 epiphany-dis.c:41 fr30-dis.c:41 frv-dis.c:41 ip2k-dis.c:41\n+#: iq2000-dis.c:41 lm32-dis.c:41 m32c-dis.c:41 m32r-dis.c:41 mep-dis.c:41\n+#: mmix-dis.c:293 mt-dis.c:41 nds32-dis.c:64 or1k-dis.c:41 xc16x-dis.c:41\n+#: xstormy16-dis.c:41\n msgid \"*unknown*\"\n msgstr \"*inconnu(e)*\"\n \n-#: epiphany-dis.c:279 fr30-dis.c:300 frv-dis.c:397 ip2k-dis.c:289\n-#: iq2000-dis.c:190 lm32-dis.c:148 m32c-dis.c:892 m32r-dis.c:280\n-#: mep-dis.c:1188 mt-dis.c:291 or1k-dis.c:145 xc16x-dis.c:421\n+#: bpf-dis.c:203 epiphany-dis.c:279 fr30-dis.c:300 frv-dis.c:397\n+#: ip2k-dis.c:289 iq2000-dis.c:190 lm32-dis.c:148 m32c-dis.c:892\n+#: m32r-dis.c:280 mep-dis.c:1188 mt-dis.c:291 or1k-dis.c:184 xc16x-dis.c:421\n #: xstormy16-dis.c:169\n #, c-format\n msgid \"internal error: unrecognized field %d while printing insn\"\n msgstr \"erreur interne : champ %d inconnu lors de l\u2019affichage d\u2019instruction.\"\n \n-#: epiphany-ibld.c:164 fr30-ibld.c:164 frv-ibld.c:164 ip2k-ibld.c:164\n-#: iq2000-ibld.c:164 lm32-ibld.c:164 m32c-ibld.c:164 m32r-ibld.c:164\n-#: mep-ibld.c:164 mt-ibld.c:164 or1k-ibld.c:164 xc16x-ibld.c:164\n-#: xstormy16-ibld.c:164\n+#: bpf-ibld.c:164 epiphany-ibld.c:164 fr30-ibld.c:164 frv-ibld.c:164\n+#: ip2k-ibld.c:164 iq2000-ibld.c:164 lm32-ibld.c:164 m32c-ibld.c:164\n+#: m32r-ibld.c:164 mep-ibld.c:164 mt-ibld.c:164 or1k-ibld.c:164\n+#: xc16x-ibld.c:164 xstormy16-ibld.c:164\n #, c-format\n msgid \"operand out of range (%ld not between %ld and %lu)\"\n msgstr \"op\u00e9rande hors intervalle (%ld n\u2019est pas entre %ld et %lu)\"\n \n-#: epiphany-ibld.c:185 fr30-ibld.c:185 frv-ibld.c:185 ip2k-ibld.c:185\n-#: iq2000-ibld.c:185 lm32-ibld.c:185 m32c-ibld.c:185 m32r-ibld.c:185\n-#: mep-ibld.c:185 mt-ibld.c:185 or1k-ibld.c:185 xc16x-ibld.c:185\n-#: xstormy16-ibld.c:185\n+#: bpf-ibld.c:185 epiphany-ibld.c:185 fr30-ibld.c:185 frv-ibld.c:185\n+#: ip2k-ibld.c:185 iq2000-ibld.c:185 lm32-ibld.c:185 m32c-ibld.c:185\n+#: m32r-ibld.c:185 mep-ibld.c:185 mt-ibld.c:185 or1k-ibld.c:185\n+#: xc16x-ibld.c:185 xstormy16-ibld.c:185\n #, c-format\n msgid \"operand out of range (0x%lx not between 0 and 0x%lx)\"\n msgstr \"op\u00e9rande hors intervalle (0x%lx n\u2019est pas entre 0 et 0x%lx)\"\n \n-#: epiphany-ibld.c:880 fr30-ibld.c:735 frv-ibld.c:861 ip2k-ibld.c:612\n-#: iq2000-ibld.c:718 lm32-ibld.c:639 m32c-ibld.c:1736 m32r-ibld.c:670\n-#: mep-ibld.c:1213 mt-ibld.c:754 or1k-ibld.c:658 xc16x-ibld.c:757\n-#: xstormy16-ibld.c:683\n+#: bpf-ibld.c:201 cgen-asm.c:351 epiphany-ibld.c:201 fr30-ibld.c:201\n+#: frv-ibld.c:201 ip2k-ibld.c:201 iq2000-ibld.c:201 lm32-ibld.c:201\n+#: m32c-ibld.c:201 m32r-ibld.c:201 mep-ibld.c:201 mt-ibld.c:201\n+#: or1k-ibld.c:201 xc16x-ibld.c:201 xstormy16-ibld.c:201\n+#, c-format\n+msgid \"operand out of range (%ld not between %ld and %ld)\"\n+msgstr \"op\u00e9rande hors intervalle (%ld n\u2019est pas entre %ld et %ld)\"\n+\n+#: bpf-ibld.c:625 epiphany-ibld.c:880 fr30-ibld.c:735 frv-ibld.c:861\n+#: ip2k-ibld.c:612 iq2000-ibld.c:718 lm32-ibld.c:639 m32c-ibld.c:1736\n+#: m32r-ibld.c:670 mep-ibld.c:1213 mt-ibld.c:754 or1k-ibld.c:742\n+#: xc16x-ibld.c:757 xstormy16-ibld.c:683\n #, c-format\n msgid \"internal error: unrecognized field %d while building insn\"\n msgstr \"erreur interne : champ %d inconnu lors de la construction d\u2019instruction\"\n \n-#: epiphany-ibld.c:1175 fr30-ibld.c:941 frv-ibld.c:1179 ip2k-ibld.c:688\n-#: iq2000-ibld.c:894 lm32-ibld.c:744 m32c-ibld.c:2898 m32r-ibld.c:808\n-#: mep-ibld.c:1813 mt-ibld.c:975 or1k-ibld.c:772 xc16x-ibld.c:978\n-#: xstormy16-ibld.c:830\n+#: bpf-ibld.c:709 epiphany-ibld.c:1175 fr30-ibld.c:941 frv-ibld.c:1179\n+#: ip2k-ibld.c:688 iq2000-ibld.c:894 lm32-ibld.c:744 m32c-ibld.c:2898\n+#: m32r-ibld.c:808 mep-ibld.c:1813 mt-ibld.c:975 or1k-ibld.c:910\n+#: xc16x-ibld.c:978 xstormy16-ibld.c:830\n #, c-format\n msgid \"internal error: unrecognized field %d while decoding insn\"\n msgstr \"erreur interne : champ %d inconnu lors du d\u00e9codage d\u2019instruction.\"\n \n-#: epiphany-ibld.c:1319 fr30-ibld.c:1088 frv-ibld.c:1458 ip2k-ibld.c:763\n-#: iq2000-ibld.c:1026 lm32-ibld.c:834 m32c-ibld.c:3516 m32r-ibld.c:922\n-#: mep-ibld.c:2284 mt-ibld.c:1176 or1k-ibld.c:859 xc16x-ibld.c:1200\n-#: xstormy16-ibld.c:941\n+#: bpf-ibld.c:778 epiphany-ibld.c:1319 fr30-ibld.c:1088 frv-ibld.c:1458\n+#: ip2k-ibld.c:763 iq2000-ibld.c:1026 lm32-ibld.c:834 m32c-ibld.c:3516\n+#: m32r-ibld.c:922 mep-ibld.c:2284 mt-ibld.c:1176 or1k-ibld.c:1015\n+#: xc16x-ibld.c:1200 xstormy16-ibld.c:941\n #, c-format\n msgid \"internal error: unrecognized field %d while getting int operand\"\n msgstr \"erreur interne : champ %d inconnu lors de l\u2019obtention d\u2019un op\u00e9rande int.\"\n \n-#: epiphany-ibld.c:1445 fr30-ibld.c:1217 frv-ibld.c:1719 ip2k-ibld.c:820\n-#: iq2000-ibld.c:1140 lm32-ibld.c:906 m32c-ibld.c:4116 m32r-ibld.c:1018\n-#: mep-ibld.c:2737 mt-ibld.c:1359 or1k-ibld.c:928 xc16x-ibld.c:1404\n-#: xstormy16-ibld.c:1034\n+#: bpf-ibld.c:829 epiphany-ibld.c:1445 fr30-ibld.c:1217 frv-ibld.c:1719\n+#: ip2k-ibld.c:820 iq2000-ibld.c:1140 lm32-ibld.c:906 m32c-ibld.c:4116\n+#: m32r-ibld.c:1018 mep-ibld.c:2737 mt-ibld.c:1359 or1k-ibld.c:1102\n+#: xc16x-ibld.c:1404 xstormy16-ibld.c:1034\n #, c-format\n msgid \"internal error: unrecognized field %d while getting vma operand\"\n msgstr \"ereur interne : champ %d inconnu lors de l\u2019obtention d\u2019un op\u00e9rande vma.\"\n \n-#: epiphany-ibld.c:1578 fr30-ibld.c:1349 frv-ibld.c:1987 ip2k-ibld.c:880\n-#: iq2000-ibld.c:1261 lm32-ibld.c:985 m32c-ibld.c:4704 m32r-ibld.c:1120\n-#: mep-ibld.c:3151 mt-ibld.c:1549 or1k-ibld.c:1004 xc16x-ibld.c:1609\n-#: xstormy16-ibld.c:1134\n+#: bpf-ibld.c:887 epiphany-ibld.c:1578 fr30-ibld.c:1349 frv-ibld.c:1987\n+#: ip2k-ibld.c:880 iq2000-ibld.c:1261 lm32-ibld.c:985 m32c-ibld.c:4704\n+#: m32r-ibld.c:1120 mep-ibld.c:3151 mt-ibld.c:1549 or1k-ibld.c:1196\n+#: xc16x-ibld.c:1609 xstormy16-ibld.c:1134\n #, c-format\n msgid \"internal error: unrecognized field %d while setting int operand\"\n msgstr \"erreur interne : champ %d inconnu lors de l\u2019initialisation d\u2019un op\u00e9rande int.\"\n \n-#: epiphany-ibld.c:1701 fr30-ibld.c:1471 frv-ibld.c:2245 ip2k-ibld.c:930\n-#: iq2000-ibld.c:1372 lm32-ibld.c:1054 m32c-ibld.c:5282 m32r-ibld.c:1212\n-#: mep-ibld.c:3555 mt-ibld.c:1729 or1k-ibld.c:1070 xc16x-ibld.c:1804\n-#: xstormy16-ibld.c:1224\n+#: bpf-ibld.c:935 epiphany-ibld.c:1701 fr30-ibld.c:1471 frv-ibld.c:2245\n+#: ip2k-ibld.c:930 iq2000-ibld.c:1372 lm32-ibld.c:1054 m32c-ibld.c:5282\n+#: m32r-ibld.c:1212 mep-ibld.c:3555 mt-ibld.c:1729 or1k-ibld.c:1280\n+#: xc16x-ibld.c:1804 xstormy16-ibld.c:1224\n #, c-format\n msgid \"internal error: unrecognized field %d while setting vma operand\"\n msgstr \"errer interne : champ %d inconnu lors de l\u2019initialisation d\u2019un op\u00e9rande vma.\"\n \n+#: cgen-asm.c:373\n+#, c-format\n+msgid \"operand out of range (%lu not between %lu and %lu)\"\n+msgstr \"op\u00e9rande hors intervalle (%lu n\u2019est pas entre %lu et %lu)\"\n+\n+#: d30v-dis.c:232\n+#, c-format\n+msgid \"illegal id (%d)\"\n+msgstr \"id ill\u00e9gal (%d)\"\n+\n+#: d30v-dis.c:259\n+#, c-format\n+msgid \"<unknown register %d>\"\n+msgstr \"<registre %d inconnu>\"\n+\n+#. Can't happen.\n+#: dis-buf.c:61\n+#, c-format\n+msgid \"Unknown error %d\\n\"\n+msgstr \"Erreur %d inconnue\\n\"\n+\n+#: dis-buf.c:70\n+#, c-format\n+msgid \"Address 0x%s is out of bounds.\\n\"\n+msgstr \"Adresse 0x%s hors intervalle.\\n\"\n+\n+#: epiphany-asm.c:68\n+msgid \"register unavailable for short instructions\"\n+msgstr \"registre indisponible pour les instructions courtes\"\n+\n+#: epiphany-asm.c:115\n+msgid \"register name used as immediate value\"\n+msgstr \"nom de registre utilis\u00e9 comme valeur imm\u00e9diate\"\n+\n+#. Don't treat \"mov ip,ip\" as a move-immediate.\n+#: epiphany-asm.c:178 epiphany-asm.c:234\n+msgid \"register source in immediate move\"\n+msgstr \"registre source d\u00e9plac\u00e9 dans une valeur imm\u00e9diate\"\n+\n+#: epiphany-asm.c:187\n+msgid \"byte relocation unsupported\"\n+msgstr \"repositionnement d\u2019octet indisponible\"\n+\n+#. -- assembler routines inserted here.\n+#. -- asm.c\n+#: epiphany-asm.c:193 frv-asm.c:972 iq2000-asm.c:56 lm32-asm.c:95\n+#: lm32-asm.c:127 lm32-asm.c:157 lm32-asm.c:187 lm32-asm.c:217 lm32-asm.c:247\n+#: m32c-asm.c:140 m32c-asm.c:235 m32c-asm.c:276 m32c-asm.c:334 m32c-asm.c:355\n+#: m32r-asm.c:53 mep-asm.c:241 mep-asm.c:259 mep-asm.c:274 mep-asm.c:289\n+#: mep-asm.c:301 or1k-asm.c:54\n+msgid \"missing `)'\"\n+msgstr \"\u00ab\u00a0)\u00a0\u00bb manquante\"\n+\n+#: epiphany-asm.c:270\n+msgid \"ABORT: unknown operand\"\n+msgstr \"ABANDONNER\u00a0: op\u00e9rande inconnu\"\n+\n+#: epiphany-asm.c:296\n+msgid \"Not a pc-relative address.\"\n+msgstr \"N\u2019est pas une adresse de type PC.\"\n+\n+#: epiphany-desc.c:2109\n+#, c-format\n+msgid \"internal error: epiphany_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\"\n+msgstr \"erreur interne : epiphany_cgen_rebuild_tables : confilt de valeurs insn-chunk-bitsize : \\\"%d\\\" vs. \\\"%d\\\"\"\n+\n+#: epiphany-desc.c:2192\n+#, c-format\n+msgid \"internal error: epiphany_cgen_cpu_open: unsupported argument `%d'\"\n+msgstr \"erreur interne : epiphany_cgen_cpu_open : argument %d non pris en charge\"\n+\n+#: epiphany-desc.c:2211\n+#, c-format\n+msgid \"internal error: epiphany_cgen_cpu_open: no endianness specified\"\n+msgstr \"erreur interne : epiphany_cgen_cpu_open : boutisme non d\u00e9fini\"\n+\n #: fr30-asm.c:93 m32c-asm.c:872 m32c-asm.c:879\n msgid \"Register number is not valid\"\n msgstr \"Num\u00e9ro de registre invalide\"\n@@ -984,21 +1010,21 @@ msgid \"internal error, h8_disassemble_init\"\n msgstr \"erreur interne, h8_disassemble_init\"\n \n # h8300-dis.c:380Internal error: bad sparc-opcode.h: \\\"%s\\\" == \\\"%s\\\"\\n\"\n-#: h8300-dis.c:314\n+#: h8300-dis.c:315\n #, c-format\n msgid \"Hmmmm 0x%x\"\n msgstr \"Hummmm 0x%x\"\n \n-#: h8300-dis.c:691\n+#: h8300-dis.c:692\n #, c-format\n msgid \"Don't understand 0x%x \\n\"\n msgstr \"Incompr\u00e9hensible\u00a0: 0x%x \\n\"\n \n-#: i386-dis.c:11058\n+#: i386-dis.c:11062\n msgid \"<internal disassembler error>\"\n msgstr \"<erreur interne du d\u00e9sassembleur>\"\n \n-#: i386-dis.c:11353\n+#: i386-dis.c:11360\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -1010,32 +1036,32 @@ msgstr \"\"\n \"avec l\u2019utilisation de l\u2019option -M (les options multiples doivent \u00eatre\\n\"\n \"s\u00e9par\u00e9es par des virgules)\u00a0:\\n\"\n \n-#: i386-dis.c:11357\n+#: i386-dis.c:11364\n #, c-format\n msgid \"  x86-64      Disassemble in 64bit mode\\n\"\n msgstr \"  x86-64      D\u00e9sassembleur en mode 64 bits\\n\"\n \n-#: i386-dis.c:11358\n+#: i386-dis.c:11365\n #, c-format\n msgid \"  i386        Disassemble in 32bit mode\\n\"\n msgstr \"  i386        D\u00e9sassembleur en mode 32 bits\\n\"\n \n-#: i386-dis.c:11359\n+#: i386-dis.c:11366\n #, c-format\n msgid \"  i8086       Disassemble in 16bit mode\\n\"\n msgstr \"  i8086       D\u00e9sassembleur en mode 16 bits\\n\"\n \n-#: i386-dis.c:11360\n+#: i386-dis.c:11367\n #, c-format\n msgid \"  att         Display instruction in AT&T syntax\\n\"\n msgstr \"  att         Afficher les instructions en syntaxe AT&T\\n\"\n \n-#: i386-dis.c:11361\n+#: i386-dis.c:11368\n #, c-format\n msgid \"  intel       Display instruction in Intel syntax\\n\"\n msgstr \"  intel       Afficher les instructions en syntaxe Intel\\n\"\n \n-#: i386-dis.c:11362\n+#: i386-dis.c:11369\n #, c-format\n msgid \"\"\n \"  att-mnemonic\\n\"\n@@ -1044,7 +1070,7 @@ msgstr \"\"\n \"  att-mnemonic\\n\"\n \"              Afficher les instructions avec les mn\u00e9moniques AT&T\\n\"\n \n-#: i386-dis.c:11364\n+#: i386-dis.c:11371\n #, c-format\n msgid \"\"\n \"  intel-mnemonic\\n\"\n@@ -1053,106 +1079,106 @@ msgstr \"\"\n \"  intel-mnemonic\\n\"\n \"              Afficher les instructions avec les mn\u00e9moniques Intel\\n\"\n \n-#: i386-dis.c:11366\n+#: i386-dis.c:11373\n #, c-format\n msgid \"  addr64      Assume 64bit address size\\n\"\n msgstr \"  addr64      Supposer un adressage 64 bits\\n\"\n \n-#: i386-dis.c:11367\n+#: i386-dis.c:11374\n #, c-format\n msgid \"  addr32      Assume 32bit address size\\n\"\n msgstr \"  addr32      Supposer un adressage 32 bits\\n\"\n \n-#: i386-dis.c:11368\n+#: i386-dis.c:11375\n #, c-format\n msgid \"  addr16      Assume 16bit address size\\n\"\n msgstr \"  addr16      Supposer un adressage 16 bits\\n\"\n \n-#: i386-dis.c:11369\n+#: i386-dis.c:11376\n #, c-format\n msgid \"  data32      Assume 32bit data size\\n\"\n msgstr \"  data32       Supposer une taille de donn\u00e9es sur 32 bits\\n\"\n \n-#: i386-dis.c:11370\n+#: i386-dis.c:11377\n #, c-format\n msgid \"  data16      Assume 16bit data size\\n\"\n msgstr \"  data16      Supposer une taille de donn\u00e9es sur 16 bits\\n\"\n \n-#: i386-dis.c:11371\n+#: i386-dis.c:11378\n #, c-format\n msgid \"  suffix      Always display instruction suffix in AT&T syntax\\n\"\n msgstr \"  suffix      Toujours afficher les suffixes d\u2019instruction en syntaxe AT&T\\n\"\n \n-#: i386-dis.c:11372\n+#: i386-dis.c:11379\n #, c-format\n msgid \"  amd64       Display instruction in AMD64 ISA\\n\"\n msgstr \"  amd64         Afficher les instructions en AMD64 ISA\\n\"\n \n-#: i386-dis.c:11373\n+#: i386-dis.c:11380\n #, c-format\n msgid \"  intel64     Display instruction in Intel64 ISA\\n\"\n msgstr \"  intel64       Afficher les instructions en Intel64 ISA\\n\"\n \n-#: i386-dis.c:11936\n+#: i386-dis.c:11943\n msgid \"64-bit address is disabled\"\n msgstr \"L\u2019adressage 64 bits est d\u00e9sactiv\u00e9\"\n \n-#: i386-gen.c:732\n+#: i386-gen.c:754\n #, c-format\n msgid \"%s: error: \"\n msgstr \"%s\u00a0: erreur\u00a0: \"\n \n-#: i386-gen.c:911\n+#: i386-gen.c:917\n #, c-format\n msgid \"%s: %d: unknown bitfield: %s\\n\"\n msgstr \"%s\u00a0: %d\u00a0: champ de bits inconnu\u00a0: %s\\n\"\n \n-#: i386-gen.c:913\n+#: i386-gen.c:919\n #, c-format\n msgid \"unknown bitfield: %s\\n\"\n msgstr \"champ de bits inconnu\u00a0: %s\\n\"\n \n-#: i386-gen.c:976\n+#: i386-gen.c:982\n #, c-format\n msgid \"%s: %d: missing `)' in bitfield: %s\\n\"\n msgstr \"%s\u00a0: %d\u00a0: \u00ab\u00a0)\u00a0\u00bb manquante dans le champ de bits\u00a0: %s\\n\"\n \n-#: i386-gen.c:1077\n+#: i386-gen.c:1083\n #, c-format\n msgid \"unknown broadcast operand: %s\\n\"\n msgstr \"d\u00e9calage d\u2019op\u00e9rande inconnu\u00a0: %s\\n\"\n \n-#: i386-gen.c:1478\n+#: i386-gen.c:1538\n #, c-format\n msgid \"can't find i386-reg.tbl for reading, errno = %s\\n\"\n msgstr \"impossible de lire i386-reg.tbl, errno = %s\\n\"\n \n-#: i386-gen.c:1556\n+#: i386-gen.c:1616\n #, c-format\n msgid \"can't create i386-init.h, errno = %s\\n\"\n msgstr \"impossible de cr\u00e9er i386-init.h, errno = %s\\n\"\n \n-#: i386-gen.c:1646 ia64-gen.c:2829\n+#: i386-gen.c:1706 ia64-gen.c:2829\n #, c-format\n msgid \"unable to change directory to \\\"%s\\\", errno = %s\\n\"\n msgstr \"impossible de modifier le r\u00e9pertoire vers \u00ab\u00a0%s\u00a0\u00bb, errno = %s\\n\"\n \n-#: i386-gen.c:1658 i386-gen.c:1661\n+#: i386-gen.c:1720 i386-gen.c:1725\n #, c-format\n msgid \"CpuMax != %d!\\n\"\n msgstr \"CpuMax != %d\u00a0!\\n\"\n \n-#: i386-gen.c:1665\n+#: i386-gen.c:1729\n #, c-format\n msgid \"%d unused bits in i386_cpu_flags.\\n\"\n msgstr \"%d bits inutilis\u00e9s dans i386_cpu_flags.\\n\"\n \n-#: i386-gen.c:1672\n+#: i386-gen.c:1744\n #, c-format\n msgid \"%d unused bits in i386_operand_type.\\n\"\n msgstr \"%d bits inutilis\u00e9s dans i386_operand_type.\\n\"\n \n-#: i386-gen.c:1686\n+#: i386-gen.c:1758\n #, c-format\n msgid \"can't create i386-tbl.h, errno = %s\\n\"\n msgstr \"impossible de cr\u00e9er i386-tbl.h, errno = %s\\n\"\n@@ -1390,12 +1416,12 @@ msgstr \"erreur interne : lm32_cgen_cpu_open : argument %d non pris en charge\"\n msgid \"internal error: lm32_cgen_cpu_open: no endianness specified\"\n msgstr \"erreur interne : lm32_cgen_cpu_open : boutisme non d\u00e9fini\"\n \n-#: m10200-dis.c:157 m10300-dis.c:580\n+#: m10200-dis.c:151 m10300-dis.c:574\n #, c-format\n msgid \"unknown\\t0x%04lx\"\n msgstr \"inconnu\\t0x%04lx\"\n \n-#: m10200-dis.c:327\n+#: m10200-dis.c:321\n #, c-format\n msgid \"unknown\\t0x%02lx\"\n msgstr \"inconnu\\t0x%02lx\"\n@@ -1504,12 +1530,12 @@ msgstr \"erreur interne : m32r_cgen_cpu_open : argument %d non pris en charge\"\n msgid \"internal error: m32r_cgen_cpu_open: no endianness specified\"\n msgstr \"erreur interne : m32r_cgen_cpu_open : boutisme non d\u00e9fini\"\n \n-#: m68k-dis.c:1292\n+#: m68k-dis.c:1294\n #, c-format\n msgid \"<function code %d>\"\n msgstr \"<code de fonction %d>\"\n \n-#: m68k-dis.c:1455\n+#: m68k-dis.c:1457\n #, c-format\n msgid \"<internal error in opcode table: %s %s>\\n\"\n msgstr \"<erreur interne dans la table des opcodes\u00a0: %s %s>\\n\"\n@@ -1562,96 +1588,96 @@ msgstr \"erreur interne : mep_cgen_cpu_open : argument %d non pris en charge\"\n msgid \"internal error: mep_cgen_cpu_open: no endianness specified\"\n msgstr \"erreur interne : mep_cgen_cpu_open : boutisme non d\u00e9fini\"\n \n-#: mips-dis.c:1800 mips-dis.c:2026\n+#: mips-dis.c:1805 mips-dis.c:2031\n #, c-format\n msgid \"# internal error, undefined operand in `%s %s'\"\n msgstr \"# erreur interne, op\u00e9rande \u00ab\u00a0%s %s\u00a0\u00bb ind\u00e9fini\"\n \n-#: mips-dis.c:2615\n+#: mips-dis.c:2620\n msgid \"Use canonical instruction forms.\\n\"\n msgstr \"Utiliser les formes d'instructions caniniques.\\n\"\n \n-#: mips-dis.c:2617\n+#: mips-dis.c:2622\n msgid \"Recognize MSA instructions.\\n\"\n msgstr \"Reconaissance des instructions MSA.\\n\"\n \n-#: mips-dis.c:2619\n+#: mips-dis.c:2624\n msgid \"Recognize the virtualization ASE instructions.\\n\"\n msgstr \"Reconnaissance des instructions de vectorisation ASE.\\n\"\n \n-#: mips-dis.c:2621\n+#: mips-dis.c:2626\n msgid \"\"\n \"Recognize the eXtended Physical Address (XPA) ASE\\n\"\n \"                  instructions.\\n\"\n msgstr \"\"\n \"Reconnaissance des instructions ASE\\n\"\n \"d'adressage physique \u00e9tendu (XPA).\\n\"\n \n-#: mips-dis.c:2624\n+#: mips-dis.c:2629\n msgid \"Recognize the Global INValidate (GINV) ASE instructions.\\n\"\n msgstr \"Reconnaissance du jeu d'instructions Global INValidate (GINV) ASE.\\n\"\n \n-#: mips-dis.c:2628\n+#: mips-dis.c:2633\n msgid \"Recognize the Loongson MultiMedia extensions Instructions (MMI) ASE instructions.\\n\"\n msgstr \"Reconnaissance du jeu d'instructions Loongson MultiMedia extensions Instructions (MMI) ASE.\\n\"\n \n-#: mips-dis.c:2632\n+#: mips-dis.c:2637\n msgid \"Recognize the Loongson Content Address Memory (CAM)  instructions.\\n\"\n msgstr \"Reconnaissance du jeu d'instructions Loongson Content Address Memory (CAM).\\n\"\n \n-#: mips-dis.c:2636\n+#: mips-dis.c:2641\n msgid \"Recognize the Loongson EXTensions (EXT)  instructions.\\n\"\n msgstr \"Reconnaissance du jeu d'instructions Loongson EXTensions (EXT).\\n\"\n \n-#: mips-dis.c:2640\n+#: mips-dis.c:2645\n msgid \"Recognize the Loongson EXTensions R2 (EXT2)  instructions.\\n\"\n msgstr \"Reconnaissance du jeu d'instructions Loongson EXTensions R2 (EXT2).\\n\"\n \n-#: mips-dis.c:2643\n+#: mips-dis.c:2648\n msgid \"\"\n \"Print GPR names according to specified ABI.\\n\"\n \"                  Default: based on binary being disassembled.\\n\"\n msgstr \"\"\n \"Afficher les noms GPR selon l\u2019ABI sp\u00e9cifi\u00e9e.\\n\"\n \"                  Par d\u00e9faut\u00a0: \u00e0 partir du binaire d\u00e9sassembl\u00e9.\\n\"\n \n-#: mips-dis.c:2646\n+#: mips-dis.c:2651\n msgid \"\"\n \"Print FPR names according to specified ABI.\\n\"\n \"                  Default: numeric.\\n\"\n msgstr \"\"\n \"Afficher les noms FPR selon l\u2019ABI sp\u00e9cifi\u00e9e.\\n\"\n \"                  Par d\u00e9faut\u00a0: num\u00e9rique.\\n\"\n \n-#: mips-dis.c:2649\n+#: mips-dis.c:2654\n msgid \"\"\n \"Print CP0 register names according to specified architecture.\\n\"\n \"                  Default: based on binary being disassembled.\\n\"\n msgstr \"\"\n \"Afficher les noms des registres CP0 selon l\u2019architecture sp\u00e9cifi\u00e9e.\\n\"\n \"                  Par d\u00e9faut\u00a0: \u00e0 partir du binaire d\u00e9sassembl\u00e9.\\n\"\n \n-#: mips-dis.c:2653\n+#: mips-dis.c:2658\n msgid \"\"\n \"Print HWR names according to specified architecture.\\n\"\n \"                  Default: based on binary being disassembled.\\n\"\n msgstr \"\"\n \"Afficher les noms HWR selon l\u2019architecture sp\u00e9cifi\u00e9e.\\n\"\n \"                  Par d\u00e9faut\u00a0: \u00e0 partir du binaire d\u00e9sassembl\u00e9.\\n\"\n \n-#: mips-dis.c:2656\n+#: mips-dis.c:2661\n msgid \"Print GPR and FPR names according to specified ABI.\\n\"\n msgstr \"Afficher les noms GPR et FPR selon l\u2019ABI sp\u00e9cifi\u00e9e.\\n\"\n \n-#: mips-dis.c:2658\n+#: mips-dis.c:2663\n msgid \"\"\n \"Print CP0 register and HWR names according to specified\\n\"\n \"                  architecture.\"\n msgstr \"\"\n \"Afficher les noms des registres CP0 et HWR selon\\n\"\n \"                        l\u2019architecture sp\u00e9cifi\u00e9e.\"\n \n-#: mips-dis.c:2744\n+#: mips-dis.c:2749\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -1665,7 +1691,7 @@ msgstr \"\"\n \"par des virgules)\u00a0:\\n\"\n \"\\n\"\n \n-#: mips-dis.c:2778\n+#: mips-dis.c:2783\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -1690,7 +1716,11 @@ msgstr \"interne\u00a0: code non d\u00e9bogu\u00e9 (test manquant)\u00a0: %s\u00a0: %d\"\n msgid \"(unknown)\"\n msgstr \"(inconnu(e))\"\n \n-#: mmix-dis.c:510\n+#: mmix-dis.c:247 mmix-dis.c:255\n+msgid \"*illegal*\"\n+msgstr \"ill\u00e9gal\"\n+\n+#: mmix-dis.c:529\n #, c-format\n msgid \"*unknown operands type: %d*\"\n msgstr \"*type d\u2019op\u00e9rande inconnu\u00a0: %d*\"\n@@ -1854,7 +1884,7 @@ msgstr \"erreur interne : description d'opcode cass\u00e9e pour : \u00ab\u00a0%s %s\u00a0\u00bb\"\n #. an immediate either. We don't know how much to increase\n #. aoffsetp by since whatever generated this is broken\n #. anyway!\n-#: ns32k-dis.c:533\n+#: ns32k-dis.c:535\n #, c-format\n msgid \"$<undefined>\"\n msgstr \"$<non d\u00e9fini>\"\n@@ -1867,27 +1897,27 @@ msgstr \"repositionnement invalide du magasin\"\n msgid \"internal relocation type invalid\"\n msgstr \"repositionnement interne de type invalide\"\n \n-#: or1k-desc.c:1978\n+#: or1k-desc.c:2213\n #, c-format\n msgid \"internal error: or1k_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\"\n msgstr \"erreur interne : or1k_cgen_rebuild_tables : confilt de valeurs insn-chunk-bitsize : \\\"%d\\\" vs. \\\"%d\\\"\"\n \n-#: or1k-desc.c:2061\n+#: or1k-desc.c:2296\n #, c-format\n msgid \"internal error: or1k_cgen_cpu_open: unsupported argument `%d'\"\n msgstr \"erreur interne : or1k_cgen_cpu_open : argument %d non pris en charge\"\n \n-#: or1k-desc.c:2080\n+#: or1k-desc.c:2315\n #, c-format\n msgid \"internal error: or1k_cgen_cpu_open: no endianness specified\"\n msgstr \"erreur interne : or1k_cgen_cpu_open : boutisme non d\u00e9fini\"\n \n-#: ppc-dis.c:370\n+#: ppc-dis.c:376\n #, c-format\n msgid \"warning: ignoring unknown -M%s option\"\n msgstr \"avertissement\u00a0: l'option inconnue -M%s est ignor\u00e9e\"\n \n-#: ppc-dis.c:858\n+#: ppc-dis.c:957\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -1902,95 +1932,107 @@ msgstr \"\"\n msgid \"invalid register\"\n msgstr \"registre invalide\"\n \n-#: ppc-opc.c:384 ppc-opc.c:412\n+#: ppc-opc.c:396\n msgid \"invalid conditional option\"\n msgstr \"option conditionnelle invalide\"\n \n-#: ppc-opc.c:386 ppc-opc.c:414\n+#: ppc-opc.c:399\n msgid \"invalid counter access\"\n msgstr \"acc\u00e8s compteur invalide\"\n \n-#: ppc-opc.c:416\n+#: ppc-opc.c:463\n+msgid \"BO value implies no branch hint, when using + or - modifier\"\n+msgstr \"La valeur de BO n'implique aucun indice de branche, lors de l'utilisation du modificateur + ou -\"\n+\n+#: ppc-opc.c:468\n msgid \"attempt to set y bit when using + or - modifier\"\n msgstr \"tentative d\u2019initialisation du bit y lors de l\u2019utilisation du modificateur + ou -\"\n \n-#: ppc-opc.c:507\n+#: ppc-opc.c:470\n+msgid \"attempt to set 'at' bits when using + or - modifier\"\n+msgstr \"tentative d\u2019initialisation du bit 'at' lors de l\u2019utilisation du modificateur + ou -\"\n+\n+#: ppc-opc.c:658\n+msgid \"invalid R operand\"\n+msgstr \"op\u00e9rateur R invalide\"\n+\n+#: ppc-opc.c:713\n msgid \"invalid mask field\"\n msgstr \"champ de masque invalide\"\n \n-#: ppc-opc.c:530\n+#: ppc-opc.c:736\n msgid \"invalid mfcr mask\"\n msgstr \"masque mfcr invalide\"\n \n-#: ppc-opc.c:606\n+#: ppc-opc.c:812\n msgid \"illegal L operand value\"\n msgstr \"valeur d\u2019op\u00e9rande L ill\u00e9gale\"\n \n-#: ppc-opc.c:645\n+#: ppc-opc.c:851\n msgid \"incompatible L operand value\"\n msgstr \"valeur d\u2019op\u00e9rande L incompatible\"\n \n-#: ppc-opc.c:684 ppc-opc.c:719\n+#: ppc-opc.c:891 ppc-opc.c:926\n msgid \"illegal bitmask\"\n msgstr \"masque de bits ill\u00e9gal\"\n \n-#: ppc-opc.c:806\n+#: ppc-opc.c:1013\n msgid \"address register in load range\"\n msgstr \"registre d\u2019adresse dans la plage de chargement\"\n \n-#: ppc-opc.c:872\n+#: ppc-opc.c:1079\n msgid \"index register in load range\"\n msgstr \"registre d\u2019index dans la plage de chargement\"\n \n-#: ppc-opc.c:901 ppc-opc.c:986\n+#: ppc-opc.c:1108 ppc-opc.c:1194\n msgid \"source and target register operands must be different\"\n msgstr \"les op\u00e9randes des registres source et cible doivent \u00eatre diff\u00e9rents\"\n \n-#: ppc-opc.c:931\n+#: ppc-opc.c:1139\n msgid \"invalid register operand when updating\"\n msgstr \"op\u00e9rande de registre invalide lors de la mise \u00e0 jour\"\n \n-#: ppc-opc.c:1049\n+#: ppc-opc.c:1257\n msgid \"illegal immediate value\"\n msgstr \"valeur imm\u00e9diate ill\u00e9gale\"\n \n-#: ppc-opc.c:1154\n+#: ppc-opc.c:1362\n msgid \"invalid bat number\"\n msgstr \"num\u00e9ro bat invalide\"\n \n-#: ppc-opc.c:1189\n+#: ppc-opc.c:1397\n msgid \"invalid sprg number\"\n msgstr \"num\u00e9ro de registre sp\u00e9cial invalide\"\n \n-#: ppc-opc.c:1226\n+#: ppc-opc.c:1434\n msgid \"invalid tbr number\"\n msgstr \"num\u00e9ro tbr invalide\"\n \n-#: ppc-opc.c:1372\n+#: ppc-opc.c:1581\n msgid \"invalid constant\"\n msgstr \"constante invalide\"\n \n-#: ppc-opc.c:1474 ppc-opc.c:1497 ppc-opc.c:1520 ppc-opc.c:1543\n+#: ppc-opc.c:1683 ppc-opc.c:1706 ppc-opc.c:1729 ppc-opc.c:1752\n msgid \"UIMM = 00000 is illegal\"\n msgstr \"UIMM = 00000 est ill\u00e9gal.\"\n \n-#: ppc-opc.c:1566\n+#: ppc-opc.c:1775\n msgid \"UIMM values >7 are illegal\"\n msgstr \"UIMM values >7 est ill\u00e9gal.\"\n \n-#: ppc-opc.c:1589\n+#: ppc-opc.c:1798\n msgid \"UIMM values >15 are illegal\"\n msgstr \"UIMM values >15 est ill\u00e9gal.\"\n \n-#: ppc-opc.c:1612\n+#: ppc-opc.c:1821\n msgid \"GPR odd is illegal\"\n msgstr \"parit\u00e9 GPR ill\u00e9gale\"\n \n-#: ppc-opc.c:1635 ppc-opc.c:1658\n+#: ppc-opc.c:1844 ppc-opc.c:1867\n msgid \"invalid offset\"\n msgstr \"offset invalide\"\n \n-#: ppc-opc.c:1681\n+#: ppc-opc.c:1890\n msgid \"invalid Ddd value\"\n msgstr \"num\u00e9ro Ddd invalide\"\n \n@@ -2004,7 +2046,7 @@ msgstr \"option du d\u00e9sassembleur inconnue\u00a0: %s\"\n msgid \"# internal error, undefined modifier (%c)\"\n msgstr \"# erreur interne, modificateur ind\u00e9fini (%c)\"\n \n-#: riscv-dis.c:541\n+#: riscv-dis.c:545\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2016,7 +2058,7 @@ msgstr \"\"\n \"l\u2019utilisation de l\u2019option -M (les options multiples doivent \u00eatre s\u00e9par\u00e9es\\n\"\n \"par des virgules)\u00a0:\\n\"\n \n-#: riscv-dis.c:545\n+#: riscv-dis.c:549\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2025,7 +2067,7 @@ msgstr \"\"\n \"\\n\"\n \"  numeric       Affiche les num\u00e9ros des registres, au lieu de leur nom ABI.\\n\"\n \n-#: riscv-dis.c:548\n+#: riscv-dis.c:552\n #, c-format\n msgid \"\"\n \"\\n\"\n@@ -2036,6 +2078,38 @@ msgstr \"\"\n \"  no-aliases    D\u00e9sassembler seulement en instructions canoniques,\\n\"\n \"                au lieu de pseudo-instructions.\\n\"\n \n+#: rx-dis.c:139 rx-dis.c:163 rx-dis.c:171 rx-dis.c:179 rx-dis.c:187\n+msgid \"<invalid register number>\"\n+msgstr \"<num\u00e9ro de registre invalide>\"\n+\n+#: rx-dis.c:147 rx-dis.c:195\n+msgid \"<invalid condition code>\"\n+msgstr \"<code conditionnel invalide>\"\n+\n+#: rx-dis.c:155\n+msgid \"<invalid flag>\"\n+msgstr \"<drapeau invalide>\"\n+\n+#: rx-dis.c:203\n+msgid \"<invalid opsize>\"\n+msgstr \"<taille de l'op\u00e9rateur invalide>\"\n+\n+#: rx-dis.c:211\n+msgid \"<invalid size>\"\n+msgstr \"<taille invalide>\"\n+\n+#: s12z-dis.c:258 s12z-dis.c:315 s12z-dis.c:326\n+msgid \"<illegal reg num>\"\n+msgstr \"<num\u00e9ro de registre ill\u00e9gal>\"\n+\n+#: s12z-dis.c:389\n+msgid \"<bad>\"\n+msgstr \"<mauvais>\"\n+\n+#: s12z-dis.c:400\n+msgid \".<bad>\"\n+msgstr \".<mauvais>\"\n+\n #: s390-dis.c:42\n msgid \"Disassemble in ESA architecture mode\"\n msgstr \"D\u00e9sassemble en mode architecture ESA\"\n@@ -2065,8 +2139,8 @@ msgstr \"\"\n \"l\u2019utilisation de l\u2019option -M (les options multiples doivent \u00eatre s\u00e9par\u00e9es\\n\"\n \"par des virgules)\u00a0:\\n\"\n \n-#: score-dis.c:663 score-dis.c:870 score-dis.c:1031 score-dis.c:1145\n-#: score-dis.c:1152 score-dis.c:1159 score7-dis.c:695 score7-dis.c:858\n+#: score-dis.c:661 score-dis.c:879 score-dis.c:1040 score-dis.c:1146\n+#: score-dis.c:1154 score-dis.c:1161 score7-dis.c:695 score7-dis.c:858\n msgid \"<illegal instruction>\"\n msgstr \"<instruction ill\u00e9gale>\"\n \n@@ -2081,16 +2155,44 @@ msgid \"internal error: bad sparc-opcode.h: \\\"%s\\\" == \\\"%s\\\"\\n\"\n msgstr \"erreur interne\u00a0: sparc-opcode.h erron\u00e9\u00a0: \u00ab\u00a0%s\u00a0\u00bb == \u00ab\u00a0%s\u00a0\u00bb\\n\"\n \n #. Mark as non-valid instruction.\n-#: sparc-dis.c:1098\n+#: sparc-dis.c:1095\n msgid \"unknown\"\n msgstr \"inconnu(e)\"\n \n-#: v850-dis.c:453\n+#: v850-dis.c:190\n+msgid \"<invalid s-reg number>\"\n+msgstr \"<num\u00e9ro de registre s-reg invalide>\"\n+\n+#: v850-dis.c:206\n+msgid \"<invalid reg number>\"\n+msgstr \"<num\u00e9ro de registre reg invalide>\"\n+\n+#: v850-dis.c:222\n+msgid \"<invalid v-reg number>\"\n+msgstr \"<num\u00e9ro de registre v-reg invalide>\"\n+\n+#: v850-dis.c:236\n+msgid \"<invalid CC-reg number>\"\n+msgstr \"<num\u00e9ro de registre CC-reg invalide>\"\n+\n+#: v850-dis.c:250\n+msgid \"<invalid float-CC-reg number>\"\n+msgstr \"<num\u00e9ro de registre float-CC-reg invalide>\"\n+\n+#: v850-dis.c:264\n+msgid \"<invalid cacheop number>\"\n+msgstr \"<num\u00e9ro de registre cacheop invalide>\"\n+\n+#: v850-dis.c:275\n+msgid \"<invalid prefop number>\"\n+msgstr \"<num\u00e9ro de registre prefop invalide>\"\n+\n+#: v850-dis.c:510\n #, c-format\n msgid \"unknown operand shift: %x\"\n msgstr \"d\u00e9calage d\u2019op\u00e9rande inconnu\u00a0: %x\"\n \n-#: v850-dis.c:469\n+#: v850-dis.c:526\n #, c-format\n msgid \"unknown reg: %d\"\n msgstr \"registre inconnu\u00a0: %d\"\n@@ -2172,7 +2274,7 @@ msgstr \"D\u00e9sassemble les noms de \u00ab registre \u00bb\"\n msgid \"Name well-known globals\"\n msgstr \"Nommer les globals bien connus\"\n \n-#: wasm32-dis.c:503\n+#: wasm32-dis.c:537\n #, c-format\n msgid \"\"\n \"The following WebAssembly-specific disassembler options are supported for use\\n\""
    }
  ]
}