<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM_IP_VALIDATION/ip/hpm_sei_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_sei_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_SEI_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_SEI_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;            __RW uint32_t CTRL;                <span class="comment">/* 0x0: Engine control register */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;            __RW uint32_t PTR_CFG;             <span class="comment">/* 0x4: Pointer configuration register */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;            __RW uint32_t WDG_CFG;             <span class="comment">/* 0x8: Watch dog configuration register */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0xC - 0xF: Reserved */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;            __R  uint32_t EXE_STA;             <span class="comment">/* 0x10: Execution status */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;            __R  uint32_t EXE_PTR;             <span class="comment">/* 0x14: Execution pointer */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;            __R  uint32_t EXE_INST;            <span class="comment">/* 0x18: Execution instruction */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;            __R  uint32_t WDG_STA;             <span class="comment">/* 0x1C: Watch dog status */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a1ed356950e222f9306f09f41aa3fb083">   23</a></span>&#160;        } ENGINE;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;            __RW uint32_t CTRL;                <span class="comment">/* 0x20: Transceiver control register */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;            __RW uint32_t TYPE_CFG;            <span class="comment">/* 0x24: Transceiver configuration register */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;            __RW uint32_t BAUD_CFG;            <span class="comment">/* 0x28: Transceiver baud rate register */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;            __RW uint32_t DATA_CFG;            <span class="comment">/* 0x2C: Transceiver data timing configuration */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;            __RW uint32_t CLK_CFG;             <span class="comment">/* 0x30: Transceiver clock timing configuration */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x34 - 0x37: Reserved */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;            __R  uint32_t PIN;                 <span class="comment">/* 0x38: Transceiver pin status */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;            __R  uint32_t STATE;               <span class="comment">/* 0x3C: FSM of asynchronous */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structSEI__Type.html#af4a8814a0e144caed91e82f0c50b47f3">   33</a></span>&#160;        } XCVR;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;            __RW uint32_t IN_CFG;              <span class="comment">/* 0x40: Trigger input configuration */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;            __W  uint32_t SW;                  <span class="comment">/* 0x44: Software trigger */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;            __RW uint32_t PRD_CFG;             <span class="comment">/* 0x48: Period trigger configuration */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;            __RW uint32_t PRD;                 <span class="comment">/* 0x4C: Trigger period */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;            __RW uint32_t OUT_CFG;             <span class="comment">/* 0x50: Trigger output configuration */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;            __R  uint8_t  RESERVED0[12];       <span class="comment">/* 0x54 - 0x5F: Reserved */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;            __R  uint32_t PRD_STS;             <span class="comment">/* 0x60: Period trigger status */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;            __R  uint32_t PRD_CNT;             <span class="comment">/* 0x64: Period trigger counter */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;            __R  uint8_t  RESERVED1[24];       <span class="comment">/* 0x68 - 0x7F: Reserved */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structSEI__Type.html#ab47c1cda7da1e3fd520cb0c093332d84">   44</a></span>&#160;        } TRG;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;            __RW uint32_t CMD[4];              <span class="comment">/* 0x80 - 0x8C: Trigger command */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;            __R  uint8_t  RESERVED0[16];       <span class="comment">/* 0x90 - 0x9F: Reserved */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;            __R  uint32_t TIME[4];             <span class="comment">/* 0xA0 - 0xAC: Trigger Time */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;            __R  uint8_t  RESERVED1[16];       <span class="comment">/* 0xB0 - 0xBF: Reserved */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a2a76d7024b0cc1fbffe90e2008cad290">   50</a></span>&#160;        } TRG_TABLE;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;            __RW uint32_t MODE;                <span class="comment">/* 0xC0: command register mode */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;            __RW uint32_t IDX;                 <span class="comment">/* 0xC4: command register configuration */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;            __R  uint8_t  RESERVED0[24];       <span class="comment">/* 0xC8 - 0xDF: Reserved */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;            __RW uint32_t CMD;                 <span class="comment">/* 0xE0: command */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            __RW uint32_t SET;                 <span class="comment">/* 0xE4: command bit set register */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;            __RW uint32_t CLR;                 <span class="comment">/* 0xE8: command bit clear register */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            __RW uint32_t INV;                 <span class="comment">/* 0xEC: command bit invert register */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            __R  uint32_t IN;                  <span class="comment">/* 0xF0: Commad input */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            __R  uint32_t OUT;                 <span class="comment">/* 0xF4: Command output */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            __RW uint32_t STS;                 <span class="comment">/* 0xF8: Command status */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            __R  uint8_t  RESERVED1[4];        <span class="comment">/* 0xFC - 0xFF: Reserved */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a1ddf3f3d268316487d1b61ac69db6188">   63</a></span>&#160;        } CMD;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            __RW uint32_t <a class="code" href="group__common__interface.html#ga3acffbd305ee72dcd4593c0d8af64a4f">MIN</a>;                 <span class="comment">/* 0x100: command start value */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;            __RW uint32_t <a class="code" href="group__common__interface.html#gafa99ec4acc4ecb2dc3c2d05da15d0e3f">MAX</a>;                 <span class="comment">/* 0x104: command end value */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            __RW uint32_t MSK;                 <span class="comment">/* 0x108: command compare bit enable */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x10C - 0x10F: Reserved */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            __RW uint32_t PTA;                 <span class="comment">/* 0x110: command pointer 0 - 3 */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            __RW uint32_t PTB;                 <span class="comment">/* 0x114: command pointer 4 - 7 */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;            __RW uint32_t PTC;                 <span class="comment">/* 0x118: command pointer 8 - 11 */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            __RW uint32_t PTD;                 <span class="comment">/* 0x11C: command pointer 12 - 15 */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structSEI__Type.html#ac7172136ef7c6b38985623f950d8a44c">   73</a></span>&#160;        } CMD_TABLE[8];</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;            __RW uint32_t TRAN[4];             <span class="comment">/* 0x200 - 0x20C: Latch state transition configuration */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            __RW uint32_t CFG;                 <span class="comment">/* 0x210: Latch configuration */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x214 - 0x217: Reserved */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            __R  uint32_t TIME;                <span class="comment">/* 0x218: Latch time */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            __R  uint32_t STS;                 <span class="comment">/* 0x21C: Latch status */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structSEI__Type.html#ac3b9ad0c46835794dec8321d87df52fe">   80</a></span>&#160;        } LATCH[4];</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;            __RW uint32_t SMP_EN;              <span class="comment">/* 0x280: Sample selection register */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            __RW uint32_t SMP_CFG;             <span class="comment">/* 0x284: Sample configuration */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            __RW uint32_t SMP_DAT;             <span class="comment">/* 0x288: Sample data */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x28C - 0x28F: Reserved */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            __RW uint32_t SMP_POS;             <span class="comment">/* 0x290: Sample override position */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            __RW uint32_t SMP_REV;             <span class="comment">/* 0x294: Sample override revolution */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            __RW uint32_t SMP_SPD;             <span class="comment">/* 0x298: Sample override speed */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            __RW uint32_t SMP_ACC;             <span class="comment">/* 0x29C: Sample override accelerate */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            __RW uint32_t UPD_EN;              <span class="comment">/* 0x2A0: Update configuration */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            __RW uint32_t UPD_CFG;             <span class="comment">/* 0x2A4: Update configuration */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            __RW uint32_t UPD_DAT;             <span class="comment">/* 0x2A8: Update data */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;            __RW uint32_t UPD_TIME;            <span class="comment">/* 0x2AC: Update overide time */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            __RW uint32_t UPD_POS;             <span class="comment">/* 0x2B0: Update override position */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            __RW uint32_t UPD_REV;             <span class="comment">/* 0x2B4: Update override revolution */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            __RW uint32_t UPD_SPD;             <span class="comment">/* 0x2B8: Update override speed */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            __RW uint32_t UPD_ACC;             <span class="comment">/* 0x2BC: Update override accelerate */</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;            __R  uint32_t SMP_VAL;             <span class="comment">/* 0x2C0: Sample valid */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            __R  uint32_t SMP_STS;             <span class="comment">/* 0x2C4: Sample status */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            __R  uint8_t  RESERVED1[4];        <span class="comment">/* 0x2C8 - 0x2CB: Reserved */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            __R  uint32_t TIME_IN;             <span class="comment">/* 0x2CC: input time */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            __R  uint32_t POS_IN;              <span class="comment">/* 0x2D0: Input position */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            __R  uint32_t REV_IN;              <span class="comment">/* 0x2D4: Input revolution */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            __R  uint32_t SPD_IN;              <span class="comment">/* 0x2D8: Input speed */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            __R  uint32_t ACC_IN;              <span class="comment">/* 0x2DC: Input accelerate */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            __R  uint8_t  RESERVED2[4];        <span class="comment">/* 0x2E0 - 0x2E3: Reserved */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            __R  uint32_t UPD_STS;             <span class="comment">/* 0x2E4: Update status */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            __R  uint8_t  RESERVED3[24];       <span class="comment">/* 0x2E8 - 0x2FF: Reserved */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a6eb60d2d273b553ac8a032f968c1a4e5">  109</a></span>&#160;        } POS;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            __RW uint32_t INT_EN;              <span class="comment">/* 0x300: Interrupt Enable */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            __W  uint32_t INT_FLAG;            <span class="comment">/* 0x304: Interrupt flag */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            __R  uint32_t INT_STS;             <span class="comment">/* 0x308: Interrupt status */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x30C - 0x30F: Reserved */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            __RW uint32_t POINTER0;            <span class="comment">/* 0x310: Match pointer 0 */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            __RW uint32_t POINTER1;            <span class="comment">/* 0x314: Match pointer 1 */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            __RW uint32_t INSTR0;              <span class="comment">/* 0x318: Match instruction 0 */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            __RW uint32_t INSTR1;              <span class="comment">/* 0x31C: Match instruction 1 */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a12751d5bef3134fc7ae5ef2d955a1541">  119</a></span>&#160;        } IRQ;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        __R  uint8_t  RESERVED0[224];          <span class="comment">/* 0x320 - 0x3FF: Reserved */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a06a76f55551be3d8ed989a9bfb0479b2">  121</a></span>&#160;    } CTRL[13];</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    __RW uint32_t INSTR[256];                  <span class="comment">/* 0x3400 - 0x37FC: Instructions */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        __RW uint32_t MODE;                    <span class="comment">/* 0x3800:  */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        __RW uint32_t IDX;                     <span class="comment">/* 0x3804: Data register bit index */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        __RW uint32_t GOLD;                    <span class="comment">/* 0x3808: Gold data for data check */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        __RW uint32_t CRCINIT;                 <span class="comment">/* 0x380C: CRC calculation initial vector */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        __RW uint32_t CRCPOLY;                 <span class="comment">/* 0x3810: CRC calculation polynomial */</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        __R  uint8_t  RESERVED0[12];           <span class="comment">/* 0x3814 - 0x381F: Reserved */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        __RW uint32_t DATA;                    <span class="comment">/* 0x3820: Data value */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        __RW uint32_t SET;                     <span class="comment">/* 0x3824: Data bit set */</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        __RW uint32_t CLR;                     <span class="comment">/* 0x3828: Data bit clear */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        __RW uint32_t INV;                     <span class="comment">/* 0x382C: Data bit invert */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        __R  uint32_t IN;                      <span class="comment">/* 0x3830: Data input */</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        __R  uint32_t OUT;                     <span class="comment">/* 0x3834: Data output */</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        __RW uint32_t STS;                     <span class="comment">/* 0x3838: Data status */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        __R  uint8_t  RESERVED1[4];            <span class="comment">/* 0x383C - 0x383F: Reserved */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structSEI__Type.html#adbac7056260d8bfd532c5ef65c13a106">  138</a></span>&#160;    } DAT[32];</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;} <a class="code" href="structSEI__Type.html">SEI_Type</a>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: CTRL */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * WATCH (RW)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * Enable watch dog</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * 0: Watch dog disabled</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * 1: Watch dog enabled</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9bf9b87baa110b30561b2c97d756032f">  150</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_WATCH_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2608caacffe65bd0b0e15f6c5e68e468">  151</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_WATCH_SHIFT (24U)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5db68a11ca106ed3de466ea9a78d7a71">  152</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_WATCH_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_CTRL_WATCH_SHIFT) &amp; SEI_CTRL_ENGINE_CTRL_WATCH_MASK)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6cd254f2b7ed153d4abf0ee2c6fe9c3a">  153</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_WATCH_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_CTRL_WATCH_MASK) &gt;&gt; SEI_CTRL_ENGINE_CTRL_WATCH_SHIFT)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * ARMING (RW)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> * Wait for trigger before excuting</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * 0: Execute on enable</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * 1: Wait trigger before exection after enabled</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1c441b545e2eecc9d07de185d3d2408f">  162</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ARMING_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0ebe8fc1e4866c78d3193be17ff2f3dd">  163</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ARMING_SHIFT (16U)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af17c2547aee76236c0d952a6950754d4">  164</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ARMING_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_CTRL_ARMING_SHIFT) &amp; SEI_CTRL_ENGINE_CTRL_ARMING_MASK)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adc086c0ad45858d08c31e961685c7127">  165</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ARMING_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_CTRL_ARMING_MASK) &gt;&gt; SEI_CTRL_ENGINE_CTRL_ARMING_SHIFT)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * EXCEPT (RW)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * Explain timout as exception</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * 0: when timeout, pointer move to next instruction</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * 1: when timeout, pointer jump to timeout vector</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae8c34d9f80be3d9b86bbc08a41a760aa">  174</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_EXCEPT_MASK (0x100U)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0b7e73c52d3d582cd53110c7155c7364">  175</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_EXCEPT_SHIFT (8U)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab94b52d39a28d8d5629feb0db9ff5721">  176</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_EXCEPT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_CTRL_EXCEPT_SHIFT) &amp; SEI_CTRL_ENGINE_CTRL_EXCEPT_MASK)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a17c9cd6ce834023c9dd0c81ff8d48d5c">  177</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_EXCEPT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_CTRL_EXCEPT_MASK) &gt;&gt; SEI_CTRL_ENGINE_CTRL_EXCEPT_SHIFT)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * REWIND (RW)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * Rewind execution pointer</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * 0: run</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * 1: clean status and rewind</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a949d3d80b446a1d3b69baf89280ea5ef">  186</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_REWIND_MASK (0x10U)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2875bd5fc813f98ef7916819bd98f357">  187</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_REWIND_SHIFT (4U)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aff6155afb8cf11c907d28bc5ae769db8">  188</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_REWIND_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_CTRL_REWIND_SHIFT) &amp; SEI_CTRL_ENGINE_CTRL_REWIND_MASK)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4055e827c31e1809f615e9439d0f2141">  189</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_REWIND_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_CTRL_REWIND_MASK) &gt;&gt; SEI_CTRL_ENGINE_CTRL_REWIND_SHIFT)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160; </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> * Enable</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> * 0: disable</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> * 1: enable</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3e2b3a37e8a0d0f71185d0bafec8edd0">  198</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ENABLE_MASK (0x1U)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abd3519fc9a1b01ba86fcbf4bc401db89">  199</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6b3ec003cf462da2f8d1b4c979638a47">  200</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_CTRL_ENABLE_SHIFT) &amp; SEI_CTRL_ENGINE_CTRL_ENABLE_MASK)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a98a8547fdf4ec53ab1d66ac2c15ea4ff">  201</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ENABLE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_CTRL_ENABLE_MASK) &gt;&gt; SEI_CTRL_ENGINE_CTRL_ENABLE_SHIFT)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: PTR_CFG */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> * DAT_CDM (RW)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> * Select DATA register to receive CDM bit in BiSSC slave mode</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> * 0: ignore</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> * 1: command</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * 2: data register 2</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> * 3: data register 3</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> * 29:data register 29</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * 30: value 0 when send, ignore in receive</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> * 31: value1 when send, ignore in receive</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af8978034cdc822fa2d092e747f0d6850">  217</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_MASK (0x1F000000UL)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af670818f49ed11739f5642a40de7fe99">  218</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_SHIFT (24U)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a20b35040d2ace58e0a33349c64b19132">  219</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_SHIFT) &amp; SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_MASK)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8cea8446436513bc5e261d313eae1d47">  220</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_MASK) &gt;&gt; SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_SHIFT)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> * DAT_BASE (RW)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> * Bias for data register access, if calculated index bigger than 32, index will wrap around</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * 0: real data index</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * 1: access index is 1 greater than instruction address</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> * 2: access index is 2 greater than instruction address</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> * 31: access index is 31 greater than instruction address</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae690231171d3d406be9a898461960a16">  232</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a90e4b40adf20e170649369cd85eb6c35">  233</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_SHIFT (16U)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae8bc29388d887020e22a99cd5aaaa8e3">  234</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_SHIFT) &amp; SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_MASK)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad5f223d5e885d0d9f68a635f2c056f65">  235</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_MASK) &gt;&gt; SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_SHIFT)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * POINTER_WDOG (RW)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * Pointer to the instruction that the program starts executing after the instruction timeout. The timeout is WDOG_TIME</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8e2f8e5b4a32629f166821f5794dd364">  242</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3709d66a8fa6ea1ca881797f4155c848">  243</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_SHIFT (8U)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af2121dbd502f4a309460eb8c146cf7e6">  244</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_SHIFT) &amp; SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_MASK)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2262231f99f4e8bc426c005f1271009e">  245</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_MASK) &gt;&gt; SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_SHIFT)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> * POINTER_INIT (RW)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> * Initial execute pointer</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a18eacc9cf6cde46deaa0d7d7824532cc">  252</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_MASK (0xFFU)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac631bc87f62c0200f7ba15571e431f28">  253</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_SHIFT (0U)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a73a84bf77f3209940ac417f94b461933">  254</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_SHIFT) &amp; SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_MASK)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a79c2975ae3fcf4534221045f1f58ae1c">  255</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_MASK) &gt;&gt; SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_SHIFT)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: WDG_CFG */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> * WDOG_TIME (RW)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> * Time out count for each instruction, counter in bit time.</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6c39a119565eca9af157cea6e7bef28f">  263</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7fc94891d88532ebd968221fefc4271d">  264</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_SHIFT (0U)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3ef9bc1f57901f943635d7639e001dda">  265</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_SHIFT) &amp; SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_MASK)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac43e0db469e44f3a0c388f17da630bcc">  266</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_MASK) &gt;&gt; SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_SHIFT)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: EXE_STA */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"> * TRIGERED (RO)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * Execution has been triggered</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * 0: Execution not triggered</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> * 1: Execution triggered</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad14e7326c4a667fea85de13dc4367a54">  276</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_TRIGERED_MASK (0x100000UL)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afdc0113114b7fce9394be6369251cecd">  277</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_TRIGERED_SHIFT (20U)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a270c60f583f1c91997829f645c23a4fb">  278</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_TRIGERED_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_STA_TRIGERED_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_STA_TRIGERED_SHIFT)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> * ARMED (RO)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * Waiting for trigger for execution</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> * 0: Not in waiting status</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> * 1: In waiting status</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afa35ba2ba8e756b7fc7916509c4b7087">  287</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_ARMED_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1198eba44bcf68618a9d3f276af6958a">  288</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_ARMED_SHIFT (16U)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a607337c070aef1e3980abaf1d5e8ecf0">  289</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_ARMED_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_STA_ARMED_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_STA_ARMED_SHIFT)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> * EXPIRE (RO)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> * Watchdog timer expired</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> * 0: Not expired</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> * 1: Expired</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4cd142137ddbb95a91d3e239f206767c">  298</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_EXPIRE_MASK (0x100U)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afb3eb273a17dcdf1ff9f39a9010022b7">  299</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_EXPIRE_SHIFT (8U)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9aeef25af72b1c07807afcdbdccf9b4d">  300</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_EXPIRE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_STA_EXPIRE_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_STA_EXPIRE_SHIFT)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> * STALL (RO)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * Program finished</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> * 0: Program is executing</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"> * 1: Program finished</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1cb0aa00fbe61444b83e24b3a6905d50">  309</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_STALL_MASK (0x1U)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6ed79abd5a3f979079ed56dd9daea162">  310</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_STALL_SHIFT (0U)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5864cf84778fd9c29e66b475750b26e5">  311</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_STALL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_STA_STALL_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_STA_STALL_SHIFT)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160; </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: EXE_PTR */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> * HALT_CNT (RO)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * Halt count in halt instrution</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa69c98ebb4803d7ba63a1043ceee2c06">  319</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_HALT_CNT_MASK (0x1F000000UL)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a26876d3be57d6e086afe3c5f7b9f0a05">  320</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_HALT_CNT_SHIFT (24U)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5511e490bd4a6c2e69d614b0da6552a0">  321</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_HALT_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_PTR_HALT_CNT_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_PTR_HALT_CNT_SHIFT)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> * BIT_CNT (RO)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * Bit count in send and receive instruction execution</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad6ee31b55609bfa0f05630ad2fbbe64b">  328</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_BIT_CNT_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adcbb6d85d868707f082d560452716c80">  329</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_BIT_CNT_SHIFT (16U)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a10ca3f502b0ccdcc7de14436fa834e38">  330</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_BIT_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_PTR_BIT_CNT_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_PTR_BIT_CNT_SHIFT)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> * POINTER (RO)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> * Current program pointer</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aee52279e3273704b8c1c7118e8c0afc1">  337</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_POINTER_MASK (0xFFU)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a157d2a1a8dbb7b4aaa422232d44a8ab2">  338</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_POINTER_SHIFT (0U)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6f6d9b7dd3fab9f6103b65b4f5139218">  339</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_POINTER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_PTR_POINTER_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_PTR_POINTER_SHIFT)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: EXE_INST */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * INST (RO)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> * Current instruction</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acbdd6a6471489f2802bbece39a0cd1d2">  347</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_INST_INST_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad1a4e4e5db75d7820aa04fa9b54059d3">  348</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_INST_INST_SHIFT (0U)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a79edf6dc27d2f49625684fa698e375c0">  349</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_INST_INST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_INST_INST_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_INST_INST_SHIFT)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: WDG_STA */</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> * WDOG_CNT (RO)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> * Current watch dog counter value</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4821c31786015b55f92fee1498047472">  357</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_STA_WDOG_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a44c0adb415672ed4fdf533d35133a097">  358</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_STA_WDOG_CNT_SHIFT (0U)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab2acff6e8a420b1131a9d06516f39a57">  359</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_STA_WDOG_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_WDG_STA_WDOG_CNT_MASK) &gt;&gt; SEI_CTRL_ENGINE_WDG_STA_WDOG_CNT_SHIFT)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: CTRL */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> * TRISMP (RW)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> * Tipple sampe</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> * 0: sample 1 time for data transition</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> * 1: sample 3 times in receive and result in 2oo3</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1d9717552390dcebfbf2fc79dad96f35">  369</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_TRISMP_MASK (0x1000U)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8c2c46101a6930ddcdeeb3de9ad0869c">  370</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_TRISMP_SHIFT (12U)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae0a9197f2adc8c0df53a11fd863b91c8">  371</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_TRISMP_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CTRL_TRISMP_SHIFT) &amp; SEI_CTRL_XCVR_CTRL_TRISMP_MASK)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac9dcd7bc0e1f061bf6b95267ee029ca6">  372</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_TRISMP_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CTRL_TRISMP_MASK) &gt;&gt; SEI_CTRL_XCVR_CTRL_TRISMP_SHIFT)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"> * PAR_CLR (WC)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> * Clear parity error, this is a self clear bit</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> * 0: no effect</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> * 1: clear parity error</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae06c42c75f817a1f8f04a709897db11c">  381</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_PAR_CLR_MASK (0x100U)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af53231e3f2a98cf601a07340c10ac91f">  382</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_PAR_CLR_SHIFT (8U)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6fdf960c022253b92ecd2c693aebc5b1">  383</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_PAR_CLR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CTRL_PAR_CLR_SHIFT) &amp; SEI_CTRL_XCVR_CTRL_PAR_CLR_MASK)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa1138f4c31aad3582d74b7dfceb48e58">  384</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_PAR_CLR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CTRL_PAR_CLR_MASK) &gt;&gt; SEI_CTRL_XCVR_CTRL_PAR_CLR_SHIFT)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> * RESTART (WC)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> * Restart tranceiver, this is a self clear bit</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> * 0: no effect</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> * 1: reset tranceiver</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a81100d653f165fcde8fff8feecc8ed77">  393</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_RESTART_MASK (0x10U)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a88da1302b61020405d26ccb909c11930">  394</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_RESTART_SHIFT (4U)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad736e4eb738848378f20ce7606a74657">  395</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_RESTART_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CTRL_RESTART_SHIFT) &amp; SEI_CTRL_XCVR_CTRL_RESTART_MASK)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae1f1a597e5c31c971da475edfb00fc49">  396</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_RESTART_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CTRL_RESTART_MASK) &gt;&gt; SEI_CTRL_XCVR_CTRL_RESTART_SHIFT)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> * MODE (RW)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> * Tranceiver mode</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> * 0: synchronous maaster</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"> * 1: synchronous slave</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> * 2: asynchronous mode</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> * 3: asynchronous mode</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af6a6a341543dd14495fbcda0557c8cbb">  407</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_MODE_MASK (0x3U)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af46abd000d583873ef1d3db1019289d1">  408</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_MODE_SHIFT (0U)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a339dc83c5ce991f6cadc79156f369e74">  409</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_MODE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CTRL_MODE_SHIFT) &amp; SEI_CTRL_XCVR_CTRL_MODE_MASK)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaeee5586b8f5cc55c5855a97c6d0b7f2">  410</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_MODE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CTRL_MODE_MASK) &gt;&gt; SEI_CTRL_XCVR_CTRL_MODE_SHIFT)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: TYPE_CFG */</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> * WAIT_LEN (RW)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> * Number of extra stop bit for asynchronous mode</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"> * 255: 256 bit</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abd0c7050b0849a5ae61c5ec5d321e45e">  422</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3b25b58f0f4cd16a7e13474cf57171cb">  423</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_SHIFT (24U)</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aae8c188fcbbf19e58b6db06da439304d">  424</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_MASK)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad2ede3a68e3645575d4f340b88714197">  425</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_SHIFT)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"> * DATA_LEN (RW)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> * Number of data bit for asynchronous mode</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> * 31: 32 bit</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab9a39b410710dcc2ee04813c6d5c8f5e">  436</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab3063e05f2fb7a481b19ea7c3c59348e">  437</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_SHIFT (16U)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7473560cb207c3c254852634dc752a8e">  438</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_MASK)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a44766095168acb43d209de960355daf9">  439</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_SHIFT)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> * PAR_POL (RW)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"> * Polarity of parity for asynchronous mode</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> * 0: even</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> * 1: odd</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a667f920f08590e4150ac8d89a81b8f50">  448</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_MASK (0x200U)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ace32668532219598eea4c2497c265c34">  449</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_SHIFT (9U)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5c910ce041d198868eb61c81536d5e1b">  450</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_MASK)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a14097cf0668462c16d208cece44d62b2">  451</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_SHIFT)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> * PAR_EN (RW)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> * enable parity check for asynchronous mode</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> * 0: disable</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> * 1: enable</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a10ce06961071cb682d19252ab0523dac">  460</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_MASK (0x100U)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af51147ca149f6eeb25095337c33a2c34">  461</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_SHIFT (8U)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9be930d45eaa4aa67f4ecf5be55626ad">  462</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_MASK)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5687534cf2d3c9ac164262fb506e93f6">  463</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_SHIFT)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> * DA_IDLEZ (RW)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> * Idle state driver of data line</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * 0: output</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * 1: high-Z</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7f5cac646d212396a4d9f12271e4abfa">  472</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_MASK (0x8U)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a211aa47d434a511cb89b25e0577dd16e">  473</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_SHIFT (3U)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a800af8753f9f2571993554452fdd1ccf">  474</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_MASK)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4d2d930688ebfd998809011214521599">  475</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_SHIFT)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> * CK_IDLEZ (RW)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * Idle state driver of clock line</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> * 0: output</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> * 1: high-Z</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a59dd6dbb518e3f1c06bfd8882561dce6">  484</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_MASK (0x4U)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a68394a2f64b17c68e77c926cb0b05fed">  485</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_SHIFT (2U)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3ad7a3a41003c7866b95f1bee66f5bfe">  486</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_MASK)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2b8b072c9e8f7db15f1c7444f9e908e2">  487</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_SHIFT)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160; </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> * DA_IDLEV (RW)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> * Idle state value of data line</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> * 0: data&#39;0&#39;</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> * 1: data&#39;1&#39;</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5f58ed62814386c8a6ea3c74702110a9">  496</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_MASK (0x2U)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9608478059085393ac5d488f1767e850">  497</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_SHIFT (1U)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac2f06785e7bcd7027caf39042ff5e5cb">  498</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_MASK)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa6b2840f14b24ed20b9689c677157862">  499</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_SHIFT)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160; </div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> * CK_IDLEV (RW)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> * Idle state value of clock line</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> * 0: data&#39;0&#39;</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> * 1: data&#39;1&#39;</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a70591333ec2661c5918a44286a84bc38">  508</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_MASK (0x1U)</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a230d989758617bad5e2d9b38a0e0c8ab">  509</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_SHIFT (0U)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a86f8aa1cc73b339eccef8f37badd7f6e">  510</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_MASK)</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae1c6ee32132343e518e356980e74f9a7">  511</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_SHIFT)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: BAUD_CFG */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> * SYNC_POINT (RW)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> * Baud synchronous time, minmum bit time</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae72278b22e8506e0905f4fe842904154">  519</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acb8a739bc7d694b3a338b82042c94f2f">  520</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_SHIFT (16U)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adb7749f48dff28c7e900cf029e23d2e3">  521</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_SHIFT) &amp; SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_MASK)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2d78423944990eb2aca2c6be6126e32e">  522</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_MASK) &gt;&gt; SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_SHIFT)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * BAUD_DIV (RW)</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"> * Baud rate, bit time in system clock cycle</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad5eba634469eb8272c0cbd1c7a7df1ac">  529</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af4d4341e1cdccd57ce3335613aa879d9">  530</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_SHIFT (0U)</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a684df65c3c2068976ea5fcca262b66d6">  531</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_SHIFT) &amp; SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_MASK)</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac9b9b9b1c1616f6bf5dbfdcdbc2c1033">  532</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_MASK) &gt;&gt; SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_SHIFT)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160; </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: DATA_CFG */</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> * TXD_POINT (RW)</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> * data transmit point  in system clcok cycle</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaf5f944045633512231f9a6da9020545">  540</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afaddf44640196f2e5c424aabe99d705a">  541</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_SHIFT (16U)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3dcde9ca850b81ca61902affd7e42817">  542</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_SHIFT) &amp; SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_MASK)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0a9060ba66ad34010755a667cbb16061">  543</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_MASK) &gt;&gt; SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_SHIFT)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160; </div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> * RXD_POINT (RW)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * data receive point in system clcok cycle</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa8b624bc3e843193e40c6c82ab4b92f2">  550</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a164d456b303c128569f93ef88648f0da">  551</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_SHIFT (0U)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0b7886bc7629bb31f92779922605965e">  552</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_SHIFT) &amp; SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_MASK)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#accac1070e12fc26c2d889d7eea65ce95">  553</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_MASK) &gt;&gt; SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_SHIFT)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160; </div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: CLK_CFG */</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> * CK1_POINT (RW)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> * clock point 1 in system clcok cycle</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afc88cddd814247afbf8362b653686b80">  561</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a654d4d1527fc0a3b3c7c0bfe97dd09d1">  562</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_SHIFT (16U)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adbd650a912792d64b81e348091467aea">  563</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_SHIFT) &amp; SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_MASK)</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa3e5cdd69af008c88ad204ce72f12180">  564</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_MASK) &gt;&gt; SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_SHIFT)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"> * CK0_POINT (RW)</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"> * clock point 0 in system clcok cycle</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a04095ccbe4257f73054bef7a7c81c5e3">  571</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af03cb2eaf71d9c3039b24ab719fe61b3">  572</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_SHIFT (0U)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abd00ac0310f5a6561250b3868225edb4">  573</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_SHIFT) &amp; SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_MASK)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab7389a4394f29390466fce936631f238">  574</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_MASK) &gt;&gt; SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_SHIFT)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160; </div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: PIN */</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"> * OE_CK (RO)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> * CK drive state</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> * 0: input</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> * 1: output</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adc2b7a42770d39376fe239577221f52f">  584</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_CK_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a847de2536c680580be9b7eb568bd0bad">  585</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_CK_SHIFT (26U)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab6cc3d80755c25ccc4798b4e5b181350">  586</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_CK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_OE_CK_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_OE_CK_SHIFT)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"> * DI_CK (RO)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> * CK state</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> * 0: data 0</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> * 1: data 1</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adce7044446ad67ba732e0f4c568437af">  595</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_CK_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2f2651b0f326f60994ee70e5815d4b4b">  596</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_CK_SHIFT (25U)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a76c3c6e6a4719c01edf06570595ca723">  597</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_CK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DI_CK_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DI_CK_SHIFT)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"> * DO_CK (RO)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> * CK output</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> * 0: data 0</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"> * 1: data 1</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2dcb71e4c89d2333bed39ca1642db755">  606</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_CK_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a53c3b5d71d6c56c141783c135d7bd15b">  607</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_CK_SHIFT (24U)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0ed91b68de399e0e5eec8fd3bf43bcda">  608</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_CK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DO_CK_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DO_CK_SHIFT)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160; </div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> * OE_RX (RO)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> * RX drive state</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> * 0: input</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> * 1: output</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a43f35b1ebbcbdf8ad94afed066f1fc19">  617</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_RX_MASK (0x40000UL)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6bb8df0554234d762b5c8c8d6007ada9">  618</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_RX_SHIFT (18U)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a663dba9545aeff952b6ad481d22027f9">  619</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_RX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_OE_RX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_OE_RX_SHIFT)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"> * DI_RX (RO)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> * RX state</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"> * 0: data 0</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"> * 1: data 1</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a38746451b6d69a4afaaf0d02a894ab28">  628</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_RX_MASK (0x20000UL)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa860d16f4cab42637bf68bfc5972409d">  629</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_RX_SHIFT (17U)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad2da41134e40f4b716a241b4fa634a96">  630</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_RX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DI_RX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DI_RX_SHIFT)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160; </div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> * DO_RX (RO)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> * RX output</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"> * 0: data 0</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"> * 1: data 1</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a418b433ac291fee0e8a83e29ea5f757d">  639</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_RX_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a80d68f22ac22588aaca398eb20c66fef">  640</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_RX_SHIFT (16U)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa335e900c7c87bd5d6adc6cc6c9ae6f6">  641</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_RX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DO_RX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DO_RX_SHIFT)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> * OE_DE (RO)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"> * DE drive state</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> * 0: input</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> * 1: output</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8c12c1a3e0041990d47496abcdf6b633">  650</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_DE_MASK (0x400U)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a824ef1e073a984b096e810acb0ec1eae">  651</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_DE_SHIFT (10U)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5e1319c71c7f98dee4254f4818313534">  652</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_DE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_OE_DE_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_OE_DE_SHIFT)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160; </div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"> * DI_DE (RO)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> * DE state</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> * 0: data 0</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> * 1: data 1</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3e3987adeeae86b7d9dce2f5d8b42528">  661</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_DE_MASK (0x200U)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad007ff3a3db061a4da1e87ea74bfeb3b">  662</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_DE_SHIFT (9U)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afa75245b3f242eff1d3ba837ce971593">  663</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_DE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DI_DE_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DI_DE_SHIFT)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160; </div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"> * DO_DE (RO)</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"> * DE output</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"> * 0: data 0</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"> * 1: data 1</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a32c1b6c1956efeb3092bf54c6b3d8cc6">  672</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_DE_MASK (0x100U)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac9f49aa41ffaef2a3bce8621bd659966">  673</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_DE_SHIFT (8U)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a41449e391d1b87b56002daa2baedb4c3">  674</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_DE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DO_DE_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DO_DE_SHIFT)</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160; </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"> * OE_TX (RO)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"> * TX drive state</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"> * 0: input</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"> * 1: output</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a20245d797235f3baecf2fd894524fdf7">  683</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_TX_MASK (0x4U)</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac402b7a591949c43c74212aac2a1785c">  684</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_TX_SHIFT (2U)</span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a788354bbf23b1232a247ef3fe50a98b5">  685</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_TX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_OE_TX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_OE_TX_SHIFT)</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160; </div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"> * DI_TX (RO)</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"> * TX state</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"> * 0: data 0</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"> * 1: data 1</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abeb02c63f3c17a1ff143eab72e083910">  694</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_TX_MASK (0x2U)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a17f16ff730b74c6656b3e38aa44f9f53">  695</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_TX_SHIFT (1U)</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af8275cbb6ceaafb91917d7e53fb8cc9f">  696</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_TX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DI_TX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DI_TX_SHIFT)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160; </div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"> * DO_TX (RO)</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"> * TX output</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment"> * 0: data 0</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"> * 1: data 1</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4448e2fe94f1e5f9b78b8a9596bad769">  705</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_TX_MASK (0x1U)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7cb08539e8ab8a19546beaeff3044eef">  706</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_TX_SHIFT (0U)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af60673329b03543a2d58b9466772a0c8">  707</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_TX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DO_TX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DO_TX_SHIFT)</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160; </div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: STATE */</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"> * RECV_STATE (RO)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"> * FSM of asynchronous receive</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab8999bd8025515ceefe0da0c7fc26d76">  715</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_STATE_RECV_STATE_MASK (0x7000000UL)</span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7596d6e97ab0052a76cc9175b5fc70da">  716</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_STATE_RECV_STATE_SHIFT (24U)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1b73f2f3d3cfa858ea9895d09c87a6cb">  717</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_STATE_RECV_STATE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_STATE_RECV_STATE_MASK) &gt;&gt; SEI_CTRL_XCVR_STATE_RECV_STATE_SHIFT)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160; </div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"> * SEND_STATE (RO)</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"> * FSM of asynchronous transmit</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5b20ab6b952c80beb8f39d34fd9540bf">  724</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_STATE_SEND_STATE_MASK (0x70000UL)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aae4cee6cde1c07af51032e843f9d87a3">  725</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_STATE_SEND_STATE_SHIFT (16U)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ace4f17147cfe587a61d3187643f7d536">  726</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_XCVR_STATE_SEND_STATE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_STATE_SEND_STATE_MASK) &gt;&gt; SEI_CTRL_XCVR_STATE_SEND_STATE_SHIFT)</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: IN_CFG */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> * REWIND_EN (RW)</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"> * enable rewind cmd register by LATCH</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2f6a5c80f5b1bf4ba3bb359dee6fc88d">  734</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a542f0eb1140b612d82fa0fdb07d8a91c">  735</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_EN_SHIFT (31U)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aafea10173734e94a2a738b92bb241df5">  736</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_REWIND_EN_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_REWIND_EN_MASK)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a637c914a45306e19b247aa2ab25edb97">  737</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_REWIND_EN_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_REWIND_EN_SHIFT)</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160; </div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"> * REWIND_SEL (RW)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"> * select one LATCH to rewind CMD register</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"> * 0:LATCH[0]</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"> * 1:LATCH[1]</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"> * 2:LATCH[2]</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"> * 3:LATCH[3]</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afc6c9984065c935542b7241f059c87d2">  748</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_SEL_MASK (0x3000000UL)</span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1e6c484006606c6d70805ea31b9f0036">  749</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_SEL_SHIFT (24U)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a39d03664d1e8f47b34066584fc68067f">  750</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_REWIND_SEL_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_REWIND_SEL_MASK)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3da95d2c12e1b9503d55df0080f5e7c9">  751</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_REWIND_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_REWIND_SEL_SHIFT)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160; </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"> * PRD_EN (RW)</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"> * Enable period trigger (tigger 2)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment"> * 0: periodical trigger disabled</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"> * 1: periodical trigger enabled</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad905534bc242792ad4d4594669acd218">  760</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_PRD_EN_MASK (0x800000UL)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7ea9f1a3c9462a496a7ee9f0092e44e7">  761</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_PRD_EN_SHIFT (23U)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aede54038c3e718cf61796050afd53919">  762</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_PRD_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_PRD_EN_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_PRD_EN_MASK)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af68ae18ae01b5b8c7536ebc06de4e2ee">  763</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_PRD_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_PRD_EN_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_PRD_EN_SHIFT)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160; </div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> * SYNC_SEL (RW)</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"> * Synchronize sigal selection (tigger 2)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"> * 0: trigger in 0</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> * 1: trigger in 1</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> * 7: trigger in 7</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a495711ef11699db8fce62cb0952867c4">  774</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_SYNC_SEL_MASK (0x70000UL)</span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a05b7c58723c5a10d068fd4b7cfcd6238">  775</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_SYNC_SEL_SHIFT (16U)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab136bd544a78c35d1eb30ab2b0d43b1a">  776</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_SYNC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_SYNC_SEL_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_SYNC_SEL_MASK)</span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aec53e58aea971f362fe3c616df16b86f">  777</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_SYNC_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_SYNC_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_SYNC_SEL_SHIFT)</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160; </div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> * IN1_EN (RW)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"> * Enable trigger 1</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"> * 0: disable trigger 1</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> * 1: enable trigger 1</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abdc99221ccad894a58bde0ee6b89bcb5">  786</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_EN_MASK (0x8000U)</span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7e3334f6baf1f0e5dae70b3a46306b66">  787</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_EN_SHIFT (15U)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9d1b6dcb89622df6c4b05846625faae1">  788</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_IN1_EN_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_IN1_EN_MASK)</span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1a69463a77441b418bfc3edaf665c9b4">  789</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_IN1_EN_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_IN1_EN_SHIFT)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160; </div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment"> * IN1_SEL (RW)</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment"> * Trigger 1 sigal selection</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment"> * 0: trigger in 0</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"> * 1: trigger in 1</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"> * 7: trigger in 7</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abfcb2dd1eab14699d7fd8af9de1ab987">  800</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_SEL_MASK (0x700U)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa5fe2f109994048be6e297967ef364db">  801</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_SEL_SHIFT (8U)</span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac2e3aa25990c6746f1b8a95900d20808">  802</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_IN1_SEL_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_IN1_SEL_MASK)</span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6797f60cfd35cac0965ca312035fcb2b">  803</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_IN1_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_IN1_SEL_SHIFT)</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160; </div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"> * IN0_EN (RW)</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"> * Enable trigger 0</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"> * 0: disable trigger 1</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"> * 1: enable trigger 1</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3e3b8ab4279792490b6e40bcdeb62975">  812</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_EN_MASK (0x80U)</span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3d1c0e14191b3a3565ab97e2e0b5bec3">  813</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_EN_SHIFT (7U)</span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0a0e74ee281021a2b70ac2ab69199b99">  814</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_IN0_EN_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_IN0_EN_MASK)</span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aea6f8b2a9b52e9c2fe8db8bdd1993032">  815</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_IN0_EN_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_IN0_EN_SHIFT)</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160; </div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment"> * IN0_SEL (RW)</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"> * Trigger 0 sigal selection</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"> * 0: trigger in 0</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"> * 1: trigger in 1</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"> * 7: trigger in 7</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0aa88a0e15efaecd69bd957ae17e2c2d">  826</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_SEL_MASK (0x7U)</span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9cadda5ce231618b08e15dc1c406ea04">  827</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a55babeec4104c6e5eb3c8be819fb8b21">  828</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_IN0_SEL_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_IN0_SEL_MASK)</span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af9a157586f0b4e773d67fa0ae3527343">  829</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_IN0_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_IN0_SEL_SHIFT)</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160; </div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SW */</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"> * SOFT (WC)</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"> * Software trigger (tigger 3). this bit is self-clear</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment"> * 0: trigger source disabled</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment"> * 1: trigger source enabled</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae00ba625e1e8d1bf4ee343cc37a12a9c">  839</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_SW_SOFT_MASK (0x1U)</span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af6b4eaf09654c3abac0bb97caa3e3ecd">  840</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_SW_SOFT_SHIFT (0U)</span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab423cc672ad51a69f1af69b6f0dadf72">  841</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_SW_SOFT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_SW_SOFT_SHIFT) &amp; SEI_CTRL_TRG_SW_SOFT_MASK)</span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a10d25db3ca0f18c2b5351259a5a8cc6e">  842</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_SW_SOFT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_SW_SOFT_MASK) &gt;&gt; SEI_CTRL_TRG_SW_SOFT_SHIFT)</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160; </div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: PRD_CFG */</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"> * ARMING (RW)</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment"> * Wait for trigger synchronous before trigger</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"> * 0: Trigger directly</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"> * 1: Wait trigger source before period trigger</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5a4c7d917a20952cc9ce39f78ce0fdb8">  852</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_ARMING_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a56687ea3b4a42db91f4101c7e579a0b6">  853</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_ARMING_SHIFT (16U)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4db3b1cb67586b0bb2027246060150e5">  854</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_ARMING_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_PRD_CFG_ARMING_SHIFT) &amp; SEI_CTRL_TRG_PRD_CFG_ARMING_MASK)</span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#add27abc9d7c5db3cde988c6ba9ec7ac3">  855</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_ARMING_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_CFG_ARMING_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_CFG_ARMING_SHIFT)</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> * SYNC (RW)</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> * Synchronous</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"> * 0: Not synchronous</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"> * 1: Synchronous every trigger source</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a81b96228e57ae45dcea8ab80edf9f4f8">  864</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_SYNC_MASK (0x1U)</span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a66bbbfee9a560a74bf3cf3062879fec8">  865</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_SYNC_SHIFT (0U)</span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a17f4bd0d4c74bae59e099f850ac1babf">  866</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_SYNC_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_PRD_CFG_SYNC_SHIFT) &amp; SEI_CTRL_TRG_PRD_CFG_SYNC_MASK)</span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2d287ad30f189aebf4f376153c70a764">  867</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_SYNC_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_CFG_SYNC_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_CFG_SYNC_SHIFT)</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160; </div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: PRD */</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"> * PERIOD (RW)</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment"> * Trigger period</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a965bf1cb78db3b931f27cc810a1d60b0">  875</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_PERIOD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acec62afea06633576bafd900650e1269">  876</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_PERIOD_SHIFT (0U)</span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aad77f9ade0f2769c3a9d7b021d715009">  877</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_PERIOD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_PRD_PERIOD_SHIFT) &amp; SEI_CTRL_TRG_PRD_PERIOD_MASK)</span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a68a05ed3ec4508151323d731da7b0ec4">  878</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_PERIOD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_PERIOD_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_PERIOD_SHIFT)</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160; </div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: OUT_CFG */</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"> * OUT3_EN (RW)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment"> * Enable trigger 3</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment"> * 0: disable trigger 3</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment"> * 1: enable trigger 3</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab4e0c0a574109716c5ff5fc98a2601bb">  888</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2176335c53e649c215f106f94a402e7b">  889</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_EN_SHIFT (31U)</span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a89afbaf8a778d464814fc1c68b474c46">  890</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT3_EN_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT3_EN_MASK)</span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6f7b5a3dad76d5b981986e0eadc19b4f">  891</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT3_EN_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT3_EN_SHIFT)</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160; </div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"> * OUT3_SEL (RW)</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment"> * Trigger 3 sigal selection</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment"> * 0: trigger out 0</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment"> * 1: trigger out 1</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"> * 7: trigger out 7</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab9d318f8704486075cdcb031ef2dcf05">  902</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_MASK (0x7000000UL)</span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a88a2926430cdd00e14bc4b6f3b19ede1">  903</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_SHIFT (24U)</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1b0dc03b1def34d2ac6c93eb9bc6b9f4">  904</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_MASK)</span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a20dedc9b06784a53d81eed99f92f0d34">  905</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_SHIFT)</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160; </div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"> * OUT2_EN (RW)</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"> * Enable trigger 2</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment"> * 0: disable trigger 2</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment"> * 1: enable trigger 2</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa9d3f294dde392644d17f2d5e7c6adea">  914</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_EN_MASK (0x800000UL)</span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a29f17031f37c2c5ae82da230f9194ab7">  915</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_EN_SHIFT (23U)</span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae5aa2495a66a058c52c1f4e71fcd66b7">  916</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT2_EN_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT2_EN_MASK)</span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad320a445762526dd7c195f5fed16a762">  917</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT2_EN_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT2_EN_SHIFT)</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160; </div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> * OUT2_SEL (RW)</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"> * Trigger 2 sigal selection</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"> * 0: trigger out 0</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment"> * 1: trigger out 1</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"> * 7: trigger out 7</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3d633ec919ca94d586e8e6331d25537e">  928</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_MASK (0x70000UL)</span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a04fba8acf46091d8dbc6fe23ef151622">  929</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_SHIFT (16U)</span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4211e11bb6d5bc7c9d81ff7bbf86dd71">  930</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_MASK)</span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3764fc50c81f87fad0fc129c81c030c8">  931</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_SHIFT)</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160; </div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment"> * OUT1_EN (RW)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment"> * Enable trigger 1</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment"> * 0: disable trigger 1</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment"> * 1: enable trigger 1</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9c88e0a787073506b149907efa46cded">  940</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_EN_MASK (0x8000U)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa797b26707bf06c073eede531d277ce5">  941</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_EN_SHIFT (15U)</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a670a31bbd0b45a7ae7d796d36fc01833">  942</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT1_EN_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT1_EN_MASK)</span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a148a3e62bab41c97cea5fe7aedbb47a4">  943</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT1_EN_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT1_EN_SHIFT)</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160; </div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"> * OUT1_SEL (RW)</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment"> * Trigger 1 sigal selection</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment"> * 0: trigger out 0</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"> * 1: trigger out 1</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment"> * 7: trigger out 7</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aba6e35e65ade3f0be38bf0fd71f89089">  954</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_MASK (0x700U)</span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aebcfbfc56fd17d8c5e210948e9f05899">  955</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_SHIFT (8U)</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af0012fa47b6b4033833d9b9c00c4a335">  956</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_MASK)</span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a09fee9b8f5fdc5e96a2356840d290e89">  957</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_SHIFT)</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160; </div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment"> * OUT0_EN (RW)</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"> * Enable trigger 0</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"> * 0: disable trigger 1</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"> * 1: enable trigger 1</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad6a13b6d1c8ac095294c6fe0f02c77a0">  966</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_EN_MASK (0x80U)</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abe907b27327b0265b758e8f5e7a04535">  967</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_EN_SHIFT (7U)</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a339ffa7e4b175973dfc1cb1fb8953806">  968</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT0_EN_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT0_EN_MASK)</span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad7859729e8067e8e098001dc75d79948">  969</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT0_EN_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT0_EN_SHIFT)</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160; </div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"> * OUT0_SEL (RW)</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"> * Trigger 0 sigal selection</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment"> * 0: trigger out 0</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment"> * 1: trigger out 1</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment"> * 7: trigger out 7</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a11be164f09822d22c18d000e088a0499">  980</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_MASK (0x7U)</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0e2f02cc10cae8b2f05fbd712f71edcd">  981</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9733c30794fe28d6075d220d22837be1">  982</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_MASK)</span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3bea4ba99af1cb0cd6dbc1b3e4e1659c">  983</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_SHIFT)</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160; </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: PRD_STS */</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment"> * TRIGERED (RO)</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"> * Period has been triggered</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment"> * 0: Not triggered</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment"> * 1: Triggered</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5916fbe984692c3aca79cc1e745433d7">  993</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_TRIGERED_MASK (0x100000UL)</span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0b2b831445fdca9114b1b499949ce60d">  994</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_TRIGERED_SHIFT (20U)</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af6bab69aab00aa318db06f4d948726b9">  995</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_TRIGERED_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_STS_TRIGERED_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_STS_TRIGERED_SHIFT)</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160; </div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"> * ARMED (RO)</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment"> * Waiting for trigger</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment"> * 0: Not in waiting status</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment"> * 1: In waiting status</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acd13579fd28bed02eca3f56b8d71bcfe"> 1004</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_ARMED_MASK (0x10000UL)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1e72659d529c4fba5763fa465dd5d341"> 1005</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_ARMED_SHIFT (16U)</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aae63e45813a1c14901bbbd879f9798fa"> 1006</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_ARMED_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_STS_ARMED_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_STS_ARMED_SHIFT)</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160; </div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: PRD_CNT */</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"> * PERIOD_CNT (RO)</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment"> * Trigger period counter</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a018f38a5add300d643f8db99ab5bd9c1"> 1014</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_CNT_PERIOD_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a39a34e1e9bb30ef429e85858c589b6d2"> 1015</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_CNT_PERIOD_CNT_SHIFT (0U)</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a615b2152e4ce29762351114623defd53"> 1016</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_PRD_CNT_PERIOD_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_CNT_PERIOD_CNT_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_CNT_PERIOD_CNT_SHIFT)</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160; </div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: 0 */</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"> * CMD_TRIGGER0 (RW)</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment"> * Trigger command</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a66d650496955e44776322193d60db354"> 1024</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac6876ef20b1f3dbb9040dcfbd199ac8a"> 1025</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_SHIFT (0U)</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af458b3e57ccec2207e3c7aba88f925d5"> 1026</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_SHIFT) &amp; SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_MASK)</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa73c55a8981ee66af0d4b8cabb33e55c"> 1027</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_MASK) &gt;&gt; SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_SHIFT)</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160; </div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: 0 */</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment"> * TRIGGER0_TIME (RO)</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment"> * Trigger time</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a29dcb2d2534417e0101674d5269b813a"> 1035</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_TRIGGER0_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a344216851cc6f53b9ce6023d35774dd6"> 1036</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_TRIGGER0_TIME_SHIFT (0U)</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a293f150a60c79dbf00c436d110f8b19a"> 1037</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_TRIGGER0_TIME_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_TABLE_TIME_TRIGGER0_TIME_MASK) &gt;&gt; SEI_CTRL_TRG_TABLE_TIME_TRIGGER0_TIME_SHIFT)</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160; </div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: MODE */</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment"> * WLEN (RW)</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment"> * word length</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment"> * 31: 32 bit</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3f1c0be0cdd98b041489e4c9b78864ed"> 1049</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_WLEN_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a95cff53ac8246b22d351b1b5cc38e3db"> 1050</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_WLEN_SHIFT (16U)</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4622eea1d0ce59d2673ec9242cb2e7d5"> 1051</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_WLEN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_WLEN_SHIFT) &amp; SEI_CTRL_CMD_MODE_WLEN_MASK)</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af2d9aa6f0370686ce9ed011cef147a73"> 1052</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_WLEN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_WLEN_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_WLEN_SHIFT)</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160; </div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment"> * WORDER (RW)</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment"> * word order</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment"> * 0: sample as bit order</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment"> * 1: different from bit order</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac50be573a50a0a642029db1624218bed"> 1061</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_WORDER_MASK (0x800U)</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0f349930b6da38496d9a8d721e7df466"> 1062</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_WORDER_SHIFT (11U)</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0f4351c6fb01321df25deec1b7e6bdf0"> 1063</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_WORDER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_WORDER_SHIFT) &amp; SEI_CTRL_CMD_MODE_WORDER_MASK)</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afa64faeb89032a8bf5b39bb8bd105a4c"> 1064</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_WORDER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_WORDER_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_WORDER_SHIFT)</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160; </div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment"> * BORDER (RW)</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment"> * bit order</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment"> * 0: LSB first</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment"> * 1: MSB first</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3b4767f862cfdab5ca11bb02c85a16cb"> 1073</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_BORDER_MASK (0x400U)</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad59bb08e808f40ca42f012aa4c1e0983"> 1074</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_BORDER_SHIFT (10U)</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1921580656e31338ec3f3bdd55505d69"> 1075</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_BORDER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_BORDER_SHIFT) &amp; SEI_CTRL_CMD_MODE_BORDER_MASK)</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad8e25cc1b35168893f6d67f2a725dae6"> 1076</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_BORDER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_BORDER_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_BORDER_SHIFT)</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160; </div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment"> * SIGNED (RW)</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment"> * Signed</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"> * 0: unsigned value</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment"> * 1: signed value</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a417af351d61ec19428cb7383b9bc73f1"> 1085</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_SIGNED_MASK (0x200U)</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3901c7973b50deaf3d8006253649dc9f"> 1086</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_SIGNED_SHIFT (9U)</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9c09f95ea61bcb2411ba7c3d79a4b68f"> 1087</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_SIGNED_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_SIGNED_SHIFT) &amp; SEI_CTRL_CMD_MODE_SIGNED_MASK)</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6ca019a509d686896b8de651ffee8353"> 1088</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_SIGNED_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_SIGNED_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_SIGNED_SHIFT)</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160; </div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment"> * REWIND (WC)</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment"> * Write 1 to rewind read/write pointer, this is a self clear bit</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a06a1a6c6b8883d204f9411d0df77eb30"> 1095</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_REWIND_MASK (0x100U)</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a90a1a24241723911395dce306e1359f1"> 1096</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_REWIND_SHIFT (8U)</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad404b35e61744453a6b072d8e7f7b5e2"> 1097</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_REWIND_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_REWIND_SHIFT) &amp; SEI_CTRL_CMD_MODE_REWIND_MASK)</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abf6100368d98e87bc176bcc0ecd7923a"> 1098</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_REWIND_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_REWIND_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_REWIND_SHIFT)</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160; </div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment"> * MODE (RW)</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment"> * Data mode(CMD register only support data mode)</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment"> * 0: data mode</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment"> * 1: check mode</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment"> * 2: CRC mode</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab83d79588ddabf61a4a379d2fe8fda69"> 1108</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_MODE_MASK (0x3U)</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2502bcb2b52b6cbe5cbf0c942459ac1d"> 1109</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_MODE_SHIFT (0U)</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aac26fe85bf3fc6beaa272db9ffe206f9"> 1110</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_MODE_SHIFT) &amp; SEI_CTRL_CMD_MODE_MODE_MASK)</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac20ad9fee5786382ec0a8b80d8ab8c22"> 1111</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_MODE_MODE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_MODE_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_MODE_SHIFT)</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160; </div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: IDX */</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment"> * LAST_BIT (RW)</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment"> * Last bit index for tranceive</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0ea725edcd176446397af376e112aee0"> 1119</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_LAST_BIT_MASK (0x1F000000UL)</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad184d092083cc3d1f7ef5d7f18f2ee04"> 1120</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_LAST_BIT_SHIFT (24U)</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa677a3f5e4f58eb8ae8552308e0a9c96"> 1121</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_LAST_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_IDX_LAST_BIT_SHIFT) &amp; SEI_CTRL_CMD_IDX_LAST_BIT_MASK)</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8fd642d35a1635d078678917b271493a"> 1122</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_LAST_BIT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_IDX_LAST_BIT_MASK) &gt;&gt; SEI_CTRL_CMD_IDX_LAST_BIT_SHIFT)</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160; </div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment"> * FIRST_BIT (RW)</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment"> * First bit index for tranceive</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac32404c12d1ef9cfd5a9d338f44c16a7"> 1129</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_FIRST_BIT_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7c8a0e473d1645d9471d34838696c9fb"> 1130</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_FIRST_BIT_SHIFT (16U)</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afecbb0feab779e3b234901434ca5f7da"> 1131</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_FIRST_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_IDX_FIRST_BIT_SHIFT) &amp; SEI_CTRL_CMD_IDX_FIRST_BIT_MASK)</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9d699e7dc720102550a36bf918bda2d3"> 1132</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_FIRST_BIT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_IDX_FIRST_BIT_MASK) &gt;&gt; SEI_CTRL_CMD_IDX_FIRST_BIT_SHIFT)</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160; </div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment"> * MAX_BIT (RW)</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment"> * Highest bit index</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af1d661e9a794fd5d99419a81700ce47a"> 1139</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_MAX_BIT_MASK (0x1F00U)</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a50f1fc552fecf18f232ba3f6b6f7bc16"> 1140</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_MAX_BIT_SHIFT (8U)</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5f7d9a7cb149e0721f586657e1ca174e"> 1141</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_MAX_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_IDX_MAX_BIT_SHIFT) &amp; SEI_CTRL_CMD_IDX_MAX_BIT_MASK)</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aabc20260165f7d7bd49d71d9e06bea9e"> 1142</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_MAX_BIT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_IDX_MAX_BIT_MASK) &gt;&gt; SEI_CTRL_CMD_IDX_MAX_BIT_SHIFT)</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160; </div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment"> * MIN_BIT (RW)</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment"> * Lowest bit index</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1c196d1f911e9e3cab0b0aaa58ff99b1"> 1149</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_MIN_BIT_MASK (0x1FU)</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9ae3e270f5299c263f9e2a82c217e1ba"> 1150</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_MIN_BIT_SHIFT (0U)</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a91fd3b69c0ec322f60c1dd56ed95be6d"> 1151</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_MIN_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_IDX_MIN_BIT_SHIFT) &amp; SEI_CTRL_CMD_IDX_MIN_BIT_MASK)</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a771262cd7fe9dfb05fc6a59b12043a02"> 1152</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IDX_MIN_BIT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_IDX_MIN_BIT_MASK) &gt;&gt; SEI_CTRL_CMD_IDX_MIN_BIT_SHIFT)</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160; </div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: CMD */</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment"> * DATA (RW)</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment"> * DATA</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0b99cacb330dc27de0f76a4a02625323"> 1160</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_CMD_DATA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af76fb13bceee46aba504647f6dcca07f"> 1161</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_CMD_DATA_SHIFT (0U)</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a769788236acc96f66dff6ea6ca609579"> 1162</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_CMD_DATA_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_CMD_DATA_SHIFT) &amp; SEI_CTRL_CMD_CMD_DATA_MASK)</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac90aebb492990986e5dd68e9c6d90702"> 1163</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_CMD_DATA_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_CMD_DATA_MASK) &gt;&gt; SEI_CTRL_CMD_CMD_DATA_SHIFT)</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160; </div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SET */</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"> * DATA_SET (RW)</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment"> * DATA bit set</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a17600bd7c266cc118ffb498e8bc950b7"> 1171</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_SET_DATA_SET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae089dad8e7db0cd6cb6d08c4ff0ecd23"> 1172</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_SET_DATA_SET_SHIFT (0U)</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af4bc8bb44d2a235d83e497d261644787"> 1173</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_SET_DATA_SET_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_SET_DATA_SET_SHIFT) &amp; SEI_CTRL_CMD_SET_DATA_SET_MASK)</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acb288af3401e4527ef90e89bd64cafa5"> 1174</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_SET_DATA_SET_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_SET_DATA_SET_MASK) &gt;&gt; SEI_CTRL_CMD_SET_DATA_SET_SHIFT)</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160; </div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: CLR */</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment"> * DATA_CLR (RW)</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"> * DATA bit clear</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2c85c3775d528981d6e7d5eb07072d3a"> 1182</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_CLR_DATA_CLR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac99115c8ac78c550a456db84da02e74f"> 1183</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_CLR_DATA_CLR_SHIFT (0U)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9f9b672d3e54340cbbe57acc6afc7c5b"> 1184</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_CLR_DATA_CLR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_CLR_DATA_CLR_SHIFT) &amp; SEI_CTRL_CMD_CLR_DATA_CLR_MASK)</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3510ebac1d71c14b483cb9486ef5c633"> 1185</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_CLR_DATA_CLR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_CLR_DATA_CLR_MASK) &gt;&gt; SEI_CTRL_CMD_CLR_DATA_CLR_SHIFT)</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160; </div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: INV */</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment"> * DATA_TGL (RW)</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment"> * DATA bit toggle</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af809a01ccfbb6f7b47fb70456ede867b"> 1193</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_INV_DATA_TGL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0718c451289557e201fb11d2dacc0095"> 1194</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_INV_DATA_TGL_SHIFT (0U)</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a47cf876f86e40b5e62bcebcc74904d2a"> 1195</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_INV_DATA_TGL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_INV_DATA_TGL_SHIFT) &amp; SEI_CTRL_CMD_INV_DATA_TGL_MASK)</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaddd6815da1d79c69c484949f1bbb1fc"> 1196</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_INV_DATA_TGL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_INV_DATA_TGL_MASK) &gt;&gt; SEI_CTRL_CMD_INV_DATA_TGL_SHIFT)</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160; </div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: IN */</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment"> * DATA_IN (RO)</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment"> * Commad input</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a40ca5fe955896aa01d45ea6ceb4274a6"> 1204</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IN_DATA_IN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9c5423693e17c89455336325683971d8"> 1205</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IN_DATA_IN_SHIFT (0U)</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab1bae6ea37b576d417bbfe6f99fa472e"> 1206</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_IN_DATA_IN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_IN_DATA_IN_MASK) &gt;&gt; SEI_CTRL_CMD_IN_DATA_IN_SHIFT)</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160; </div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: OUT */</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment"> * DATA_OUT (RO)</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment"> * Command output</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2e8b519cb1f2aff2d07450844b31b933"> 1214</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_OUT_DATA_OUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a620a9dd20d32af11ea4717f0f6fb8725"> 1215</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_OUT_DATA_OUT_SHIFT (0U)</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a081a1c1cb3d2a95c113ea57d6e81ae12"> 1216</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_OUT_DATA_OUT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_OUT_DATA_OUT_MASK) &gt;&gt; SEI_CTRL_CMD_OUT_DATA_OUT_SHIFT)</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160; </div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: STS */</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment"> * WORD_IDX (RO)</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment"> * Word index</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a16f09d64020686aa969831db3646dd6e"> 1224</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_IDX_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab97bfc75cd9ea969a44152f696bd4272"> 1225</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_IDX_SHIFT (16U)</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab08fe38fd4a3adbe5ed636ebd9b9a587"> 1226</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_IDX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_STS_WORD_IDX_MASK) &gt;&gt; SEI_CTRL_CMD_STS_WORD_IDX_SHIFT)</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160; </div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment"> * WORD_CNT (RO)</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment"> * Word counter</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a17c442969aa2ae820c2e7fa89a9ebbdc"> 1233</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_CNT_MASK (0x1F00U)</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a49de7553f2d58d49952925a54d1c9cbe"> 1234</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_CNT_SHIFT (8U)</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4a01df671551b2dba4f4fc7cde2b2ba9"> 1235</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_STS_WORD_CNT_MASK) &gt;&gt; SEI_CTRL_CMD_STS_WORD_CNT_SHIFT)</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160; </div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment"> * BIT_IDX (RO)</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment"> * Bit index</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a27b3c621e07e47de66f1be37ad9ebc68"> 1242</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_STS_BIT_IDX_MASK (0x1FU)</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a888fa386fd25691dfd13e0d80580c46b"> 1243</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_STS_BIT_IDX_SHIFT (0U)</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae0200f6d50dc11a36039f707a3002f93"> 1244</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_STS_BIT_IDX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_STS_BIT_IDX_MASK) &gt;&gt; SEI_CTRL_CMD_STS_BIT_IDX_SHIFT)</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160; </div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: MIN */</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment"> * CMD_MIN (RW)</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment"> * minimum command value</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aca901e1a6abb9ed8a807cca7a71f0dc8"> 1252</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8322f5e476ef0c363df7a302b777258e"> 1253</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_SHIFT (0U)</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3998e254400304355d617826d6fc0a5d"> 1254</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_SHIFT) &amp; SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_MASK)</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a36bf8d8e2d4c0846d95d4a2341bbdf57"> 1255</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_SHIFT)</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160; </div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: MAX */</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"> * CMD_MAX (RW)</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment"> * maximum command value</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a76abf72d09d8800ec936cab6b3c0e523"> 1263</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9a56c5ed79096355e45ef03e30a1a7d8"> 1264</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_SHIFT (0U)</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a51b194c124aa128e19fe5ac4c5e81a34"> 1265</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_SHIFT) &amp; SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_MASK)</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa64c1b5a86827077f73edecce7bf850a"> 1266</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_SHIFT)</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160; </div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: MSK */</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment"> * CMD_MASK (RW)</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment"> * compare mask</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab46089e010182639bd70ef4b5aebb888"> 1274</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa42d5256324d64a64314e849c936d284"> 1275</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_SHIFT (0U)</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af7e808b3ac04655e79bce6713bf1f521"> 1276</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_SHIFT) &amp; SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_MASK)</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a803d434e8bd72878da18c497dd131d76"> 1277</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_SHIFT)</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160; </div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: PTA */</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment"> * PTR3 (RW)</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment"> * pointer3</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5ad539b9f2405d5c27be3dac5fb2fdd9"> 1285</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR3_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aad35ec23799828ac9203cbef401c8e3d"> 1286</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR3_SHIFT (24U)</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0837167135df043cb7e354286e18dfd2"> 1287</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTA_PTR3_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR3_MASK)</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2051ec8dfbb50b54ce2d2e5ff9cf2a54"> 1288</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR3_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTA_PTR3_SHIFT)</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160; </div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment"> * PTR2 (RW)</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment"> * pointer2</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae7f30286209d6c94156096c9594dc7e3"> 1295</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR2_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2e8c0ebca2bab3d6021c4adbca399576"> 1296</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR2_SHIFT (16U)</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8efe3b4d1b6aa0bd53a53e1ea92797b2"> 1297</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTA_PTR2_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR2_MASK)</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac849edee4344c05f7948cf5e31492511"> 1298</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR2_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTA_PTR2_SHIFT)</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160; </div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment"> * PTR1 (RW)</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment"> * pointer1</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a92ae73164228a0097c8b0a731e2b92d0"> 1305</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR1_MASK (0xFF00U)</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa352ed70c59f895d5511b2a551dcb1d8"> 1306</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR1_SHIFT (8U)</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7a89bbbedc37204b614d570e953cd164"> 1307</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTA_PTR1_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR1_MASK)</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae381a9391374cd64b42de911b220f9f9"> 1308</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR1_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTA_PTR1_SHIFT)</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160; </div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment"> * PTR0 (RW)</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment"> * pointer0</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8f10ee8316dbf2b8493834980115900f"> 1315</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR0_MASK (0xFFU)</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac8a141b764e6853f38dcb4300851db3a"> 1316</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR0_SHIFT (0U)</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4e76b5967e2dd506bfaa567e9b1fb806"> 1317</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTA_PTR0_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR0_MASK)</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a353697d535149216c7514451b8eec16e"> 1318</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR0_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTA_PTR0_SHIFT)</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160; </div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: PTB */</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment"> * PTR7 (RW)</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment"> * pointer7</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab0a7a9ec36e917d0f391f7553808cde6"> 1326</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR7_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2d81d32035998e76e54ccdd401dd4174"> 1327</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR7_SHIFT (24U)</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0ae8a8e2df8462310fb056fa2abe3927"> 1328</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR7_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTB_PTR7_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR7_MASK)</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac9a7f5aa3a9d0bb119c2fceee5a1a59c"> 1329</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR7_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR7_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTB_PTR7_SHIFT)</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160; </div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment"> * PTR6 (RW)</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment"> * pointer6</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2c5dbb5fea198d1ebf664e2c2cebfc4f"> 1336</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR6_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae276433182cb8629970e3d03193970bd"> 1337</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR6_SHIFT (16U)</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6ee2ded3362976f27e3678f17ad647a7"> 1338</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR6_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTB_PTR6_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR6_MASK)</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae483ff49eb106c0bb78db13e28079af8"> 1339</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR6_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR6_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTB_PTR6_SHIFT)</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160; </div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment"> * PTR5 (RW)</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment"> * pointer5</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac62cb5db33e7ca82da2362d7ea112cde"> 1346</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR5_MASK (0xFF00U)</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae7cc74d57492ac0d7c3e73fe61166c7c"> 1347</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR5_SHIFT (8U)</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad2a08d1320ca075093b514512fb057d6"> 1348</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR5_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTB_PTR5_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR5_MASK)</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9807669bcdb1afcd882a3ea5cda802f4"> 1349</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR5_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR5_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTB_PTR5_SHIFT)</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160; </div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment"> * PTR4 (RW)</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment"> * pointer4</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad2d97df2c72c903c0f55d719ef078f3e"> 1356</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR4_MASK (0xFFU)</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9280c5a1ee876e3cc32422042763295c"> 1357</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR4_SHIFT (0U)</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7f8add88c16a25b69ae6db50c90c2284"> 1358</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR4_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTB_PTR4_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR4_MASK)</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa437b8d99587ea6b4dad6317b70c51cd"> 1359</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR4_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR4_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTB_PTR4_SHIFT)</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160; </div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: PTC */</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment"> * PTR11 (RW)</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment"> * pointer11</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1b11a4c934d1aa7f5e1deddb72ee4f6c"> 1367</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR11_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afdcd02ad00e73dd699cd942af8adb620"> 1368</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR11_SHIFT (24U)</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a733453838fc1f94fa492d0fe69ae5fbf"> 1369</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR11_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTC_PTR11_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR11_MASK)</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa27321280a8cac87a4c57a9d5c4dbeb7"> 1370</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR11_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR11_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTC_PTR11_SHIFT)</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160; </div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment"> * PTR10 (RW)</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment"> * pointer10</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0ecc2da318fd71f6f5e4a44762596f1d"> 1377</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR10_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac1f9899f0cc0058c416362c613d1b0bb"> 1378</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR10_SHIFT (16U)</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afe5bc659dad7b6fbbfafab4eb067e55b"> 1379</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR10_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTC_PTR10_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR10_MASK)</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a230d43dc711d4950e49612f81adc8898"> 1380</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR10_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR10_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTC_PTR10_SHIFT)</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160; </div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment"> * PTR9 (RW)</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment"> * pointer9</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae497cd95c13ad0a93f8952465ebdea03"> 1387</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR9_MASK (0xFF00U)</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a68d028b8f927b012e2a6f9f90972a10b"> 1388</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR9_SHIFT (8U)</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1b7792488a1f1ab4dac14af2db2c8288"> 1389</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR9_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTC_PTR9_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR9_MASK)</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a614118fb6437010b5ccfe264b6fd47f9"> 1390</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR9_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR9_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTC_PTR9_SHIFT)</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160; </div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment"> * PTR8 (RW)</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment"> * pointer8</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab1dea01ae8d7381038f6fa3dda4dcf22"> 1397</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR8_MASK (0xFFU)</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a50eec55f3c7d3a624a94c2b02d14abb0"> 1398</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR8_SHIFT (0U)</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abecc08044420974edec3b025ff1d5447"> 1399</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR8_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTC_PTR8_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR8_MASK)</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aadd43c1977bb794e33840ebd4bcf89e8"> 1400</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR8_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR8_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTC_PTR8_SHIFT)</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160; </div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: PTD */</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment"> * PTR15 (RW)</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment"> * pointer15</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adda22f6102979c1995cff4fb8a3c325b"> 1408</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR15_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af27701ebec6ed381d979f3dfbe7949ed"> 1409</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR15_SHIFT (24U)</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a70f32ad4cb9d15dff34a239119ec9205"> 1410</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR15_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTD_PTR15_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR15_MASK)</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a184c18c560a5870c8d4fd3b35902fe2f"> 1411</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR15_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR15_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTD_PTR15_SHIFT)</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160; </div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment"> * PTR14 (RW)</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment"> * pointer14</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab169a7856a7ef607f2fb1e3ae13a645a"> 1418</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR14_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8496a8740dbbd0747e2b4334c2f5c3e5"> 1419</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR14_SHIFT (16U)</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a88346d12253d99d29bd618817cfd7702"> 1420</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR14_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTD_PTR14_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR14_MASK)</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9f0fb1703f2b3d52d3a832140a861254"> 1421</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR14_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR14_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTD_PTR14_SHIFT)</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160; </div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment"> * PTR13 (RW)</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment"> * pointer13</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa49efd28ed5550f360a6c1892c64913e"> 1428</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR13_MASK (0xFF00U)</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab0eb03666e05f706d503353291b9cb7b"> 1429</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR13_SHIFT (8U)</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3d60711af145342877b1031d53194392"> 1430</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR13_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTD_PTR13_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR13_MASK)</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abce74461eb62fce9e01fc9de533c46fa"> 1431</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR13_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR13_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTD_PTR13_SHIFT)</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160; </div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment"> * PTR12 (RW)</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment"> * pointer12</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abbe48b9ed86c5b146a0e45da0d5fca6b"> 1438</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR12_MASK (0xFFU)</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac4167a675e1b65f96d53c933c245b2cb"> 1439</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR12_SHIFT (0U)</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a52fa9d2e2bd915acabb3e600d3659e63"> 1440</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR12_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTD_PTR12_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR12_MASK)</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa3e720bd076c51c87b646e02b7c44772"> 1441</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR12_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR12_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTD_PTR12_SHIFT)</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160; </div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: 0_1 */</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment"> * POINTER (RW)</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment"> * pointer</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a78bae0224d796ae5151cd52cbc083c9e"> 1449</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_POINTER_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a43b20cb72ab809dbac2bb65dfecdcf70"> 1450</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_POINTER_SHIFT (24U)</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3cdb33d9eaefe9f8a635deec5cd9d49e"> 1451</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_POINTER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_POINTER_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_POINTER_MASK)</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aee6dc0bdd849023b54419fb0b8e45443"> 1452</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_POINTER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_POINTER_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_POINTER_SHIFT)</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160; </div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment"> * CFG_TM (RW)</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment"> * timeout</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment"> * 0: high</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment"> * 1: low</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment"> * 2: rise</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment"> * 3: fall</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab4f2e53732b459a439c6f57b9c363761"> 1463</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TM_MASK (0x30000UL)</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ade27d2c15d69e091582fb372f06c51df"> 1464</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TM_SHIFT (16U)</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3fb1fc19236ae39a9e0c4cbfa96708e5"> 1465</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TM_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_CFG_TM_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_CFG_TM_MASK)</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a45780ed45de0b0be388e105b4b1b9187"> 1466</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TM_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_CFG_TM_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_CFG_TM_SHIFT)</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160; </div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment"> * CFG_RXD (RW)</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment"> * data received</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment"> * 0: high</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment"> * 1: low</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment"> * 2: rise</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment"> * 3: fall</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a14ec4a9928c6dee7d7e18e7a515e7835"> 1477</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_RXD_MASK (0xC000U)</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a440b34ca035369076a7ffdc9f9580149"> 1478</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_RXD_SHIFT (14U)</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afa1c640e9549edfee70db0debeea563a"> 1479</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_RXD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_CFG_RXD_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_CFG_RXD_MASK)</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0880eff3c65620bb13b0297408eb9f9f"> 1480</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_RXD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_CFG_RXD_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_CFG_RXD_SHIFT)</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160; </div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment"> * CFG_TXD (RW)</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment"> * data send</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment"> * 0: high</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment"> * 1: low</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment"> * 2: rise</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment"> * 3: fall</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab8b2da6b8f8eea7ed78cf9966ba5c9a5"> 1491</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TXD_MASK (0x3000U)</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afcf1edb7e1aac22a59bff8c1b32954d4"> 1492</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TXD_SHIFT (12U)</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7a92609dd0f84bc53d0c487483ba196e"> 1493</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TXD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_CFG_TXD_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_CFG_TXD_MASK)</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3220a016fb0d7eb7782548701d0ef281"> 1494</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TXD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_CFG_TXD_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_CFG_TXD_SHIFT)</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160; </div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment"> * CFG_CLK (RW)</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment"> * clock</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment"> * 0: high</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment"> * 1: low</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment"> * 2: rise</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment"> * 3: fall</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a67aa7504a33f3be79e8300844f6ac12e"> 1505</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_CLK_MASK (0xC00U)</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa30bc52dea41647d136821f0560e2681"> 1506</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_CLK_SHIFT (10U)</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aedd3c0f2d5ad26926340695fb5777c9f"> 1507</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_CLK_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_CFG_CLK_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_CFG_CLK_MASK)</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a54f2af4ee14b796f1c1e2c14a56c4b88"> 1508</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_CLK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_CFG_CLK_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_CFG_CLK_SHIFT)</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160; </div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment"> * CFG_PTR (RW)</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment"> * pointer</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment"> * 0: match</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment"> * 1: not match</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment"> * 2:entry</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment"> * 3:leave</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4323a4a4a4e7a82519f825a534e913a7"> 1519</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_PTR_MASK (0x300U)</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a35a81f5712edb0c7b2db17818ab7641b"> 1520</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_PTR_SHIFT (8U)</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a75449851ef9340a57df96d91b6e58415"> 1521</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_PTR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_CFG_PTR_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_CFG_PTR_MASK)</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5f6263c20c09ee7921bc077f490b45f9"> 1522</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_PTR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_CFG_PTR_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_CFG_PTR_SHIFT)</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160; </div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment"> * OV_TM (RW)</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment"> * override timeout check</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1fb6b95f6cca81fafc909f5dc9823ce5"> 1529</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TM_MASK (0x10U)</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acd89147b7190e7a8b25f99b1e38efaa3"> 1530</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TM_SHIFT (4U)</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2ac91a8def572b8a5d2bbc7667b9c997"> 1531</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TM_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_OV_TM_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_OV_TM_MASK)</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa38a7e04c774888d5eec40b01f7afe15"> 1532</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TM_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_OV_TM_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_OV_TM_SHIFT)</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160; </div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment"> * OV_RXD (RW)</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment"> * override RX data check</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a72a912913d6ed79d256281ce309aa72a"> 1539</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_RXD_MASK (0x8U)</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abe6218a1b969d24b91457f62d191817c"> 1540</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_RXD_SHIFT (3U)</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0bf7637f4156c322e8a6facb043c80cd"> 1541</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_RXD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_OV_RXD_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_OV_RXD_MASK)</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5e28278446cdacbce92df7248290c3f8"> 1542</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_RXD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_OV_RXD_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_OV_RXD_SHIFT)</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160; </div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment"> * OV_TXD (RW)</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment"> * override TX data check</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab7645e481bd67f0d28d0f5adad35cf82"> 1549</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TXD_MASK (0x4U)</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a741f1d974f98bc67c9e9d49fcad7dcc2"> 1550</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TXD_SHIFT (2U)</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5a4bb1758cc093686be5b32c7f9c9b8c"> 1551</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TXD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_OV_TXD_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_OV_TXD_MASK)</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1e2eadb28ad82fa44a58a5119c4689fc"> 1552</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TXD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_OV_TXD_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_OV_TXD_SHIFT)</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160; </div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment"> * OV_CLK (RW)</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment"> * override clock check</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae7a58ab5a5e6b9725f1770295b86152e"> 1559</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_CLK_MASK (0x2U)</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1c41bfeccace94143205b5632bd82d68"> 1560</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_CLK_SHIFT (1U)</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5a76a8ba2a474bf5cbf39271794c8a77"> 1561</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_CLK_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_OV_CLK_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_OV_CLK_MASK)</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a34cf06298843f32a51ec70a83f7dcaf7"> 1562</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_CLK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_OV_CLK_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_OV_CLK_SHIFT)</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160; </div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment"> * OV_PTR (RW)</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment"> * override pointer check</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7739860aa38cf4af1854f9e8a6e7b170"> 1569</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_PTR_MASK (0x1U)</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5328bfb893f610470483c02c736da976"> 1570</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_PTR_SHIFT (0U)</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a05d8947f5b77d9fbb2952d2059d8d222"> 1571</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_PTR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_OV_PTR_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_OV_PTR_MASK)</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac34f02020d1d0d8dce4a8386a70be4d0"> 1572</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_PTR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_OV_PTR_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_OV_PTR_SHIFT)</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160; </div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: CFG */</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment"> * EN (RW)</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment"> * Enable latch</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment"> * 0: disable</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment"> * 1: enable</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4ccca49aed71d8d986b37de3e3d7ca3f"> 1582</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1285c5be52a61ff57259e34d2ce87785"> 1583</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_EN_SHIFT (31U)</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adeb3681b6c5aa08338c6918de7e6a961"> 1584</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_CFG_EN_SHIFT) &amp; SEI_CTRL_LATCH_CFG_EN_MASK)</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5a337e5782cd707c72813771772c3ebb"> 1585</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_CFG_EN_MASK) &gt;&gt; SEI_CTRL_LATCH_CFG_EN_SHIFT)</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160; </div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment"> * SELECT (RW)</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment"> * Output select</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment"> * 0: state0-state1</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment"> * 1: state1-state2</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment"> * 2: state2-state3</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment"> * 3: state3-state0</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a25232199b6075e64220eda29f8662538"> 1596</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_SELECT_MASK (0x7000000UL)</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af4712deb71b6e58836c55a0f3e2f6134"> 1597</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_SELECT_SHIFT (24U)</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aced4c9cec5a6634b34c1fd5b8589f18f"> 1598</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_SELECT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_CFG_SELECT_SHIFT) &amp; SEI_CTRL_LATCH_CFG_SELECT_MASK)</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a011f142ad2eed89b4443f8d7d1628389"> 1599</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_SELECT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_CFG_SELECT_MASK) &gt;&gt; SEI_CTRL_LATCH_CFG_SELECT_SHIFT)</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160; </div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment"> * DELAY (RW)</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment"> * Delay in system clock cycle, for state transition</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a22757bc6fe6a8d76f6c1a1a19181d4af"> 1606</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_DELAY_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0fd1128c206a35ac3eb9db43b55fd5e2"> 1607</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_DELAY_SHIFT (0U)</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7b9363bc3b6529c1c345ecd8447eb370"> 1608</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_CFG_DELAY_SHIFT) &amp; SEI_CTRL_LATCH_CFG_DELAY_MASK)</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a94dcb2cf9683fb940cd2a7de73f043de"> 1609</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_CFG_DELAY_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_CFG_DELAY_MASK) &gt;&gt; SEI_CTRL_LATCH_CFG_DELAY_SHIFT)</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160; </div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: TIME */</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment"> * LAT_TIME (RO)</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment"> * Latch time</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a35ccdb299e58a02baf4efda0203f0c5b"> 1617</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TIME_LAT_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2d56fb01b40880de9e99935787b8eef6"> 1618</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TIME_LAT_TIME_SHIFT (0U)</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae98bd28cea0d906629c2af3d9d9c5a57"> 1619</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TIME_LAT_TIME_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TIME_LAT_TIME_MASK) &gt;&gt; SEI_CTRL_LATCH_TIME_LAT_TIME_SHIFT)</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160; </div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: STS */</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment"> * STATE (RO)</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment"> * State</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac6fa2a213819c2b094ec927f83adc28b"> 1627</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_STS_STATE_MASK (0x7000000UL)</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8615a8e11c0a584c8e67ed9ed0cdb0ca"> 1628</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_STS_STATE_SHIFT (24U)</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#add30d1c65b4defff3af6f1dd0c1f0bc0"> 1629</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_STS_STATE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_STS_STATE_MASK) &gt;&gt; SEI_CTRL_LATCH_STS_STATE_SHIFT)</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160; </div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment"> * LAT_CNT (RO)</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment"> * Latch counter</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adfc2fd2266ddec50ad4f60e6cc2560fc"> 1636</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_STS_LAT_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af3e96e9fcb61286c50576c785fa397f6"> 1637</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_STS_LAT_CNT_SHIFT (0U)</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adeef65714467a5f8d0b0230b95d03c18"> 1638</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_STS_LAT_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_STS_LAT_CNT_MASK) &gt;&gt; SEI_CTRL_LATCH_STS_LAT_CNT_SHIFT)</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160; </div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_EN */</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment"> * ACC_EN (RW)</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment"> * Position include acceleration</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment"> * 0: use acceleration from sample override acceleration register</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment"> * 1: use acceleration from motor group</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a27b99e4b08aaf45fcced5ee0c068f9c2"> 1648</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaa6f0e71611be291ae785edb30d6c600"> 1649</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_EN_SHIFT (31U)</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa0901293dfb450c1a6f78ee8efef05ab"> 1650</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_ACC_EN_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_ACC_EN_MASK)</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab88f0c6e3a9028b2458c9dbac2d6869c"> 1651</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_ACC_EN_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_ACC_EN_SHIFT)</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160; </div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment"> * ACC_SEL (RW)</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment"> * Data register for acceleration transfer</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad60597775051e3240db6ab0074aeccf2"> 1658</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_SEL_MASK (0x1F000000UL)</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaa8a0970b3597ac2d74b52bed2c98030"> 1659</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_SEL_SHIFT (24U)</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a29e037965998f39c6b9b64e07d065794"> 1660</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_ACC_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_ACC_SEL_MASK)</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a80cc416eaf6cc48544ba6484f8f0aeaf"> 1661</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_ACC_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_ACC_SEL_SHIFT)</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160; </div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment"> * SPD_EN (RW)</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment"> * Position include speed</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment"> * 0: use speed from sample override speed register</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment"> * 1: use speed from motor group</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9bb19a8ab6df2a606b8df4c96ca319b5"> 1670</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_EN_MASK (0x800000UL)</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#add34f50e55a6199939f462b1ecd4ad4e"> 1671</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_EN_SHIFT (23U)</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa9cdcfe2ecfa54bf283a3886324d7c56"> 1672</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_SPD_EN_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_SPD_EN_MASK)</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac6fbd79f58b0662067d7d45aeea6fbe4"> 1673</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_SPD_EN_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_SPD_EN_SHIFT)</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160; </div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment"> * SPD_SEL (RW)</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment"> * Data register for speed transfer</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a13c5b27895f2e494ceb2b33f2fd4145b"> 1680</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_SEL_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a900d8f9eeec7df05bb404cf0a7bf80db"> 1681</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_SEL_SHIFT (16U)</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7a175155b06d5f46e83dae1007a92ebf"> 1682</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_SPD_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_SPD_SEL_MASK)</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6239fbc5bc6d760dfb2627cf6076b483"> 1683</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_SPD_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_SPD_SEL_SHIFT)</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160; </div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment"> * REV_EN (RW)</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment"> * Position include revolution</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment"> * 0: use revolution from sample override revolution register</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment"> * 1: use revolution  from motor group</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abd9cf780f2d6c8c3b778ee6123df0cca"> 1692</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_EN_MASK (0x8000U)</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a93bf20634de85dd843a71f138816d569"> 1693</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_EN_SHIFT (15U)</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af1f325aa969430b1e8220a261810ebf6"> 1694</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_REV_EN_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_REV_EN_MASK)</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a10f54f49cdf8a2d7bc431e92c2118ff9"> 1695</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_REV_EN_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_REV_EN_SHIFT)</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160; </div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment"> * REV_SEL (RW)</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment"> * Data register for revolution transfer</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1ff636a900f3bb07b8f09d45b9fd65e6"> 1702</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_SEL_MASK (0x1F00U)</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a62ecbf5f4673e5fcf6c34237bc1477f7"> 1703</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_SEL_SHIFT (8U)</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af4455c3f835b6f29758a32930ac356bd"> 1704</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_REV_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_REV_SEL_MASK)</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afed4ea6d2d5d0583b48625223ed8a364"> 1705</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_REV_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_REV_SEL_SHIFT)</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160; </div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment"> * POS_EN (RW)</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment"> * Position include position</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment"> * 0: use position from sample override position register</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment"> * 1: use position from motor group</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9413ba3eafb8170c0faeec0669ee0c70"> 1714</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_EN_MASK (0x80U)</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac1c97af854f98cba04aa708b85d2c890"> 1715</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_EN_SHIFT (7U)</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af7e5fd87cc9b6b12f1803d1d91f736da"> 1716</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_POS_EN_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_POS_EN_MASK)</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a58a454a0dbddc9f77c5ca8f1b5329cd6"> 1717</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_POS_EN_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_POS_EN_SHIFT)</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160; </div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment"> * POS_SEL (RW)</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment"> * Data register for position transfer</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae458254ee607d744ea4e60b6f7b67e42"> 1724</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_SEL_MASK (0x1FU)</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2df749ee1887512ae1bf525df044bcf8"> 1725</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8bd0cca571a03d1d6ce3d6f9652438a5"> 1726</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_POS_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_POS_SEL_MASK)</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a211677c02c3b191e1c61078c3f1a4759"> 1727</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_POS_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_POS_SEL_SHIFT)</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160; </div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_CFG */</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment"> * ONCE (RW)</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment"> * Sample one time</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment"> * 0: Sample during windows time</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment"> * 1: Close sample window after first sample</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a60ae194d382ee757870b9b7b3f664c6b"> 1737</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_ONCE_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7dc06ff92d4bff2145baebf293027600"> 1738</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_ONCE_SHIFT (24U)</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a01421707e775b97d471c3a419aa97eb6"> 1739</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_ONCE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_CFG_ONCE_SHIFT) &amp; SEI_CTRL_POS_SMP_CFG_ONCE_MASK)</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae4a74e3d0c0ee262133f8e1c57db8674"> 1740</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_ONCE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_CFG_ONCE_MASK) &gt;&gt; SEI_CTRL_POS_SMP_CFG_ONCE_SHIFT)</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160; </div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment"> * LAT_SEL (RW)</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment"> * Latch selection</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment"> * 0: latch 0</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment"> * 1: latch 1</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment"> * 2: latch 2</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment"> * 3: latch 3</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4074f265ee9f0777c1f4541c09665afb"> 1751</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_LAT_SEL_MASK (0x30000UL)</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a598d8788968e507e72fef7dabf83a2e0"> 1752</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_LAT_SEL_SHIFT (16U)</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a226f71de7d0cb4f27a91e277af8d1754"> 1753</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_LAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_CFG_LAT_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_CFG_LAT_SEL_MASK)</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2c73bb7783bb6d4e00703e0d4596489d"> 1754</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_LAT_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_CFG_LAT_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_CFG_LAT_SEL_SHIFT)</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160; </div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment"> * WINDOW (RW)</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment"> * Sample window, in clock cycle</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acba97368171540ac7850a1de6f48e572"> 1761</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_WINDOW_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a76b0275e581ab4e8503141ca863b2064"> 1762</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_WINDOW_SHIFT (0U)</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acb147b39f21ed8fba92382d4f3a58bfb"> 1763</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_WINDOW_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_CFG_WINDOW_SHIFT) &amp; SEI_CTRL_POS_SMP_CFG_WINDOW_MASK)</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a568c68c3e0c74462a7a182b51664170d"> 1764</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_WINDOW_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_CFG_WINDOW_MASK) &gt;&gt; SEI_CTRL_POS_SMP_CFG_WINDOW_SHIFT)</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160; </div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_DAT */</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment"> * DAT_SEL (RW)</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment"> * Data register sampled, each bit represent a data register</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#add76b7e9361106ff3093e8146854a11d"> 1772</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_DAT_DAT_SEL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7c2a9fa979442360e7c76cc99e9a7b74"> 1773</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_DAT_DAT_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae4ac3056a30077dd76befa07c5afb108"> 1774</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_DAT_DAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_DAT_DAT_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_DAT_DAT_SEL_MASK)</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adae8750e6c63a6b3990900d8a85494d9"> 1775</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_DAT_DAT_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_DAT_DAT_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_DAT_DAT_SEL_SHIFT)</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160; </div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_POS */</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment"> * POS (RW)</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment"> * Sample override position</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0b59034d6c70179c5e75e2e4aa274160"> 1783</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_POS_POS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aafa31e8f6b8c00118c2bcc4c10bda515"> 1784</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_POS_POS_SHIFT (0U)</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af35d5f090f968c0a85fa8d24f4c6313a"> 1785</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_POS_POS_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_POS_POS_SHIFT) &amp; SEI_CTRL_POS_SMP_POS_POS_MASK)</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3c7ff7d994ba474e33d04df8bca19bbb"> 1786</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_POS_POS_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_POS_POS_MASK) &gt;&gt; SEI_CTRL_POS_SMP_POS_POS_SHIFT)</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160; </div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_REV */</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment"> * REV (RW)</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment"> * Sample override revolution</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a601fc2d2c6cfb0d451baa7c9a04e6629"> 1794</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_REV_REV_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afe64d009bf82ef4e3a3c23fd70ffdfe8"> 1795</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_REV_REV_SHIFT (0U)</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5eec385556c51763c1ab77bebe4fe263"> 1796</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_REV_REV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_REV_REV_SHIFT) &amp; SEI_CTRL_POS_SMP_REV_REV_MASK)</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a88f6387d5314b523fb8927a144bd87c6"> 1797</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_REV_REV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_REV_REV_MASK) &gt;&gt; SEI_CTRL_POS_SMP_REV_REV_SHIFT)</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160; </div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_SPD */</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment"> * SPD (RW)</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment"> * Sample override speed</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a841701eff89cb5a8240fb653472e01d1"> 1805</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_SPD_SPD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a08e45077d4e9d11da842e53a7512ad62"> 1806</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_SPD_SPD_SHIFT (0U)</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a572e4777df6154d087ced069f3a3dfac"> 1807</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_SPD_SPD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_SPD_SPD_SHIFT) &amp; SEI_CTRL_POS_SMP_SPD_SPD_MASK)</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4cdcfdb09b7721ee5b69c865e5ae0d7c"> 1808</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_SPD_SPD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_SPD_SPD_MASK) &gt;&gt; SEI_CTRL_POS_SMP_SPD_SPD_SHIFT)</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160; </div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_ACC */</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment"> * ACC (RW)</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment"> * Sample override accelerate</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0e67bbb26fb7722351428f965b324ddf"> 1816</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_ACC_ACC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa0f542fce489239b0854eee53c9e231c"> 1817</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_ACC_ACC_SHIFT (0U)</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8443744a2bbb40243d040cc3c92a1f1d"> 1818</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_ACC_ACC_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_ACC_ACC_SHIFT) &amp; SEI_CTRL_POS_SMP_ACC_ACC_MASK)</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5272b00c39c1ee690f55934a988930b6"> 1819</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_ACC_ACC_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_ACC_ACC_MASK) &gt;&gt; SEI_CTRL_POS_SMP_ACC_ACC_SHIFT)</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160; </div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_EN */</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment"> * ACC_EN (RW)</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment"> * Position include acceleration</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment"> * 0: use acceleration from update override acceleration register</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment"> * 1: use acceleration from data register</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adba2f91b60cb0c7227f9492de53720ab"> 1829</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adab2e668d79d3dc2888e3829f4be9feb"> 1830</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_EN_SHIFT (31U)</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1189ca0e8bc46f73a8bc4d10561332aa"> 1831</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_ACC_EN_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_ACC_EN_MASK)</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acc14aec776649ddd0d3f257ea1131e42"> 1832</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_ACC_EN_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_ACC_EN_SHIFT)</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160; </div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment"> * ACC_SEL (RW)</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment"> * Data register for acceleration transfer</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4dfa6451e465fab99f5e0f88463c42e1"> 1839</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_SEL_MASK (0x1F000000UL)</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae92407070a32ae31d8071361f4723557"> 1840</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_SEL_SHIFT (24U)</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa42007533eb423e0eed9dd5ceeda554a"> 1841</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_ACC_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_ACC_SEL_MASK)</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad9163b7133844e15f01a5dbe4d87c679"> 1842</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_ACC_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_ACC_SEL_SHIFT)</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160; </div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment"> * SPD_EN (RW)</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment"> * Position include speed</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment"> * 0: use speed from update override speed register</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment"> * 1: use speed from data register</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaf68c1a1983120626022457696830130"> 1851</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_EN_MASK (0x800000UL)</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a14468031bdb4748b24fb11616a864a14"> 1852</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_EN_SHIFT (23U)</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abc478e6fe205077e5fb8587c5d2c00fb"> 1853</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_SPD_EN_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_SPD_EN_MASK)</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa594a8fc312db4ee238e900697682c51"> 1854</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_SPD_EN_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_SPD_EN_SHIFT)</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160; </div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment"> * SPD_SEL (RW)</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment"> * Data register for speed transfer</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a20a01271ea49f8faa2a1ad108bf71c3f"> 1861</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_SEL_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6abc7f27c746946c416f41f58eb721c9"> 1862</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_SEL_SHIFT (16U)</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae5e196892966ddbdad1967ccdd81b14f"> 1863</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_SPD_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_SPD_SEL_MASK)</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa633e71ad8045d701068dfd6482542e9"> 1864</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_SPD_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_SPD_SEL_SHIFT)</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160; </div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment"> * REV_EN (RW)</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment"> * Position include revolution</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment"> * 0: use revolution from update override revolution register</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment"> * 1: use revolution from data register</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae9cb71d612faedb4e4d6ad7f7a110ec1"> 1873</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_EN_MASK (0x8000U)</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a16b40d2cdbc2fe06ee2f376b9054d7db"> 1874</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_EN_SHIFT (15U)</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa2357c2459343eec0f501cddc73c3b3a"> 1875</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_REV_EN_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_REV_EN_MASK)</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a29d26dc3c4e2d8b8636cf4d64f57e3f1"> 1876</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_REV_EN_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_REV_EN_SHIFT)</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160; </div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment"> * REV_SEL (RW)</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment"> * Data register for revolution transfer</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2284931e130f95288edd343cd35d5a80"> 1883</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_SEL_MASK (0x1F00U)</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a28a6c768e8fbce4bb4fbbec2dab6a9ae"> 1884</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_SEL_SHIFT (8U)</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a08295321012912c0e59f7ac73b22b8e4"> 1885</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_REV_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_REV_SEL_MASK)</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a80d6c5b6978803af3176c3137280757c"> 1886</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_REV_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_REV_SEL_SHIFT)</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160; </div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment"> * POS_EN (RW)</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment"> * Position include position</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment"> * 0: use position from update override position register</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment"> * 1: use position from data register</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6f207823dc33f2b4c2466f873023d8c9"> 1895</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_EN_MASK (0x80U)</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af7f39ffa3dfacd33aaf02496595d43f9"> 1896</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_EN_SHIFT (7U)</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab715a31c97c16b69794b4f36ce30f65b"> 1897</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_POS_EN_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_POS_EN_MASK)</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6761ca9f9d9e173c8c8e5e5f72ddca30"> 1898</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_POS_EN_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_POS_EN_SHIFT)</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160; </div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment"> * POS_SEL (RW)</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment"> * Data register for position transfer</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a89c3028ce67cb049cb499fc10f4e9118"> 1905</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_SEL_MASK (0x1FU)</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a55088c23bd7d157d520d6ff8f13a6428"> 1906</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a76500238c12b50e2d1d58424d347296c"> 1907</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_POS_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_POS_SEL_MASK)</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3ac296c0170f467a399b9d85167729c4"> 1908</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_POS_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_POS_SEL_SHIFT)</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160; </div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_CFG */</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment"> * TIME_OVRD (RW)</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment"> * Use override time</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment"> * 0: use time sample from motor group</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment"> * 1: use override time</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3df7a5a48cb921e19d373d2a35c2c528"> 1918</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_TIME_OVRD_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a310372a155520ba06fa7843b52002e08"> 1919</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_TIME_OVRD_SHIFT (31U)</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a48126b39b2a7418350d5a62fa6b6860d"> 1920</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_TIME_OVRD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_CFG_TIME_OVRD_SHIFT) &amp; SEI_CTRL_POS_UPD_CFG_TIME_OVRD_MASK)</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4e0f29e2e7cfefcb356ad7bd5ff442a1"> 1921</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_TIME_OVRD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_CFG_TIME_OVRD_MASK) &gt;&gt; SEI_CTRL_POS_UPD_CFG_TIME_OVRD_SHIFT)</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160; </div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment"> * ONERR (RW)</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment"> * Sample one time</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment"> * 0: Sample during windows time</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment"> * 1: Close sample window after first sample</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abc16fb668d8c4610405fab1e40c9ec3e"> 1930</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_ONERR_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a07034eb215e960bc65b5567f05327f37"> 1931</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_ONERR_SHIFT (24U)</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5dcbbca580b08c038a7fc34afd68f5b5"> 1932</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_ONERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_CFG_ONERR_SHIFT) &amp; SEI_CTRL_POS_UPD_CFG_ONERR_MASK)</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6621d1d5f6910457377826303bdd19ba"> 1933</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_ONERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_CFG_ONERR_MASK) &gt;&gt; SEI_CTRL_POS_UPD_CFG_ONERR_SHIFT)</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160; </div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment"> * LAT_SEL (RW)</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment"> * Latch selection</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment"> * 0: latch 0</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment"> * 1: latch 1</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment"> * 2: latch 2</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment"> * 3: latch 3</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a105c105135dc535f0bdcdcfd17adae2b"> 1944</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_LAT_SEL_MASK (0x30000UL)</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa2fd6443d2c928c8f6ca695ff20078ef"> 1945</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_LAT_SEL_SHIFT (16U)</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acd020d1f914f9701ee5bf6c9cd103c78"> 1946</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_LAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_CFG_LAT_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_CFG_LAT_SEL_MASK)</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adc6c655b03b91a465fc7276febeb792a"> 1947</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_LAT_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_CFG_LAT_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_CFG_LAT_SEL_SHIFT)</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160; </div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_DAT */</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment"> * DAT_SEL (RW)</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment"> * Data register sampled, each bit represent a data register</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a13f133879391d21edc3253778c2b58a2"> 1955</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_DAT_DAT_SEL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aca006ff9b9c4898e897e53989c883dbf"> 1956</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_DAT_DAT_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a68e4205fce440a60203f951f24d4ec34"> 1957</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_DAT_DAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_DAT_DAT_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_DAT_DAT_SEL_MASK)</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a485180f954828b355e94eb65d2c3b005"> 1958</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_DAT_DAT_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_DAT_DAT_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_DAT_DAT_SEL_SHIFT)</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160; </div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_TIME */</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment"> * TIME (RW)</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment"> * Update override time</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7a135091344e6528107f4825eaec23ed"> 1966</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_TIME_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af648b1acb3be1625895234eccacef503"> 1967</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_TIME_TIME_SHIFT (0U)</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1d4c9fdc7c89c2e7c2c52d91f9ebf0a7"> 1968</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_TIME_TIME_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_TIME_TIME_SHIFT) &amp; SEI_CTRL_POS_UPD_TIME_TIME_MASK)</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a25d042b215ebc681bfa3203236841d3d"> 1969</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_TIME_TIME_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_TIME_TIME_MASK) &gt;&gt; SEI_CTRL_POS_UPD_TIME_TIME_SHIFT)</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160; </div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_POS */</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment"> * POS (RW)</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment"> * Update override position</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af756577666ee578a8fc3d5b48c874e42"> 1977</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_POS_POS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a20be38c9c097a376c2ada204ddc7cb85"> 1978</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_POS_POS_SHIFT (0U)</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a198cb503f6442d47adccd4ecb40cf157"> 1979</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_POS_POS_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_POS_POS_SHIFT) &amp; SEI_CTRL_POS_UPD_POS_POS_MASK)</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a83eaa950265e5a7629a8c77d71fbd78e"> 1980</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_POS_POS_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_POS_POS_MASK) &gt;&gt; SEI_CTRL_POS_UPD_POS_POS_SHIFT)</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160; </div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_REV */</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment"> * REV (RW)</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment"> * Update override revolution</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afc5f0fae36b6a583a538e7edefbd3793"> 1988</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_REV_REV_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac9ce8d24dc42e594a06282c6fa5b53f0"> 1989</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_REV_REV_SHIFT (0U)</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a731d77a621c7e8b6925a2a4994ff1cda"> 1990</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_REV_REV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_REV_REV_SHIFT) &amp; SEI_CTRL_POS_UPD_REV_REV_MASK)</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afdead01820fa5028c0465c7184fe45d5"> 1991</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_REV_REV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_REV_REV_MASK) &gt;&gt; SEI_CTRL_POS_UPD_REV_REV_SHIFT)</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160; </div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_SPD */</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment"> * SPD (RW)</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment"> * Update override speed</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a39da2e365b43353fa16d09f3d5d03164"> 1999</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_SPD_SPD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a266532309e71edd4c78befdaffd6c7cd"> 2000</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_SPD_SPD_SHIFT (0U)</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4c6d5e11a208023a16dfbd6c6e1b1ca8"> 2001</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_SPD_SPD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_SPD_SPD_SHIFT) &amp; SEI_CTRL_POS_UPD_SPD_SPD_MASK)</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aea396014204835c789facc0276c09f24"> 2002</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_SPD_SPD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_SPD_SPD_MASK) &gt;&gt; SEI_CTRL_POS_UPD_SPD_SPD_SHIFT)</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160; </div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_ACC */</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment"> * ACC (RW)</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment"> * Update override accelerate</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae598f8d2655f825db88c978016ca2009"> 2010</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_ACC_ACC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aba4deb9a458c19750ff8f6208ee4ceac"> 2011</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_ACC_ACC_SHIFT (0U)</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1a5b263a591152b1a7be4c75dd661ebb"> 2012</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_ACC_ACC_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_ACC_ACC_SHIFT) &amp; SEI_CTRL_POS_UPD_ACC_ACC_MASK)</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0056a27771f7b4303723b7880e7e8a51"> 2013</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_ACC_ACC_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_ACC_ACC_MASK) &gt;&gt; SEI_CTRL_POS_UPD_ACC_ACC_SHIFT)</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160; </div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_VAL */</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment"> * ACC (RO)</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment"> * Position include acceleration</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6537e946503912da633c9fd6e439538f"> 2021</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_ACC_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8c0975b3337d7a4390021a078962df34"> 2022</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_ACC_SHIFT (31U)</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6e22246c9a0b094c9101ca624ebfc587"> 2023</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_ACC_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_VAL_ACC_MASK) &gt;&gt; SEI_CTRL_POS_SMP_VAL_ACC_SHIFT)</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160; </div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment"> * SPD (RO)</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment"> * Position include speed</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa1422c33649afdb091149da90b03da30"> 2030</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_SPD_MASK (0x800000UL)</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad7e4bd0bed6047062d2139409997f5ef"> 2031</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_SPD_SHIFT (23U)</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ace9d5cdcd13814bcfc4c287826b5924d"> 2032</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_SPD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_VAL_SPD_MASK) &gt;&gt; SEI_CTRL_POS_SMP_VAL_SPD_SHIFT)</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160; </div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment"> * REV (RO)</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment"> * Position include revolution</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac1a02cb8dcdc1b01a32f97dff7008856"> 2039</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_REV_MASK (0x8000U)</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a316c709b698178ea383e9921e43f168a"> 2040</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_REV_SHIFT (15U)</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aefbc0848df5edee712cdbf01b994e346"> 2041</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_REV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_VAL_REV_MASK) &gt;&gt; SEI_CTRL_POS_SMP_VAL_REV_SHIFT)</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160; </div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment"> * POS (RO)</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment"> * Position include position</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afef257f6982d0d61843253f71e746128"> 2048</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_POS_MASK (0x80U)</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae328bcd7df7dd2e08d645480e60ffa70"> 2049</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_POS_SHIFT (7U)</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa6782214eab83a4e326f7e98a16d040f"> 2050</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_POS_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_VAL_POS_MASK) &gt;&gt; SEI_CTRL_POS_SMP_VAL_POS_SHIFT)</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160; </div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_STS */</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment"> * OCCUR (RO)</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment"> * Sample occured</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment"> * 0: Sample not happened</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment"> * 1: Sample occured</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ada8d5934b1d3dd1977d5a821371c053d"> 2060</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_OCCUR_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab062dc663e50f9d60a2383dcb26dbeb5"> 2061</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_OCCUR_SHIFT (24U)</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adf43e969c7c7d10b8e1a180fe0d755c8"> 2062</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_OCCUR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_STS_OCCUR_MASK) &gt;&gt; SEI_CTRL_POS_SMP_STS_OCCUR_SHIFT)</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160; </div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment"> * WIN_CNT (RO)</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment"> * Sample window counter</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a234bc7b8c9742480e321c9da3cf3b14a"> 2069</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_WIN_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a03b6bbe8cf2dce4dde735fe77beef706"> 2070</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_WIN_CNT_SHIFT (0U)</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1bb703875303b8af52b1d01df2d6c204"> 2071</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_WIN_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_STS_WIN_CNT_MASK) &gt;&gt; SEI_CTRL_POS_SMP_STS_WIN_CNT_SHIFT)</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160; </div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: TIME_IN */</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment"> * TIME (RO)</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment"> * input time</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8d6840b0fc6405febe3868c0f85a8647"> 2079</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_TIME_IN_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4ee46f2fcd59be4c15cf81690d46dde2"> 2080</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_TIME_IN_TIME_SHIFT (0U)</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a513a21436191109c74ca0261376e26db"> 2081</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_TIME_IN_TIME_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_TIME_IN_TIME_MASK) &gt;&gt; SEI_CTRL_POS_TIME_IN_TIME_SHIFT)</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160; </div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: POS_IN */</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment"> * POS (RO)</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment"> * Input position</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a20e547f6d03942fdd4dd1ff926942141"> 2089</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_POS_IN_POS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a322ddd3deb6be6335e7b6a6e459b205f"> 2090</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_POS_IN_POS_SHIFT (0U)</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4ab0f09f0f43c480221a41ff031fa530"> 2091</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_POS_IN_POS_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_POS_IN_POS_MASK) &gt;&gt; SEI_CTRL_POS_POS_IN_POS_SHIFT)</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160; </div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: REV_IN */</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment"> * REV (RO)</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment"> * Input revolution</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5a00f0b4f4542b991ce83ded113b1683"> 2099</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_REV_IN_REV_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a463ab780d161b79dfa7d9f186e4e4e78"> 2100</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_REV_IN_REV_SHIFT (0U)</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a06606ebd230ac8fd8ba2147c82643dfd"> 2101</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_REV_IN_REV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_REV_IN_REV_MASK) &gt;&gt; SEI_CTRL_POS_REV_IN_REV_SHIFT)</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160; </div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: SPD_IN */</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment"> * SPD (RO)</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment"> * Input speed</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2d5c6fa5ac143629089c0247eeef8697"> 2109</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SPD_IN_SPD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2cebcd8c0d459013ac8964794e693bed"> 2110</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SPD_IN_SPD_SHIFT (0U)</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a88162581cd07f3c0cd77fddf7e2514e6"> 2111</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_SPD_IN_SPD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SPD_IN_SPD_MASK) &gt;&gt; SEI_CTRL_POS_SPD_IN_SPD_SHIFT)</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160; </div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: ACC_IN */</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment"> * ACC (RO)</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment"> * Input accelerate</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a13b8e320418e1cdcf765c01db1119c77"> 2119</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_ACC_IN_ACC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a22ad48b4895ede3843028936c4f815fc"> 2120</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_ACC_IN_ACC_SHIFT (0U)</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8d05673f671e244ea734e9c0acdec549"> 2121</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_ACC_IN_ACC_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_ACC_IN_ACC_MASK) &gt;&gt; SEI_CTRL_POS_ACC_IN_ACC_SHIFT)</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160; </div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_STS */</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment"> * UPD_ERR (RO)</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment"> * Update  error</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment"> * 0: data receive normally</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment"> * 1: data receive error</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab6547c5ade64e2a026cd4b0e572a7074"> 2131</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_STS_UPD_ERR_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae54558f7acc3b2ac08d296ae29852917"> 2132</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_STS_UPD_ERR_SHIFT (24U)</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9045d67260b86db4d32b350a718b1e89"> 2133</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_POS_UPD_STS_UPD_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_STS_UPD_ERR_MASK) &gt;&gt; SEI_CTRL_POS_UPD_STS_UPD_ERR_SHIFT)</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160; </div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: INT_EN */</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment"> * TRG_ERR3 (RW)</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment"> * Trigger3 failed</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a70bdc08ab1e5457b5b07d2f611ffa775"> 2141</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR3_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac3f5e11d0223137effd9d922381cf698"> 2142</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR3_SHIFT (31U)</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2cf7a1fc56bd1acc4390ea1ec4644c79"> 2143</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRG_ERR3_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR3_MASK)</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac5d8d5baf759a0bab014247445e25763"> 2144</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRG_ERR3_SHIFT)</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160; </div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment"> * TRG_ERR2 (RW)</span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment"> * Trigger2 failed</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7681285634afa85d211060c33b8aa51a"> 2151</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR2_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7b68197c7b63acb050b113e222964713"> 2152</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR2_SHIFT (30U)</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4185da5e4c738a84fa0f44934ee41627"> 2153</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRG_ERR2_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR2_MASK)</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aba297e6b4f4ca5aefff4ca0f1ebeade2"> 2154</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRG_ERR2_SHIFT)</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160; </div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment"> * TRG_ERR1 (RW)</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment"> * Trigger1 failed</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af20175cc0500985f2f81c52328772445"> 2161</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR1_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a03ff9e657bd90615ca2653b0bc88e20a"> 2162</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR1_SHIFT (29U)</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aea82f52c5c687682a7dfdf53c87ed480"> 2163</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRG_ERR1_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR1_MASK)</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8f0096bbe392f4ed74fbbde73bf0dfc4"> 2164</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRG_ERR1_SHIFT)</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160; </div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment"> * TRG_ERR0 (RW)</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment"> * Trigger0 failed</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6a3047eed0d731fb1be6151f9883e0d7"> 2171</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR0_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a27a55fc7daca8df574333941647fea2d"> 2172</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR0_SHIFT (28U)</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5653a39ca6f10ef1552f0ccc1e72a7aa"> 2173</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRG_ERR0_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR0_MASK)</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5a98797067b13a9f5fbedf5b4576dd23"> 2174</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRG_ERR0_SHIFT)</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160; </div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment"> * TRIGER3 (RW)</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment"> * Trigger3</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2bbfb8e7b137688ba3d1020c757b083c"> 2181</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER3_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a04d1f64f6d50e6d0ebee8a0042808a25"> 2182</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER3_SHIFT (27U)</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aae36fff7bb39b5d6c2a830c104a9a52f"> 2183</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRIGER3_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER3_MASK)</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5fb9b0ca4cd8b55240c4a889a4dfbb48"> 2184</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRIGER3_SHIFT)</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160; </div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment"> * TRIGER2 (RW)</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="comment"> * Trigger2</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae8185c08975c4595b1131495ec1dc939"> 2191</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER2_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a529b6fc2d8fafb69f46ad87178c0a87b"> 2192</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER2_SHIFT (26U)</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8effff6745b9ba2fc08c5edc55da3a18"> 2193</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRIGER2_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER2_MASK)</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4be38c149d9ca3fd7907c5c3ea132ca1"> 2194</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRIGER2_SHIFT)</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160; </div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment"> * TRIGER1 (RW)</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment"> * Trigger1</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa447c4d2dee9297d6d9f026521bf59ab"> 2201</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER1_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab180c0037970cf02f17f03161b0bc3ea"> 2202</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER1_SHIFT (25U)</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5ecd6c0c35f8936c9509d337bc9c56f3"> 2203</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRIGER1_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER1_MASK)</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae6a01b84d11eda5d609cf28e69c57877"> 2204</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRIGER1_SHIFT)</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160; </div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment"> * TRIGER0 (RW)</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment"> * Trigger0</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adf5f92416abfa979878484afffd7e472"> 2211</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER0_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a159d1bc1f2f48520ccbefc927b1e733e"> 2212</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER0_SHIFT (24U)</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afe69927051add2455e670f7a57c77080"> 2213</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRIGER0_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER0_MASK)</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6ce91742b4985bab0a856769bc8c254e"> 2214</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRIGER0_SHIFT)</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160; </div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment"> * SMP_ERR (RW)</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment"> * Sample error</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9ff4baf570d88e9cc1b7159233832006"> 2221</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_SMP_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9b5d17704280970f5beacb541908bd32"> 2222</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_SMP_ERR_SHIFT (20U)</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3d75f7febe3e236ed7eb5716f4554c50"> 2223</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_SMP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_SMP_ERR_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_SMP_ERR_MASK)</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abc2ce81c835efb377ca31b0684e4ecc7"> 2224</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_SMP_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_SMP_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_SMP_ERR_SHIFT)</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160; </div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment"> * LATCH3 (RW)</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment"> * Latch3</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab00913fad93ef87209aef4a8bb5daf95"> 2231</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH3_MASK (0x80000UL)</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a50831cd0c0c1f4a5a09febf557d524af"> 2232</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH3_SHIFT (19U)</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8c7839ac7126d54382b238d22ad4cb8f"> 2233</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_LATCH3_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_LATCH3_MASK)</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adcbc0b96cff95f85d17683349cb7d8f1"> 2234</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_LATCH3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_LATCH3_SHIFT)</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160; </div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment"> * LATCH2 (RW)</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment"> * Latch2</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7d0a7fe6dd56dd38f77ca2e3b4df6dd1"> 2241</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH2_MASK (0x40000UL)</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a49bffec247b5c4febb0233827cf31e94"> 2242</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH2_SHIFT (18U)</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aec70c1252c2923e5887dde2febe077f0"> 2243</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_LATCH2_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_LATCH2_MASK)</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9c3c59c4f70c767a792121929314fbff"> 2244</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_LATCH2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_LATCH2_SHIFT)</span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160; </div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment"> * LATCH1 (RW)</span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment"> * Latch1</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8e19ffa0a5ae5f20c28f8d914439aaaa"> 2251</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH1_MASK (0x20000UL)</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4f845c1d8655903f685f0075abdb64dd"> 2252</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH1_SHIFT (17U)</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8861d342884a1b222d21b15b62699503"> 2253</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_LATCH1_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_LATCH1_MASK)</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6e331d2b3facda69d86c3de5198949e8"> 2254</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_LATCH1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_LATCH1_SHIFT)</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160; </div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment"> * LATCH0 (RW)</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment"> * Latch0</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a64cde4e4705b4f3dea13b34e548ebc51"> 2261</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH0_MASK (0x10000UL)</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a392e6cbfce42f0fbe0f98f566cff590e"> 2262</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH0_SHIFT (16U)</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a225c8f4c72d717978ff83f6c6fca4e67"> 2263</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_LATCH0_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_LATCH0_MASK)</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5e8a249c6c444fd94741791309c9bc3d"> 2264</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_LATCH0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_LATCH0_SHIFT)</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160; </div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="comment"> * TIMEOUT (RW)</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment"> * Timeout</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae0ab9de2a85911003b06158aaefa24e8"> 2271</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TIMEOUT_MASK (0x2000U)</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7aaad6b48305515fde8cc186f7596d99"> 2272</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TIMEOUT_SHIFT (13U)</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac231649c75a79ee4a4479fc74d9d2fa9"> 2273</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TIMEOUT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TIMEOUT_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TIMEOUT_MASK)</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a404f81357fb44a271ea9e466a2f5d476"> 2274</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TIMEOUT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TIMEOUT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TIMEOUT_SHIFT)</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160; </div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment"> * TRX_ERR (RW)</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment"> * Transfer error</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a14139c56061b504bf8d5a77e270a63d6"> 2281</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRX_ERR_MASK (0x1000U)</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7cf3f0c36c5ac0076d95764014c5a317"> 2282</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRX_ERR_SHIFT (12U)</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8cf4244ee04e37a71778adfd474c8985"> 2283</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRX_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRX_ERR_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRX_ERR_MASK)</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad9bed77463396e1eb5000b142cd21e53"> 2284</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRX_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRX_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRX_ERR_SHIFT)</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160; </div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment"> * INSTR1_END (RW)</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment"> * Instruction 1 end</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aecfb74d9d6784112c00a12ec1cd668f2"> 2291</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_END_MASK (0x800U)</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a45a12b403612b0a71101c108c2f8274d"> 2292</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_END_SHIFT (11U)</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9c5534653a6d14aab8216563bb1b866b"> 2293</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_INSTR1_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_INSTR1_END_MASK)</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a15ccda36fc1f5750b21cca0c51f03bd2"> 2294</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_INSTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_INSTR1_END_SHIFT)</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160; </div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment"> * INSTR0_END (RW)</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment"> * Instruction 0 end</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae7f70db26d9d5b2fb4ce372826af94cb"> 2301</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_END_MASK (0x400U)</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4057ce2ccd48f045abce89639bda1d0c"> 2302</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_END_SHIFT (10U)</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0fa88043fe02df8c44c9e1240d127e9f"> 2303</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_INSTR0_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_INSTR0_END_MASK)</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a01c51ca800d93b8addfd61c45a04271d"> 2304</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_INSTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_INSTR0_END_SHIFT)</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160; </div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment"> * PTR1_END (RW)</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment"> * Pointer 1 end</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9e5f3e5d3b7796c8af8ad52798156abc"> 2311</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_END_MASK (0x200U)</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a16aac9b8d63debaf6859247f077735aa"> 2312</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_END_SHIFT (9U)</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a502c54c1a4e8550cff6643e270e5f370"> 2313</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_PTR1_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_PTR1_END_MASK)</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a27b60651876849c346ad743e6d9e4466"> 2314</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_PTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_PTR1_END_SHIFT)</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160; </div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment"> * PTR0_END (RW)</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment"> * Pointer 0 end</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3b8d0da23fb7c3066c2001b167d512b1"> 2321</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_END_MASK (0x100U)</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8aa430e78d19d74da396fb16ab655e8f"> 2322</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_END_SHIFT (8U)</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2b04b62c7fb4b99bda81c078239db1e8"> 2323</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_PTR0_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_PTR0_END_MASK)</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a47d69c21ffc16ac061f84695480fdcac"> 2324</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_PTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_PTR0_END_SHIFT)</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160; </div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment"> * INSTR1_ST (RW)</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="comment"> * Instruction 1 start</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9e1a72dd8a1af7334db1b2b7e2ad950a"> 2331</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_ST_MASK (0x80U)</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab9ca2b035847feedd3e71843e2bbba00"> 2332</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_ST_SHIFT (7U)</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a14e50a976f7c6496126a151bac4e5edd"> 2333</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_INSTR1_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_INSTR1_ST_MASK)</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a31b3a1f65a98864f7986124922c8a674"> 2334</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_INSTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_INSTR1_ST_SHIFT)</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160; </div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment"> * INSTR0_ST (RW)</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment"> * Instruction 0 start</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3094db510b8e9212ecd1c736f17e3d66"> 2341</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_ST_MASK (0x40U)</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a04e550c90a9ff392f150e54073054e0e"> 2342</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_ST_SHIFT (6U)</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a33da6caedcaa5245ce864bf495b81c3e"> 2343</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_INSTR0_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_INSTR0_ST_MASK)</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac858a78d31234e8dddf6f71ccf432cdf"> 2344</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_INSTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_INSTR0_ST_SHIFT)</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160; </div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment"> * PTR1_ST (RW)</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment"> * Pointer 1 start</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac134a56ec40eaea072cf7179e05ad8da"> 2351</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_ST_MASK (0x20U)</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1e3128bc74262b2fa3064c26cc2d3689"> 2352</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_ST_SHIFT (5U)</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a50f7858f1c19ef757933855da03f6acc"> 2353</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_PTR1_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_PTR1_ST_MASK)</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0e9d53e6709d0bb25beec00526f0caee"> 2354</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_PTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_PTR1_ST_SHIFT)</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160; </div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment"> * PTR0_ST (RW)</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment"> * Pointer 0 start</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abe264c7cc9643b570a4b94136e7d28d6"> 2361</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_ST_MASK (0x10U)</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abc133ea96a463f545fdb659f2be6eb0a"> 2362</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_ST_SHIFT (4U)</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a567dedfa395d3e391462bbfe3ba4938c"> 2363</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_PTR0_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_PTR0_ST_MASK)</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a60e8f72f9764aeef7c05c3a61d011c53"> 2364</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_PTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_PTR0_ST_SHIFT)</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160; </div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment"> * WDOG (RW)</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment"> * Watch dog</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a97b91edd3a6bdcf7bf6722a465801f2b"> 2371</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_WDOG_MASK (0x4U)</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab9ab94228a0dc997927aacd56195cdcc"> 2372</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_WDOG_SHIFT (2U)</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7a83f21c3beb3a9539e47550ff7615d8"> 2373</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_WDOG_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_WDOG_MASK)</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa34ac5159a3de83eb07dfcb98d0d9e26"> 2374</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_WDOG_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_WDOG_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_WDOG_SHIFT)</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160; </div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment"> * EXCEPT (RW)</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment"> * Exception</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aac72822c10acf5c4c9f595be5edf1fa4"> 2381</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_EXCEPT_MASK (0x2U)</span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a962a32991cb6137ee2a53e0a11ab7659"> 2382</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_EXCEPT_SHIFT (1U)</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acb187b47f3f9c31e9b30cbe5ba18c211"> 2383</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_EXCEPT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_EXCEPT_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_EXCEPT_MASK)</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9381de9ed8ee0a85ecd0566629b30a44"> 2384</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_EXCEPT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_EXCEPT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_EXCEPT_SHIFT)</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160; </div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment"> * STALL (RW)</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment"> * Stall</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a158ae2239a4d60ef8be7b4d96c4a6514"> 2391</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_STALL_MASK (0x1U)</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abc134aff15c022ed46bc73cbd40c39b9"> 2392</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_STALL_SHIFT (0U)</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad0bcb9b8181c47682b96967f44186196"> 2393</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_STALL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_STALL_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_STALL_MASK)</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ada7479331aa031164fefe00c306da6d1"> 2394</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_STALL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_STALL_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_STALL_SHIFT)</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160; </div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: INT_FLAG */</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment"> * TRG_ERR3 (W1C)</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment"> * Trigger3 failed</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aeb074598b84e10cf84639dd85423a6ac"> 2402</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8e2783131df99600cff2ad49311d73c1"> 2403</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_SHIFT (31U)</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae386607aad52d4ee700d1a0dde8a3210"> 2404</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_MASK)</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a065f86316c99964fb0d0a625140d1455"> 2405</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_SHIFT)</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160; </div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="comment"> * TRG_ERR2 (W1C)</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment"> * Trigger2 failed</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a55cee26ba3457e15db5c9f024665754b"> 2412</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3a430fc03a2a8db7fbe0fa76e18b1b83"> 2413</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_SHIFT (30U)</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aacdc35e34b6ae472bba71b854c26be01"> 2414</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_MASK)</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#addbc27ab978bba752ce8358dcb86402f"> 2415</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_SHIFT)</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160; </div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment"> * TRG_ERR1 (W1C)</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment"> * Trigger1 failed</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a87cad4a6fad9017b6e101fc3b57995c4"> 2422</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9ca7f1c72765fdb8483e26355138ef41"> 2423</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_SHIFT (29U)</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae7fe33bab5447ae19e4ee53fca0de33e"> 2424</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_MASK)</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a503046bfd610cce24bf080e7d1141db7"> 2425</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_SHIFT)</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160; </div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment"> * TRG_ERR0 (W1C)</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment"> * Trigger0 failed</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae3a9067b850ad1718b77fc60e108435c"> 2432</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae2b0cea2e158daabe86bd4a146298e7f"> 2433</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_SHIFT (28U)</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad74311b5df71c95aaba428eb6d2d93ea"> 2434</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_MASK)</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaaf2d1889a60bf10d33e5f060f754ea7"> 2435</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_SHIFT)</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160; </div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment"> * TRIGER3 (W1C)</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment"> * Trigger3</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acd36c42d83ca82c415dbaffd38d39cf9"> 2442</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER3_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aea08bee146e28d0ae67fea36f34234b8"> 2443</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER3_SHIFT (27U)</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acaa5c6c1efb0c3b28f61bbd4ee581b75"> 2444</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRIGER3_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER3_MASK)</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaa1923078b81b55f4051273caefe9446"> 2445</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRIGER3_SHIFT)</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160; </div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment"> * TRIGER2 (W1C)</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment"> * Trigger2</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae92f8ea6166b6e6524f11c714f62f6eb"> 2452</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER2_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a17cb90f68930c8fa0d1b339dc07f786c"> 2453</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER2_SHIFT (26U)</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aee5e49d19680a88037c28c5acaa2f9fe"> 2454</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRIGER2_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER2_MASK)</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af0e9b98f200e6348a6a4a769282e7070"> 2455</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRIGER2_SHIFT)</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160; </div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment"> * TRIGER1 (W1C)</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment"> * Trigger1</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a39d5cfd445bb246f0beff755b2495046"> 2462</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER1_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a51e4b71127dd3988ca704f877c441d42"> 2463</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER1_SHIFT (25U)</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1caf303f46272383523c748605e58a59"> 2464</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRIGER1_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER1_MASK)</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad0f07482021ce3aa2349f136061025f8"> 2465</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRIGER1_SHIFT)</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160; </div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment"> * TRIGER0 (W1C)</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment"> * Trigger0</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a78b2cf0aacdcad4a31a1bc330036fc49"> 2472</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER0_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a776418c2ddffa350024fd9aede94dbca"> 2473</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER0_SHIFT (24U)</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acb98bd7ed88772ea14b4bab533528df3"> 2474</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRIGER0_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER0_MASK)</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a754a8a24b782d49fb7de046d19fb7c7d"> 2475</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRIGER0_SHIFT)</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160; </div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment"> * SMP_ERR (W1C)</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment"> * Sample error</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5dac86f3407a070d9491496c30958346"> 2482</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9edfde1c87cbad28661f7b8b7e44a9a8"> 2483</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_SHIFT (20U)</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaa143396d8642ab4799e8530d088ae67"> 2484</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_MASK)</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a99a29b876ca986864809b291b67d6394"> 2485</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_SHIFT)</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160; </div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment"> * LATCH3 (W1C)</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="comment"> * Latch3</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac62a0a4aa215f9043a6ffdcde62e201a"> 2492</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH3_MASK (0x80000UL)</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a03e8809a1f9c80d27fe4212461154299"> 2493</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH3_SHIFT (19U)</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a297afc9508ceaeb362119e2ebb059c21"> 2494</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_LATCH3_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH3_MASK)</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a957bde79bf39ff26c50e419d85b3bcea"> 2495</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_LATCH3_SHIFT)</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160; </div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment"> * LATCH2 (W1C)</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment"> * Latch2</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1960efb834c5c042b8748de96bf251ed"> 2502</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH2_MASK (0x40000UL)</span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae0bcb2b016d93e4160a4c28f1a5f92bd"> 2503</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH2_SHIFT (18U)</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a889fd320418d859f4aa2f827e4534c92"> 2504</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_LATCH2_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH2_MASK)</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aac50bc4edef5c780205625909ae243bd"> 2505</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_LATCH2_SHIFT)</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160; </div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment"> * LATCH1 (W1C)</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment"> * Latch1</span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1f52a69d66c5bf735d39b5751b75ad0b"> 2512</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH1_MASK (0x20000UL)</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1df9f46fa2b9aa829d29cfbf848c3693"> 2513</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH1_SHIFT (17U)</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae8f714ff9fb5577e48629a2ae929d6b9"> 2514</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_LATCH1_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH1_MASK)</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a06278137e446c9c72fccffa66261908e"> 2515</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_LATCH1_SHIFT)</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160; </div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment"> * LATCH0 (W1C)</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment"> * Latch0</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afac635e87cba92da024bfc736f701f88"> 2522</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH0_MASK (0x10000UL)</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af5807c067a020b02c0ff3d1ea2bceb1d"> 2523</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH0_SHIFT (16U)</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5d3fe41acbf903ba0de5709007a65ffc"> 2524</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_LATCH0_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH0_MASK)</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a47274e6be92cfb24d2565f283a4e8987"> 2525</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_LATCH0_SHIFT)</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160; </div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment"> * TIMEOUT (W1C)</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment"> * Timeout</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a79a4f772b97fdd5c06784f3658f8f689"> 2532</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_MASK (0x2000U)</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac9d03e377481868a5d97c2eaa6940091"> 2533</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_SHIFT (13U)</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abac90f7150fba46bb3e78053beab2339"> 2534</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_MASK)</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae21203c0015e03bd4a949be920b41146"> 2535</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_SHIFT)</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160; </div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment"> * TRX_ERR (W1C)</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="comment"> * Transfer error</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a02cba73c0da74d3fe82362995ff7c525"> 2542</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_MASK (0x1000U)</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aae6e93655d9448db16c08925f904c8bd"> 2543</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_SHIFT (12U)</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa0d998e613aed202bed98fb27d678b66"> 2544</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_MASK)</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1df7033340594d4a36cc1e766bededc4"> 2545</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_SHIFT)</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160; </div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment"> * INSTR1_END (W1C)</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment"> * Instruction 1 end</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a66033ab9869db628254b3ac378185d12"> 2552</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_MASK (0x800U)</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3dbc06c706895f53bb941a2f969910bd"> 2553</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_SHIFT (11U)</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8bd62ce1eb528eeb75da8a852187047b"> 2554</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_MASK)</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4fe1da3160b7b68941c3a09cca922724"> 2555</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_SHIFT)</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160; </div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment"> * INSTR0_END (W1C)</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment"> * Instruction 0 end</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad45a80b4629c35a44880641fabab5534"> 2562</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_MASK (0x400U)</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2e8eccd523d044fd1c342017b049f99d"> 2563</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_SHIFT (10U)</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac3ab79f8b565f604a49ca64450ff3902"> 2564</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_MASK)</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab3d4b98703371d5a97529d65c230dc0a"> 2565</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_SHIFT)</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160; </div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment"> * PTR1_END (W1C)</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment"> * Pointer 1 end</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8cbdc451b2424afdfd7005fc0a8190dc"> 2572</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_END_MASK (0x200U)</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad3aa14fc74a0e64610132f37ddc04922"> 2573</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_END_SHIFT (9U)</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a136972455826af3eb7db0fa9c1dbe096"> 2574</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_PTR1_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR1_END_MASK)</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaee783e971ce9e13ec42276cf4a4369a"> 2575</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_PTR1_END_SHIFT)</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160; </div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment"> * PTR0_END (W1C)</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment"> * Pointer 0 end</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5a3cd3f6341dd7fa0302b94231c6fd0c"> 2582</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_END_MASK (0x100U)</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6254cdb7c44375d8e7bd8fc8f7b0b97e"> 2583</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_END_SHIFT (8U)</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a724e23d7159b8dba7c8184cbe54aaa6b"> 2584</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_PTR0_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR0_END_MASK)</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a712fba7c7052d0cbed8fe423e41f0203"> 2585</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_PTR0_END_SHIFT)</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160; </div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment"> * INSTR1_ST (W1C)</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment"> * Instruction 1 start</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab5bcfc407567e8e93ba2bad9964ec958"> 2592</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_MASK (0x80U)</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a133ccec346e81e360108a6a1ce3a59a9"> 2593</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_SHIFT (7U)</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae42623aeb3024e51da01b2f7ff506753"> 2594</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_MASK)</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2f57af403fdb60964f5fb8dfabb6fd16"> 2595</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_SHIFT)</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160; </div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment"> * INSTR0_ST (W1C)</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment"> * Instruction 0 start</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8852e25a19a9cf60becc56fb920a2917"> 2602</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_MASK (0x40U)</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a34ec15e74b8639d6d20f9cfb4fc6dd2d"> 2603</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_SHIFT (6U)</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afdbdd296d8b3040a757f1c222c14581b"> 2604</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_MASK)</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4f1e13b6001cbe41ca052f92cc0d9c8d"> 2605</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_SHIFT)</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160; </div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment"> * PTR1_ST (W1C)</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment"> * Pointer 1 start</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a55fcedd8cf320dead82a09ff3e17da9f"> 2612</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_MASK (0x20U)</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a976b756eaf0e5d02487c51c8a334fd2a"> 2613</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_SHIFT (5U)</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a620ff6fe74970f8a79a88797fa4068a6"> 2614</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_MASK)</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3f275e1a144594fe0da947507148c727"> 2615</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_SHIFT)</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160; </div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment"> * PTR0_ST (W1C)</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment"> * Pointer 0 start</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2cc193948be4b9feb97f56d3aff2f3f6"> 2622</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_MASK (0x10U)</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ada35e509f0f5cb3ce9cd6a6162bd2d89"> 2623</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_SHIFT (4U)</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abfddd4f007144b3dd2c2374f31cb045d"> 2624</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_MASK)</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a061d228edc7ae0070b466c0f61a50b7a"> 2625</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_SHIFT)</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160; </div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment"> * WDOG (W1C)</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="comment"> * Watch dog</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a87454554f297a2871aa3248fe6209fa5"> 2632</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_WDOG_MASK (0x4U)</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0382fd07fea9d7ddc862753ff6280b7a"> 2633</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_WDOG_SHIFT (2U)</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2f536bbe09b0a1dc66df7b175b821acd"> 2634</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_WDOG_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_WDOG_MASK)</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4259ca3e9ef62aece63a2352513be59d"> 2635</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_WDOG_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_WDOG_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_WDOG_SHIFT)</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160; </div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment"> * EXCEPT (W1C)</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment"> * Exception</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7d92c32c62d90c47c90da8d9d084c718"> 2642</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_EXCEPT_MASK (0x2U)</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8121ecb2b667e756bba5e0b052706cb8"> 2643</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_EXCEPT_SHIFT (1U)</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a194c1df13e6d8bb87d50c863ea2dad3d"> 2644</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_EXCEPT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_EXCEPT_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_EXCEPT_MASK)</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab6910bb277fce39be3684f07e9050b7f"> 2645</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_EXCEPT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_EXCEPT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_EXCEPT_SHIFT)</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160; </div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment"> * STALL (W1C)</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment"> * Stall</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8310031176165132d2b4a53cb29594a1"> 2652</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_STALL_MASK (0x1U)</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2d17a03b96408e9faae7dbe91138c528"> 2653</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_STALL_SHIFT (0U)</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac6d8cd254c38a59195dba99f8dea0de7"> 2654</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_STALL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_STALL_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_STALL_MASK)</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4cabafcfecf2e79d7bfcf259c7aefce8"> 2655</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_STALL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_STALL_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_STALL_SHIFT)</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160; </div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: INT_STS */</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment"> * TRG_ERR3 (RO)</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment"> * Trigger3 failed</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a99e9fc715496d85fd47e61699209b92e"> 2663</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR3_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a44b51c8e985aa342926f26485de0ab46"> 2664</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR3_SHIFT (31U)</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae8d1f740e917f686851efb4934af3233"> 2665</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRG_ERR3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRG_ERR3_SHIFT)</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160; </div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment"> * TRG_ERR2 (RO)</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment"> * Trigger2 failed</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a32c8b35699f86b3ae505c7d75f469c23"> 2672</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR2_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2369afd2b5e76532c5b95664643c88ed"> 2673</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR2_SHIFT (30U)</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8529ae0bde5cc73e5a069b4002280f42"> 2674</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRG_ERR2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRG_ERR2_SHIFT)</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160; </div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="comment"> * TRG_ERR1 (RO)</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment"> * Trigger1 failed</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8f86adc88f13a4abf2234879e021ca55"> 2681</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR1_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5385c223f52d51a33db6ec6056fc2d6a"> 2682</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR1_SHIFT (29U)</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af1bbb094854fbe3aa9f4e40c79ef83ba"> 2683</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRG_ERR1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRG_ERR1_SHIFT)</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160; </div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment"> * TRG_ERR0 (RO)</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="comment"> * Trigger0 failed</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afed7490cc4466cd1f09549dbede67b15"> 2690</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR0_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af76cf8624e5a1ba6cebf8f6a76f68005"> 2691</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR0_SHIFT (28U)</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1cd1163be79b4b9f092f61447352e38d"> 2692</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRG_ERR0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRG_ERR0_SHIFT)</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160; </div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment"> * TRIGER3 (RO)</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment"> * Trigger3</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac7a60ace3baad495121ebca3461ea947"> 2699</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER3_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3c5629e052b1aa2ac4fc3268fff387fb"> 2700</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER3_SHIFT (27U)</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6ff7c593fa1d4e5afc8b019476a83532"> 2701</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRIGER3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRIGER3_SHIFT)</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160; </div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment"> * TRIGER2 (RO)</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment"> * Trigger2</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adbc974839580da2e9cdb10912fed8ac3"> 2708</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER2_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ada2604ef068a6ad4a52e23a958e4b80e"> 2709</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER2_SHIFT (26U)</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaf6ebdd7dcea9f69804e122da9abde7d"> 2710</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRIGER2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRIGER2_SHIFT)</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160; </div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment"> * TRIGER1 (RO)</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="comment"> * Trigger1</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7e99c351f1036fa6d29ffdc072be8da1"> 2717</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER1_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaa16c53e9e4a5e566a1d0b1a39db25fd"> 2718</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER1_SHIFT (25U)</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a076166c12601a0f0ddb1a97de1d464cc"> 2719</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRIGER1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRIGER1_SHIFT)</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160; </div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment"> * TRIGER0 (RO)</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment"> * Trigger0</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3bebb3bf8a64d76fa5b5c7e0e62d6b78"> 2726</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER0_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af133ddc3aef758bd746f00cec7a2c066"> 2727</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER0_SHIFT (24U)</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0b676452e70e73ad610175c384a1a1b7"> 2728</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRIGER0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRIGER0_SHIFT)</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160; </div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment"> * SMP_ERR (RO)</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment"> * Sample error</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7741a5800683bc3402b7830736f61f11"> 2735</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_SMP_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2c897218767b883938ae6b582534c138"> 2736</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_SMP_ERR_SHIFT (20U)</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2028dc24a596508fd06653f1a2e43d85"> 2737</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_SMP_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_SMP_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_SMP_ERR_SHIFT)</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160; </div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="comment"> * LATCH3 (RO)</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="comment"> * Latch3</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abddc015037d67de7669b06c6cf1c4910"> 2744</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH3_MASK (0x80000UL)</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a48c5769ca81bb4937684fc5ee9cc51f3"> 2745</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH3_SHIFT (19U)</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae5db9ead5a6db76ea8ccc7eb13935561"> 2746</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_LATCH3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_LATCH3_SHIFT)</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160; </div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment"> * LATCH2 (RO)</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment"> * Latch2</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa7cd9ca5e88bff99e79c9bfc3a04b7ca"> 2753</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH2_MASK (0x40000UL)</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8217cb3c519e0298bc98dbd7fcfe2868"> 2754</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH2_SHIFT (18U)</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aacd92a98233085df3c78dcc4420690af"> 2755</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_LATCH2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_LATCH2_SHIFT)</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160; </div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment"> * LATCH1 (RO)</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment"> * Latch1</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ada632c17d99814dff3fdc527f697edec"> 2762</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH1_MASK (0x20000UL)</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a66dd52609b04304b47573aedd4f473e5"> 2763</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH1_SHIFT (17U)</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2295653386f5e5090b7854a4da7b6f75"> 2764</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_LATCH1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_LATCH1_SHIFT)</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160; </div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment"> * LATCH0 (RO)</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment"> * Latch0</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acb2aaf604cc29cd13724455a7d3d84ac"> 2771</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH0_MASK (0x10000UL)</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab26c966733a7593c44b5a2fd19e21e8f"> 2772</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH0_SHIFT (16U)</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9b135124f84a0990675541ecaebe405a"> 2773</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_LATCH0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_LATCH0_SHIFT)</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160; </div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment"> * TIMEOUT (RO)</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment"> * Timeout</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6b514e8e83d4adc243c58deed8bed748"> 2780</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TIMEOUT_MASK (0x2000U)</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aee8dd5e8e2d5aef98c7f34be16540587"> 2781</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TIMEOUT_SHIFT (13U)</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5e7bfe20c73ffd9903f09f8ed3249b6c"> 2782</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TIMEOUT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TIMEOUT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TIMEOUT_SHIFT)</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160; </div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment"> * TRX_ERR (RO)</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment"> * Transfer error</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7890e59f4a1d7c6bdf8a753c88d7d2ab"> 2789</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRX_ERR_MASK (0x1000U)</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a17e1cbb765efd1b05041d9576ba835e7"> 2790</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRX_ERR_SHIFT (12U)</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af55737ee6541bb55e1d1960541217a65"> 2791</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRX_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRX_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRX_ERR_SHIFT)</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160; </div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment"> * INSTR1_END (RO)</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment"> * Instruction 1 end</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa33d0f2b3d98ca7d5dc15df81b2fb05c"> 2798</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_END_MASK (0x800U)</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4d88571dd24a3c1399d5324c390ad34e"> 2799</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_END_SHIFT (11U)</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3be380ac99ab2d72145079fb2accc2ee"> 2800</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_INSTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_INSTR1_END_SHIFT)</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160; </div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment"> * INSTR0_END (RO)</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="comment"> * Instruction 0 end</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab298f96ec74dcc4281806fcbcb5b0c5c"> 2807</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_END_MASK (0x400U)</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a647e4071f2e7a17fb0d1011aa784b524"> 2808</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_END_SHIFT (10U)</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af5d63064dad75b62cbcba88441e6b8b7"> 2809</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_INSTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_INSTR0_END_SHIFT)</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160; </div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment"> * PTR1_END (RO)</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment"> * Pointer 1 end</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a798c94fb3eea22a8fee188c14f545077"> 2816</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_END_MASK (0x200U)</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a582ef8b0a352dfb39bf7521797707f60"> 2817</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_END_SHIFT (9U)</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad6843f869d5e881109be41e3c13cb422"> 2818</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_PTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_PTR1_END_SHIFT)</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160; </div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment"> * PTR0_END (RO)</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment"> * Pointer 0 end</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab9bf8c80dbbf929367742cb205e7e845"> 2825</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_END_MASK (0x100U)</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a42af9f882ddd66643c6a1d6d17bbacf4"> 2826</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_END_SHIFT (8U)</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a85a198db5ad7dc0bfb45da6a486f4415"> 2827</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_PTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_PTR0_END_SHIFT)</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160; </div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment"> * INSTR1_ST (RO)</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment"> * Instruction 1 start</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9ec0ebc8047ae735fc217d38e69c2c80"> 2834</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_ST_MASK (0x80U)</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3083644a859adfe140b07d9bf031c45c"> 2835</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_ST_SHIFT (7U)</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8964c5c86353f41cc57c266c482bdfae"> 2836</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_INSTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_INSTR1_ST_SHIFT)</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160; </div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment"> * INSTR0_ST (RO)</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment"> * Instruction 0 start</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a794602f602c33c4e12ad28ff748e92e1"> 2843</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_ST_MASK (0x40U)</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2dce19863bfbd1883def7b7ffd2d84e4"> 2844</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_ST_SHIFT (6U)</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a64d4ff5b0733e7a0e4bbcb68213a7f54"> 2845</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_INSTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_INSTR0_ST_SHIFT)</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160; </div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="comment"> * PTR1_ST (RO)</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment"> * Pointer 1 start</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a869d2bdf98f215c66fccad12b5edbf46"> 2852</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_ST_MASK (0x20U)</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae9b034f103dedf5990faae8af20c82fe"> 2853</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_ST_SHIFT (5U)</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad22ecc0a6b0834f609398e8f13702559"> 2854</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_PTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_PTR1_ST_SHIFT)</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160; </div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment"> * PTR0_ST (RO)</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment"> * Pointer 0 start</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa80ea4fb8f99f8b7204f8aa2a26fc629"> 2861</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_ST_MASK (0x10U)</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abc4c499ae40b5073c86dadf8468b7d69"> 2862</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_ST_SHIFT (4U)</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaab9cbff12d11dd406b39d33f32db528"> 2863</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_PTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_PTR0_ST_SHIFT)</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160; </div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment"> * WDOG (RO)</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment"> * Watch dog</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4fe983818ef4cdfa297bb5e265f8e6dc"> 2870</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_WDOG_MASK (0x4U)</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2771cc0a8076366c7b27eba4d315fadf"> 2871</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_WDOG_SHIFT (2U)</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9f82b11881706bf859585a64810b0475"> 2872</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_WDOG_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_WDOG_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_WDOG_SHIFT)</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160; </div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="comment"> * EXCEPT (RO)</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment"> * Exception</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa50162ad2efc4161e30a633fa68fddcc"> 2879</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_EXCEPT_MASK (0x2U)</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a67cb9385f92c90047c1e135ef6fd7216"> 2880</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_EXCEPT_SHIFT (1U)</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7ad0c6fccca1b94757fa606484164625"> 2881</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_EXCEPT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_EXCEPT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_EXCEPT_SHIFT)</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160; </div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment"> * STALL (RO)</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment"> * Stall</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7b1e5ed716ce068ff6f07159daf0f8f4"> 2888</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_STALL_MASK (0x1U)</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5f392e0b03894a0d9ef07d3b28e7f567"> 2889</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_STALL_SHIFT (0U)</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7c406c903165c8c43c38a57497e5cd2b"> 2890</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_STALL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_STALL_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_STALL_SHIFT)</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160; </div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: POINTER0 */</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment"> * POINTER (RW)</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment"> * Match pointer 0</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a797e317e998e2cdf9a5d837dfdd83e96"> 2898</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_POINTER0_POINTER_MASK (0xFFU)</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a02e9bd9902f13867560ff54b7eefe03b"> 2899</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_POINTER0_POINTER_SHIFT (0U)</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a33822461383f48a637e029252d46eacf"> 2900</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_POINTER0_POINTER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_POINTER0_POINTER_SHIFT) &amp; SEI_CTRL_IRQ_POINTER0_POINTER_MASK)</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a441feba53b7ba8b873b432950d222114"> 2901</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_POINTER0_POINTER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_POINTER0_POINTER_MASK) &gt;&gt; SEI_CTRL_IRQ_POINTER0_POINTER_SHIFT)</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160; </div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: POINTER1 */</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment"> * POINTER (RW)</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment"> * Match pointer 1</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acbf41358a2af94ed3038ca51fafc06e2"> 2909</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_POINTER1_POINTER_MASK (0xFFU)</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6b7ec62d2a31f407fd6a1ffe67c15081"> 2910</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_POINTER1_POINTER_SHIFT (0U)</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7e43cb29496c4d87a0386b2769adbf5d"> 2911</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_POINTER1_POINTER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_POINTER1_POINTER_SHIFT) &amp; SEI_CTRL_IRQ_POINTER1_POINTER_MASK)</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7b306c146a0f7efec7fc7ef704302cf0"> 2912</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_POINTER1_POINTER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_POINTER1_POINTER_MASK) &gt;&gt; SEI_CTRL_IRQ_POINTER1_POINTER_SHIFT)</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160; </div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: INSTR0 */</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment"> * INSTR (RW)</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment"> * Match instruction 0</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a80ecf3670aef2cab91007d920f2478c0"> 2920</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INSTR0_INSTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa1cd402b50133bde3d0840a9edd3ddef"> 2921</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INSTR0_INSTR_SHIFT (0U)</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8eb9e5b7f62f20e2e4880a8e183ee99d"> 2922</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INSTR0_INSTR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INSTR0_INSTR_SHIFT) &amp; SEI_CTRL_IRQ_INSTR0_INSTR_MASK)</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a67041760952911f53479b65053b8b9de"> 2923</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INSTR0_INSTR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INSTR0_INSTR_MASK) &gt;&gt; SEI_CTRL_IRQ_INSTR0_INSTR_SHIFT)</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160; </div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">/* Bitfield definition for register of struct array CTRL: INSTR1 */</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="comment"> * INSTR (RW)</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="comment"> * Match instruction 1</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a708e11b76711f86bbf809dc716d44c5a"> 2931</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INSTR1_INSTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a79555dca0a8e5cb8f212602d256ec11d"> 2932</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INSTR1_INSTR_SHIFT (0U)</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2d5d63bcd1e69271c9b491d056c72507"> 2933</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INSTR1_INSTR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INSTR1_INSTR_SHIFT) &amp; SEI_CTRL_IRQ_INSTR1_INSTR_MASK)</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afafb6c8fb36c13b6ddab2170fbf71aa5"> 2934</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_IRQ_INSTR1_INSTR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INSTR1_INSTR_MASK) &gt;&gt; SEI_CTRL_IRQ_INSTR1_INSTR_SHIFT)</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160; </div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="comment">/* Bitfield definition for register array: INSTR */</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="comment"> * OP (RW)</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment"> * operation</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment"> * 0: halt</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="comment"> * 1: jump</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment"> * 2: send with timeout check</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment"> * 3: send without timout check</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="comment"> * 4: wait with timeout check</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="comment"> * 5: wait without timout check</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="comment"> * 6: receive with timeout check</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="comment"> * 7: receive without timout check</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac61f5e9b18520332acaa20498b08a51e"> 2950</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_OP_MASK (0x1C000000UL)</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a61e7382a763ff6a50690e3391df5a01f"> 2951</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_OP_SHIFT (26U)</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#affab3b15fd46535de3173070cdba22b4"> 2952</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_OP_SET(x) (((uint32_t)(x) &lt;&lt; SEI_INSTR_OP_SHIFT) &amp; SEI_INSTR_OP_MASK)</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a771faa05aeae73c080a228514c0a4cb7"> 2953</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_OP_GET(x) (((uint32_t)(x) &amp; SEI_INSTR_OP_MASK) &gt;&gt; SEI_INSTR_OP_SHIFT)</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160; </div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment"> * CK (RW)</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment"> * clock</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment"> * 0: low</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="comment"> * 1: rise-fall</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment"> * 2: fall-rise</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment"> * 3: high</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af3babcf646b1fb0f6c83c25e27b27d3f"> 2964</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_CK_MASK (0x3000000UL)</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a10cad0119a50257f2c059c3a033c13ca"> 2965</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_CK_SHIFT (24U)</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8f44432257d5b452a3cda36fee05119e"> 2966</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_CK_SET(x) (((uint32_t)(x) &lt;&lt; SEI_INSTR_CK_SHIFT) &amp; SEI_INSTR_CK_MASK)</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9308292e9706999dd78ca31fe4cfb02b"> 2967</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_CK_GET(x) (((uint32_t)(x) &amp; SEI_INSTR_CK_MASK) &gt;&gt; SEI_INSTR_CK_SHIFT)</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160; </div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="comment"> * CRC (RW)</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="comment"> * CRC register</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment"> * 0: don&#39;t calculate CRC</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="comment"> * 1: do not set this value</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment"> * 2: data register 2</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment"> * 3: data register 3</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="comment"> * 29: data register 29</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="comment"> * 30: value 0 when send, wait 0 in receive</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="comment"> * 31: value1 when send,  wait 1 in receive</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6c5ec17fe46a4900c2aac46cdc02b348"> 2982</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_CRC_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5be0d343c3cf6469d2913f96258a186c"> 2983</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_CRC_SHIFT (16U)</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a308e8d64f3faff41cf2b801942af2db0"> 2984</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_CRC_SET(x) (((uint32_t)(x) &lt;&lt; SEI_INSTR_CRC_SHIFT) &amp; SEI_INSTR_CRC_MASK)</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae923567ff045eef1dbf6eece05f6ad71"> 2985</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_CRC_GET(x) (((uint32_t)(x) &amp; SEI_INSTR_CRC_MASK) &gt;&gt; SEI_INSTR_CRC_SHIFT)</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160; </div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment"> * DAT (RW)</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment"> * DATA register</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="comment"> * 0: ignore data</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="comment"> * 1: command</span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment"> * 2: data register 2</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment"> * 3: data register 3</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="comment"> * 29: data register 29</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment"> * 30: value 0 when send, wait 0 in receive</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="comment"> * 31: value1 when send,  wait 1 in receive</span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5b608a0f44c17fe9b410589f4ca0321a"> 3000</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_DAT_MASK (0x1F00U)</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a818b46d861db9577beba334de7baaa60"> 3001</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_DAT_SHIFT (8U)</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a91400924af1cbaa2e2374c1e03c7de3e"> 3002</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_DAT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_INSTR_DAT_SHIFT) &amp; SEI_INSTR_DAT_MASK)</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a969d861c5de183952bd3a460c93c9890"> 3003</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_DAT_GET(x) (((uint32_t)(x) &amp; SEI_INSTR_DAT_MASK) &gt;&gt; SEI_INSTR_DAT_SHIFT)</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160; </div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="comment"> * OPR (RW)</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="comment"> * [1] When OP is 0, this area is the halt time in baudrate, 0 represents infinite time.</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="comment"> * [2] When OP is 1, this area is the the pointer to the command table.</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="comment"> * OPR[4]=1, OPR[3:0] value is CMD_TABLE instruct pointer;</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="comment"> * OPR[4]=0, OPR[3:0]=0 is INIT_POINTER;</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="comment"> * OPR[4]=0, OPR[3:0]=1 is WDG_POINTER.</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="comment"> * [3] When OP is 2-7, this area is the data length as fellow:</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment"> *  ...</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment"> * 31: 32 bit</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a09a109d59d29471b682f481d5358c519"> 3019</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_OPR_MASK (0x1FU)</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a31d31c5c2440a336714f13e13a6e1eb9"> 3020</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_OPR_SHIFT (0U)</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a720b9ad5af57fe47e3837ce633939a0b"> 3021</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_OPR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_INSTR_OPR_SHIFT) &amp; SEI_INSTR_OPR_MASK)</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a892bf3dcfd49801ff8aea4c7ce7a245f"> 3022</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_OPR_GET(x) (((uint32_t)(x) &amp; SEI_INSTR_OPR_MASK) &gt;&gt; SEI_INSTR_OPR_SHIFT)</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160; </div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: MODE */</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="comment"> * CRC_LEN (RW)</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="comment"> * CRC length</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="comment"> * 31: 32 bit</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a65afcebb941512313e4fb1683524a6f8"> 3034</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_LEN_MASK (0x1F000000UL)</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abe055f9d804af84bfe0c2431b558f616"> 3035</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_LEN_SHIFT (24U)</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8d31ceaa0b5db58d09d6931a56cc574d"> 3036</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_LEN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_CRC_LEN_SHIFT) &amp; SEI_DAT_MODE_CRC_LEN_MASK)</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a02edc38ee48c0fcf2468a3405ee6e7fb"> 3037</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_LEN_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_CRC_LEN_MASK) &gt;&gt; SEI_DAT_MODE_CRC_LEN_SHIFT)</span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160; </div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="comment"> * WLEN (RW)</span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="comment"> * word length</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="comment"> * 31: 32 bit</span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a42f16f261e1bd9c5ab4c99950160a601"> 3048</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_WLEN_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa372a5485cb83fea98d67331e2cca6ec"> 3049</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_WLEN_SHIFT (16U)</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8806b6c77c67a80fa7061b631e1b64b2"> 3050</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_WLEN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_WLEN_SHIFT) &amp; SEI_DAT_MODE_WLEN_MASK)</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6869264a6fdf00a377afb604ef8d01d0"> 3051</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_WLEN_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_WLEN_MASK) &gt;&gt; SEI_DAT_MODE_WLEN_SHIFT)</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160; </div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="comment"> * CRC_SHIFT (RW)</span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment"> * CRC shift mode, this mode is used to perform repeat code check</span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="comment"> * 0: CRC</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment"> * 1: shift mode</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a819bb14e4637c2b758a12436bc76654e"> 3060</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_SHIFT_MASK (0x2000U)</span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae40a9055490de272e33ec46eb2376054"> 3061</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_SHIFT_SHIFT (13U)</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a147810008e9f41d1b2ce6f0a8f0e07dd"> 3062</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_CRC_SHIFT_SHIFT) &amp; SEI_DAT_MODE_CRC_SHIFT_MASK)</span></div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac1609808419dd5db00ebcb8d2a54446e"> 3063</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_SHIFT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_CRC_SHIFT_MASK) &gt;&gt; SEI_DAT_MODE_CRC_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160; </div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment"> * CRC_INV (RW)</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="comment"> * CRC invert</span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="comment"> * 0: use CRC</span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment"> * 1: use inverted CRC</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac9c795f76050a3d28265a172bbf59141"> 3072</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_INV_MASK (0x1000U)</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aebb84ff3f6bfa4e78bf79fac5b10252b"> 3073</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_INV_SHIFT (12U)</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a42726797b0f23b26520b41a9e843a2ab"> 3074</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_INV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_CRC_INV_SHIFT) &amp; SEI_DAT_MODE_CRC_INV_MASK)</span></div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a50989740b2b6aa2e3099f1520b83871d"> 3075</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_CRC_INV_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_CRC_INV_MASK) &gt;&gt; SEI_DAT_MODE_CRC_INV_SHIFT)</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160; </div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="comment"> * WORDER (RW)</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment"> * word order</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="comment"> * 0: sample as bit order</span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="comment"> * 1: different from bit order</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a887a09cc6510d4b8414d810b1f4f52a9"> 3084</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_WORDER_MASK (0x800U)</span></div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6c960805d4de805564cb545d7fbc8574"> 3085</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_WORDER_SHIFT (11U)</span></div>
<div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab8742a7f204d87269cd5bc5b51bf7d43"> 3086</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_WORDER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_WORDER_SHIFT) &amp; SEI_DAT_MODE_WORDER_MASK)</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a06a9b58adfd5352cb263135c9531de7b"> 3087</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_WORDER_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_WORDER_MASK) &gt;&gt; SEI_DAT_MODE_WORDER_SHIFT)</span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160; </div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment"> * BORDER (RW)</span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment"> * bit order</span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="comment"> * 0: LSB first</span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="comment"> * 1: MSB first</span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a85a9405ee310fb4b2023c4020f876133"> 3096</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_BORDER_MASK (0x400U)</span></div>
<div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3faf6226c66db8a2f47bd6388358b13d"> 3097</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_BORDER_SHIFT (10U)</span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1cfe660da5ab60b0aadb7ae77732b470"> 3098</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_BORDER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_BORDER_SHIFT) &amp; SEI_DAT_MODE_BORDER_MASK)</span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a385dbf14ea912fbce6d299ec605bdbc1"> 3099</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_BORDER_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_BORDER_MASK) &gt;&gt; SEI_DAT_MODE_BORDER_SHIFT)</span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160; </div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment"> * SIGNED (RW)</span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment"> * Signed</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment"> * 0: unsigned value</span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment"> * 1: signed value</span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac1030bbceaf11f6d965ac6fb68ebd746"> 3108</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_SIGNED_MASK (0x200U)</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a44bab2e51a3baf897281d6f2a489581c"> 3109</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_SIGNED_SHIFT (9U)</span></div>
<div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a649c5e425d0428082bbbc8217cec9a38"> 3110</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_SIGNED_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_SIGNED_SHIFT) &amp; SEI_DAT_MODE_SIGNED_MASK)</span></div>
<div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6f43cbae52ebbd869e0d4c5a91eb00a6"> 3111</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_SIGNED_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_SIGNED_MASK) &gt;&gt; SEI_DAT_MODE_SIGNED_SHIFT)</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160; </div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment"> * REWIND (RW)</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="comment"> * Write 1 to rewind read/write pointer, this is a self clear bit</span></div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a64a5815489d06dc3c6fbd48de2d9c9af"> 3118</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_REWIND_MASK (0x100U)</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af8fa3348ccd8a08fdbe2ed65c5edf105"> 3119</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_REWIND_SHIFT (8U)</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abdd9125ea227de7ae0a7e7116e466fb7"> 3120</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_REWIND_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_REWIND_SHIFT) &amp; SEI_DAT_MODE_REWIND_MASK)</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae00c7fc5cce0b848a4b0402c540c74ee"> 3121</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_REWIND_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_REWIND_MASK) &gt;&gt; SEI_DAT_MODE_REWIND_SHIFT)</span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160; </div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="comment"> * MODE (RW)</span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment"> * Data mode</span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment"> * 0: data mode</span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="comment"> * 1: check mode</span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="comment"> * 2: CRC mode</span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aff6ac9106cfb852c35712b880a13e3de"> 3131</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_MODE_MASK (0x3U)</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad33d027d8a8aa6197214f4b06188faa9"> 3132</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_MODE_SHIFT (0U)</span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac24a8c6e1019272481ade771fb04fa55"> 3133</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_MODE_SHIFT) &amp; SEI_DAT_MODE_MODE_MASK)</span></div>
<div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8097ff5937fb5467aa8931569297fbb1"> 3134</a></span>&#160;<span class="preprocessor">#define SEI_DAT_MODE_MODE_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_MODE_MASK) &gt;&gt; SEI_DAT_MODE_MODE_SHIFT)</span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160; </div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: IDX */</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment"> * LAST_BIT (RW)</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment"> * Last bit index for tranceive</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a377b1995fcaa341209088f9c1d7df732"> 3142</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_LAST_BIT_MASK (0x1F000000UL)</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0b4aa8d13426c7c913709c78ac9ff43e"> 3143</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_LAST_BIT_SHIFT (24U)</span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2af7852cfe870982fecfaa1cf8626353"> 3144</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_LAST_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_IDX_LAST_BIT_SHIFT) &amp; SEI_DAT_IDX_LAST_BIT_MASK)</span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad47c481b448a52f0af3752241855e34a"> 3145</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_LAST_BIT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_IDX_LAST_BIT_MASK) &gt;&gt; SEI_DAT_IDX_LAST_BIT_SHIFT)</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160; </div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment"> * FIRST_BIT (RW)</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment"> * First bit index for tranceive</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a49edd859f83322e08bb2a5f096f8aec6"> 3152</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_FIRST_BIT_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9c394792ec5acd13bccd517dd5e58670"> 3153</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_FIRST_BIT_SHIFT (16U)</span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a43217c4410206f6b0bfad0fc5f41811b"> 3154</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_FIRST_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_IDX_FIRST_BIT_SHIFT) &amp; SEI_DAT_IDX_FIRST_BIT_MASK)</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a17a8490209709f99d0a57f9fbb840bb4"> 3155</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_FIRST_BIT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_IDX_FIRST_BIT_MASK) &gt;&gt; SEI_DAT_IDX_FIRST_BIT_SHIFT)</span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160; </div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment"> * MAX_BIT (RW)</span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment"> * Highest bit index</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a10c446fadeeb460052ebab44e1593a8e"> 3162</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_MAX_BIT_MASK (0x1F00U)</span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a91c0d2ce4f462d0d10d6e89019ccfad6"> 3163</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_MAX_BIT_SHIFT (8U)</span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a44df625c4a1d306b6754acfc6134ac45"> 3164</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_MAX_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_IDX_MAX_BIT_SHIFT) &amp; SEI_DAT_IDX_MAX_BIT_MASK)</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa89f34d6940d77ae9e470c982c2eb22b"> 3165</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_MAX_BIT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_IDX_MAX_BIT_MASK) &gt;&gt; SEI_DAT_IDX_MAX_BIT_SHIFT)</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160; </div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment"> * MIN_BIT (RW)</span></div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment"> * Lowest bit index</span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adef51e37ecca338a97c5f6a33e97d9d0"> 3172</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_MIN_BIT_MASK (0x1FU)</span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a219cb9789f2a1201e83d111d9351ed70"> 3173</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_MIN_BIT_SHIFT (0U)</span></div>
<div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a11662119fc133b854c113a42bfc7cdbf"> 3174</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_MIN_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_IDX_MIN_BIT_SHIFT) &amp; SEI_DAT_IDX_MIN_BIT_MASK)</span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1aaa9e91c096324853b58531dbe86263"> 3175</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IDX_MIN_BIT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_IDX_MIN_BIT_MASK) &gt;&gt; SEI_DAT_IDX_MIN_BIT_SHIFT)</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160; </div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: GOLD */</span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment"> * GOLD_VALUE (RW)</span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment"> * Gold value for check mode</span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3879709f91d5f3eef7e26f32723dc8d4"> 3183</a></span>&#160;<span class="preprocessor">#define SEI_DAT_GOLD_GOLD_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4fc4ff7a781f22ec14a2e9fd6f199ac7"> 3184</a></span>&#160;<span class="preprocessor">#define SEI_DAT_GOLD_GOLD_VALUE_SHIFT (0U)</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a03b25d21d0dd01381a95032cfe1d8058"> 3185</a></span>&#160;<span class="preprocessor">#define SEI_DAT_GOLD_GOLD_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_GOLD_GOLD_VALUE_SHIFT) &amp; SEI_DAT_GOLD_GOLD_VALUE_MASK)</span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abb7e732cce1ab2ed243336613d72d1b1"> 3186</a></span>&#160;<span class="preprocessor">#define SEI_DAT_GOLD_GOLD_VALUE_GET(x) (((uint32_t)(x) &amp; SEI_DAT_GOLD_GOLD_VALUE_MASK) &gt;&gt; SEI_DAT_GOLD_GOLD_VALUE_SHIFT)</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160; </div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: CRCINIT */</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment"> * CRC_INIT (RW)</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment"> * CRC initial value</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac55b9270e07b7367e24f651d68eb75d2"> 3194</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CRCINIT_CRC_INIT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3578deefcb3056cf88f3a82d73de5ca8"> 3195</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CRCINIT_CRC_INIT_SHIFT (0U)</span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2dd20a32cd39ff23a86a47805cd7e351"> 3196</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CRCINIT_CRC_INIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_CRCINIT_CRC_INIT_SHIFT) &amp; SEI_DAT_CRCINIT_CRC_INIT_MASK)</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a649344bf8e8703ad77a7c439515e795d"> 3197</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CRCINIT_CRC_INIT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_CRCINIT_CRC_INIT_MASK) &gt;&gt; SEI_DAT_CRCINIT_CRC_INIT_SHIFT)</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160; </div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: CRCPOLY */</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="comment"> * CRC_POLY (RW)</span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="comment"> * CRC polymonial</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afefdd5c028f3f6aed97a92e38a4f69da"> 3205</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CRCPOLY_CRC_POLY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1b3f8e8a3996e1023c97fb419db26c70"> 3206</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CRCPOLY_CRC_POLY_SHIFT (0U)</span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6151bf21e85f1236f82f338c65c7cc4a"> 3207</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CRCPOLY_CRC_POLY_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_CRCPOLY_CRC_POLY_SHIFT) &amp; SEI_DAT_CRCPOLY_CRC_POLY_MASK)</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6b30bc1bff9786715804781914afa4ae"> 3208</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CRCPOLY_CRC_POLY_GET(x) (((uint32_t)(x) &amp; SEI_DAT_CRCPOLY_CRC_POLY_MASK) &gt;&gt; SEI_DAT_CRCPOLY_CRC_POLY_SHIFT)</span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160; </div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: DATA */</span></div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment"> * DATA (RW)</span></div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="comment"> * DATA</span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa2ab6d00e8aa4c0400aa310a1b9e5cfd"> 3216</a></span>&#160;<span class="preprocessor">#define SEI_DAT_DATA_DATA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac1a181bd833f5bdbe510e6576640c7e8"> 3217</a></span>&#160;<span class="preprocessor">#define SEI_DAT_DATA_DATA_SHIFT (0U)</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af4cdefc6b4ed279f3e1809c93780544f"> 3218</a></span>&#160;<span class="preprocessor">#define SEI_DAT_DATA_DATA_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_DATA_DATA_SHIFT) &amp; SEI_DAT_DATA_DATA_MASK)</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab01a499d3931de6d8aac34d1f62f96ff"> 3219</a></span>&#160;<span class="preprocessor">#define SEI_DAT_DATA_DATA_GET(x) (((uint32_t)(x) &amp; SEI_DAT_DATA_DATA_MASK) &gt;&gt; SEI_DAT_DATA_DATA_SHIFT)</span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160; </div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: SET */</span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment"> * DATA_SET (RW)</span></div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment"> * DATA bit set</span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abc9560239e22356264769dc1b2b67711"> 3227</a></span>&#160;<span class="preprocessor">#define SEI_DAT_SET_DATA_SET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a812b0b9b1c9974dfad2adba27bec6d3f"> 3228</a></span>&#160;<span class="preprocessor">#define SEI_DAT_SET_DATA_SET_SHIFT (0U)</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab3aee4486ebbf09ec50e0ba9a5d4d6a5"> 3229</a></span>&#160;<span class="preprocessor">#define SEI_DAT_SET_DATA_SET_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_SET_DATA_SET_SHIFT) &amp; SEI_DAT_SET_DATA_SET_MASK)</span></div>
<div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3cb218cd1e0f0c88bb71f4ddefd0e1cc"> 3230</a></span>&#160;<span class="preprocessor">#define SEI_DAT_SET_DATA_SET_GET(x) (((uint32_t)(x) &amp; SEI_DAT_SET_DATA_SET_MASK) &gt;&gt; SEI_DAT_SET_DATA_SET_SHIFT)</span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160; </div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: CLR */</span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment"> * DATA_CLR (RW)</span></div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment"> * DATA bit clear</span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af3d3f1d2587bdbc4d2adba58c2b35cc5"> 3238</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CLR_DATA_CLR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9717997099c3757203cee2f9964b3136"> 3239</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CLR_DATA_CLR_SHIFT (0U)</span></div>
<div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7d7ede44cb748d8cabbf03c8532dbca7"> 3240</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CLR_DATA_CLR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_CLR_DATA_CLR_SHIFT) &amp; SEI_DAT_CLR_DATA_CLR_MASK)</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab4f78e05f3e7b1f5eb552bf499abf29e"> 3241</a></span>&#160;<span class="preprocessor">#define SEI_DAT_CLR_DATA_CLR_GET(x) (((uint32_t)(x) &amp; SEI_DAT_CLR_DATA_CLR_MASK) &gt;&gt; SEI_DAT_CLR_DATA_CLR_SHIFT)</span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160; </div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: INV */</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="comment"> * DATA_INV (RW)</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment"> * DATA bit toggle</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aedcfc1346553e902818c3dd1837bae38"> 3249</a></span>&#160;<span class="preprocessor">#define SEI_DAT_INV_DATA_INV_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa427453db81ec897061e6c9c26727e32"> 3250</a></span>&#160;<span class="preprocessor">#define SEI_DAT_INV_DATA_INV_SHIFT (0U)</span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a31be4af5a4cffb2c7a909db9af6f69ac"> 3251</a></span>&#160;<span class="preprocessor">#define SEI_DAT_INV_DATA_INV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_INV_DATA_INV_SHIFT) &amp; SEI_DAT_INV_DATA_INV_MASK)</span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9fba94cb702c7fe86c08ee76caf84dca"> 3252</a></span>&#160;<span class="preprocessor">#define SEI_DAT_INV_DATA_INV_GET(x) (((uint32_t)(x) &amp; SEI_DAT_INV_DATA_INV_MASK) &gt;&gt; SEI_DAT_INV_DATA_INV_SHIFT)</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160; </div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: IN */</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="comment"> * DATA_IN (RO)</span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment"> * Data input</span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7f1ceb44b760be31267c47ede2983029"> 3260</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IN_DATA_IN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7d276b8299a6e20853f5a0a12a092815"> 3261</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IN_DATA_IN_SHIFT (0U)</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab7a94c600585c7d9849635ee2b295481"> 3262</a></span>&#160;<span class="preprocessor">#define SEI_DAT_IN_DATA_IN_GET(x) (((uint32_t)(x) &amp; SEI_DAT_IN_DATA_IN_MASK) &gt;&gt; SEI_DAT_IN_DATA_IN_SHIFT)</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160; </div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: OUT */</span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment"> * DATA_OUT (RO)</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment"> * Data output</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afc51ec8992bf0e838d374bfd2862ce22"> 3270</a></span>&#160;<span class="preprocessor">#define SEI_DAT_OUT_DATA_OUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8324b90e2a33c6b24172ee552da178fd"> 3271</a></span>&#160;<span class="preprocessor">#define SEI_DAT_OUT_DATA_OUT_SHIFT (0U)</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6800de15609c4ce18288f1023437780a"> 3272</a></span>&#160;<span class="preprocessor">#define SEI_DAT_OUT_DATA_OUT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_OUT_DATA_OUT_MASK) &gt;&gt; SEI_DAT_OUT_DATA_OUT_SHIFT)</span></div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160; </div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DAT: STS */</span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment"> * CRC_IDX (RO)</span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment"> * CRC index</span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a27d316f5ee44a46b243b2f204ef5ba05"> 3280</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_CRC_IDX_MASK (0x1F000000UL)</span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7c05ab13eb04a5dd931d4d9f79442a08"> 3281</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_CRC_IDX_SHIFT (24U)</span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af08db3291c094685fe4130f914f1f8ad"> 3282</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_CRC_IDX_GET(x) (((uint32_t)(x) &amp; SEI_DAT_STS_CRC_IDX_MASK) &gt;&gt; SEI_DAT_STS_CRC_IDX_SHIFT)</span></div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160; </div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment"> * WORD_IDX (RO)</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment"> * Word index</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7233d49947ef60c1938387d21cf3e93c"> 3289</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_WORD_IDX_MASK (0x1F0000UL)</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad2a4e09fcdf6b6347e31456dd68ccba9"> 3290</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_WORD_IDX_SHIFT (16U)</span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afb9f7f5ac7ee292d00d3d48f69c4e4e0"> 3291</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_WORD_IDX_GET(x) (((uint32_t)(x) &amp; SEI_DAT_STS_WORD_IDX_MASK) &gt;&gt; SEI_DAT_STS_WORD_IDX_SHIFT)</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160; </div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment"> * WORD_CNT (RO)</span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment"> * Word counter</span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afbfa990a91248d4fb3d86228394539cf"> 3298</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_WORD_CNT_MASK (0x1F00U)</span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a34ddc6117cc8fcef0a292de705024c26"> 3299</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_WORD_CNT_SHIFT (8U)</span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a31eee9b89ff8f5c1584dfed39611361e"> 3300</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_WORD_CNT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_STS_WORD_CNT_MASK) &gt;&gt; SEI_DAT_STS_WORD_CNT_SHIFT)</span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160; </div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment"> * BIT_IDX (RO)</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment"> * Bit index</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a91917c0ed5ea0bc04786dc87b6cc525f"> 3307</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_BIT_IDX_MASK (0x1FU)</span></div>
<div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2d7b7535a71816608c8d5e25a7927582"> 3308</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_BIT_IDX_SHIFT (0U)</span></div>
<div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a04c31caa8d531e79acf2e637158043ef"> 3309</a></span>&#160;<span class="preprocessor">#define SEI_DAT_STS_BIT_IDX_GET(x) (((uint32_t)(x) &amp; SEI_DAT_STS_BIT_IDX_MASK) &gt;&gt; SEI_DAT_STS_BIT_IDX_SHIFT)</span></div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160; </div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160; </div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160; </div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="comment">/* CMD register group index macro definition */</span></div>
<div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad4ce7b71137d3a78c7cfc3e5b56aa3b7"> 3314</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_0 (0UL)</span></div>
<div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a20db2c6ece180a6da8f1df36b53e0a8d"> 3315</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_1 (1UL)</span></div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a97a4e2d049132ce97358965c0776f0c1"> 3316</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_2 (2UL)</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5b7ff88a8c37324d68ed421958c9c2fd"> 3317</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_3 (3UL)</span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160; </div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment">/* TIME register group index macro definition */</span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af43b25a0f4f0cd77cae01bb14fabd72c"> 3320</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_0 (0UL)</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acff796e7f3b2d31917b8947f2097140a"> 3321</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_1 (1UL)</span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa30ea6ca3e5f177525a3b7626fb99b38"> 3322</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_2 (2UL)</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2658919ff3fa0037f81631a76f5f626c"> 3323</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_3 (3UL)</span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160; </div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="comment">/* CMD_TABLE register group index macro definition */</span></div>
<div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5d05a548088b499a502f8391326331aa"> 3326</a></span>&#160;<span class="preprocessor">#define SEI_CMD_TABLE_0 (0UL)</span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a343fc1ebc508d96f1d866ac4bd20a756"> 3327</a></span>&#160;<span class="preprocessor">#define SEI_CMD_TABLE_1 (1UL)</span></div>
<div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1ebc50967b5766a925f7103f84c48114"> 3328</a></span>&#160;<span class="preprocessor">#define SEI_CMD_TABLE_2 (2UL)</span></div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9300ca64ecd9274a31ffb1da5e4e4e44"> 3329</a></span>&#160;<span class="preprocessor">#define SEI_CMD_TABLE_3 (3UL)</span></div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a892b9ee5ea38da60e91f21f9f73635e4"> 3330</a></span>&#160;<span class="preprocessor">#define SEI_CMD_TABLE_4 (4UL)</span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#affbf12c26b08e3b8cb193bed3d4a2a38"> 3331</a></span>&#160;<span class="preprocessor">#define SEI_CMD_TABLE_5 (5UL)</span></div>
<div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad43d0515307784ce6a06b1921158510e"> 3332</a></span>&#160;<span class="preprocessor">#define SEI_CMD_TABLE_6 (6UL)</span></div>
<div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab159301f7c5b10e38199625405049cde"> 3333</a></span>&#160;<span class="preprocessor">#define SEI_CMD_TABLE_7 (7UL)</span></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160; </div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment">/* TRAN register group index macro definition */</span></div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af70ffaa512997ee5e1570fcc8b9823db"> 3336</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_0_1 (0UL)</span></div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af988626688efee33536e9fe2247f6409"> 3337</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_1_2 (1UL)</span></div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a159cd0ae1638f56b52ccbed74e526826"> 3338</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_2_3 (2UL)</span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2de6bf9da702fe72f95ade402c59d99e"> 3339</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_3_0 (3UL)</span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160; </div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment">/* LATCH register group index macro definition */</span></div>
<div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad7021b4f6aa3137ea3ef699a46d2bcd6"> 3342</a></span>&#160;<span class="preprocessor">#define SEI_LATCH_0 (0UL)</span></div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3f30b28ecdc265a48dd1c306850b7346"> 3343</a></span>&#160;<span class="preprocessor">#define SEI_LATCH_1 (1UL)</span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a62f1e137c2b5a38483413defbd6d0025"> 3344</a></span>&#160;<span class="preprocessor">#define SEI_LATCH_2 (2UL)</span></div>
<div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afce40799624b19cd7c12a49d2285657b"> 3345</a></span>&#160;<span class="preprocessor">#define SEI_LATCH_3 (3UL)</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160; </div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="comment">/* CTRL register group index macro definition */</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a546165433754cbd493bf77c954653e00"> 3348</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_0 (0UL)</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a95b813992ad182edfe8fad36d16df543"> 3349</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_1 (1UL)</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6e760b145e482e5b808bc5e0f30f5ddc"> 3350</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_2 (2UL)</span></div>
<div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aab8440159504e2342fe8cae8a5ddf53b"> 3351</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_3 (3UL)</span></div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab069f9bb8f69a102b2d34bc3014d29b6"> 3352</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_4 (4UL)</span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afc9c857d13da7e77b943dd7bae42ddb9"> 3353</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_5 (5UL)</span></div>
<div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa45ebc392526101cc9494dfaaf1aa2df"> 3354</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_6 (6UL)</span></div>
<div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a45c647485fda2beb255e70ac77fd3daa"> 3355</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_7 (7UL)</span></div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a859714fce86319ec1b02a61c00978a03"> 3356</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_8 (8UL)</span></div>
<div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9f81bb68bc4161b2796c904dc95ce8b8"> 3357</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_9 (9UL)</span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afa1aa1b3e00ac44b83a3d945b590beec"> 3358</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_10 (10UL)</span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6fbdde00aa7a1d05e30f5f28cff61e2c"> 3359</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_11 (11UL)</span></div>
<div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adbf3f4664b4717c2c05764c7a466947d"> 3360</a></span>&#160;<span class="preprocessor">#define SEI_CTRL_12 (12UL)</span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160; </div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">/* INSTR register group index macro definition */</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ada9bcf685869aaaa144b42cbc1d01c7f"> 3363</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_0 (0UL)</span></div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a12ff022cbcaedf9ef5a3ec7d0d8e9fba"> 3364</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_1 (1UL)</span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad2bcfc8becbab17c128afc808eee8265"> 3365</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_2 (2UL)</span></div>
<div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a355b17fb14ff1d85518b2a559e70479e"> 3366</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_3 (3UL)</span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a31b5e705043948f3aefb6ab46d17e003"> 3367</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_4 (4UL)</span></div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1c818b772fb2d980755d7a0bf2e14fe8"> 3368</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_5 (5UL)</span></div>
<div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad0f22d4440d39ee0fde432ba35653ace"> 3369</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_6 (6UL)</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8b2295a7648f0d81ae4262ec26d3f9f4"> 3370</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_7 (7UL)</span></div>
<div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae81fd8beb8df58efb4fe9bac7cb35432"> 3371</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_8 (8UL)</span></div>
<div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2707eab5681a8cc68ac4289da3a8603d"> 3372</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_9 (9UL)</span></div>
<div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afe35bc295ba37c603d681e2485b05f81"> 3373</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_10 (10UL)</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae6444703504395a5281b56463b5176d3"> 3374</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_11 (11UL)</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aeea5ec1d0f6fe26964a5cc4aaeceb900"> 3375</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_12 (12UL)</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3e76395db35fcda12e282d04d3e26309"> 3376</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_13 (13UL)</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#accbf52cba317df4880a2a296c775d86b"> 3377</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_14 (14UL)</span></div>
<div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acf61aff817f73f4b0dfb106c1a7d26ec"> 3378</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_15 (15UL)</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af5a06ff8815a511c12db1d33ff12c01d"> 3379</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_16 (16UL)</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2deb9997b81a742b739c9d628c4343d2"> 3380</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_17 (17UL)</span></div>
<div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae8325919115659cd17741ccd80a58d3d"> 3381</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_18 (18UL)</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a87261989f19609f356dbed1a714e0daa"> 3382</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_19 (19UL)</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a606b76bda467014b9c9ff711c83b6dc0"> 3383</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_20 (20UL)</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a23975bd8e667d97fc5efa7c4e2c3ef6d"> 3384</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_21 (21UL)</span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1c8412213272b15f0ad2e73a06335cfc"> 3385</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_22 (22UL)</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9cf2f7a8126b365f6112c02a44ce7fff"> 3386</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_23 (23UL)</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a01b251e056b9865ad7971ad68ab8b7c9"> 3387</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_24 (24UL)</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acbb76c32716215e3f58e29a09c1fa2e6"> 3388</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_25 (25UL)</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afd98e29b1891a834404261862e150fe5"> 3389</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_26 (26UL)</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af59de454fa3116b0e00fbfb39efbc7aa"> 3390</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_27 (27UL)</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae4cdb84fbbacd22b33baa39a1b34b55b"> 3391</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_28 (28UL)</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8c295d1032400ea6f79cddebce0721e8"> 3392</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_29 (29UL)</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a002de17c33a57496cde6aca13b52834f"> 3393</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_30 (30UL)</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aca8a556697c1167e936242bc8bb30822"> 3394</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_31 (31UL)</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3ac2c506356c130b219b67da3e3f55d7"> 3395</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_32 (32UL)</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a39ed58a031545fb47dad82b5e5222c9c"> 3396</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_33 (33UL)</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a47dc2c512cd1815eab7fc3cff4f5eb95"> 3397</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_34 (34UL)</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a20fc0849e427f906129c8233b0890099"> 3398</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_35 (35UL)</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaf86fafa7cf8bffcb37998d295742f9d"> 3399</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_36 (36UL)</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac4a2f59941f56ebe02c2afd8088fbf18"> 3400</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_37 (37UL)</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7c911b619c849e2d77b23d22da9e2104"> 3401</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_38 (38UL)</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a16f3f7ad976aeea29cad17024dde7dbc"> 3402</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_39 (39UL)</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aedc9b3d49003b72f655b9d07cf0bac60"> 3403</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_40 (40UL)</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a79b174ab24fa26cd0002b9498bb42aa4"> 3404</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_41 (41UL)</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a95080f980cd2a10146795f3f77e47a53"> 3405</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_42 (42UL)</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1e89f6f1f3a93fa709ad459bbebb7ca7"> 3406</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_43 (43UL)</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ade9179dd988d67c8e2f0dbce1e787048"> 3407</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_44 (44UL)</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a187935359df4215c3bb3b64841ef0f47"> 3408</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_45 (45UL)</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aca125e953729fa26e4a34d51ec2f0252"> 3409</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_46 (46UL)</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a30bf5ab14e211683f38a3bf07ccc3347"> 3410</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_47 (47UL)</span></div>
<div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1c0855d24fdddca83e0024ae1517601a"> 3411</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_48 (48UL)</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a503c4994fab2c45352674e1208837b68"> 3412</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_49 (49UL)</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2468e95f06a2364aa82e7853c6c2aa0d"> 3413</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_50 (50UL)</span></div>
<div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad9e180b916b816fdaf236cacb43424a6"> 3414</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_51 (51UL)</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abfe534c4516020a7c5868bd2db6b2caa"> 3415</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_52 (52UL)</span></div>
<div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae05c8ef54bc98bc2395e1ae5d9bb347d"> 3416</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_53 (53UL)</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5821002d7201521ee126e844020ad77b"> 3417</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_54 (54UL)</span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9e45130e6a18eacd79c436c33411514b"> 3418</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_55 (55UL)</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a419d89d3b42722c7d455f1197b15a0db"> 3419</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_56 (56UL)</span></div>
<div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a629c586d06409612b78371d8c9ca7589"> 3420</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_57 (57UL)</span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac2fc99d039510935efba50cb19914792"> 3421</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_58 (58UL)</span></div>
<div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7a77c979f1a9483f58ea41c33e62132d"> 3422</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_59 (59UL)</span></div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3a166692a171a7ea86b1900cadb1d342"> 3423</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_60 (60UL)</span></div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a15cfd3a1c08fb4774e2176e1fb96882f"> 3424</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_61 (61UL)</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a871e3ceb3f9375ece8fdc1e9fc0a7af8"> 3425</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_62 (62UL)</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4ab9d8bbd3f0d9de4204c7912ccedeab"> 3426</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_63 (63UL)</span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af395c81ae8e5b06831a8a7af3547b879"> 3427</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_64 (64UL)</span></div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abb89b2bb9807a7cf14736329bf408a76"> 3428</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_65 (65UL)</span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a17b21191bbd7becdedec62908313dd79"> 3429</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_66 (66UL)</span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8897f6e60dfb2eee4250a699dfe832e6"> 3430</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_67 (67UL)</span></div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a414d6744969991ac6f39af7c29341d8d"> 3431</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_68 (68UL)</span></div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1db299a88e96caf0e6b5a9f1ec1abaa8"> 3432</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_69 (69UL)</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8e9eb9c0db44e47f20552e3a1e5cb8ad"> 3433</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_70 (70UL)</span></div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab95011e3bc4a34f074a41cf9f785fd31"> 3434</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_71 (71UL)</span></div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad6ebc839270fdfeca980112db1d66efe"> 3435</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_72 (72UL)</span></div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1d159c1ca2a6762379c7b11fbdc5b28f"> 3436</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_73 (73UL)</span></div>
<div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae62ee4c928b65a3efe1481d500753d7b"> 3437</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_74 (74UL)</span></div>
<div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af55785263a8b7e8c1998a6e355594cbe"> 3438</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_75 (75UL)</span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0b38993f68e41c7fa204bc704bb6b192"> 3439</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_76 (76UL)</span></div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a50d07478248e528c3ab93b6b39a949dc"> 3440</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_77 (77UL)</span></div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8bbe38dc3fa186b22bedd3a309267b3d"> 3441</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_78 (78UL)</span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a86485358dd99c477550440f40ea4ad0e"> 3442</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_79 (79UL)</span></div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af63501b7ab2c830ea44f806a57a42156"> 3443</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_80 (80UL)</span></div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a590de5a4d2d261b530f9f88b8a50dbb9"> 3444</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_81 (81UL)</span></div>
<div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7e3d44495ad30bc12f5ac70d4d4ae29a"> 3445</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_82 (82UL)</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa62fecf0996254cf2d0f96a10f47d5ee"> 3446</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_83 (83UL)</span></div>
<div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adddf295d0009d48a9943a035dd1d03e7"> 3447</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_84 (84UL)</span></div>
<div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abc90307e913c705331444620d6b1bdf8"> 3448</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_85 (85UL)</span></div>
<div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab15994b1d4783dbb4fef5142d60977a7"> 3449</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_86 (86UL)</span></div>
<div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ace401558c00394a83a0101880f6a421c"> 3450</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_87 (87UL)</span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a19614bd0e0f11336f4aa76ac2674dd3e"> 3451</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_88 (88UL)</span></div>
<div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a093bd0d3da8b4ae4c31c75392c922390"> 3452</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_89 (89UL)</span></div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a889d21c67e1b8a0e1c4cac02771e6e43"> 3453</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_90 (90UL)</span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9d429a4750e63016bde5b085789127a9"> 3454</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_91 (91UL)</span></div>
<div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa80aa99b2c23c927fe91f9e20d8b4882"> 3455</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_92 (92UL)</span></div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaccc279fb718b7abadb6430d9eb10a10"> 3456</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_93 (93UL)</span></div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac90996a4d88b597f7e3dc0c07e85c101"> 3457</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_94 (94UL)</span></div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a924cce4d0126cf1cf22cced99dcc5b9a"> 3458</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_95 (95UL)</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa0b3617d710c4bf5d775b5632114c81a"> 3459</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_96 (96UL)</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4419c6a13dad10874ebc76fe029b596c"> 3460</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_97 (97UL)</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad1ce8f23b0e251812967f0b63abdf901"> 3461</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_98 (98UL)</span></div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afbd0adffb099130a7ff1fd0f290dbbe8"> 3462</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_99 (99UL)</span></div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afbc4b7df71dd0c8b3fd4dfe27071e253"> 3463</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_100 (100UL)</span></div>
<div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5188afea9f2b35c3930b3627dcd325d2"> 3464</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_101 (101UL)</span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a043475434bef58ecb4325f0d56def6ad"> 3465</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_102 (102UL)</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab5d9e41f53f9c373e8267f2620c14b36"> 3466</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_103 (103UL)</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa89a08ee911d32ddacb05cfe09692455"> 3467</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_104 (104UL)</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a71dd97d10ce884fa5b65917223e0f850"> 3468</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_105 (105UL)</span></div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a532cc194ebf7cfe8f251a3250e76f00c"> 3469</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_106 (106UL)</span></div>
<div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac3b034afe111873feb491313302e1687"> 3470</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_107 (107UL)</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a05653175a0cf52962598974b506b64eb"> 3471</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_108 (108UL)</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3fee765678ed052664f31ef013aa9a74"> 3472</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_109 (109UL)</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7d84c5ac9ac6653585d76994883879f6"> 3473</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_110 (110UL)</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a06bb29819bb1e35d64de705cc066cdf9"> 3474</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_111 (111UL)</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac8cb2872f740acbade5521df90bd689d"> 3475</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_112 (112UL)</span></div>
<div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3ccb4f01ecce5c23454a55d7c1f332b2"> 3476</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_113 (113UL)</span></div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a35a55b87aa2bb5b570d5584d6ff32a7a"> 3477</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_114 (114UL)</span></div>
<div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad727228a01ad48e80cbd58f3a710c56c"> 3478</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_115 (115UL)</span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a04b83607a98f7b9eb5a652eafd1efaca"> 3479</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_116 (116UL)</span></div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab8c7cd2818d1875753e2cd598841e40a"> 3480</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_117 (117UL)</span></div>
<div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae686c25ebf1e92ef693b4801b8c9ee0a"> 3481</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_118 (118UL)</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac95a2202f86e25f0a87a1c5184b8d1c8"> 3482</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_119 (119UL)</span></div>
<div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab6263863b5a6a7718d76c36271ad1aa9"> 3483</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_120 (120UL)</span></div>
<div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae20749a8a464a0440575e6926c43b69e"> 3484</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_121 (121UL)</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad7796c3b024488fdcd575b7b993e47a1"> 3485</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_122 (122UL)</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abc33efe30b47b48acd5246f1c91e5d7b"> 3486</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_123 (123UL)</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afe64f53538658cd0b27c77ea2b192845"> 3487</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_124 (124UL)</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae8fb1135a5df9077be9147d14b6c5234"> 3488</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_125 (125UL)</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0bf2a9db8ca49f7b91db84c9a989994f"> 3489</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_126 (126UL)</span></div>
<div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0a6417a04fef90c8f8d59720830e682c"> 3490</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_127 (127UL)</span></div>
<div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6559805c912e44eea395c8df22ab8243"> 3491</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_128 (128UL)</span></div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7c05b7c72cf76de233e07b58ed2bdb62"> 3492</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_129 (129UL)</span></div>
<div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a70421114425e891bf88e4ad4e06ae7d8"> 3493</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_130 (130UL)</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a52e18e5a9829cd84be21f2ebbfa80689"> 3494</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_131 (131UL)</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a449edef9d079b208d4912bd948fd2772"> 3495</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_132 (132UL)</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a099ee163fd9fa7a3beab783b2e90370d"> 3496</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_133 (133UL)</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1d9b279c43f43a7d2424e177e410130a"> 3497</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_134 (134UL)</span></div>
<div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0ffc7269a5a3d6a53ea4ec57a8fa1ef2"> 3498</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_135 (135UL)</span></div>
<div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4d73d03d649dbf0029bb9da9a3d79380"> 3499</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_136 (136UL)</span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6e418d52e4d9b95260baddb18c20b1ae"> 3500</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_137 (137UL)</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3c9ca13a03ded79e472112a25f300175"> 3501</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_138 (138UL)</span></div>
<div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a427f6b71052fa09409a62c157e802fd5"> 3502</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_139 (139UL)</span></div>
<div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8866eb8ab731a990d28f1c156c34e008"> 3503</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_140 (140UL)</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2c99752ac1b5921f9890651b51d21d85"> 3504</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_141 (141UL)</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abf7c0e3c395025287bc3abeedccb785c"> 3505</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_142 (142UL)</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab6f17572bd309939e3ab16fc5e3e0e50"> 3506</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_143 (143UL)</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1b192f20fba6a24447a28979f61abc7d"> 3507</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_144 (144UL)</span></div>
<div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a007c221aae0c30f5f2855061ef36d3a7"> 3508</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_145 (145UL)</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a57a120f09ffe95e84bde4100c782f651"> 3509</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_146 (146UL)</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5e817f24a4aedc43c6eb797fa9cf0664"> 3510</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_147 (147UL)</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4654c60b15caf6674797a24679858b22"> 3511</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_148 (148UL)</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a546caeb070e078af4e1c0d5345f9af7c"> 3512</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_149 (149UL)</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afc84a8bc95b94ac9ef18372c007b2284"> 3513</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_150 (150UL)</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa4377c980a7c632680305b88e9b7c1ad"> 3514</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_151 (151UL)</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7d71fbd6f0541d3f59d4ba855778f5de"> 3515</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_152 (152UL)</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad9cabec0a427c5bcd1178ae346d49645"> 3516</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_153 (153UL)</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aeee453c4ed3b07a60dbc8cd0b4096250"> 3517</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_154 (154UL)</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a14334915e31e5d7dfd5e6342d70a4569"> 3518</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_155 (155UL)</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa2e5b32812a3eabe69ef2b51d6a2ee60"> 3519</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_156 (156UL)</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7ff417609d40ae7e7797a168cf18c63d"> 3520</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_157 (157UL)</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa4d0cc158d858ab65ea56f4697e77783"> 3521</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_158 (158UL)</span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0846fea9cc8fdc81256fec985e951097"> 3522</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_159 (159UL)</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aeb9c060d45b08b1b56ced72223713571"> 3523</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_160 (160UL)</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a187ea88c0e9700b298dfd81f5bfa1a3c"> 3524</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_161 (161UL)</span></div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a089dd8971f6eb4e5b38ae1b6a3b2b26f"> 3525</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_162 (162UL)</span></div>
<div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae972b4af589508bbe2ef262a9a94c87f"> 3526</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_163 (163UL)</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a47566acf00905eaf0c45cedb2e1d7862"> 3527</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_164 (164UL)</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5733ea613f9bbce12ab49f24387d9ff3"> 3528</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_165 (165UL)</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0678c33e9532057cd7b18407d996a0e5"> 3529</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_166 (166UL)</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4dd3d4d21212fd8554ca28d03e818ad9"> 3530</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_167 (167UL)</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afb9fd04cf0809e9f782a0aa7a84ef5ad"> 3531</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_168 (168UL)</span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4e6fbff85ad576f479c75f554280434c"> 3532</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_169 (169UL)</span></div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3a34678a88b0f224c313b3826af9fb4f"> 3533</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_170 (170UL)</span></div>
<div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3cb90568c5f0985eb2d3c3c821274fab"> 3534</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_171 (171UL)</span></div>
<div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a49ab689376c1bb450796755319441e83"> 3535</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_172 (172UL)</span></div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a29bc31cdf62f5d223f6ba943fa33a05b"> 3536</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_173 (173UL)</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#addaaa569dd9b0cf4da1f56a9845def62"> 3537</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_174 (174UL)</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aae1b304fb9d5891a1ec4bf4f5db6eb76"> 3538</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_175 (175UL)</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a279ae4403af4a3aebb5dc1a497d33cec"> 3539</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_176 (176UL)</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa8f58d3ed88433477551844c41db5fc9"> 3540</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_177 (177UL)</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab1a8d1871ed336f86f1d2e0084a1281d"> 3541</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_178 (178UL)</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a578e21a1cd742fcd75711a148f35f43e"> 3542</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_179 (179UL)</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3a52ad10e16c105da2ce754e02fa9c71"> 3543</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_180 (180UL)</span></div>
<div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aab1423d4e0533ab4e24d1be8284f9ba6"> 3544</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_181 (181UL)</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a56bbe9a8bf6d57628e11cac82cb2d312"> 3545</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_182 (182UL)</span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a66997ccf9eb4ff5be02dff40d8cb19b4"> 3546</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_183 (183UL)</span></div>
<div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3638f951b8ccf11e8105a4e2dcee65bb"> 3547</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_184 (184UL)</span></div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad1ac648e5e27bd8a75f953353145c2ce"> 3548</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_185 (185UL)</span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae89cd26de3a2ab1e154ac8d0ab33acc5"> 3549</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_186 (186UL)</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a914c124929741298a3b28bf3817ced77"> 3550</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_187 (187UL)</span></div>
<div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2caaa514723524fa3ec33e47ca45a4a9"> 3551</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_188 (188UL)</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac48038fc51aea4ad91b860f325cc2ab8"> 3552</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_189 (189UL)</span></div>
<div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a23043d42705adcadd8dc0b438c862454"> 3553</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_190 (190UL)</span></div>
<div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af1194f8f3527fb9f52e377f3a384f74c"> 3554</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_191 (191UL)</span></div>
<div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a247e2e75fb48cbcdd6ad97b901cc3ba0"> 3555</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_192 (192UL)</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ad996c9420e9feff011145634f94d0926"> 3556</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_193 (193UL)</span></div>
<div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acef55f3ce893e4cd93b80bbc6a2ca817"> 3557</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_194 (194UL)</span></div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a329149a84a91a7855b74d57d1328e748"> 3558</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_195 (195UL)</span></div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a00ae6121320ed5279cad6e564d4f05b6"> 3559</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_196 (196UL)</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a07673ae40d34e113765529ab212a42ab"> 3560</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_197 (197UL)</span></div>
<div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7cfd0d03f0fc3f8b177b00c2ae37911a"> 3561</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_198 (198UL)</span></div>
<div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a907f3d8b1e643a3e2ee0edfc486e4db7"> 3562</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_199 (199UL)</span></div>
<div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afb3cd0ce881247d233cb2de417063ab3"> 3563</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_200 (200UL)</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a15ef4f7292836ce26ecebe3fee0e0789"> 3564</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_201 (201UL)</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acd7d010b8017e584ccd9219783537c57"> 3565</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_202 (202UL)</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a58f2810c0cbee683760872e3728830ad"> 3566</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_203 (203UL)</span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2a32c140ba21f6dd6ef825642c20fd7f"> 3567</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_204 (204UL)</span></div>
<div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae1d720df6798cdd25cbebe7ae95ec400"> 3568</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_205 (205UL)</span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6dc40ef876facf8c6d4c6ad976ee802a"> 3569</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_206 (206UL)</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae4b4401b0b2f63e6f16d8201c342014c"> 3570</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_207 (207UL)</span></div>
<div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac3f65db9b5457be810b1f48ea4568db4"> 3571</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_208 (208UL)</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acc4f15ddbf51eaa5078a51e90e1aaa8e"> 3572</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_209 (209UL)</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aac94c19259b5c2dc02d5504aacdc6ffc"> 3573</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_210 (210UL)</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ac27c7d842e016a67d3a77aa9920397ff"> 3574</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_211 (211UL)</span></div>
<div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a12701bd70f5a9b97afdbf527329fc6e6"> 3575</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_212 (212UL)</span></div>
<div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a70f6049b048200767d6284c37a6652fd"> 3576</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_213 (213UL)</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a473546b15006592fbe067a6996be6cfc"> 3577</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_214 (214UL)</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a8ac85bbde5b9cb810b540a97ce6ca548"> 3578</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_215 (215UL)</span></div>
<div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4d93894dce6bdeb685351eb2eee5948b"> 3579</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_216 (216UL)</span></div>
<div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab2c80a501d5fa6ae45d6c0bd7d6c4cad"> 3580</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_217 (217UL)</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7d484ac72522825f7cfd936617ab30a3"> 3581</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_218 (218UL)</span></div>
<div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a19f27037463c364485ebd4a1d21ac8ba"> 3582</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_219 (219UL)</span></div>
<div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a07ec879fb3d389968decf8250a77be67"> 3583</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_220 (220UL)</span></div>
<div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a63874beab5c3493712fedf1389bbad3f"> 3584</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_221 (221UL)</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a64ae4fb32046d93f9c625f668ce416e8"> 3585</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_222 (222UL)</span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af7bffe8df95156155e29e185c0295608"> 3586</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_223 (223UL)</span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a40a81afac06485862aafaae232f2a81f"> 3587</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_224 (224UL)</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9719c201197769fdb3525f1ebc10305c"> 3588</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_225 (225UL)</span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a453d84cdfca24f716841909c6d667ebc"> 3589</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_226 (226UL)</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a292b6d63a1b2dd6ded4dbf988476e86b"> 3590</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_227 (227UL)</span></div>
<div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abfce1a85b562a57725cf15690ac72e4c"> 3591</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_228 (228UL)</span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acc72552fc10c585790a6a6f9792627bd"> 3592</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_229 (229UL)</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abc566ce42e4cd368f95082144302cfd8"> 3593</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_230 (230UL)</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#abe806e0add2b145a3715e5293ce2687e"> 3594</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_231 (231UL)</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa7ad166196be1bfb9aaa5eae454c0c90"> 3595</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_232 (232UL)</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ada15648f45d07a82dc9b5c0548aed778"> 3596</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_233 (233UL)</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0f23c5b6eef96577340e49f7b20dffe5"> 3597</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_234 (234UL)</span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adb88fd7e63a000a9ec6611a467b17841"> 3598</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_235 (235UL)</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1b4aeb4c88cd712877c0616b57aad758"> 3599</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_236 (236UL)</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a036fa0863c2d5626e6211d51ab7e8022"> 3600</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_237 (237UL)</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a51d7683eb54c75b73044d90f645ac597"> 3601</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_238 (238UL)</span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ae6405026d2d1f4333b467603921cd983"> 3602</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_239 (239UL)</span></div>
<div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a91fc6d34ae0243a3666e317b637e65b4"> 3603</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_240 (240UL)</span></div>
<div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adb5e7301a211eebd13cb6ffb47d3b7f3"> 3604</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_241 (241UL)</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5ba2b70824c93e02ffa168906e9f53be"> 3605</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_242 (242UL)</span></div>
<div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aaa5901c28e73811a91f75e6732f76f03"> 3606</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_243 (243UL)</span></div>
<div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7c4976b4b90f02d18f7d241d69489fbb"> 3607</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_244 (244UL)</span></div>
<div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5fec9b5380d2b77d9295924c96212566"> 3608</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_245 (245UL)</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7597b44d7a3ed7b6833dccdb5f277fe9"> 3609</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_246 (246UL)</span></div>
<div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af39449606dd1c92bc87a7839bfae5805"> 3610</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_247 (247UL)</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aa74ad6ae28bca79506ab0075e4cdd612"> 3611</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_248 (248UL)</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#acd0d65efd623ea3e5c3b7c4ac243805f"> 3612</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_249 (249UL)</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#afc52fc3f53c02085ea14af46129fd349"> 3613</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_250 (250UL)</span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a585b908ae5f6b6276852c3e81e0efca2"> 3614</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_251 (251UL)</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a5924fc5893ab857d3314994367916f42"> 3615</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_252 (252UL)</span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3c15bb78967267cad37e653c5a9ffa8b"> 3616</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_253 (253UL)</span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#adb2086ad5019090df43c86199566eb91"> 3617</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_254 (254UL)</span></div>
<div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a034b766001e9815853919fad97fa8a60"> 3618</a></span>&#160;<span class="preprocessor">#define SEI_INSTR_255 (255UL)</span></div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160; </div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment">/* DAT register group index macro definition */</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0b3ea7747ced4833b69e63731aee3741"> 3621</a></span>&#160;<span class="preprocessor">#define SEI_DAT_0 (0UL)</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af8241476e278e9c37c81cd59a989f534"> 3622</a></span>&#160;<span class="preprocessor">#define SEI_DAT_1 (1UL)</span></div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a731af519bddf1de691c3b9e00d94e734"> 3623</a></span>&#160;<span class="preprocessor">#define SEI_DAT_2 (2UL)</span></div>
<div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af5e46bf530b2326ac4abcca7f12ae5d7"> 3624</a></span>&#160;<span class="preprocessor">#define SEI_DAT_3 (3UL)</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9abaf641302c7d1454665c5c0e3f4a08"> 3625</a></span>&#160;<span class="preprocessor">#define SEI_DAT_4 (4UL)</span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a614462b8a74909f037d6e5428f46ee17"> 3626</a></span>&#160;<span class="preprocessor">#define SEI_DAT_5 (5UL)</span></div>
<div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a327883a1590de074c026d3a8486220c6"> 3627</a></span>&#160;<span class="preprocessor">#define SEI_DAT_6 (6UL)</span></div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6156db3a67660fce954800662714b26e"> 3628</a></span>&#160;<span class="preprocessor">#define SEI_DAT_7 (7UL)</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3463fa7572fa9a90ac96588b1751dc89"> 3629</a></span>&#160;<span class="preprocessor">#define SEI_DAT_8 (8UL)</span></div>
<div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4b55976a19ace89d495c0a850554b75d"> 3630</a></span>&#160;<span class="preprocessor">#define SEI_DAT_9 (9UL)</span></div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4876e0b51e613d79e985d982ed2da7ca"> 3631</a></span>&#160;<span class="preprocessor">#define SEI_DAT_10 (10UL)</span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a6404ec925ceca2561d4e63c007feda67"> 3632</a></span>&#160;<span class="preprocessor">#define SEI_DAT_11 (11UL)</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a9bf0838140bc8087cc0b1881a892144f"> 3633</a></span>&#160;<span class="preprocessor">#define SEI_DAT_12 (12UL)</span></div>
<div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a96ed96321bce4bd2644d7fe450a240ac"> 3634</a></span>&#160;<span class="preprocessor">#define SEI_DAT_13 (13UL)</span></div>
<div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a0f47ad55e7935d82d67b08e11fe2921c"> 3635</a></span>&#160;<span class="preprocessor">#define SEI_DAT_14 (14UL)</span></div>
<div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a539e7ea9b437f6c57cd8bfcbb0004e76"> 3636</a></span>&#160;<span class="preprocessor">#define SEI_DAT_15 (15UL)</span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#ab37c66f56051a8eb406d371e78892631"> 3637</a></span>&#160;<span class="preprocessor">#define SEI_DAT_16 (16UL)</span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a24e635ec4bf2129c465bdbd129090775"> 3638</a></span>&#160;<span class="preprocessor">#define SEI_DAT_17 (17UL)</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#aac6dbb658b28f09097c1c29a65eb87c2"> 3639</a></span>&#160;<span class="preprocessor">#define SEI_DAT_18 (18UL)</span></div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2f2dfa1c678c5cf6b4630738a708d65c"> 3640</a></span>&#160;<span class="preprocessor">#define SEI_DAT_19 (19UL)</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a470cc73a279f9b05788b3176fd006453"> 3641</a></span>&#160;<span class="preprocessor">#define SEI_DAT_20 (20UL)</span></div>
<div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4f3da0c00454c7ee61384ead3d1c3a47"> 3642</a></span>&#160;<span class="preprocessor">#define SEI_DAT_21 (21UL)</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2b6fce65d6fc8d3444af50adef9987a2"> 3643</a></span>&#160;<span class="preprocessor">#define SEI_DAT_22 (22UL)</span></div>
<div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4d5942d59082b10f05072f610fffd700"> 3644</a></span>&#160;<span class="preprocessor">#define SEI_DAT_23 (23UL)</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2512db60fd91b437072548f32711f2fc"> 3645</a></span>&#160;<span class="preprocessor">#define SEI_DAT_24 (24UL)</span></div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a4115988fe3b025c46ba9867af8b174a3"> 3646</a></span>&#160;<span class="preprocessor">#define SEI_DAT_25 (25UL)</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a1052c7a6fb662f70dec54da05e7d918a"> 3647</a></span>&#160;<span class="preprocessor">#define SEI_DAT_26 (26UL)</span></div>
<div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a73d8c113243c2bd0d35b567e2192c21c"> 3648</a></span>&#160;<span class="preprocessor">#define SEI_DAT_27 (27UL)</span></div>
<div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a2ccef6b2a4075ff26bda529bedd404bb"> 3649</a></span>&#160;<span class="preprocessor">#define SEI_DAT_28 (28UL)</span></div>
<div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a3a1e9485a11a9b5ec7a58e5e1332a625"> 3650</a></span>&#160;<span class="preprocessor">#define SEI_DAT_29 (29UL)</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#af380d1dd2235deb1fd729c47d0fb1c8b"> 3651</a></span>&#160;<span class="preprocessor">#define SEI_DAT_30 (30UL)</span></div>
<div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html#a7947e31e8d8bf8f2093c1aace557fc7f"> 3652</a></span>&#160;<span class="preprocessor">#define SEI_DAT_31 (31UL)</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160; </div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160; </div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_SEI_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__common__interface_html_ga3acffbd305ee72dcd4593c0d8af64a4f"><div class="ttname"><a href="group__common__interface.html#ga3acffbd305ee72dcd4593c0d8af64a4f">MIN</a></div><div class="ttdeci">#define MIN(a, b)</div><div class="ttdef"><b>Definition:</b> hpm_common.h:49</div></div>
<div class="ttc" id="agroup__common__interface_html_gafa99ec4acc4ecb2dc3c2d05da15d0e3f"><div class="ttname"><a href="group__common__interface.html#gafa99ec4acc4ecb2dc3c2d05da15d0e3f">MAX</a></div><div class="ttdeci">#define MAX(a, b)</div><div class="ttdef"><b>Definition:</b> hpm_common.h:46</div></div>
<div class="ttc" id="astructSEI__Type_html"><div class="ttname"><a href="structSEI__Type.html">SEI_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_sei_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3950edce97f50982cc9974a5f2b3beb7.html">HPM_IP_VALIDATION</a></li><li class="navelem"><a class="el" href="dir_5e48043834f7c568b0c7b519050c2b2c.html">ip</a></li><li class="navelem"><a class="el" href="HPM__IP__VALIDATION_2ip_2hpm__sei__regs_8h.html">hpm_sei_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
