read -sv run_verilog_mid/adder_32b_8_92_24adafa3ac55285e405edd5746fa7601.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_92_24adafa3ac55285e405edd5746fa7601_yosys.v
