Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jul  6 23:22:32 2019
| Host         : LAPTOP-V5QHKOQB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_control_sets_placed.rpt
| Design       : mips
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           13 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              30 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------+------------------+------------------+----------------+
|           Clock Signal           |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------+----------------------+------------------+------------------+----------------+
|  U_CTRL/NPCOp_inferred__0/i__n_0 |                      |                  |                1 |              2 |
|  U_CTRL/nextstate_reg[3]_i_2_n_0 |                      |                  |                1 |              4 |
|  clk_IBUF_BUFG                   |                      | rst_IBUF         |                1 |              4 |
|  U_CTRL/E_BUFG[0]                |                      |                  |               11 |             30 |
|  clk_IBUF_BUFG                   | U_CTRL/PC_reg[31][0] | rst_IBUF         |               12 |             30 |
+----------------------------------+----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


