###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Tue Feb 25 12:33:20 2020
#  Design:            RamChip
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin Mem_reg[21][8]/CP 
Endpoint:   Mem_reg[21][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.029
- Arrival Time                  2.342
= Slack Time                    7.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.687 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.727 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.790 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.873 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.061 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.156 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.216 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.601 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.032 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.280 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.386 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.544 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.757 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.005 | 
     | Mem_reg[21][8]    | D v          | EDFD1    | 0.023 |   2.342 |   10.029 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.687 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.646 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.580 | 
     | clk__L3_I71    | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.510 | 
     | Mem_reg[21][8] | CP ^       | EDFD1  | 0.001 |   0.177 |   -7.509 | 
     +-------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Mem_reg[64][8]/CP 
Endpoint:   Mem_reg[64][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.175
- Setup                         0.148
+ Phase Shift                  10.000
= Required Time                10.027
- Arrival Time                  2.340
= Slack Time                    7.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.687 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.727 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.790 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.873 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.061 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.156 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.216 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.601 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.032 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.280 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.386 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.544 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.757 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.005 | 
     | Mem_reg[64][8]    | D v          | EDFD1    | 0.021 |   2.340 |   10.027 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.687 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.646 | 
     | clk__L2_I2     | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.584 | 
     | clk__L3_I24    | I ^ -> Z ^ | CKBD16 | 0.071 |   0.174 |   -7.512 | 
     | Mem_reg[64][8] | CP ^       | EDFD1  | 0.001 |   0.175 |   -7.512 | 
     +-------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Mem_reg[9][8]/CP 
Endpoint:   Mem_reg[9][8]/D   (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.175
- Setup                         0.148
+ Phase Shift                  10.000
= Required Time                10.027
- Arrival Time                  2.340
= Slack Time                    7.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.687 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.727 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.790 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.873 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.062 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.217 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.602 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.032 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.280 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.386 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.544 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.757 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.006 | 
     | Mem_reg[9][8]     | D v          | EDFD1    | 0.021 |   2.340 |   10.027 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.687 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.646 | 
     | clk__L2_I2    | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.584 | 
     | clk__L3_I24   | I ^ -> Z ^ | CKBD16 | 0.071 |   0.174 |   -7.512 | 
     | Mem_reg[9][8] | CP ^       | EDFD1  | 0.001 |   0.175 |   -7.512 | 
     +------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Mem_reg[18][8]/CP 
Endpoint:   Mem_reg[18][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.148
+ Phase Shift                  10.000
= Required Time                10.028
- Arrival Time                  2.341
= Slack Time                    7.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.687 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.790 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.873 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.062 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.217 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.602 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.032 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.280 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.386 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.544 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.757 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.006 | 
     | Mem_reg[18][8]    | D v          | EDFD1    | 0.022 |   2.341 |   10.028 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.687 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.647 | 
     | clk__L2_I2     | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.584 | 
     | clk__L3_I24    | I ^ -> Z ^ | CKBD16 | 0.071 |   0.174 |   -7.513 | 
     | Mem_reg[18][8] | CP ^       | EDFD1  | 0.002 |   0.176 |   -7.511 | 
     +-------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Mem_reg[28][8]/CP 
Endpoint:   Mem_reg[28][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.029
- Arrival Time                  2.341
= Slack Time                    7.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.687 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.873 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.062 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.217 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.602 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.280 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.386 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.757 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.006 | 
     | Mem_reg[28][8]    | D v          | EDFD1    | 0.023 |   2.341 |   10.029 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.687 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.647 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.580 | 
     | clk__L3_I71    | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.511 | 
     | Mem_reg[28][8] | CP ^       | EDFD1  | 0.001 |   0.177 |   -7.510 | 
     +-------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Mem_reg[29][8]/CP 
Endpoint:   Mem_reg[29][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.028
- Arrival Time                  2.341
= Slack Time                    7.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.687 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.873 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.062 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.217 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.602 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.280 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.386 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.757 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.006 | 
     | Mem_reg[29][8]    | D v          | EDFD1    | 0.022 |   2.341 |   10.028 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.687 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.647 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.580 | 
     | clk__L3_I71    | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.511 | 
     | Mem_reg[29][8] | CP ^       | EDFD1  | 0.000 |   0.177 |   -7.511 | 
     +-------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Mem_reg[27][8]/CP 
Endpoint:   Mem_reg[27][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.178
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.029
- Arrival Time                  2.342
= Slack Time                    7.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.687 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.873 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.062 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.217 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.602 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.280 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.386 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.757 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.006 | 
     | Mem_reg[27][8]    | D v          | EDFD1    | 0.023 |   2.342 |   10.029 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.687 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.647 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.580 | 
     | clk__L3_I71    | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.511 | 
     | Mem_reg[27][8] | CP ^       | EDFD1  | 0.002 |   0.178 |   -7.510 | 
     +-------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Mem_reg[2][8]/CP 
Endpoint:   Mem_reg[2][8]/D   (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.178
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.029
- Arrival Time                  2.342
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.062 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.217 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.602 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.757 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.006 | 
     | Mem_reg[2][8]     | D v          | EDFD1    | 0.023 |   2.342 |   10.029 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.647 | 
     | clk__L2_I6    | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.580 | 
     | clk__L3_I71   | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.511 | 
     | Mem_reg[2][8] | CP ^       | EDFD1  | 0.002 |   0.178 |   -7.510 | 
     +------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Mem_reg[26][8]/CP 
Endpoint:   Mem_reg[26][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.178
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.029
- Arrival Time                  2.341
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.873 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.062 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.217 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.602 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.280 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.386 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.757 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.006 | 
     | Mem_reg[26][8]    | D v          | EDFD1    | 0.023 |   2.341 |   10.029 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.647 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.580 | 
     | clk__L3_I71    | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.511 | 
     | Mem_reg[26][8] | CP ^       | EDFD1  | 0.001 |   0.178 |   -7.510 | 
     +-------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Mem_reg[7][8]/CP 
Endpoint:   Mem_reg[7][8]/D   (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.178
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.029
- Arrival Time                  2.341
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.062 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.217 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.602 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.757 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.006 | 
     | Mem_reg[7][8]     | D v          | EDFD1    | 0.023 |   2.341 |   10.029 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.647 | 
     | clk__L2_I6    | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I71   | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.511 | 
     | Mem_reg[7][8] | CP ^       | EDFD1  | 0.001 |   0.178 |   -7.510 | 
     +------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Mem_reg[30][8]/CP 
Endpoint:   Mem_reg[30][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.178
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.029
- Arrival Time                  2.341
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.062 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.217 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.602 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.757 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.006 | 
     | Mem_reg[30][8]    | D v          | EDFD1    | 0.023 |   2.341 |   10.029 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.647 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I71    | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.511 | 
     | Mem_reg[30][8] | CP ^       | EDFD1  | 0.001 |   0.178 |   -7.510 | 
     +-------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Mem_reg[12][8]/CP 
Endpoint:   Mem_reg[12][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.028
- Arrival Time                  2.340
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[12][8]    | D v          | EDFD1    | 0.022 |   2.340 |   10.028 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.647 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I71    | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.511 | 
     | Mem_reg[12][8] | CP ^       | EDFD1  | 0.001 |   0.177 |   -7.511 | 
     +-------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Mem_reg[19][8]/CP 
Endpoint:   Mem_reg[19][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.028
- Arrival Time                  2.340
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[19][8]    | D v          | EDFD1    | 0.022 |   2.340 |   10.028 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.647 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I71    | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.511 | 
     | Mem_reg[19][8] | CP ^       | EDFD1  | 0.001 |   0.177 |   -7.511 | 
     +-------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Mem_reg[31][8]/CP 
Endpoint:   Mem_reg[31][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.028
- Arrival Time                  2.340
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[31][8]    | D v          | EDFD1    | 0.022 |   2.340 |   10.028 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.647 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I71    | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.511 | 
     | Mem_reg[31][8] | CP ^       | EDFD1  | 0.001 |   0.177 |   -7.511 | 
     +-------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Mem_reg[20][8]/CP 
Endpoint:   Mem_reg[20][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.178
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.029
- Arrival Time                  2.341
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[20][8]    | D v          | EDFD1    | 0.023 |   2.341 |   10.029 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.647 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I71    | I ^ -> Z ^ | CKBD16 | 0.069 |   0.176 |   -7.511 | 
     | Mem_reg[20][8] | CP ^       | EDFD1  | 0.001 |   0.178 |   -7.510 | 
     +-------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Mem_reg[0][8]/CP 
Endpoint:   Mem_reg[0][8]/D   (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.180
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.031
- Arrival Time                  2.343
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.728 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.157 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[0][8]     | D v          | EDFD1    | 0.025 |   2.343 |   10.031 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.647 | 
     | clk__L2_I6    | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I67   | I ^ -> Z ^ | CKBD16 | 0.071 |   0.178 |   -7.510 | 
     | Mem_reg[0][8] | CP ^       | EDFD1  | 0.002 |   0.180 |   -7.508 | 
     +------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Mem_reg[1][8]/CP 
Endpoint:   Mem_reg[1][8]/D   (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.180
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.031
- Arrival Time                  2.343
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.729 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.158 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[1][8]     | D v          | EDFD1    | 0.024 |   2.343 |   10.031 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.647 | 
     | clk__L2_I4    | I ^ -> Z ^ | CKBD24 | 0.066 |   0.107 |   -7.581 | 
     | clk__L3_I46   | I ^ -> Z ^ | CKBD16 | 0.072 |   0.179 |   -7.509 | 
     | Mem_reg[1][8] | CP ^       | EDFD1  | 0.001 |   0.180 |   -7.508 | 
     +------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Mem_reg[60][10]/CP 
Endpoint:   Mem_reg[60][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.178
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  2.321
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.729 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.871 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.059 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.176 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.241 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.526 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.968 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.291 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.404 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.464 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.676 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.968 | 
     | Mem_reg[60][10]   | D v          | EDFD1    | 0.040 |   2.321 |   10.009 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.648 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.585 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.177 |   -7.511 | 
     | Mem_reg[60][10] | CP ^       | EDFD1  | 0.001 |   0.178 |   -7.510 | 
     +--------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Mem_reg[82][8]/CP 
Endpoint:   Mem_reg[82][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.180
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.031
- Arrival Time                  2.343
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.729 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.158 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.033 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.545 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[82][8]    | D v          | EDFD1    | 0.024 |   2.343 |   10.031 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.648 | 
     | clk__L2_I4     | I ^ -> Z ^ | CKBD24 | 0.066 |   0.107 |   -7.581 | 
     | clk__L3_I46    | I ^ -> Z ^ | CKBD16 | 0.072 |   0.179 |   -7.509 | 
     | Mem_reg[82][8] | CP ^       | EDFD1  | 0.001 |   0.180 |   -7.508 | 
     +-------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Mem_reg[11][10]/CP 
Endpoint:   Mem_reg[11][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.178
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  2.321
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.729 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.791 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.871 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.059 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.176 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.241 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.526 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.968 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.291 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.404 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.464 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.676 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.969 | 
     | Mem_reg[11][10]   | D v          | EDFD1    | 0.040 |   2.321 |   10.009 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.648 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.585 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.177 |   -7.511 | 
     | Mem_reg[11][10] | CP ^       | EDFD1  | 0.001 |   0.178 |   -7.510 | 
     +--------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Mem_reg[58][8]/CP 
Endpoint:   Mem_reg[58][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.180
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.031
- Arrival Time                  2.343
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.729 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.792 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.158 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.034 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.546 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[58][8]    | D v          | EDFD1    | 0.024 |   2.343 |   10.031 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.648 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I69    | I ^ -> Z ^ | CKBD16 | 0.071 |   0.178 |   -7.510 | 
     | Mem_reg[58][8] | CP ^       | EDFD1  | 0.002 |   0.180 |   -7.508 | 
     +-------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Mem_reg[48][8]/CP 
Endpoint:   Mem_reg[48][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.032
- Arrival Time                  2.343
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.688 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.729 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.792 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.874 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.158 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.034 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.281 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.387 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.546 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[48][8]    | D v          | EDFD1    | 0.025 |   2.343 |   10.032 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.648 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I69    | I ^ -> Z ^ | CKBD16 | 0.071 |   0.178 |   -7.510 | 
     | Mem_reg[48][8] | CP ^       | EDFD1  | 0.003 |   0.181 |   -7.508 | 
     +-------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Mem_reg[46][8]/CP 
Endpoint:   Mem_reg[46][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.180
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.032
- Arrival Time                  2.343
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.689 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.729 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.792 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.875 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.158 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.034 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.282 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.388 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.546 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[46][8]    | D v          | EDFD1    | 0.024 |   2.343 |   10.032 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.648 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I69    | I ^ -> Z ^ | CKBD16 | 0.071 |   0.178 |   -7.510 | 
     | Mem_reg[46][8] | CP ^       | EDFD1  | 0.002 |   0.180 |   -7.508 | 
     +-------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Mem_reg[47][8]/CP 
Endpoint:   Mem_reg[47][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.180
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.032
- Arrival Time                  2.343
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.689 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.729 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.792 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.875 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.158 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.034 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.282 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.388 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.546 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[47][8]    | D v          | EDFD1    | 0.024 |   2.343 |   10.032 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.648 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I69    | I ^ -> Z ^ | CKBD16 | 0.071 |   0.178 |   -7.510 | 
     | Mem_reg[47][8] | CP ^       | EDFD1  | 0.002 |   0.180 |   -7.508 | 
     +-------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Mem_reg[6][8]/CP 
Endpoint:   Mem_reg[6][8]/D   (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.032
- Arrival Time                  2.343
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.689 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.729 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.792 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.875 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.158 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.034 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.282 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.388 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.546 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[6][8]     | D v          | EDFD1    | 0.025 |   2.343 |   10.032 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.648 | 
     | clk__L2_I6    | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I69   | I ^ -> Z ^ | CKBD16 | 0.071 |   0.178 |   -7.510 | 
     | Mem_reg[6][8] | CP ^       | EDFD1  | 0.003 |   0.181 |   -7.508 | 
     +------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Mem_reg[59][8]/CP 
Endpoint:   Mem_reg[59][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.032
- Arrival Time                  2.343
= Slack Time                    7.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.689 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.729 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.792 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.875 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.158 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.034 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.282 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.388 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.546 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[59][8]    | D v          | EDFD1    | 0.025 |   2.343 |   10.032 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.688 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.648 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.581 | 
     | clk__L3_I69    | I ^ -> Z ^ | CKBD16 | 0.071 |   0.178 |   -7.510 | 
     | Mem_reg[59][8] | CP ^       | EDFD1  | 0.003 |   0.181 |   -7.508 | 
     +-------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Mem_reg[32][8]/CP 
Endpoint:   Mem_reg[32][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.032
- Arrival Time                  2.343
= Slack Time                    7.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.689 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.729 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.792 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.875 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.063 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.158 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.218 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.603 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.034 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.282 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.388 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.546 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.758 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.007 | 
     | Mem_reg[32][8]    | D v          | EDFD1    | 0.025 |   2.343 |   10.032 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.689 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.648 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.582 | 
     | clk__L3_I69    | I ^ -> Z ^ | CKBD16 | 0.071 |   0.178 |   -7.511 | 
     | Mem_reg[32][8] | CP ^       | EDFD1  | 0.003 |   0.181 |   -7.508 | 
     +-------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Mem_reg[55][8]/CP 
Endpoint:   Mem_reg[55][8]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[16][8]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.149
+ Phase Shift                  10.000
= Required Time                10.027
- Arrival Time                  2.338
= Slack Time                    7.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.689 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.730 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.793 | 
     | clk__L3_I9        | I ^ -> Z ^   | CKBD16   | 0.083 |   0.186 |    7.875 | 
     | Mem_reg[16][8]    | CP ^ -> QN ^ | EDFD1    | 0.189 |   0.375 |    8.064 | 
     | U8144             | C2 ^ -> ZN v | OAI222D0 | 0.095 |   0.470 |    8.159 | 
     | FE_OFCC594_n25384 | I v -> Z v   | CKBD1    | 0.060 |   0.530 |    8.219 | 
     | U8141             | A2 v -> ZN ^ | NR4D0    | 0.385 |   0.915 |    8.604 | 
     | U8125             | A1 ^ -> Z ^  | AN4D0    | 0.431 |   1.345 |    9.035 | 
     | U8124             | A4 ^ -> ZN v | ND4D0    | 0.248 |   1.593 |    9.282 | 
     | Data_tri[8]       | I v -> Z v   | BUFTD2   | 0.106 |   1.699 |    9.388 | 
     | U7481             | I v -> ZN ^  | CKND0    | 0.158 |   1.857 |    9.547 | 
     | U7482             | I ^ -> ZN v  | INVD1    | 0.212 |   2.070 |    9.759 | 
     | FE_OFCC889_n24739 | I v -> Z v   | CKBD3    | 0.249 |   2.319 |   10.008 | 
     | Mem_reg[55][8]    | D v          | EDFD1    | 0.019 |   2.338 |   10.027 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.689 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.649 | 
     | clk__L2_I6     | I ^ -> Z ^ | CKBD24 | 0.067 |   0.107 |   -7.582 | 
     | clk__L3_I68    | I ^ -> Z ^ | CKBD16 | 0.068 |   0.175 |   -7.514 | 
     | Mem_reg[55][8] | CP ^       | EDFD1  | 0.000 |   0.176 |   -7.513 | 
     +-------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Mem_reg[61][10]/CP 
Endpoint:   Mem_reg[61][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.179
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  2.320
= Slack Time                    7.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.690 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.730 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.793 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.873 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.060 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.527 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.969 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.292 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.970 | 
     | Mem_reg[61][10]   | D v          | EDFD1    | 0.039 |   2.320 |   10.009 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.690 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.649 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.586 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.177 |   -7.512 | 
     | Mem_reg[61][10] | CP ^       | EDFD1  | 0.002 |   0.179 |   -7.511 | 
     +--------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Mem_reg[64][10]/CP 
Endpoint:   Mem_reg[64][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.179
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  2.320
= Slack Time                    7.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.690 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.040 |    7.730 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.793 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.873 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.060 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.527 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.969 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.292 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.970 | 
     | Mem_reg[64][10]   | D v          | EDFD1    | 0.039 |   2.320 |   10.010 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.690 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.649 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.587 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.178 |   -7.512 | 
     | Mem_reg[64][10] | CP ^       | EDFD1  | 0.002 |   0.179 |   -7.511 | 
     +--------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Mem_reg[10][10]/CP 
Endpoint:   Mem_reg[10][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.179
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  2.320
= Slack Time                    7.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.690 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.040 |    7.730 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.793 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.873 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.061 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.970 | 
     | Mem_reg[10][10]   | D v          | EDFD1    | 0.039 |   2.320 |   10.010 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.690 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.649 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.587 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.178 |   -7.512 | 
     | Mem_reg[10][10] | CP ^       | EDFD1  | 0.002 |   0.179 |   -7.511 | 
     +--------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Mem_reg[55][10]/CP 
Endpoint:   Mem_reg[55][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.179
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  2.320
= Slack Time                    7.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.690 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.731 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.793 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.873 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.061 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.970 | 
     | Mem_reg[55][10]   | D v          | EDFD1    | 0.039 |   2.320 |   10.010 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.690 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.649 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.587 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.178 |   -7.512 | 
     | Mem_reg[55][10] | CP ^       | EDFD1  | 0.002 |   0.179 |   -7.511 | 
     +--------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Mem_reg[83][10]/CP 
Endpoint:   Mem_reg[83][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.184
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.014
- Arrival Time                  2.324
= Slack Time                    7.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.690 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.731 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.793 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.873 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.061 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.970 | 
     | Mem_reg[83][10]   | D v          | EDFD1    | 0.044 |   2.324 |   10.014 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.690 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.649 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.587 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -7.507 | 
     | Mem_reg[83][10] | CP ^       | EDFD1  | 0.000 |   0.183 |   -7.506 | 
     +--------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Mem_reg[80][10]/CP 
Endpoint:   Mem_reg[80][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.184
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.014
- Arrival Time                  2.324
= Slack Time                    7.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.690 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.040 |    7.731 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.793 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.873 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.061 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.178 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.406 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.466 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.678 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.970 | 
     | Mem_reg[80][10]   | D v          | EDFD1    | 0.044 |   2.324 |   10.014 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.690 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.650 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.587 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -7.507 | 
     | Mem_reg[80][10] | CP ^       | EDFD1  | 0.001 |   0.184 |   -7.506 | 
     +--------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Mem_reg[12][10]/CP 
Endpoint:   Mem_reg[12][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.179
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  2.319
= Slack Time                    7.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.691 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.040 |    7.731 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.794 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.874 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.061 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.971 | 
     | Mem_reg[12][10]   | D v          | EDFD1    | 0.039 |   2.319 |   10.010 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.691 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.650 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.587 | 
     | clk__L3_I23     | I ^ -> Z ^ | CKBD16 | 0.074 |   0.178 |   -7.513 | 
     | Mem_reg[12][10] | CP ^       | EDFD1  | 0.002 |   0.179 |   -7.511 | 
     +--------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Mem_reg[16][10]/CP 
Endpoint:   Mem_reg[16][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.184
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  2.324
= Slack Time                    7.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.691 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.040 |    7.731 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.794 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.874 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.061 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.243 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.528 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.970 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.971 | 
     | Mem_reg[16][10]   | D v          | EDFD1    | 0.044 |   2.324 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.691 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.650 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.587 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -7.507 | 
     | Mem_reg[16][10] | CP ^       | EDFD1  | 0.001 |   0.184 |   -7.507 | 
     +--------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Mem_reg[62][10]/CP 
Endpoint:   Mem_reg[62][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.184
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  2.324
= Slack Time                    7.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.691 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.040 |    7.731 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.794 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.874 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.062 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.293 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.971 | 
     | Mem_reg[62][10]   | D v          | EDFD1    | 0.044 |   2.324 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.691 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.650 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.588 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -7.508 | 
     | Mem_reg[62][10] | CP ^       | EDFD1  | 0.001 |   0.184 |   -7.507 | 
     +--------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Mem_reg[13][10]/CP 
Endpoint:   Mem_reg[13][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  2.324
= Slack Time                    7.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.691 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.732 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.794 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.874 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.062 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.972 | 
     | Mem_reg[13][10]   | D v          | EDFD1    | 0.044 |   2.324 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.691 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.651 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.588 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -7.508 | 
     | Mem_reg[13][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -7.507 | 
     +--------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Mem_reg[15][10]/CP 
Endpoint:   Mem_reg[15][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  2.324
= Slack Time                    7.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.691 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.732 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.794 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.874 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.062 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.972 | 
     | Mem_reg[15][10]   | D v          | EDFD1    | 0.044 |   2.324 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.691 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.651 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.588 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -7.508 | 
     | Mem_reg[15][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -7.507 | 
     +--------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Mem_reg[17][10]/CP 
Endpoint:   Mem_reg[17][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  2.324
= Slack Time                    7.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.691 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.732 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.794 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.874 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.062 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.972 | 
     | Mem_reg[17][10]   | D v          | EDFD1    | 0.044 |   2.324 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.691 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.651 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.588 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -7.508 | 
     | Mem_reg[17][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -7.507 | 
     +--------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Mem_reg[71][10]/CP 
Endpoint:   Mem_reg[71][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.184
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  2.324
= Slack Time                    7.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.691 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.732 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.794 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.874 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.062 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.179 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.407 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.679 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.972 | 
     | Mem_reg[71][10]   | D v          | EDFD1    | 0.043 |   2.324 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.691 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.651 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.588 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -7.508 | 
     | Mem_reg[71][10] | CP ^       | EDFD1  | 0.001 |   0.185 |   -7.507 | 
     +--------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Mem_reg[70][10]/CP 
Endpoint:   Mem_reg[70][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  2.324
= Slack Time                    7.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.691 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.732 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.795 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.875 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.062 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.180 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.680 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.972 | 
     | Mem_reg[70][10]   | D v          | EDFD1    | 0.043 |   2.324 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.691 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.040 |   -7.651 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.588 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -7.508 | 
     | Mem_reg[70][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -7.507 | 
     +--------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Mem_reg[1][10]/CP 
Endpoint:   Mem_reg[1][10]/D   (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  2.324
= Slack Time                    7.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.691 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.040 |    7.732 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.795 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.875 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.062 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.180 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.244 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.467 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.680 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.972 | 
     | Mem_reg[1][10]    | D v          | EDFD1    | 0.043 |   2.324 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.691 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.651 | 
     | clk__L2_I0     | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.588 | 
     | clk__L3_I5     | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -7.508 | 
     | Mem_reg[1][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -7.507 | 
     +-------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Mem_reg[82][10]/CP 
Endpoint:   Mem_reg[82][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.185
- Setup                         0.169
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  2.324
= Slack Time                    7.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.692 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.732 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.795 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.875 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.062 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.180 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.529 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.971 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.294 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.468 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.680 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.972 | 
     | Mem_reg[82][10]   | D v          | EDFD1    | 0.043 |   2.324 |   10.015 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.692 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.651 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.588 | 
     | clk__L3_I5      | I ^ -> Z ^ | CKBD16 | 0.080 |   0.183 |   -7.508 | 
     | Mem_reg[82][10] | CP ^       | EDFD1  | 0.002 |   0.185 |   -7.507 | 
     +--------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Mem_reg[46][10]/CP 
Endpoint:   Mem_reg[46][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  2.319
= Slack Time                    7.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.692 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.040 |    7.733 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.795 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.875 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.063 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.180 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.468 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.680 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.973 | 
     | Mem_reg[46][10]   | D v          | EDFD1    | 0.039 |   2.319 |   10.011 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.692 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.652 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.589 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -7.512 | 
     | Mem_reg[46][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -7.511 | 
     +--------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Mem_reg[47][10]/CP 
Endpoint:   Mem_reg[47][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  2.319
= Slack Time                    7.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.692 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.733 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.796 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.875 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.063 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.180 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.468 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.680 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.973 | 
     | Mem_reg[47][10]   | D v          | EDFD1    | 0.039 |   2.319 |   10.011 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.692 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.652 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.589 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -7.512 | 
     | Mem_reg[47][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -7.511 | 
     +--------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Mem_reg[32][10]/CP 
Endpoint:   Mem_reg[32][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  2.319
= Slack Time                    7.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.692 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.040 |    7.733 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.796 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.875 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.063 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.181 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.408 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.468 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.681 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.973 | 
     | Mem_reg[32][10]   | D v          | EDFD1    | 0.039 |   2.319 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.692 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.652 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.589 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -7.512 | 
     | Mem_reg[32][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -7.511 | 
     +--------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Mem_reg[19][10]/CP 
Endpoint:   Mem_reg[19][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  2.319
= Slack Time                    7.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.693 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.733 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.796 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.876 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.063 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.181 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.409 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.469 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.681 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.973 | 
     | Mem_reg[19][10]   | D v          | EDFD1    | 0.039 |   2.319 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.693 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.652 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.589 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -7.512 | 
     | Mem_reg[19][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -7.511 | 
     +--------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Mem_reg[54][10]/CP 
Endpoint:   Mem_reg[54][10]/D  (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.181
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  2.319
= Slack Time                    7.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.693 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.041 |    7.733 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.796 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.876 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.063 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.181 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.245 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.409 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.469 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.681 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.973 | 
     | Mem_reg[54][10]   | D v          | EDFD1    | 0.039 |   2.319 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -7.693 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.652 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.589 | 
     | clk__L3_I25     | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -7.512 | 
     | Mem_reg[54][10] | CP ^       | EDFD1  | 0.001 |   0.181 |   -7.511 | 
     +--------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Mem_reg[9][10]/CP 
Endpoint:   Mem_reg[9][10]/D   (v) checked with  leading edge of 'clk'
Beginpoint: Mem_reg[83][10]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.182
- Setup                         0.170
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  2.319
= Slack Time                    7.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                   |              |          |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+---------+----------| 
     |                   | clk ^        |          |       |   0.000 |    7.693 | 
     | clk__L1_I0        | I ^ -> Z ^   | CKBD24   | 0.041 |   0.040 |    7.733 | 
     | clk__L2_I0        | I ^ -> Z ^   | CKBD24   | 0.063 |   0.103 |    7.796 | 
     | clk__L3_I5        | I ^ -> Z ^   | CKBD16   | 0.080 |   0.183 |    7.876 | 
     | Mem_reg[83][10]   | CP ^ -> QN ^ | EDFD1    | 0.188 |   0.371 |    8.063 | 
     | U8233             | C2 ^ -> ZN v | OAI222D0 | 0.117 |   0.488 |    8.181 | 
     | FE_OFCC703_n25465 | I v -> Z v   | CKBD1    | 0.065 |   0.553 |    8.246 | 
     | U8229             | A1 v -> ZN ^ | NR4D0    | 0.285 |   0.838 |    8.530 | 
     | U8213             | A1 ^ -> Z ^  | AN4D0    | 0.442 |   1.280 |    8.972 | 
     | U8212             | A4 ^ -> ZN v | ND4D0    | 0.323 |   1.603 |    9.295 | 
     | Data_tri[10]      | I v -> Z v   | BUFTD2   | 0.113 |   1.716 |    9.409 | 
     | U7485             | I v -> ZN ^  | CKND0    | 0.060 |   1.776 |    9.469 | 
     | U7486             | I ^ -> ZN v  | INVD1    | 0.212 |   1.988 |    9.681 | 
     | FE_OFCC891_n24743 | I v -> Z v   | CKBD2    | 0.292 |   2.280 |    9.973 | 
     | Mem_reg[9][10]    | D v          | EDFD1    | 0.039 |   2.319 |   10.012 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                |            |        |       |  Time   |   Time   | 
     |----------------+------------+--------+-------+---------+----------| 
     |                | clk ^      |        |       |   0.000 |   -7.693 | 
     | clk__L1_I0     | I ^ -> Z ^ | CKBD24 | 0.041 |   0.041 |   -7.652 | 
     | clk__L2_I2     | I ^ -> Z ^ | CKBD24 | 0.063 |   0.103 |   -7.589 | 
     | clk__L3_I25    | I ^ -> Z ^ | CKBD16 | 0.077 |   0.180 |   -7.512 | 
     | Mem_reg[9][10] | CP ^       | EDFD1  | 0.002 |   0.182 |   -7.511 | 
     +-------------------------------------------------------------------+ 

