

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Mon Dec 18 07:58:37 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  9.000 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|      603|  0.270 us|  6.030 us|   28|  604|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       26|      602|  13 ~ 301|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 302
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 77 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 152 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 227 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 302 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 303 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 304 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 306 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 307 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 308 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 309 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_2"   --->   Operation 310 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_3"   --->   Operation 312 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0"   --->   Operation 314 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1"   --->   Operation 316 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2"   --->   Operation 318 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3"   --->   Operation 320 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_0"   --->   Operation 322 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_1"   --->   Operation 324 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_2"   --->   Operation 326 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_3"   --->   Operation 328 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1_0"   --->   Operation 330 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1_1"   --->   Operation 332 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1_2"   --->   Operation 334 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1_3"   --->   Operation 336 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 337 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2_0"   --->   Operation 338 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 339 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2_1"   --->   Operation 340 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 341 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2_2"   --->   Operation 342 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 343 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2_3"   --->   Operation 344 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 345 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D_0"   --->   Operation 346 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 347 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D_1"   --->   Operation 348 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 349 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D_2"   --->   Operation 350 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 351 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D_3"   --->   Operation 352 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (1.32ns)   --->   "%store_ln6 = store i4 0, i4 %i" [./source/kp_502_7.cpp:6]   --->   Operation 353 'store' 'store_ln6' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln6 = br void %arrayidx84.case.0" [./source/kp_502_7.cpp:6]   --->   Operation 354 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:7]   --->   Operation 355 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_7.cpp:6]   --->   Operation 356 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 357 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %tmp, void %arrayidx84.case.0.split, void" [./source/kp_502_7.cpp:6]   --->   Operation 358 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 2" [./source/kp_502_7.cpp:7]   --->   Operation 359 'bitselect' 'tmp_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i1 %tmp_12" [./source/kp_502_7.cpp:7]   --->   Operation 360 'zext' 'zext_ln7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:7]   --->   Operation 361 'getelementptr' 'B_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 362 [2/2] (1.75ns)   --->   "%temp_B = load i1 %B_0_addr" [./source/kp_502_7.cpp:7]   --->   Operation 362 'load' 'temp_B' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:8]   --->   Operation 363 'getelementptr' 'A_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 364 [2/2] (1.75ns)   --->   "%temp_A = load i1 %A_0_addr" [./source/kp_502_7.cpp:8]   --->   Operation 364 'load' 'temp_A' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i32 %C_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 365 'getelementptr' 'C_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 366 [2/2] (1.75ns)   --->   "%C_0_load = load i1 %C_0_addr" [./source/kp_502_7.cpp:11]   --->   Operation 366 'load' 'C_0_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [./source/kp_502_7.cpp:22]   --->   Operation 367 'ret' 'ret_ln22' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.63>
ST_3 : Operation 368 [1/2] (1.75ns)   --->   "%temp_B = load i1 %B_0_addr" [./source/kp_502_7.cpp:7]   --->   Operation 368 'load' 'temp_B' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 369 [1/2] (1.75ns)   --->   "%temp_A = load i1 %A_0_addr" [./source/kp_502_7.cpp:8]   --->   Operation 369 'load' 'temp_A' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 370 [1/1] (6.88ns)   --->   "%mul_ln11 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:11]   --->   Operation 370 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/2] (1.75ns)   --->   "%C_0_load = load i1 %C_0_addr" [./source/kp_502_7.cpp:11]   --->   Operation 371 'load' 'C_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 372 [1/1] (6.88ns)   --->   "%mul_ln11_1 = mul i32 %temp_A, i32 %C_0_load" [./source/kp_502_7.cpp:11]   --->   Operation 372 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:6]   --->   Operation 373 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node temp_D)   --->   "%shl_ln11 = shl i32 %mul_ln11_1, i32 2" [./source/kp_502_7.cpp:11]   --->   Operation 374 'shl' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (2.18ns) (out node of the LUT)   --->   "%temp_D = sub i32 %mul_ln11, i32 %shl_ln11" [./source/kp_502_7.cpp:11]   --->   Operation 375 'sub' 'temp_D' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%D_0_addr = getelementptr i32 %D_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 376 'getelementptr' 'D_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %temp_D, i1 %D_0_addr" [./source/kp_502_7.cpp:11]   --->   Operation 377 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_D, i32 31" [./source/kp_502_7.cpp:14]   --->   Operation 378 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_13, void %arrayidx175.case.0, void %arrayidx8.110.case.1" [./source/kp_502_7.cpp:14]   --->   Operation 379 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.36>
ST_5 : Operation 380 [5/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 380 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.36>
ST_6 : Operation 381 [4/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 381 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.36>
ST_7 : Operation 382 [3/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 382 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.36>
ST_8 : Operation 383 [2/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 383 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.36>
ST_9 : Operation 384 [1/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 384 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.62>
ST_10 : Operation 385 [30/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 385 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.62>
ST_11 : Operation 386 [29/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 386 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.62>
ST_12 : Operation 387 [28/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 387 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.62>
ST_13 : Operation 388 [27/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 388 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.62>
ST_14 : Operation 389 [26/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 389 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.62>
ST_15 : Operation 390 [25/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 390 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.62>
ST_16 : Operation 391 [24/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 391 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.62>
ST_17 : Operation 392 [23/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 392 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.62>
ST_18 : Operation 393 [22/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 393 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.62>
ST_19 : Operation 394 [21/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 394 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.62>
ST_20 : Operation 395 [20/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 395 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.62>
ST_21 : Operation 396 [19/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 396 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.62>
ST_22 : Operation 397 [18/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 397 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.62>
ST_23 : Operation 398 [17/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 398 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.62>
ST_24 : Operation 399 [16/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 399 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.62>
ST_25 : Operation 400 [15/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 400 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.62>
ST_26 : Operation 401 [14/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 401 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.62>
ST_27 : Operation 402 [13/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 402 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.62>
ST_28 : Operation 403 [12/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 403 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.62>
ST_29 : Operation 404 [11/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 404 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.62>
ST_30 : Operation 405 [10/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 405 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.62>
ST_31 : Operation 406 [9/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 406 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.62>
ST_32 : Operation 407 [8/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 407 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.62>
ST_33 : Operation 408 [7/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 408 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.62>
ST_34 : Operation 409 [6/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 409 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.62>
ST_35 : Operation 410 [5/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 410 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 411 [5/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 411 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.62>
ST_36 : Operation 412 [4/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 412 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 413 [4/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 413 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.62>
ST_37 : Operation 414 [3/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 414 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 415 [3/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 415 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.62>
ST_38 : Operation 416 [2/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 416 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 417 [2/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 417 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.62>
ST_39 : Operation 418 [1/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 418 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 419 [1/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 419 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.36>
ST_40 : Operation 420 [5/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:19]   --->   Operation 420 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln19 = shl i32 %temp_A, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 421 'shl' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 422 [5/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 422 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 423 [5/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:20]   --->   Operation 423 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.36>
ST_41 : Operation 424 [4/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:19]   --->   Operation 424 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 425 [4/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 425 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 426 [4/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:20]   --->   Operation 426 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.36>
ST_42 : Operation 427 [3/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:19]   --->   Operation 427 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 428 [3/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 428 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 429 [3/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:20]   --->   Operation 429 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.36>
ST_43 : Operation 430 [2/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:19]   --->   Operation 430 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 431 [2/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 431 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 432 [2/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:20]   --->   Operation 432 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.36>
ST_44 : Operation 433 [1/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:19]   --->   Operation 433 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 434 [1/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 434 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 435 [1/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:20]   --->   Operation 435 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.77>
ST_45 : Operation 436 [31/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 436 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 437 [31/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 437 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.77>
ST_46 : Operation 438 [30/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 438 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 439 [30/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 439 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.77>
ST_47 : Operation 440 [29/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 440 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 441 [29/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 441 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.77>
ST_48 : Operation 442 [28/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 442 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 443 [28/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 443 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.77>
ST_49 : Operation 444 [27/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 444 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 445 [27/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 445 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.77>
ST_50 : Operation 446 [26/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 446 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 447 [26/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 447 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.77>
ST_51 : Operation 448 [25/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 448 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 449 [25/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 449 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.77>
ST_52 : Operation 450 [24/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 450 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 451 [24/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 451 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.77>
ST_53 : Operation 452 [23/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 452 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 453 [23/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 453 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.77>
ST_54 : Operation 454 [22/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 454 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 455 [22/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 455 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.77>
ST_55 : Operation 456 [21/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 456 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 457 [21/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 457 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.77>
ST_56 : Operation 458 [20/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 458 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 459 [20/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 459 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.77>
ST_57 : Operation 460 [19/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 460 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 461 [19/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 461 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.77>
ST_58 : Operation 462 [18/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 462 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 463 [18/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 463 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.77>
ST_59 : Operation 464 [17/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 464 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 465 [17/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 465 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.77>
ST_60 : Operation 466 [16/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 466 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 467 [16/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 467 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.77>
ST_61 : Operation 468 [15/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 468 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 469 [15/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 469 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.77>
ST_62 : Operation 470 [14/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 470 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 471 [14/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 471 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.77>
ST_63 : Operation 472 [13/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 472 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 473 [13/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 473 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.77>
ST_64 : Operation 474 [12/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 474 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 475 [12/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 475 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.77>
ST_65 : Operation 476 [11/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 476 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 477 [11/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 477 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.77>
ST_66 : Operation 478 [10/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 478 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 479 [10/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 479 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.77>
ST_67 : Operation 480 [9/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 480 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 481 [9/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 481 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.77>
ST_68 : Operation 482 [8/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 482 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 483 [8/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 483 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.77>
ST_69 : Operation 484 [7/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 484 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 485 [7/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 485 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.77>
ST_70 : Operation 486 [6/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 486 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 487 [6/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 487 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.77>
ST_71 : Operation 488 [5/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 488 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 489 [5/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 489 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.77>
ST_72 : Operation 490 [4/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 490 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 491 [4/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 491 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.77>
ST_73 : Operation 492 [3/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 492 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 493 [3/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 493 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.77>
ST_74 : Operation 494 [2/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 494 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 495 [2/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 495 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.77>
ST_75 : Operation 496 [1/31] (6.77ns)   --->   "%div = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 496 'ddiv' 'div' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 497 [1/31] (6.77ns)   --->   "%div1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 497 'ddiv' 'div1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 9.00>
ST_76 : Operation 498 [1/1] (9.00ns)   --->   "%tmp_2 = call i32 @__hls_fptosi_double_i32, i64 %div" [./source/kp_502_7.cpp:19]   --->   Operation 498 'call' 'tmp_2' <Predicate = true> <Delay = 9.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 499 [1/1] (9.00ns)   --->   "%tmp_3 = call i32 @__hls_fptosi_double_i32, i64 %div1" [./source/kp_502_7.cpp:20]   --->   Operation 499 'call' 'tmp_3' <Predicate = true> <Delay = 9.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 1.75>
ST_77 : Operation 500 [1/1] (0.00ns)   --->   "%X1_0_addr = getelementptr i32 %X1_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:19]   --->   Operation 500 'getelementptr' 'X1_0_addr' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_77 : Operation 501 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %tmp_2, i1 %X1_0_addr" [./source/kp_502_7.cpp:19]   --->   Operation 501 'store' 'store_ln19' <Predicate = (!tmp_13)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_77 : Operation 502 [1/1] (0.00ns)   --->   "%X2_0_addr = getelementptr i32 %X2_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:20]   --->   Operation 502 'getelementptr' 'X2_0_addr' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_77 : Operation 503 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %tmp_3, i1 %X2_0_addr" [./source/kp_502_7.cpp:20]   --->   Operation 503 'store' 'store_ln20' <Predicate = (!tmp_13)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_77 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx8.110.case.1" [./source/kp_502_7.cpp:21]   --->   Operation 504 'br' 'br_ln21' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_77 : Operation 505 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:7]   --->   Operation 505 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 506 [2/2] (1.75ns)   --->   "%temp_B_1 = load i1 %B_1_addr" [./source/kp_502_7.cpp:7]   --->   Operation 506 'load' 'temp_B_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_77 : Operation 507 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:8]   --->   Operation 507 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 508 [2/2] (1.75ns)   --->   "%temp_A_1 = load i1 %A_1_addr" [./source/kp_502_7.cpp:8]   --->   Operation 508 'load' 'temp_A_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_77 : Operation 509 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 509 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 510 [2/2] (1.75ns)   --->   "%C_1_load = load i1 %C_1_addr" [./source/kp_502_7.cpp:11]   --->   Operation 510 'load' 'C_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 78 <SV = 77> <Delay = 8.63>
ST_78 : Operation 511 [1/2] (1.75ns)   --->   "%temp_B_1 = load i1 %B_1_addr" [./source/kp_502_7.cpp:7]   --->   Operation 511 'load' 'temp_B_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_78 : Operation 512 [1/2] (1.75ns)   --->   "%temp_A_1 = load i1 %A_1_addr" [./source/kp_502_7.cpp:8]   --->   Operation 512 'load' 'temp_A_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_78 : Operation 513 [1/1] (6.88ns)   --->   "%mul_ln11_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:11]   --->   Operation 513 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 514 [1/2] (1.75ns)   --->   "%C_1_load = load i1 %C_1_addr" [./source/kp_502_7.cpp:11]   --->   Operation 514 'load' 'C_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_78 : Operation 515 [1/1] (6.88ns)   --->   "%mul_ln11_3 = mul i32 %temp_A_1, i32 %C_1_load" [./source/kp_502_7.cpp:11]   --->   Operation 515 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.93>
ST_79 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node temp_D_1)   --->   "%shl_ln11_1 = shl i32 %mul_ln11_3, i32 2" [./source/kp_502_7.cpp:11]   --->   Operation 516 'shl' 'shl_ln11_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 517 [1/1] (2.18ns) (out node of the LUT)   --->   "%temp_D_1 = sub i32 %mul_ln11_2, i32 %shl_ln11_1" [./source/kp_502_7.cpp:11]   --->   Operation 517 'sub' 'temp_D_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 518 [1/1] (0.00ns)   --->   "%D_1_addr = getelementptr i32 %D_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 518 'getelementptr' 'D_1_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 519 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %temp_D_1, i1 %D_1_addr" [./source/kp_502_7.cpp:11]   --->   Operation 519 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_79 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_D_1, i32 31" [./source/kp_502_7.cpp:14]   --->   Operation 520 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_14, void %arrayidx17.111.case.1, void %arrayidx8.216.case.2" [./source/kp_502_7.cpp:14]   --->   Operation 521 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 7.36>
ST_80 : Operation 522 [5/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 522 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.36>
ST_81 : Operation 523 [4/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 523 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.36>
ST_82 : Operation 524 [3/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 524 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.36>
ST_83 : Operation 525 [2/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 525 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.36>
ST_84 : Operation 526 [1/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 526 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.62>
ST_85 : Operation 527 [30/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 527 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.62>
ST_86 : Operation 528 [29/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 528 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.62>
ST_87 : Operation 529 [28/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 529 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.62>
ST_88 : Operation 530 [27/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 530 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.62>
ST_89 : Operation 531 [26/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 531 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.62>
ST_90 : Operation 532 [25/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 532 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.62>
ST_91 : Operation 533 [24/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 533 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.62>
ST_92 : Operation 534 [23/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 534 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.62>
ST_93 : Operation 535 [22/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 535 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.62>
ST_94 : Operation 536 [21/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 536 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.62>
ST_95 : Operation 537 [20/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 537 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.62>
ST_96 : Operation 538 [19/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 538 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.62>
ST_97 : Operation 539 [18/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 539 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.62>
ST_98 : Operation 540 [17/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 540 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.62>
ST_99 : Operation 541 [16/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 541 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.62>
ST_100 : Operation 542 [15/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 542 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.62>
ST_101 : Operation 543 [14/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 543 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.62>
ST_102 : Operation 544 [13/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 544 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.62>
ST_103 : Operation 545 [12/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 545 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.62>
ST_104 : Operation 546 [11/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 546 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.62>
ST_105 : Operation 547 [10/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 547 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.62>
ST_106 : Operation 548 [9/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 548 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.62>
ST_107 : Operation 549 [8/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 549 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.62>
ST_108 : Operation 550 [7/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 550 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.62>
ST_109 : Operation 551 [6/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 551 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.62>
ST_110 : Operation 552 [5/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 552 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 553 [5/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 553 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.62>
ST_111 : Operation 554 [4/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 554 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 555 [4/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 555 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.62>
ST_112 : Operation 556 [3/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 556 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 557 [3/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 557 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.62>
ST_113 : Operation 558 [2/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 558 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 559 [2/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 559 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.62>
ST_114 : Operation 560 [1/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 560 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 561 [1/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 561 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.36>
ST_115 : Operation 562 [5/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:19]   --->   Operation 562 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln19_1 = shl i32 %temp_A_1, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 563 'shl' 'shl_ln19_1' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 564 [5/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 564 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 565 [5/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:20]   --->   Operation 565 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.36>
ST_116 : Operation 566 [4/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:19]   --->   Operation 566 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 567 [4/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 567 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 568 [4/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:20]   --->   Operation 568 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.36>
ST_117 : Operation 569 [3/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:19]   --->   Operation 569 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 570 [3/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 570 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 571 [3/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:20]   --->   Operation 571 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.36>
ST_118 : Operation 572 [2/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:19]   --->   Operation 572 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 573 [2/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 573 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 574 [2/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:20]   --->   Operation 574 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.36>
ST_119 : Operation 575 [1/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:19]   --->   Operation 575 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 576 [1/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 576 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 577 [1/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:20]   --->   Operation 577 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.77>
ST_120 : Operation 578 [31/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 578 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 579 [31/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 579 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.77>
ST_121 : Operation 580 [30/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 580 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 581 [30/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 581 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.77>
ST_122 : Operation 582 [29/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 582 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 583 [29/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 583 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.77>
ST_123 : Operation 584 [28/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 584 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 585 [28/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 585 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.77>
ST_124 : Operation 586 [27/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 586 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 587 [27/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 587 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.77>
ST_125 : Operation 588 [26/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 588 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 589 [26/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 589 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.77>
ST_126 : Operation 590 [25/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 590 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 591 [25/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 591 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.77>
ST_127 : Operation 592 [24/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 592 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 593 [24/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 593 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.77>
ST_128 : Operation 594 [23/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 594 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 595 [23/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 595 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.77>
ST_129 : Operation 596 [22/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 596 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 597 [22/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 597 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.77>
ST_130 : Operation 598 [21/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 598 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 599 [21/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 599 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.77>
ST_131 : Operation 600 [20/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 600 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 601 [20/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 601 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.77>
ST_132 : Operation 602 [19/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 602 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 603 [19/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 603 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.77>
ST_133 : Operation 604 [18/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 604 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 605 [18/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 605 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.77>
ST_134 : Operation 606 [17/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 606 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 607 [17/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 607 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.77>
ST_135 : Operation 608 [16/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 608 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 609 [16/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 609 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.77>
ST_136 : Operation 610 [15/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 610 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 611 [15/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 611 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 6.77>
ST_137 : Operation 612 [14/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 612 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 613 [14/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 613 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.77>
ST_138 : Operation 614 [13/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 614 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 615 [13/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 615 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 6.77>
ST_139 : Operation 616 [12/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 616 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 617 [12/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 617 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 6.77>
ST_140 : Operation 618 [11/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 618 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 619 [11/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 619 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 6.77>
ST_141 : Operation 620 [10/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 620 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 621 [10/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 621 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.77>
ST_142 : Operation 622 [9/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 622 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 623 [9/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 623 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.77>
ST_143 : Operation 624 [8/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 624 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 625 [8/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 625 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 6.77>
ST_144 : Operation 626 [7/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 626 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 627 [7/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 627 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 6.77>
ST_145 : Operation 628 [6/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 628 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 629 [6/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 629 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.77>
ST_146 : Operation 630 [5/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 630 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 631 [5/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 631 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.77>
ST_147 : Operation 632 [4/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 632 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 633 [4/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 633 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.77>
ST_148 : Operation 634 [3/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 634 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 635 [3/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 635 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 6.77>
ST_149 : Operation 636 [2/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 636 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 637 [2/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 637 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.77>
ST_150 : Operation 638 [1/31] (6.77ns)   --->   "%div_1 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 638 'ddiv' 'div_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 639 [1/31] (6.77ns)   --->   "%div22_1 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 639 'ddiv' 'div22_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 9.00>
ST_151 : Operation 640 [1/1] (9.00ns)   --->   "%tmp_8 = call i32 @__hls_fptosi_double_i32, i64 %div_1" [./source/kp_502_7.cpp:19]   --->   Operation 640 'call' 'tmp_8' <Predicate = true> <Delay = 9.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 641 [1/1] (9.00ns)   --->   "%tmp_9 = call i32 @__hls_fptosi_double_i32, i64 %div22_1" [./source/kp_502_7.cpp:20]   --->   Operation 641 'call' 'tmp_9' <Predicate = true> <Delay = 9.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 151> <Delay = 1.75>
ST_152 : Operation 642 [1/1] (0.00ns)   --->   "%X1_1_addr = getelementptr i32 %X1_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:19]   --->   Operation 642 'getelementptr' 'X1_1_addr' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_152 : Operation 643 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %tmp_8, i1 %X1_1_addr" [./source/kp_502_7.cpp:19]   --->   Operation 643 'store' 'store_ln19' <Predicate = (!tmp_14)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_152 : Operation 644 [1/1] (0.00ns)   --->   "%X2_1_addr = getelementptr i32 %X2_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:20]   --->   Operation 644 'getelementptr' 'X2_1_addr' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_152 : Operation 645 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %tmp_9, i1 %X2_1_addr" [./source/kp_502_7.cpp:20]   --->   Operation 645 'store' 'store_ln20' <Predicate = (!tmp_14)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_152 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx8.216.case.2" [./source/kp_502_7.cpp:21]   --->   Operation 646 'br' 'br_ln21' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_152 : Operation 647 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:7]   --->   Operation 647 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 648 [2/2] (1.75ns)   --->   "%temp_B_2 = load i1 %B_2_addr" [./source/kp_502_7.cpp:7]   --->   Operation 648 'load' 'temp_B_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_152 : Operation 649 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:8]   --->   Operation 649 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 650 [2/2] (1.75ns)   --->   "%temp_A_2 = load i1 %A_2_addr" [./source/kp_502_7.cpp:8]   --->   Operation 650 'load' 'temp_A_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_152 : Operation 651 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i32 %C_2, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 651 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 652 [2/2] (1.75ns)   --->   "%C_2_load = load i1 %C_2_addr" [./source/kp_502_7.cpp:11]   --->   Operation 652 'load' 'C_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 153 <SV = 152> <Delay = 8.63>
ST_153 : Operation 653 [1/2] (1.75ns)   --->   "%temp_B_2 = load i1 %B_2_addr" [./source/kp_502_7.cpp:7]   --->   Operation 653 'load' 'temp_B_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_153 : Operation 654 [1/2] (1.75ns)   --->   "%temp_A_2 = load i1 %A_2_addr" [./source/kp_502_7.cpp:8]   --->   Operation 654 'load' 'temp_A_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_153 : Operation 655 [1/1] (6.88ns)   --->   "%mul_ln11_4 = mul i32 %temp_B_2, i32 %temp_B_2" [./source/kp_502_7.cpp:11]   --->   Operation 655 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 656 [1/2] (1.75ns)   --->   "%C_2_load = load i1 %C_2_addr" [./source/kp_502_7.cpp:11]   --->   Operation 656 'load' 'C_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_153 : Operation 657 [1/1] (6.88ns)   --->   "%mul_ln11_5 = mul i32 %temp_A_2, i32 %C_2_load" [./source/kp_502_7.cpp:11]   --->   Operation 657 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 3.93>
ST_154 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node temp_D_2)   --->   "%shl_ln11_2 = shl i32 %mul_ln11_5, i32 2" [./source/kp_502_7.cpp:11]   --->   Operation 658 'shl' 'shl_ln11_2' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 659 [1/1] (2.18ns) (out node of the LUT)   --->   "%temp_D_2 = sub i32 %mul_ln11_4, i32 %shl_ln11_2" [./source/kp_502_7.cpp:11]   --->   Operation 659 'sub' 'temp_D_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 660 [1/1] (0.00ns)   --->   "%D_2_addr = getelementptr i32 %D_2, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 660 'getelementptr' 'D_2_addr' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 661 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %temp_D_2, i1 %D_2_addr" [./source/kp_502_7.cpp:11]   --->   Operation 661 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_154 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_D_2, i32 31" [./source/kp_502_7.cpp:14]   --->   Operation 662 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_15, void %arrayidx17.217.case.2, void %arrayidx8.322.case.3" [./source/kp_502_7.cpp:14]   --->   Operation 663 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 155 <SV = 154> <Delay = 7.36>
ST_155 : Operation 664 [5/5] (7.36ns)   --->   "%conv_i3 = sitodp i32 %temp_D_2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 664 'sitodp' 'conv_i3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.36>
ST_156 : Operation 665 [4/5] (7.36ns)   --->   "%conv_i3 = sitodp i32 %temp_D_2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 665 'sitodp' 'conv_i3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.36>
ST_157 : Operation 666 [3/5] (7.36ns)   --->   "%conv_i3 = sitodp i32 %temp_D_2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 666 'sitodp' 'conv_i3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.36>
ST_158 : Operation 667 [2/5] (7.36ns)   --->   "%conv_i3 = sitodp i32 %temp_D_2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 667 'sitodp' 'conv_i3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.36>
ST_159 : Operation 668 [1/5] (7.36ns)   --->   "%conv_i3 = sitodp i32 %temp_D_2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 668 'sitodp' 'conv_i3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.62>
ST_160 : Operation 669 [30/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 669 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.62>
ST_161 : Operation 670 [29/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 670 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.62>
ST_162 : Operation 671 [28/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 671 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.62>
ST_163 : Operation 672 [27/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 672 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.62>
ST_164 : Operation 673 [26/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 673 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.62>
ST_165 : Operation 674 [25/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 674 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.62>
ST_166 : Operation 675 [24/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 675 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.62>
ST_167 : Operation 676 [23/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 676 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.62>
ST_168 : Operation 677 [22/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 677 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.62>
ST_169 : Operation 678 [21/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 678 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.62>
ST_170 : Operation 679 [20/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 679 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.62>
ST_171 : Operation 680 [19/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 680 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.62>
ST_172 : Operation 681 [18/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 681 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.62>
ST_173 : Operation 682 [17/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 682 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.62>
ST_174 : Operation 683 [16/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 683 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.62>
ST_175 : Operation 684 [15/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 684 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.62>
ST_176 : Operation 685 [14/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 685 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.62>
ST_177 : Operation 686 [13/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 686 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.62>
ST_178 : Operation 687 [12/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 687 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.62>
ST_179 : Operation 688 [11/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 688 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.62>
ST_180 : Operation 689 [10/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 689 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.62>
ST_181 : Operation 690 [9/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 690 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.62>
ST_182 : Operation 691 [8/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 691 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.62>
ST_183 : Operation 692 [7/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 692 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.62>
ST_184 : Operation 693 [6/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 693 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.62>
ST_185 : Operation 694 [5/5] (7.36ns)   --->   "%conv_2 = sitodp i32 %temp_B_2" [./source/kp_502_7.cpp:19]   --->   Operation 694 'sitodp' 'conv_2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_185 : Operation 695 [5/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 695 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.62>
ST_186 : Operation 696 [4/5] (7.36ns)   --->   "%conv_2 = sitodp i32 %temp_B_2" [./source/kp_502_7.cpp:19]   --->   Operation 696 'sitodp' 'conv_2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_186 : Operation 697 [4/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 697 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.62>
ST_187 : Operation 698 [3/5] (7.36ns)   --->   "%conv_2 = sitodp i32 %temp_B_2" [./source/kp_502_7.cpp:19]   --->   Operation 698 'sitodp' 'conv_2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_187 : Operation 699 [3/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 699 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.62>
ST_188 : Operation 700 [2/5] (7.36ns)   --->   "%conv_2 = sitodp i32 %temp_B_2" [./source/kp_502_7.cpp:19]   --->   Operation 700 'sitodp' 'conv_2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_188 : Operation 701 [2/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 701 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.62>
ST_189 : Operation 702 [1/5] (7.36ns)   --->   "%conv_2 = sitodp i32 %temp_B_2" [./source/kp_502_7.cpp:19]   --->   Operation 702 'sitodp' 'conv_2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_189 : Operation 703 [1/30] (7.62ns)   --->   "%tmp_4 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 703 'dsqrt' 'tmp_4' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.36>
ST_190 : Operation 704 [5/5] (7.05ns)   --->   "%sub12_2 = dsub i64 %conv_2, i64 %tmp_4" [./source/kp_502_7.cpp:19]   --->   Operation 704 'dsub' 'sub12_2' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 705 [1/1] (0.00ns)   --->   "%shl_ln19_2 = shl i32 %temp_A_2, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 705 'shl' 'shl_ln19_2' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 706 [5/5] (7.36ns)   --->   "%conv14_2 = sitodp i32 %shl_ln19_2" [./source/kp_502_7.cpp:19]   --->   Operation 706 'sitodp' 'conv14_2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_190 : Operation 707 [5/5] (7.05ns)   --->   "%add_2 = dadd i64 %conv_2, i64 %tmp_4" [./source/kp_502_7.cpp:20]   --->   Operation 707 'dadd' 'add_2' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.36>
ST_191 : Operation 708 [4/5] (7.05ns)   --->   "%sub12_2 = dsub i64 %conv_2, i64 %tmp_4" [./source/kp_502_7.cpp:19]   --->   Operation 708 'dsub' 'sub12_2' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 709 [4/5] (7.36ns)   --->   "%conv14_2 = sitodp i32 %shl_ln19_2" [./source/kp_502_7.cpp:19]   --->   Operation 709 'sitodp' 'conv14_2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_191 : Operation 710 [4/5] (7.05ns)   --->   "%add_2 = dadd i64 %conv_2, i64 %tmp_4" [./source/kp_502_7.cpp:20]   --->   Operation 710 'dadd' 'add_2' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.36>
ST_192 : Operation 711 [3/5] (7.05ns)   --->   "%sub12_2 = dsub i64 %conv_2, i64 %tmp_4" [./source/kp_502_7.cpp:19]   --->   Operation 711 'dsub' 'sub12_2' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 712 [3/5] (7.36ns)   --->   "%conv14_2 = sitodp i32 %shl_ln19_2" [./source/kp_502_7.cpp:19]   --->   Operation 712 'sitodp' 'conv14_2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_192 : Operation 713 [3/5] (7.05ns)   --->   "%add_2 = dadd i64 %conv_2, i64 %tmp_4" [./source/kp_502_7.cpp:20]   --->   Operation 713 'dadd' 'add_2' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.36>
ST_193 : Operation 714 [2/5] (7.05ns)   --->   "%sub12_2 = dsub i64 %conv_2, i64 %tmp_4" [./source/kp_502_7.cpp:19]   --->   Operation 714 'dsub' 'sub12_2' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 715 [2/5] (7.36ns)   --->   "%conv14_2 = sitodp i32 %shl_ln19_2" [./source/kp_502_7.cpp:19]   --->   Operation 715 'sitodp' 'conv14_2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_193 : Operation 716 [2/5] (7.05ns)   --->   "%add_2 = dadd i64 %conv_2, i64 %tmp_4" [./source/kp_502_7.cpp:20]   --->   Operation 716 'dadd' 'add_2' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.36>
ST_194 : Operation 717 [1/5] (7.05ns)   --->   "%sub12_2 = dsub i64 %conv_2, i64 %tmp_4" [./source/kp_502_7.cpp:19]   --->   Operation 717 'dsub' 'sub12_2' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 718 [1/5] (7.36ns)   --->   "%conv14_2 = sitodp i32 %shl_ln19_2" [./source/kp_502_7.cpp:19]   --->   Operation 718 'sitodp' 'conv14_2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_194 : Operation 719 [1/5] (7.05ns)   --->   "%add_2 = dadd i64 %conv_2, i64 %tmp_4" [./source/kp_502_7.cpp:20]   --->   Operation 719 'dadd' 'add_2' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 6.77>
ST_195 : Operation 720 [31/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 720 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 721 [31/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 721 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 6.77>
ST_196 : Operation 722 [30/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 722 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 723 [30/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 723 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 6.77>
ST_197 : Operation 724 [29/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 724 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 725 [29/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 725 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 6.77>
ST_198 : Operation 726 [28/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 726 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 727 [28/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 727 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 6.77>
ST_199 : Operation 728 [27/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 728 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 729 [27/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 729 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 6.77>
ST_200 : Operation 730 [26/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 730 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 731 [26/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 731 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 6.77>
ST_201 : Operation 732 [25/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 732 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 733 [25/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 733 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 6.77>
ST_202 : Operation 734 [24/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 734 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 735 [24/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 735 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 6.77>
ST_203 : Operation 736 [23/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 736 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 737 [23/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 737 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 6.77>
ST_204 : Operation 738 [22/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 738 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 739 [22/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 739 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 6.77>
ST_205 : Operation 740 [21/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 740 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 741 [21/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 741 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 6.77>
ST_206 : Operation 742 [20/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 742 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 743 [20/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 743 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 6.77>
ST_207 : Operation 744 [19/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 744 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 745 [19/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 745 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 6.77>
ST_208 : Operation 746 [18/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 746 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 747 [18/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 747 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 6.77>
ST_209 : Operation 748 [17/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 748 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 749 [17/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 749 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 6.77>
ST_210 : Operation 750 [16/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 750 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 751 [16/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 751 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 6.77>
ST_211 : Operation 752 [15/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 752 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 753 [15/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 753 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 6.77>
ST_212 : Operation 754 [14/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 754 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 755 [14/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 755 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 6.77>
ST_213 : Operation 756 [13/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 756 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 757 [13/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 757 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 6.77>
ST_214 : Operation 758 [12/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 758 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 759 [12/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 759 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 6.77>
ST_215 : Operation 760 [11/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 760 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 761 [11/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 761 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 6.77>
ST_216 : Operation 762 [10/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 762 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 763 [10/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 763 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 6.77>
ST_217 : Operation 764 [9/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 764 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 765 [9/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 765 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 6.77>
ST_218 : Operation 766 [8/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 766 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 767 [8/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 767 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 6.77>
ST_219 : Operation 768 [7/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 768 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 769 [7/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 769 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 6.77>
ST_220 : Operation 770 [6/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 770 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 771 [6/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 771 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 6.77>
ST_221 : Operation 772 [5/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 772 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 773 [5/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 773 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 6.77>
ST_222 : Operation 774 [4/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 774 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 775 [4/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 775 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 6.77>
ST_223 : Operation 776 [3/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 776 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 777 [3/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 777 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 6.77>
ST_224 : Operation 778 [2/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 778 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 779 [2/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 779 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 6.77>
ST_225 : Operation 780 [1/31] (6.77ns)   --->   "%div_2 = ddiv i64 %sub12_2, i64 %conv14_2" [./source/kp_502_7.cpp:19]   --->   Operation 780 'ddiv' 'div_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 781 [1/31] (6.77ns)   --->   "%div22_2 = ddiv i64 %add_2, i64 %conv14_2" [./source/kp_502_7.cpp:20]   --->   Operation 781 'ddiv' 'div22_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 9.00>
ST_226 : Operation 782 [1/1] (9.00ns)   --->   "%tmp_5 = call i32 @__hls_fptosi_double_i32, i64 %div_2" [./source/kp_502_7.cpp:19]   --->   Operation 782 'call' 'tmp_5' <Predicate = true> <Delay = 9.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_226 : Operation 783 [1/1] (9.00ns)   --->   "%tmp_s = call i32 @__hls_fptosi_double_i32, i64 %div22_2" [./source/kp_502_7.cpp:20]   --->   Operation 783 'call' 'tmp_s' <Predicate = true> <Delay = 9.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 227 <SV = 226> <Delay = 1.75>
ST_227 : Operation 784 [1/1] (0.00ns)   --->   "%X1_2_addr = getelementptr i32 %X1_2, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:19]   --->   Operation 784 'getelementptr' 'X1_2_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_227 : Operation 785 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %tmp_5, i1 %X1_2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 785 'store' 'store_ln19' <Predicate = (!tmp_15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_227 : Operation 786 [1/1] (0.00ns)   --->   "%X2_2_addr = getelementptr i32 %X2_2, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:20]   --->   Operation 786 'getelementptr' 'X2_2_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_227 : Operation 787 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %tmp_s, i1 %X2_2_addr" [./source/kp_502_7.cpp:20]   --->   Operation 787 'store' 'store_ln20' <Predicate = (!tmp_15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_227 : Operation 788 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx8.322.case.3" [./source/kp_502_7.cpp:21]   --->   Operation 788 'br' 'br_ln21' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_227 : Operation 789 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:7]   --->   Operation 789 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 790 [2/2] (1.75ns)   --->   "%temp_B_3 = load i1 %B_3_addr" [./source/kp_502_7.cpp:7]   --->   Operation 790 'load' 'temp_B_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_227 : Operation 791 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:8]   --->   Operation 791 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 792 [2/2] (1.75ns)   --->   "%temp_A_3 = load i1 %A_3_addr" [./source/kp_502_7.cpp:8]   --->   Operation 792 'load' 'temp_A_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_227 : Operation 793 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i32 %C_3, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 793 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 794 [2/2] (1.75ns)   --->   "%C_3_load = load i1 %C_3_addr" [./source/kp_502_7.cpp:11]   --->   Operation 794 'load' 'C_3_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 228 <SV = 227> <Delay = 8.63>
ST_228 : Operation 795 [1/2] (1.75ns)   --->   "%temp_B_3 = load i1 %B_3_addr" [./source/kp_502_7.cpp:7]   --->   Operation 795 'load' 'temp_B_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_228 : Operation 796 [1/2] (1.75ns)   --->   "%temp_A_3 = load i1 %A_3_addr" [./source/kp_502_7.cpp:8]   --->   Operation 796 'load' 'temp_A_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_228 : Operation 797 [1/1] (6.88ns)   --->   "%mul_ln11_6 = mul i32 %temp_B_3, i32 %temp_B_3" [./source/kp_502_7.cpp:11]   --->   Operation 797 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 798 [1/2] (1.75ns)   --->   "%C_3_load = load i1 %C_3_addr" [./source/kp_502_7.cpp:11]   --->   Operation 798 'load' 'C_3_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_228 : Operation 799 [1/1] (6.88ns)   --->   "%mul_ln11_7 = mul i32 %temp_A_3, i32 %C_3_load" [./source/kp_502_7.cpp:11]   --->   Operation 799 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 3.93>
ST_229 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node temp_D_3)   --->   "%shl_ln11_3 = shl i32 %mul_ln11_7, i32 2" [./source/kp_502_7.cpp:11]   --->   Operation 800 'shl' 'shl_ln11_3' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 801 [1/1] (2.18ns) (out node of the LUT)   --->   "%temp_D_3 = sub i32 %mul_ln11_6, i32 %shl_ln11_3" [./source/kp_502_7.cpp:11]   --->   Operation 801 'sub' 'temp_D_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 802 [1/1] (0.00ns)   --->   "%D_3_addr = getelementptr i32 %D_3, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 802 'getelementptr' 'D_3_addr' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 803 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %temp_D_3, i1 %D_3_addr" [./source/kp_502_7.cpp:11]   --->   Operation 803 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_229 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_D_3, i32 31" [./source/kp_502_7.cpp:14]   --->   Operation 804 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_16, void %arrayidx17.323.case.3, void %arrayidx8.322.case.3._crit_edge" [./source/kp_502_7.cpp:14]   --->   Operation 805 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 230 <SV = 229> <Delay = 7.36>
ST_230 : Operation 806 [5/5] (7.36ns)   --->   "%conv_i4 = sitodp i32 %temp_D_3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 806 'sitodp' 'conv_i4' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 231 <SV = 230> <Delay = 7.36>
ST_231 : Operation 807 [4/5] (7.36ns)   --->   "%conv_i4 = sitodp i32 %temp_D_3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 807 'sitodp' 'conv_i4' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.36>
ST_232 : Operation 808 [3/5] (7.36ns)   --->   "%conv_i4 = sitodp i32 %temp_D_3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 808 'sitodp' 'conv_i4' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.36>
ST_233 : Operation 809 [2/5] (7.36ns)   --->   "%conv_i4 = sitodp i32 %temp_D_3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 809 'sitodp' 'conv_i4' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 234 <SV = 233> <Delay = 7.36>
ST_234 : Operation 810 [1/5] (7.36ns)   --->   "%conv_i4 = sitodp i32 %temp_D_3" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 810 'sitodp' 'conv_i4' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.62>
ST_235 : Operation 811 [30/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 811 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.62>
ST_236 : Operation 812 [29/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 812 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.62>
ST_237 : Operation 813 [28/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 813 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 238 <SV = 237> <Delay = 7.62>
ST_238 : Operation 814 [27/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 814 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 239 <SV = 238> <Delay = 7.62>
ST_239 : Operation 815 [26/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 815 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.62>
ST_240 : Operation 816 [25/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 816 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 241 <SV = 240> <Delay = 7.62>
ST_241 : Operation 817 [24/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 817 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 242 <SV = 241> <Delay = 7.62>
ST_242 : Operation 818 [23/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 818 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 243 <SV = 242> <Delay = 7.62>
ST_243 : Operation 819 [22/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 819 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.62>
ST_244 : Operation 820 [21/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 820 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.62>
ST_245 : Operation 821 [20/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 821 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 246 <SV = 245> <Delay = 7.62>
ST_246 : Operation 822 [19/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 822 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 247 <SV = 246> <Delay = 7.62>
ST_247 : Operation 823 [18/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 823 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 248 <SV = 247> <Delay = 7.62>
ST_248 : Operation 824 [17/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 824 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 249 <SV = 248> <Delay = 7.62>
ST_249 : Operation 825 [16/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 825 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 250 <SV = 249> <Delay = 7.62>
ST_250 : Operation 826 [15/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 826 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 251 <SV = 250> <Delay = 7.62>
ST_251 : Operation 827 [14/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 827 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.62>
ST_252 : Operation 828 [13/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 828 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 253 <SV = 252> <Delay = 7.62>
ST_253 : Operation 829 [12/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 829 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 254 <SV = 253> <Delay = 7.62>
ST_254 : Operation 830 [11/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 830 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 255 <SV = 254> <Delay = 7.62>
ST_255 : Operation 831 [10/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 831 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.62>
ST_256 : Operation 832 [9/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 832 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 257 <SV = 256> <Delay = 7.62>
ST_257 : Operation 833 [8/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 833 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 258 <SV = 257> <Delay = 7.62>
ST_258 : Operation 834 [7/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 834 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 259 <SV = 258> <Delay = 7.62>
ST_259 : Operation 835 [6/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 835 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 260 <SV = 259> <Delay = 7.62>
ST_260 : Operation 836 [5/5] (7.36ns)   --->   "%conv_3 = sitodp i32 %temp_B_3" [./source/kp_502_7.cpp:19]   --->   Operation 836 'sitodp' 'conv_3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_260 : Operation 837 [5/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 837 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 261 <SV = 260> <Delay = 7.62>
ST_261 : Operation 838 [4/5] (7.36ns)   --->   "%conv_3 = sitodp i32 %temp_B_3" [./source/kp_502_7.cpp:19]   --->   Operation 838 'sitodp' 'conv_3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_261 : Operation 839 [4/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 839 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 262 <SV = 261> <Delay = 7.62>
ST_262 : Operation 840 [3/5] (7.36ns)   --->   "%conv_3 = sitodp i32 %temp_B_3" [./source/kp_502_7.cpp:19]   --->   Operation 840 'sitodp' 'conv_3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_262 : Operation 841 [3/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 841 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 263 <SV = 262> <Delay = 7.62>
ST_263 : Operation 842 [2/5] (7.36ns)   --->   "%conv_3 = sitodp i32 %temp_B_3" [./source/kp_502_7.cpp:19]   --->   Operation 842 'sitodp' 'conv_3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_263 : Operation 843 [2/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 843 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 264 <SV = 263> <Delay = 7.62>
ST_264 : Operation 844 [1/5] (7.36ns)   --->   "%conv_3 = sitodp i32 %temp_B_3" [./source/kp_502_7.cpp:19]   --->   Operation 844 'sitodp' 'conv_3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_264 : Operation 845 [1/30] (7.62ns)   --->   "%tmp_6 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i4" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 845 'dsqrt' 'tmp_6' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 265 <SV = 264> <Delay = 7.36>
ST_265 : Operation 846 [5/5] (7.05ns)   --->   "%sub12_3 = dsub i64 %conv_3, i64 %tmp_6" [./source/kp_502_7.cpp:19]   --->   Operation 846 'dsub' 'sub12_3' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 847 [1/1] (0.00ns)   --->   "%shl_ln19_3 = shl i32 %temp_A_3, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 847 'shl' 'shl_ln19_3' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 848 [5/5] (7.36ns)   --->   "%conv14_3 = sitodp i32 %shl_ln19_3" [./source/kp_502_7.cpp:19]   --->   Operation 848 'sitodp' 'conv14_3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_265 : Operation 849 [5/5] (7.05ns)   --->   "%add_3 = dadd i64 %conv_3, i64 %tmp_6" [./source/kp_502_7.cpp:20]   --->   Operation 849 'dadd' 'add_3' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 7.36>
ST_266 : Operation 850 [4/5] (7.05ns)   --->   "%sub12_3 = dsub i64 %conv_3, i64 %tmp_6" [./source/kp_502_7.cpp:19]   --->   Operation 850 'dsub' 'sub12_3' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 851 [4/5] (7.36ns)   --->   "%conv14_3 = sitodp i32 %shl_ln19_3" [./source/kp_502_7.cpp:19]   --->   Operation 851 'sitodp' 'conv14_3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_266 : Operation 852 [4/5] (7.05ns)   --->   "%add_3 = dadd i64 %conv_3, i64 %tmp_6" [./source/kp_502_7.cpp:20]   --->   Operation 852 'dadd' 'add_3' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 7.36>
ST_267 : Operation 853 [3/5] (7.05ns)   --->   "%sub12_3 = dsub i64 %conv_3, i64 %tmp_6" [./source/kp_502_7.cpp:19]   --->   Operation 853 'dsub' 'sub12_3' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 854 [3/5] (7.36ns)   --->   "%conv14_3 = sitodp i32 %shl_ln19_3" [./source/kp_502_7.cpp:19]   --->   Operation 854 'sitodp' 'conv14_3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_267 : Operation 855 [3/5] (7.05ns)   --->   "%add_3 = dadd i64 %conv_3, i64 %tmp_6" [./source/kp_502_7.cpp:20]   --->   Operation 855 'dadd' 'add_3' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 7.36>
ST_268 : Operation 856 [2/5] (7.05ns)   --->   "%sub12_3 = dsub i64 %conv_3, i64 %tmp_6" [./source/kp_502_7.cpp:19]   --->   Operation 856 'dsub' 'sub12_3' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 857 [2/5] (7.36ns)   --->   "%conv14_3 = sitodp i32 %shl_ln19_3" [./source/kp_502_7.cpp:19]   --->   Operation 857 'sitodp' 'conv14_3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_268 : Operation 858 [2/5] (7.05ns)   --->   "%add_3 = dadd i64 %conv_3, i64 %tmp_6" [./source/kp_502_7.cpp:20]   --->   Operation 858 'dadd' 'add_3' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 7.36>
ST_269 : Operation 859 [1/5] (7.05ns)   --->   "%sub12_3 = dsub i64 %conv_3, i64 %tmp_6" [./source/kp_502_7.cpp:19]   --->   Operation 859 'dsub' 'sub12_3' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 860 [1/5] (7.36ns)   --->   "%conv14_3 = sitodp i32 %shl_ln19_3" [./source/kp_502_7.cpp:19]   --->   Operation 860 'sitodp' 'conv14_3' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_269 : Operation 861 [1/5] (7.05ns)   --->   "%add_3 = dadd i64 %conv_3, i64 %tmp_6" [./source/kp_502_7.cpp:20]   --->   Operation 861 'dadd' 'add_3' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 6.77>
ST_270 : Operation 862 [31/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 862 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 863 [31/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 863 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 6.77>
ST_271 : Operation 864 [30/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 864 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 865 [30/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 865 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 6.77>
ST_272 : Operation 866 [29/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 866 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 867 [29/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 867 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 6.77>
ST_273 : Operation 868 [28/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 868 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 869 [28/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 869 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 6.77>
ST_274 : Operation 870 [27/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 870 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 871 [27/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 871 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 6.77>
ST_275 : Operation 872 [26/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 872 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 873 [26/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 873 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 6.77>
ST_276 : Operation 874 [25/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 874 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 875 [25/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 875 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 6.77>
ST_277 : Operation 876 [24/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 876 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 877 [24/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 877 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 6.77>
ST_278 : Operation 878 [23/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 878 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 879 [23/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 879 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 6.77>
ST_279 : Operation 880 [22/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 880 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 881 [22/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 881 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 6.77>
ST_280 : Operation 882 [21/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 882 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 883 [21/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 883 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 6.77>
ST_281 : Operation 884 [20/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 884 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 885 [20/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 885 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 6.77>
ST_282 : Operation 886 [19/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 886 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 887 [19/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 887 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 6.77>
ST_283 : Operation 888 [18/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 888 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 889 [18/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 889 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 6.77>
ST_284 : Operation 890 [17/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 890 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 891 [17/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 891 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 6.77>
ST_285 : Operation 892 [16/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 892 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 893 [16/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 893 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 6.77>
ST_286 : Operation 894 [15/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 894 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 895 [15/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 895 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 6.77>
ST_287 : Operation 896 [14/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 896 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 897 [14/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 897 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 6.77>
ST_288 : Operation 898 [13/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 898 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 899 [13/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 899 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 6.77>
ST_289 : Operation 900 [12/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 900 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 901 [12/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 901 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 6.77>
ST_290 : Operation 902 [11/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 902 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 903 [11/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 903 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 6.77>
ST_291 : Operation 904 [10/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 904 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 905 [10/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 905 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 6.77>
ST_292 : Operation 906 [9/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 906 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 907 [9/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 907 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 6.77>
ST_293 : Operation 908 [8/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 908 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 909 [8/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 909 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 6.77>
ST_294 : Operation 910 [7/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 910 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 911 [7/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 911 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 6.77>
ST_295 : Operation 912 [6/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 912 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 913 [6/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 913 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 6.77>
ST_296 : Operation 914 [5/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 914 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 915 [5/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 915 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 6.77>
ST_297 : Operation 916 [4/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 916 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 917 [4/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 917 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 6.77>
ST_298 : Operation 918 [3/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 918 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 919 [3/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 919 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 6.77>
ST_299 : Operation 920 [2/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 920 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 921 [2/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 921 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 6.77>
ST_300 : Operation 922 [1/31] (6.77ns)   --->   "%div_3 = ddiv i64 %sub12_3, i64 %conv14_3" [./source/kp_502_7.cpp:19]   --->   Operation 922 'ddiv' 'div_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 923 [1/31] (6.77ns)   --->   "%div22_3 = ddiv i64 %add_3, i64 %conv14_3" [./source/kp_502_7.cpp:20]   --->   Operation 923 'ddiv' 'div22_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 9.00>
ST_301 : Operation 924 [1/1] (9.00ns)   --->   "%tmp_10 = call i32 @__hls_fptosi_double_i32, i64 %div_3" [./source/kp_502_7.cpp:19]   --->   Operation 924 'call' 'tmp_10' <Predicate = true> <Delay = 9.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_301 : Operation 925 [1/1] (9.00ns)   --->   "%tmp_11 = call i32 @__hls_fptosi_double_i32, i64 %div22_3" [./source/kp_502_7.cpp:20]   --->   Operation 925 'call' 'tmp_11' <Predicate = true> <Delay = 9.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 302 <SV = 301> <Delay = 2.81>
ST_302 : Operation 926 [1/1] (0.00ns)   --->   "%X1_3_addr = getelementptr i32 %X1_3, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:19]   --->   Operation 926 'getelementptr' 'X1_3_addr' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_302 : Operation 927 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %tmp_10, i1 %X1_3_addr" [./source/kp_502_7.cpp:19]   --->   Operation 927 'store' 'store_ln19' <Predicate = (!tmp_16)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_302 : Operation 928 [1/1] (0.00ns)   --->   "%X2_3_addr = getelementptr i32 %X2_3, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:20]   --->   Operation 928 'getelementptr' 'X2_3_addr' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_302 : Operation 929 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %tmp_11, i1 %X2_3_addr" [./source/kp_502_7.cpp:20]   --->   Operation 929 'store' 'store_ln20' <Predicate = (!tmp_16)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_302 : Operation 930 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx8.322.case.3._crit_edge" [./source/kp_502_7.cpp:21]   --->   Operation 930 'br' 'br_ln21' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_302 : Operation 931 [1/1] (1.49ns)   --->   "%add_ln6 = add i4 %i_1, i4 4" [./source/kp_502_7.cpp:6]   --->   Operation 931 'add' 'add_ln6' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 932 [1/1] (1.32ns)   --->   "%store_ln6 = store i4 %add_ln6, i4 %i" [./source/kp_502_7.cpp:6]   --->   Operation 932 'store' 'store_ln6' <Predicate = true> <Delay = 1.32>
ST_302 : Operation 933 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx84.case.0"   --->   Operation 933 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [25]  (0 ns)
	'store' operation ('store_ln6', ./source/kp_502_7.cpp:6) of constant 0 on local variable 'i' [75]  (1.32 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'load' operation ('i', ./source/kp_502_7.cpp:7) on local variable 'i' [78]  (0 ns)
	'getelementptr' operation ('B_0_addr', ./source/kp_502_7.cpp:7) [86]  (0 ns)
	'load' operation ('temp_B', ./source/kp_502_7.cpp:7) on array 'B_0' [87]  (1.75 ns)

 <State 3>: 8.63ns
The critical path consists of the following:
	'load' operation ('temp_B', ./source/kp_502_7.cpp:7) on array 'B_0' [87]  (1.75 ns)
	'mul' operation ('mul_ln11', ./source/kp_502_7.cpp:11) [90]  (6.88 ns)

 <State 4>: 3.94ns
The critical path consists of the following:
	'shl' operation ('shl_ln11', ./source/kp_502_7.cpp:11) [94]  (0 ns)
	'sub' operation ('temp_D', ./source/kp_502_7.cpp:11) [95]  (2.18 ns)
	'store' operation ('store_ln11', ./source/kp_502_7.cpp:11) of variable 'temp_D', ./source/kp_502_7.cpp:11 on array 'D_0' [97]  (1.75 ns)

 <State 5>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [102]  (7.37 ns)

 <State 6>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [102]  (7.37 ns)

 <State 7>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [102]  (7.37 ns)

 <State 8>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [102]  (7.37 ns)

 <State 9>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [102]  (7.37 ns)

 <State 10>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 11>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 12>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 13>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 14>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 15>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 16>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 17>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 18>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 19>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 20>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 21>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 22>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 23>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 24>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 25>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 26>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 27>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 28>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 29>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 30>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 31>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 32>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 33>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 34>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 35>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 36>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 37>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 38>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 39>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [103]  (7.62 ns)

 <State 40>: 7.37ns
The critical path consists of the following:
	'shl' operation ('shl_ln19', ./source/kp_502_7.cpp:19) [105]  (0 ns)
	'sitodp' operation ('conv1', ./source/kp_502_7.cpp:19) [106]  (7.37 ns)

 <State 41>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ./source/kp_502_7.cpp:19) [106]  (7.37 ns)

 <State 42>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ./source/kp_502_7.cpp:19) [106]  (7.37 ns)

 <State 43>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ./source/kp_502_7.cpp:19) [106]  (7.37 ns)

 <State 44>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ./source/kp_502_7.cpp:19) [106]  (7.37 ns)

 <State 45>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 46>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 47>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 48>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 49>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 50>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 51>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 52>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 53>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 54>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 55>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 56>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 57>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 58>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 59>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 60>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 61>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 62>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 63>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 64>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 65>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 66>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 67>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 68>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 69>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 70>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 71>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 72>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 73>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 74>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 75>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:19) [107]  (6.77 ns)

 <State 76>: 9ns
The critical path consists of the following:
	'call' operation ('tmp_2', ./source/kp_502_7.cpp:19) to '__hls_fptosi_double_i32' [108]  (9 ns)

 <State 77>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('B_1_addr', ./source/kp_502_7.cpp:7) [118]  (0 ns)
	'load' operation ('temp_B', ./source/kp_502_7.cpp:7) on array 'B_1' [119]  (1.75 ns)

 <State 78>: 8.63ns
The critical path consists of the following:
	'load' operation ('temp_B', ./source/kp_502_7.cpp:7) on array 'B_1' [119]  (1.75 ns)
	'mul' operation ('mul_ln11_2', ./source/kp_502_7.cpp:11) [122]  (6.88 ns)

 <State 79>: 3.94ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_1', ./source/kp_502_7.cpp:11) [126]  (0 ns)
	'sub' operation ('temp_D', ./source/kp_502_7.cpp:11) [127]  (2.18 ns)
	'store' operation ('store_ln11', ./source/kp_502_7.cpp:11) of variable 'temp_D', ./source/kp_502_7.cpp:11 on array 'D_1' [129]  (1.75 ns)

 <State 80>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [134]  (7.37 ns)

 <State 81>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [134]  (7.37 ns)

 <State 82>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [134]  (7.37 ns)

 <State 83>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [134]  (7.37 ns)

 <State 84>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [134]  (7.37 ns)

 <State 85>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 86>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 87>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 88>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 89>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 90>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 91>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 92>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 93>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 94>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 95>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 96>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 97>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 98>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 99>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 100>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 101>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 102>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 103>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 104>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 105>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 106>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 107>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 108>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 109>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 110>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 111>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 112>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 113>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 114>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [135]  (7.62 ns)

 <State 115>: 7.37ns
The critical path consists of the following:
	'shl' operation ('shl_ln19_1', ./source/kp_502_7.cpp:19) [137]  (0 ns)
	'sitodp' operation ('conv14_1', ./source/kp_502_7.cpp:19) [138]  (7.37 ns)

 <State 116>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_1', ./source/kp_502_7.cpp:19) [138]  (7.37 ns)

 <State 117>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_1', ./source/kp_502_7.cpp:19) [138]  (7.37 ns)

 <State 118>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_1', ./source/kp_502_7.cpp:19) [138]  (7.37 ns)

 <State 119>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_1', ./source/kp_502_7.cpp:19) [138]  (7.37 ns)

 <State 120>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 121>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 122>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 123>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 124>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 125>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 126>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 127>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 128>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 129>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 130>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 131>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 132>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 133>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 134>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 135>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 136>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 137>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 138>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 139>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 140>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 141>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 142>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 143>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 144>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 145>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 146>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 147>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 148>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 149>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 150>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:19) [139]  (6.77 ns)

 <State 151>: 9ns
The critical path consists of the following:
	'call' operation ('tmp_8', ./source/kp_502_7.cpp:19) to '__hls_fptosi_double_i32' [140]  (9 ns)

 <State 152>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('B_2_addr', ./source/kp_502_7.cpp:7) [150]  (0 ns)
	'load' operation ('temp_B', ./source/kp_502_7.cpp:7) on array 'B_2' [151]  (1.75 ns)

 <State 153>: 8.63ns
The critical path consists of the following:
	'load' operation ('temp_B', ./source/kp_502_7.cpp:7) on array 'B_2' [151]  (1.75 ns)
	'mul' operation ('mul_ln11_4', ./source/kp_502_7.cpp:11) [154]  (6.88 ns)

 <State 154>: 3.94ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_2', ./source/kp_502_7.cpp:11) [158]  (0 ns)
	'sub' operation ('temp_D', ./source/kp_502_7.cpp:11) [159]  (2.18 ns)
	'store' operation ('store_ln11', ./source/kp_502_7.cpp:11) of variable 'temp_D', ./source/kp_502_7.cpp:11 on array 'D_2' [161]  (1.75 ns)

 <State 155>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i3', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [166]  (7.37 ns)

 <State 156>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i3', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [166]  (7.37 ns)

 <State 157>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i3', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [166]  (7.37 ns)

 <State 158>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i3', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [166]  (7.37 ns)

 <State 159>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i3', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [166]  (7.37 ns)

 <State 160>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 161>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 162>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 163>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 164>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 165>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 166>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 167>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 168>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 169>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 170>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 171>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 172>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 173>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 174>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 175>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 176>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 177>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 178>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 179>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 180>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 181>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 182>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 183>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 184>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 185>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 186>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 187>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 188>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 189>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [167]  (7.62 ns)

 <State 190>: 7.37ns
The critical path consists of the following:
	'shl' operation ('shl_ln19_2', ./source/kp_502_7.cpp:19) [169]  (0 ns)
	'sitodp' operation ('conv14_2', ./source/kp_502_7.cpp:19) [170]  (7.37 ns)

 <State 191>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_2', ./source/kp_502_7.cpp:19) [170]  (7.37 ns)

 <State 192>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_2', ./source/kp_502_7.cpp:19) [170]  (7.37 ns)

 <State 193>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_2', ./source/kp_502_7.cpp:19) [170]  (7.37 ns)

 <State 194>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_2', ./source/kp_502_7.cpp:19) [170]  (7.37 ns)

 <State 195>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 196>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 197>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 198>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 199>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 200>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 201>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 202>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 203>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 204>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 205>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 206>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 207>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 208>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 209>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 210>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 211>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 212>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 213>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 214>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 215>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 216>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 217>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 218>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 219>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 220>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 221>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 222>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 223>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 224>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 225>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:19) [171]  (6.77 ns)

 <State 226>: 9ns
The critical path consists of the following:
	'call' operation ('tmp_5', ./source/kp_502_7.cpp:19) to '__hls_fptosi_double_i32' [172]  (9 ns)

 <State 227>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('B_3_addr', ./source/kp_502_7.cpp:7) [182]  (0 ns)
	'load' operation ('temp_B', ./source/kp_502_7.cpp:7) on array 'B_3' [183]  (1.75 ns)

 <State 228>: 8.63ns
The critical path consists of the following:
	'load' operation ('temp_B', ./source/kp_502_7.cpp:7) on array 'B_3' [183]  (1.75 ns)
	'mul' operation ('mul_ln11_6', ./source/kp_502_7.cpp:11) [186]  (6.88 ns)

 <State 229>: 3.94ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_3', ./source/kp_502_7.cpp:11) [190]  (0 ns)
	'sub' operation ('temp_D', ./source/kp_502_7.cpp:11) [191]  (2.18 ns)
	'store' operation ('store_ln11', ./source/kp_502_7.cpp:11) of variable 'temp_D', ./source/kp_502_7.cpp:11 on array 'D_3' [193]  (1.75 ns)

 <State 230>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [198]  (7.37 ns)

 <State 231>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [198]  (7.37 ns)

 <State 232>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [198]  (7.37 ns)

 <State 233>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [198]  (7.37 ns)

 <State 234>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i4', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [198]  (7.37 ns)

 <State 235>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 236>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 237>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 238>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 239>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 240>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 241>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 242>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 243>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 244>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 245>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 246>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 247>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 248>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 249>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 250>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 251>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 252>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 253>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 254>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 255>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 256>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 257>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 258>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 259>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 260>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 261>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 262>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 263>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 264>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_6', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [199]  (7.62 ns)

 <State 265>: 7.37ns
The critical path consists of the following:
	'shl' operation ('shl_ln19_3', ./source/kp_502_7.cpp:19) [201]  (0 ns)
	'sitodp' operation ('conv14_3', ./source/kp_502_7.cpp:19) [202]  (7.37 ns)

 <State 266>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_3', ./source/kp_502_7.cpp:19) [202]  (7.37 ns)

 <State 267>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_3', ./source/kp_502_7.cpp:19) [202]  (7.37 ns)

 <State 268>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_3', ./source/kp_502_7.cpp:19) [202]  (7.37 ns)

 <State 269>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_3', ./source/kp_502_7.cpp:19) [202]  (7.37 ns)

 <State 270>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 271>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 272>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 273>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 274>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 275>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 276>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 277>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 278>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 279>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 280>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 281>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 282>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 283>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 284>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 285>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 286>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 287>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 288>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 289>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 290>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 291>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 292>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 293>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 294>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 295>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 296>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 297>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 298>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 299>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 300>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:19) [203]  (6.77 ns)

 <State 301>: 9ns
The critical path consists of the following:
	'call' operation ('tmp_10', ./source/kp_502_7.cpp:19) to '__hls_fptosi_double_i32' [204]  (9 ns)

 <State 302>: 2.82ns
The critical path consists of the following:
	'add' operation ('add_ln6', ./source/kp_502_7.cpp:6) [214]  (1.49 ns)
	'store' operation ('store_ln6', ./source/kp_502_7.cpp:6) of variable 'add_ln6', ./source/kp_502_7.cpp:6 on local variable 'i' [215]  (1.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
