<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
   element DDR
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element DDR.s0
   {
      datum baseAddress
      {
         value = "1073741824";
         type = "String";
      }
   }
   element FFT_STadapter_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element FFT_STadapter_0.out0
   {
      datum color
      {
         value = "-16711936";
         type = "int";
      }
   }
   element FFT_STadapter_0.s0
   {
      datum baseAddress
      {
         value = "327680";
         type = "String";
      }
   }
   element FFT_STadapter_0.tofft
   {
      datum color
      {
         value = "-65281";
         type = "int";
      }
   }
   element FFT_sub
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element data
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element data.s1
   {
      datum baseAddress
      {
         value = "262144";
         type = "String";
      }
   }
   element fft_ii_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element fft_ii_0.source
   {
      datum color
      {
         value = "-65536";
         type = "int";
      }
   }
   element mm_bridge_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element mm_bridge_0.m0
   {
      datum color
      {
         value = "-16763956";
         type = "int";
      }
   }
   element sgdma_from_fft
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element sgdma_from_fft.csr
   {
      datum baseAddress
      {
         value = "131072";
         type = "String";
      }
   }
   element sgdma_from_fft.descriptor_slave
   {
      datum baseAddress
      {
         value = "196608";
         type = "String";
      }
   }
   element sgdma_from_ram
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element sgdma_from_ram.csr
   {
      datum baseAddress
      {
         value = "163840";
         type = "String";
      }
   }
   element sgdma_from_ram.descriptor_slave
   {
      datum baseAddress
      {
         value = "229376";
         type = "String";
      }
   }
   element sgdma_to_fft
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sgdma_to_fft.csr
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element sgdma_to_fft.descriptor_slave
   {
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element sgdma_to_fft.st_source
   {
      datum color
      {
         value = "-16711732";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA4U23C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="soc_system.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface name="s0" internal="mm_bridge_0.s0" type="avalon" dir="end" />
 <interface
   name="sgdma_from_fft_csr_irq"
   internal="sgdma_from_fft.csr_irq"
   type="interrupt"
   dir="end" />
 <interface
   name="sgdma_from_ram_csr_irq"
   internal="sgdma_from_ram.csr_irq"
   type="interrupt"
   dir="end" />
 <interface
   name="sgdma_to_fft_csr_irq"
   internal="sgdma_to_fft.csr_irq"
   type="interrupt"
   dir="end" />
 <interface name="to_ddr" internal="DDR.m0" type="avalon" dir="start" />
 <module name="DDR" kind="altera_avalon_mm_bridge" version="14.1" enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="30" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="32" />
  <parameter name="MAX_PENDING_RESPONSES" value="8" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="10" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
 </module>
 <module name="FFT_STadapter_0" kind="FFT_STadapter" version="1.0" enabled="1">
  <parameter name="FFT_IN_WIDTH" value="16" />
  <parameter name="FFT_OUT_WIDTH" value="24" />
  <parameter name="SIZE_WIDTH" value="14" />
 </module>
 <module name="clk_0" kind="clock_source" version="14.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="data"
   kind="altera_avalon_onchip_memory2"
   version="14.1"
   enabled="1">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName" value="FFT_sub_data" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="dataWidth" value="64" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dualPort" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="65536" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module name="fft_ii_0" kind="altera_fft_ii" version="14.1" enabled="1">
  <parameter name="data_flow" value="Variable Streaming" />
  <parameter name="data_rep" value="Fixed Point" />
  <parameter name="design_env" value="QSYS" />
  <parameter name="direction" value="Bi-directional" />
  <parameter name="dsp_resource_opt" value="false" />
  <parameter name="engine_arch" value="Quad Output" />
  <parameter name="hard_fp" value="false" />
  <parameter name="in_order" value="Natural" />
  <parameter name="in_width" value="16" />
  <parameter name="length" value="8192" />
  <parameter name="num_engines" value="1" />
  <parameter name="out_order" value="Natural" />
  <parameter name="out_width" value="24" />
  <parameter name="selected_device_family" value="Cyclone V" />
  <parameter name="twid_width" value="16" />
 </module>
 <module
   name="mm_bridge_0"
   kind="altera_avalon_mm_bridge"
   version="14.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="4" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="19" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
 </module>
 <module name="sgdma_from_fft" kind="altera_msgdma" version="14.1" enabled="1">
  <parameter name="AUTO_DEVICE" value="5CSEMA4U23C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="DATA_FIFO_DEPTH" value="128" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="ERROR_ENABLE" value="1" />
  <parameter name="ERROR_WIDTH" value="2" />
  <parameter name="MAX_BURST_COUNT" value="32" />
  <parameter name="MAX_BYTE" value="131072" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="MODE" value="2" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
 </module>
 <module name="sgdma_from_ram" kind="altera_msgdma" version="14.1" enabled="1">
  <parameter name="AUTO_DEVICE" value="5CSEMA4U23C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="DATA_FIFO_DEPTH" value="128" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="ERROR_ENABLE" value="1" />
  <parameter name="ERROR_WIDTH" value="2" />
  <parameter name="MAX_BURST_COUNT" value="32" />
  <parameter name="MAX_BYTE" value="131072" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="MODE" value="0" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
 </module>
 <module name="sgdma_to_fft" kind="altera_msgdma" version="14.1" enabled="1">
  <parameter name="AUTO_DEVICE" value="5CSEMA4U23C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="DATA_FIFO_DEPTH" value="256" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="ERROR_ENABLE" value="1" />
  <parameter name="ERROR_WIDTH" value="2" />
  <parameter name="MAX_BURST_COUNT" value="64" />
  <parameter name="MAX_BYTE" value="131072" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="MODE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
 </module>
 <connection
   kind="avalon"
   version="14.1"
   start="mm_bridge_0.m0"
   end="sgdma_from_fft.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="mm_bridge_0.m0"
   end="sgdma_to_fft.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="mm_bridge_0.m0"
   end="sgdma_from_ram.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00028000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="mm_bridge_0.m0"
   end="sgdma_from_fft.descriptor_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00030000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="mm_bridge_0.m0"
   end="sgdma_to_fft.descriptor_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="mm_bridge_0.m0"
   end="sgdma_from_ram.descriptor_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00038000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="mm_bridge_0.m0"
   end="FFT_STadapter_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00050000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="14.1" start="mm_bridge_0.m0" end="data.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="sgdma_to_fft.mm_read"
   end="DDR.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="sgdma_to_fft.mm_read"
   end="data.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="sgdma_from_ram.mm_read"
   end="data.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="sgdma_from_fft.mm_write"
   end="DDR.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="sgdma_from_ram.mm_write"
   end="DDR.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.1"
   start="sgdma_from_fft.mm_write"
   end="data.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="14.1"
   start="FFT_STadapter_0.out0"
   end="sgdma_from_fft.st_sink" />
 <connection
   kind="avalon_streaming"
   version="14.1"
   start="fft_ii_0.source"
   end="FFT_STadapter_0.fromfft" />
 <connection
   kind="avalon_streaming"
   version="14.1"
   start="sgdma_to_fft.st_source"
   end="FFT_STadapter_0.in0" />
 <connection
   kind="avalon_streaming"
   version="14.1"
   start="FFT_STadapter_0.tofft"
   end="fft_ii_0.sink" />
 <connection kind="clock" version="14.1" start="clk_0.clk" end="mm_bridge_0.clk" />
 <connection kind="clock" version="14.1" start="clk_0.clk" end="DDR.clk" />
 <connection kind="clock" version="14.1" start="clk_0.clk" end="fft_ii_0.clk" />
 <connection kind="clock" version="14.1" start="clk_0.clk" end="data.clk1" />
 <connection
   kind="clock"
   version="14.1"
   start="clk_0.clk"
   end="sgdma_to_fft.clock" />
 <connection
   kind="clock"
   version="14.1"
   start="clk_0.clk"
   end="sgdma_from_fft.clock" />
 <connection
   kind="clock"
   version="14.1"
   start="clk_0.clk"
   end="FFT_STadapter_0.clock" />
 <connection
   kind="clock"
   version="14.1"
   start="clk_0.clk"
   end="sgdma_from_ram.clock" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_0.clk_reset"
   end="mm_bridge_0.reset" />
 <connection kind="reset" version="14.1" start="clk_0.clk_reset" end="DDR.reset" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_0.clk_reset"
   end="FFT_STadapter_0.reset" />
 <connection kind="reset" version="14.1" start="clk_0.clk_reset" end="data.reset1" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_0.clk_reset"
   end="sgdma_to_fft.reset_n" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_0.clk_reset"
   end="sgdma_from_fft.reset_n" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_0.clk_reset"
   end="sgdma_from_ram.reset_n" />
 <connection
   kind="reset"
   version="14.1"
   start="clk_0.clk_reset"
   end="fft_ii_0.rst" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
 <interconnectRequirement for="hps_only_master.master" name="qsys_mm.security" value="SECURE" />
 <interconnectRequirement
   for="mm_interconnect_0|cmd_mux_008.src/DDR_s0_burst_adapter.sink0"
   name="qsys_mm.postTransform.pipelineCount"
   value="1" />
</system>
