
*** Running vivado
    with args -log sync_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sync_fifo.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source sync_fifo.tcl -notrace
Command: synth_design -top sync_fifo -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4996
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1227.402 ; gain = 402.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/sources_1/imports/dut/sync_fifo.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (0#1) [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/sources_1/imports/dut/sync_fifo.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1316.004 ; gain = 490.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1316.004 ; gain = 490.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1316.004 ; gain = 490.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1316.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Clk0:' is not supported in the xdc constraint file. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:4]
WARNING: [Vivado 12-627] No clocks matched 'Clk0'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks Clk0]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'Clk0'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:7]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks Clk0]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:19]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:24]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:24]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:25]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:25]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:26]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:26]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:26]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:27]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:27]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:31]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:31]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:31]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:32]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:32]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:32]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:38]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:38]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:38]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:44]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:44]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:44]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:45]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:45]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:49]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:49]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:50]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:54]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:54]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:54]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:55]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:55]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:55]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1377.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1377.180 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	              128 Bit	(8 X 16 bit)          RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------+-----------+----------------------+-------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------+-----------+----------------------+-------------+
|sync_fifo   | static_mem_reg | Implied   | 8 x 16               | RAM32M x 3  | 
+------------+----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------+-----------+----------------------+-------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------+-----------+----------------------+-------------+
|sync_fifo   | static_mem_reg | Implied   | 8 x 16               | RAM32M x 3  | 
+------------+----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     2|
|3     |LUT2   |     3|
|4     |LUT3   |     5|
|5     |LUT4   |     4|
|6     |LUT5   |     1|
|7     |LUT6   |     1|
|8     |RAM32M |     3|
|9     |FDRE   |     8|
|10    |IBUF   |    20|
|11    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1377.180 ; gain = 551.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1377.180 ; gain = 490.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1377.180 ; gain = 551.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1377.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1377.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

Synth Design complete, checksum: 222a6033
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 1377.180 ; gain = 981.977
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.runs/synth_1/sync_fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sync_fifo_utilization_synth.rpt -pb sync_fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 14:42:10 2024...
