/dts-v1/;

/ {
	model = "Qualcomm Technologies, Inc. Scuba IOT 2GB DDR SoC";
	compatible = "qcom,scuba-iot";
	qcom,msm-id = <0x1d9 0x10000 0x1da 0x10000>;
	interrupt-parent = <0x1>;
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	qcom,board-id = <0x0 0x400>;

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x1 0x40000000 0x0 0x40000000 0x1 0xc0000000 0x0 0x80000000 0x2 0xc0000000 0x1 0x40000000>;
		granule = <0x200>;
	};

	aliases {
		sdhc1 = "/soc/sdhci@4744000";
		sdhc2 = "/soc/sdhci@4784000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@0a730000/va_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@0a600000/rx_swr_master";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x2>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			qcom,lmh-dcvs = <0x4>;
			#cooling-cells = <0x2>;
			phandle = <0x5>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				phandle = <0x2>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x177>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x178>;
			};
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x1>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x2>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			qcom,lmh-dcvs = <0x4>;
			phandle = <0x6>;

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x179>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x17a>;
			};
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x2>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x2>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			qcom,lmh-dcvs = <0x4>;
			phandle = <0x7>;

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x17b>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x17c>;
			};
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x3>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x2>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			qcom,lmh-dcvs = <0x4>;
			phandle = <0x8>;

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x17d>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x17e>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x5>;
				};

				core1 {
					cpu = <0x6>;
				};

				core2 {
					cpu = <0x7>;
				};

				core3 {
					cpu = <0x8>;
				};
			};
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware {
		phandle = <0x17f>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/4744000.sdhci/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,slotselect,avb";
					status = "ok";
				};
			};
		};
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		hyp_region@45700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x45700000 0x0 0x600000>;
			phandle = <0x180>;
		};

		xbl_aop_mem@45e00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x45e00000 0x0 0x100000>;
			phandle = <0x181>;
		};

		sec_apps_region@45fff000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x45fff000 0x0 0x1000>;
			phandle = <0x182>;
		};

		smem@46000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x46000000 0x0 0x200000>;
			phandle = <0x41>;
		};

		modem_region@4ab00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x4ab00000 0x0 0x6900000>;
			phandle = <0x17>;
		};

		pil_video_region@51400000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x51400000 0x0 0x500000>;
			phandle = <0x15>;
		};

		wlan_msa_region@51900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x51900000 0x0 0x100000>;
			phandle = <0x55>;
		};

		adsp_regions@51a00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x51a00000 0x0 0x1c00000>;
			phandle = <0x11>;
		};

		ips_fw_region@53600000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x53600000 0x0 0x10000>;
			phandle = <0x58>;
		};

		ipa_gsi_region@53610000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x53610000 0x0 0x5000>;
			phandle = <0x183>;
		};

		gpu_region@53615000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x53615000 0x0 0x2000>;
			phandle = <0x184>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0x43>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			size = <0x0 0x800000>;
			phandle = <0x36>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x5c00000>;
			phandle = <0xa4>;
		};

		cont_splash_region@5c000000 {
			reg = <0x0 0x5c000000 0x0 0xf00000>;
			label = "cont_splash_region";
			phandle = <0x185>;
		};

		dfps_data_region@5cf00000 {
			reg = <0x0 0x5cf00000 0x0 0x100000>;
			label = "dfps_data_region";
			phandle = <0x16b>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1000000>;
			phandle = <0xb>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x400000>;
			phandle = <0xa5>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x2000000>;
			linux,cma-default;
		};

		tz_removed_region@60000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x60000000 0x0 0x100000>;
			phandle = <0x186>;
		};

		pimem_removed_region@60100000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x60100000 0x0 0x1e00000>;
			phandle = <0x187>;
		};
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off";
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x188>;

		slim@a5c0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			reg = <0xa5c0000 0x2c000 0xa584000 0x20000 0xa66e000 0x2000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical", "slimbus_lpass_mem";
			interrupts = <0x0 0x11b 0x4 0x0 0x11c 0x4>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x0>;
			qcom,ea-pc = <0x360>;
			status = "ok";
			phandle = <0x189>;

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x18a>;
			};
		};

		interrupt-controller@f200000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x3>;
			interrupt-controller;
			interrupt-parent = <0x9>;
			#redistributor-regions = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0xf200000 0x10000 0xf300000 0x100000>;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x9>;
		};

		wake-gic {
			compatible = "qcom,mpm-gic-scuba", "qcom,mpm-gic";
			interrupts-extended = <0x1 0x0 0xc5 0x1>;
			reg = <0x45f01b8 0x1000 0xf111008 0x4>;
			reg-names = "vmpm", "ipc";
			qcom,num-mpm-irqs = <0x60>;
			interrupt-controller;
			interrupt-parent = <0x9>;
			#interrupt-cells = <0x3>;
			phandle = <0x1>;
		};

		wake-gpio {
			compatible = "qcom,mpm-gpio";
			interrupt-controller;
			interrupt-parent = <0x9>;
			#interrupt-cells = <0x2>;
			phandle = <0xa3>;
		};

		jtagmm@9040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0xa 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x5>;
			phandle = <0x18b>;
		};

		jtagmm@9140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0xa 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x6>;
			phandle = <0x18c>;
		};

		jtagmm@9240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0xa 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x7>;
			phandle = <0x18d>;
		};

		jtagmm@9340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0xa 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x8>;
			phandle = <0x18e>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
			clock-frequency = <0x124f800>;
		};

		dcc_v2@1be2000 {
			compatible = "qcom,dcc-v2";
			reg = <0x1be2000 0x1000 0x1bee000 0x2000>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0x2000>;
			phandle = <0x18f>;

			link_list1 {
				qcom,curr-link-list = <0x3>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0xf1880b4 0x1 0x0 0x0 0xf1980b4 0x1 0x0 0x0 0xf1a80b4 0x1 0x0 0x0 0xf1b80b4 0x1 0x0 0x0 0xf1d1228 0x1 0x0 0x0 0x4488100 0x1 0x0 0x0 0x4488400 0x2 0x0 0x0 0x4488410 0x1 0x0 0x0 0x4488420 0x2 0x0 0x0 0x4488430 0x2 0x0 0x0 0x448c100 0x1 0x0 0x0 0x448c400 0x2 0x0 0x0 0x448c410 0x1 0x0 0x0 0x448c420 0x2 0x0 0x0 0x448c430 0x2 0x0 0x0 0x4490100 0x1 0x0 0x0 0x4490400 0x2 0x0 0x0 0x4490410 0x1 0x0 0x0 0x4490420 0x2 0x0 0x0 0x4490430 0x2 0x0 0x0 0x4494100 0x1 0x0 0x0 0x4494400 0x2 0x0 0x0 0x4494410 0x1 0x0 0x0 0x4494420 0x2 0x0 0x0 0x4494430 0x2 0x0 0x0 0x449810c 0x1 0x0 0x0 0x4498400 0x2 0x0 0x0 0x4498410 0x1 0x0 0x0 0x4498420 0x2 0x0 0x0 0x4498430 0x2 0x0 0x0 0x44a0100 0x1 0x0 0x0 0x44a0400 0x2 0x0 0x0 0x44a0410 0x1 0x0 0x0 0x44a0420 0x2 0x0 0x0 0x44a0430 0x2 0x0 0x0 0x44b0560 0x1 0x0 0x0 0x44b05a0 0x1 0x0 0x0 0x44b1800 0x1 0x0 0x0 0x44b408c 0x1 0x0 0x0 0x44b409c 0x1 0x0 0x0 0x44b0520 0x1 0x0 0x0 0x44b5070 0x2 0x0 0x0 0x44bc220 0x1 0x0 0x0 0x44bc400 0x7 0x0 0x0 0x44bc420 0x9 0x0 0x0 0x44bd800 0x1 0x0 0x0 0x44c5800 0x1 0x0 0x0 0x4480040 0x2 0x0 0x0 0x4480810 0x2 0x0 0x0 0x44b0a40 0x1 0x0 0x0 0x4506044 0x1 0x0 0x0 0x45061dc 0x1 0x0 0x0 0x45061ec 0x1 0x0 0x0 0x4506028 0x2 0x0 0x0 0x4506094 0x1 0x0 0x0 0x4506608 0x1 0x0 0x0 0x447d02c 0x4 0x0 0x0 0x447d040 0x1 0x0 0x0 0x450002c 0x2 0x0 0x0 0x4500094 0x1 0x0 0x0 0x450009c 0x1 0x0 0x0 0x45000c4 0x2 0x0 0x0 0x45003dc 0x1 0x0 0x0 0x45005d8 0x1 0x0 0x0 0x450102c 0x2 0x0 0x0 0x4501094 0x1 0x0 0x0 0x450109c 0x1 0x0 0x0 0x45010c4 0x2 0x0 0x0 0x45013dc 0x1 0x0 0x0 0x45015d8 0x1 0x0 0x0 0x450202c 0x2 0x0 0x0 0x4502094 0x1 0x0 0x0 0x450209c 0x1 0x0 0x0 0x45020c4 0x2 0x0 0x0 0x45023dc 0x1 0x0 0x0 0x45025d8 0x1 0x0 0x0 0x450302c 0x2 0x0 0x0 0x4503094 0x1 0x0 0x0 0x450309c 0x1 0x0 0x0 0x45030c4 0x2 0x0 0x0 0x45033dc 0x1 0x0 0x0 0x45035d8 0x1 0x0 0x0 0x450402c 0x2 0x0 0x0 0x4504094 0x1 0x0 0x0 0x450409c 0x1 0x0 0x0 0x45040c8 0x2 0x0 0x0 0x45043dc 0x1 0x0 0x0 0x45045d8 0x1 0x0 0x0 0x450502c 0x2 0x0 0x0 0x4505094 0x1 0x0 0x0 0x450509c 0x1 0x0 0x0 0x45050c4 0x2 0x0 0x0 0x45053dc 0x1 0x0 0x0 0x45055d8 0x1 0x0 0x0 0x1900010 0x1 0x0 0x0 0x1900020 0x1 0x0 0x0 0x1900024 0x1 0x0 0x0 0x1900028 0x1 0x0 0x0 0x190002c 0x1 0x0 0x0 0x1900030 0x1 0x0 0x0 0x1900034 0x1 0x0 0x0 0x1900038 0x1 0x0 0x0 0x190003c 0x1 0x0 0x0 0x1900240 0x1 0x0 0x0 0x1900244 0x1 0x0 0x0 0x1900248 0x1 0x0 0x0 0x190024c 0x1 0x0 0x0 0x1900250 0x1 0x0 0x0 0x1900258 0x1 0x0 0x0 0x1900290 0x1 0x0 0x0 0x1900300 0x1 0x0 0x0 0x1900304 0x1 0x0 0x0 0x1900308 0x1 0x0 0x0 0x190030c 0x1 0x0 0x0 0x1900310 0x1 0x0 0x0 0x1900314 0x1 0x0 0x0 0x1900318 0x1 0x0 0x0 0x1900900 0x1 0x0 0x0 0x1900904 0x1 0x0 0x0 0x1900d00 0x1 0x0 0x0 0x1909100 0x1 0x0 0x0 0x1909104 0x1 0x0 0x0 0x44b0120 0x1 0x0 0x0 0x44b0124 0x1 0x0 0x0 0x44b0128 0x1 0x0 0x0 0x44b012c 0x1 0x0 0x0 0x44b0130 0x1 0x0 0x0 0x44b0100 0x1 0x0 0x0 0x44b0020 0x1 0x0 0x0 0x44c4000 0x1 0x0 0x0 0x44c4020 0x1 0x0 0x0 0x44c4030 0x1 0x0 0x0 0x44c4100 0x1 0x0 0x0 0x44c410c 0x1 0x0 0x0 0x44c4400 0x1 0x0 0x0 0x44c4410 0x1 0x0 0x0 0x44c4420 0x1 0x0 0x0 0x1411004 0x1 0x0 0x0 0x1411028 0x1 0x0 0x0 0x1458004 0x1 0x0 0x0 0x1880108 0x1 0x0 0x0 0x1880110 0x1 0x0 0x0 0x1880120 0x1 0x0 0x0 0x1880124 0x1 0x0 0x0 0x1880128 0x1 0x0 0x0 0x188012c 0x1 0x0 0x0 0x1880130 0x1 0x0 0x0 0x1880134 0x1 0x0 0x0 0x1880138 0x1 0x0 0x0 0x188013c 0x1 0x0 0x0 0x1880240 0x1 0x0 0x0 0x1880248 0x1 0x0 0x0 0x1880290 0x1 0x0 0x0 0x1880300 0x1 0x0 0x0 0x1880304 0x1 0x0 0x0 0x1880308 0x1 0x0 0x0 0x188030c 0x1 0x0 0x0 0x1880310 0x1 0x0 0x0 0x1880314 0x1 0x0 0x0 0x1880318 0x1 0x0 0x0 0x188031c 0x1 0x0 0x0 0x1880700 0x1 0x0 0x0 0x1880704 0x1 0x0 0x0 0x1880708 0x1 0x0 0x0 0x188070c 0x1 0x0 0x0 0x1880710 0x1 0x0 0x0 0x1880714 0x1 0x0 0x0 0x1880718 0x1 0x0 0x0 0x188071c 0x1 0x0 0x0 0x1881100 0x1 0x0 0x0 0x1881104 0x1 0x0 0x0 0xf112000 0x1 0x0 0x0 0xf11200c 0x1 0x0 0x0 0xf112c0c 0x1 0x0 0x0 0xf112c10 0x1 0x0 0x0 0xf112c20 0x1 0x0 0x0 0xf1b9000 0x1 0x0 0x0 0xf1b900c 0x1 0x0 0x0 0xf1b9c0c 0x1 0x0 0x0 0xf1b9c10 0x1 0x0 0x0 0xf1b9c18 0x1 0x0 0x0 0xf1a9000 0x1 0x0 0x0 0xf1a900c 0x1 0x0 0x0 0xf1a9c0c 0x1 0x0 0x0 0xf1a9c10 0x1 0x0 0x0 0xf1a9c20 0x1 0x0 0x0 0xf199000 0x1 0x0 0x0 0xf19900c 0x1 0x0 0x0 0xf199c0c 0x1 0x0 0x0 0xf199c10 0x1 0x0 0x0 0xf199c20 0x1 0x0 0x0 0xf189000 0x1 0x0 0x0 0xf18900c 0x1 0x0 0x0 0xf189c0c 0x1 0x0 0x0 0xf189c10 0x1 0x0 0x0 0xf189c20 0x1 0x0 0x0 0xf111014 0x1 0x0 0x0 0xf111018 0x1 0x0 0x0 0xf111218 0x1 0x0 0x0 0xf111234 0x1 0x0 0x0 0xf111264 0x1 0x0 0x0 0xf111290 0x1 0x0 0x0 0xf521700 0x1 0x0 0x0 0xf112c18 0x1 0x0 0x0 0xf513a84 0x1 0x0 0x0 0x1b60110 0x1 0x0 0x0 0x1400000 0x1 0x0 0x0 0x1400004 0x1 0x0 0x0 0x1400008 0x1 0x0 0x0 0x1400010 0x1 0x0 0x0 0x1400014 0x1 0x0 0x0 0x1400018 0x1 0x0 0x0 0x1400020 0x1 0x0 0x0 0x1400024 0x1 0x0 0x0 0x1401000 0x1 0x0 0x0 0x1401004 0x1 0x0 0x0 0x1401008 0x1 0x0 0x0 0x1401010 0x1 0x0 0x0 0x1401014 0x1 0x0 0x0 0x1401018 0x1 0x0 0x0 0x1401020 0x1 0x0 0x0 0x1401024 0x1 0x0 0x0 0x1402000 0x1 0x0 0x0 0x1402004 0x1 0x0 0x0 0x1402008 0x1 0x0 0x0 0x1402010 0x1 0x0 0x0 0x1402014 0x1 0x0 0x0 0x1402018 0x1 0x0 0x0 0x1402020 0x1 0x0 0x0 0x1402024 0x1 0x0 0x0 0x1403000 0x1 0x0 0x0 0x1403004 0x1 0x0 0x0 0x1403008 0x1 0x0 0x0 0x1403010 0x1 0x0 0x0 0x1403014 0x1 0x0 0x0 0x1403018 0x1 0x0 0x0 0x1403020 0x1 0x0 0x0 0x1403024 0x1 0x0 0x0 0x1404000 0x1 0x0 0x0 0x1404004 0x1 0x0 0x0 0x1404008 0x1 0x0 0x0 0x1404010 0x1 0x0 0x0 0x1404014 0x1 0x0 0x0 0x1404018 0x1 0x0 0x0 0x1404020 0x1 0x0 0x0 0x1404024 0x1 0x0 0x0 0x1405000 0x1 0x0 0x0 0x1405004 0x1 0x0 0x0 0x1405008 0x1 0x0 0x0 0x1405010 0x1 0x0 0x0 0x1405014 0x1 0x0 0x0 0x1405018 0x1 0x0 0x0 0x1405020 0x1 0x0 0x0 0x1405024 0x1 0x0 0x0 0x1406000 0x1 0x0 0x0 0x1406004 0x1 0x0 0x0 0x1406008 0x1 0x0 0x0 0x1406010 0x1 0x0 0x0 0x1406014 0x1 0x0 0x0 0x1406018 0x1 0x0 0x0 0x1406020 0x1 0x0 0x0 0x1406024 0x1 0x0 0x0 0x1407000 0x1 0x0 0x0 0x1407004 0x1 0x0 0x0 0x1407008 0x1 0x0 0x0 0x1407010 0x1 0x0 0x0 0x1407014 0x1 0x0 0x0 0x1407018 0x1 0x0 0x0 0x1407020 0x1 0x0 0x0 0x1407024 0x1 0x0 0x0 0x1407028 0x1 0x0 0x0 0x1408000 0x1 0x0 0x0 0x1408004 0x1 0x0 0x0 0x1408008 0x1 0x0 0x0 0x1408010 0x1 0x0 0x0 0x1408014 0x1 0x0 0x0 0x1408018 0x1 0x0 0x0 0x1408020 0x1 0x0 0x0 0x1408024 0x1 0x0 0x0 0x1409000 0x1 0x0 0x0 0x1409004 0x1 0x0 0x0 0x1409008 0x1 0x0 0x0 0x1409010 0x1 0x0 0x0 0x1409014 0x1 0x0 0x0 0x1409018 0x1 0x0 0x0 0x1409020 0x1 0x0 0x0 0x1414024 0x1 0x0 0x0 0x1416038 0x1 0x0 0x0 0x1415034 0x1 0x0 0x0 0x1417040 0x1 0x0 0x0 0x1420010 0x1 0x0 0x0 0x1420014 0x1 0x0 0x0 0x1426018 0x1 0x0 0x0 0x1426030 0x1 0x0 0x0 0x1426034 0x1 0x0 0x0 0x1427024 0x1 0x0 0x0 0x1428014 0x1 0x0 0x0 0x1428018 0x1 0x0 0x0 0x1428030 0x1 0x0 0x0 0x1429004 0x1 0x0 0x0 0x1429008 0x1 0x0 0x0 0x1429040 0x1 0x0 0x0 0x1429044 0x1 0x0 0x0 0x1446004 0x1 0x0 0x0 0x1446008 0x1 0x0 0x0 0x1446024 0x1 0x0 0x0 0x1446150 0x1 0x0 0x0 0x1442018 0x1 0x0 0x0 0x1442030 0x1 0x0 0x0 0x1442034 0x1 0x0 0x0 0x1432034 0x1 0x0 0x0 0x1438010 0x1 0x0 0x0 0x1438014 0x1 0x0 0x0 0x1438028 0x1 0x0 0x0 0x1445004 0x1 0x0 0x0 0x1445020 0x1 0x0 0x0 0x1451000 0x1 0x0 0x0 0x1451004 0x1 0x0 0x0 0x1451020 0x1 0x0 0x0 0x1451038 0x1 0x0 0x0 0x1451054 0x1 0x0 0x0 0x1451058 0x1 0x0 0x0 0x1452004 0x1 0x0 0x0 0x1452008 0x1 0x0 0x0 0x1452028 0x1 0x0 0x0 0x1455000 0x1 0x0 0x0 0x1455004 0x1 0x0 0x0 0x1448024 0x1 0x0 0x0 0x1475000 0x1 0x0 0x0 0x1475004 0x1 0x0 0x0 0x1477000 0x1 0x0 0x0 0x1477004 0x1 0x0 0x0 0x1479000 0x1 0x0 0x0 0x1479004 0x1 0x0 0x0 0x1457000 0x1 0x0 0x0 0x1457004 0x1 0x0 0x0 0x1457008 0x1 0x0 0x0 0x1457010 0x1 0x0 0x0 0x1469000 0x1 0x0 0x0 0x1469004 0x1 0x0 0x0 0x1469008 0x1 0x0 0x0 0x1469010 0x1 0x0 0x0 0x1495000 0x1 0x0 0x0 0x1495004 0x1 0x0 0x0 0x1463020 0x1 0x0 0x0 0x1478030 0x1 0x0 0x0 0x1490004 0x1 0x0 0x0 0x1490008 0x1 0x0 0x0 0x1490024 0x1 0x0 0x0 0x1490028 0x1 0x0 0x0 0x1407030 0x1 0x0 0x0 0x1407034 0x1 0x0 0x0 0x1432080 0x1 0x0 0x0 0xf017000 0x1 0x0 0x0 0xf01700c 0x1 0x0 0x0 0xf017010 0x1 0x0 0x0 0xf017014 0x1 0x0 0x0 0xf017018 0x1 0x0 0x0 0xf017020 0x1 0x0 0x0 0x1414008 0x1 0x0 0x0 0x1414004 0x1 0x0 0x0 0x5991554 0x1 0x0 0x0 0x5991544 0x1 0x0 0x0 0x599155c 0x1 0x0 0x0 0x440b00c 0x1 0x0 0x0 0x440b014 0x1 0x0 0x0 0xf522c14 0x1 0x0 0x0 0xf522c1c 0x1 0x0 0x0 0xf522c10 0x1 0x0 0x0 0xf521920 0x1 0x0 0x0 0xf52102c 0x1 0x0 0x0 0xf521044 0x1 0x0 0x0 0xf521710 0x1 0x0 0x0 0xf52176c 0x1 0x0 0x0 0xf116000 0x1 0x0 0x0 0xf116004 0x1 0x0 0x0 0xf11602c 0x1 0x0 0x0 0xf111250 0x1 0x0 0x0 0xf111254 0x1 0x0 0x0 0xf111258 0x1 0x0 0x0 0xf11125c 0x1 0x0 0x0 0xf111260 0x1 0x0 0x0 0xf188078 0x1 0x0 0x0 0xf188084 0x1 0x0 0x0 0xf198078 0x1 0x0 0x0 0xf198084 0x1 0x0 0x0 0xf1a8078 0x1 0x0 0x0 0xf1a8084 0x1 0x0 0x0 0xf1b8078 0x1 0x0 0x0 0xf1b8084 0x1 0x0 0x0 0xf521818 0x1 0x0 0x0 0xf52181c 0x1 0x0 0x0 0xf521828 0x1 0x0 0x0 0xf522c18 0x1 0x0 0x0 0xf111310 0x1 0x0 0x0 0xf111314 0x1 0x0 0x0 0xf111318 0x1 0x0 0x1 0x9870010 0x14000 0x1 0x1 0x9870010 0x0 0x1 0x0 0x5c6f000 0x1 0x0 0x0 0x5c42000 0x1 0x0 0x0 0x5c42400 0x1 0x0 0x0 0x5c23000 0x1 0x0>;
			};
		};

		timer@f120000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0xf120000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@f121000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x7 0x4>;
				reg = <0xf121000 0x1000 0xf122000 0x1000>;
			};

			frame@f123000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0xf123000 0x1000>;
				status = "disabled";
			};

			frame@f124000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0xf124000 0x1000>;
				status = "disabled";
			};

			frame@f125000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0xf125000 0x1000>;
				status = "disabled";
			};

			frame@f126000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0xf126000 0x1000>;
				status = "disabled";
			};

			frame@f127000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0xf127000 0x1000>;
				status = "disabled";
			};

			frame@f128000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0xf128000 0x1000>;
				status = "disabled";
			};
		};

		arm64_cpu_erp {
			compatible = "arm,arm64-cpu-erp";
			interrupt-names = "pri-dbe-irq", "pri-ext-irq";
			interrupts = <0x0 0x2b 0x4 0x0 0x29 0x4>;
			poll-delay-ms = <0x1388>;
		};

		qcom,msm-imem@c125000 {
			compatible = "qcom,msm-imem";
			reg = <0xc125000 0x1000>;
			ranges = <0x0 0xc125000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		restart@440b000 {
			compatible = "qcom,pshold";
			reg = <0x440b000 0x4 0x3d3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		hwkm@4440000 {
			compatible = "qcom,hwkm";
			reg = <0x4440000 0x9000 0x4750000 0x9000>;
			reg-names = "km_master", "ice_slave";
			qcom,enable-hwkm-clk;
			clock-names = "km_clk_src";
			clocks = <0xa 0x4e>;
			qcom,op-freq-hz = <0x47868c0>;
			phandle = <0x190>;
		};

		qseecom@61800000 {
			compatible = "qcom,qseecom";
			reg = <0x61800000 0x700000>;
			reg-names = "secapp-region";
			memory-region = <0xb>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,support-fde;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x30d40 0x61a80 0x37 0x200 0x493e0 0xc3500 0x37 0x200 0x61a80 0xf4240>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0xa 0x86 0xa 0x86 0xa 0x86 0xa 0x86>;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,qsee-reentrancy-support = <0x2>;
			phandle = <0x191>;
		};

		smcinvoke@61800000 {
			compatible = "qcom,smcinvoke";
			reg = <0x61800000 0x700000>;
			reg-names = "secapp-region";
			phandle = <0x192>;
		};

		tz-log@c125720 {
			compatible = "qcom,tz-log";
			reg = <0xc125720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x193>;
		};

		qrng@4453000 {
			compatible = "qcom,msm-rng";
			reg = <0x4453000 0x1000>;
			qcom,msm-rng-hwkm-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x345 0x0 0x0 0x1 0x345 0x0 0x493e0>;
			clock-names = "km_clk_src";
			clocks = <0xa 0x4e>;
			phandle = <0x194>;
		};

		qcedev@1b20000 {
			compatible = "qcom,qcedev";
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0xf7 0x4>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x0>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0xa 0x84 0xa 0x84 0xa 0x84 0xa 0x84>;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,smmu-s1-enable;
			iommus = <0xc 0x86 0x11 0xc 0x96 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x195>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0xc 0x92 0x0 0xc 0x98 0x1 0xc 0x9f 0x0>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0xc 0x93 0x0 0xc 0x9c 0x1 0xc 0x9e 0x0>;
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcrypto@1b20000 {
			compatible = "qcom,qcrypto";
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0xf7 0x4>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,bam-ee = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0xa 0x85 0xa 0x85 0xa 0x85 0xa 0x85>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			iommus = <0xc 0x84 0x11 0xc 0x94 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x196>;
		};

		qcom,mpm2-sleep-counter@4403000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x4403000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x0>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x2>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x1>;
				qcom,allocate-on-request;
				label = "modem";
				phandle = <0x197>;
			};
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x1 0x6 0x4>;
			phandle = <0x198>;
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0xf1880b0 0xf1980b0 0xf1a80b0 0xf1b80b0>;
			qcom,config-arr = <0xf1880b8 0xf1980b8 0xf1a80b8 0xf1b80b8>;
		};

		qcom,msm-eud@1610000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0xbd 0x4>;
			reg = <0x1610000 0x2000 0x1612000 0x1000 0x3e5018 0x4>;
			reg-names = "eud_base", "eud_mode_mgr2", "eud_tcsr_check_reg";
			qcom,secure-eud-en;
			qcom,eud-tcsr-check-enable;
			qcom,eud-clock-vote-req;
			clocks = <0xd 0x11>;
			clock-names = "eud_ahb2phy_clk";
			status = "ok";
			phandle = <0x199>;
		};

		qcom,wdt@f017000 {
			compatible = "qcom,msm-watchdog";
			reg = <0xf017000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x0 0x3 0x1 0x0 0x4 0x4>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			phandle = <0x19a>;
		};

		qfprom@1b40000 {
			compatible = "qcom,qfprom";
			reg = <0x1b40000 0x7000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			read-only;
			ranges;
			phandle = <0x19b>;

			feat_conf5@6018 {
				reg = <0x6018 0x4>;
				phandle = <0x19c>;
			};

			gpu_speed_bin@6006 {
				reg = <0x6006 0x2>;
				bits = <0x5 0x8>;
				phandle = <0x165>;
			};

			adsp_variant@6011 {
				reg = <0x6011 0x1>;
				bits = <0x3 0x1>;
				phandle = <0x19d>;
			};
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,lpass@ab00000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xab00000 0x100>;
			clocks = <0xa 0x8d>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,mas-crypto = <0xe>;
			vdd_lpi_cx-supply = <0xf>;
			qcom,vdd_lpi_cx-uV-uA = <0x180 0x0>;
			vdd_lpi_mx-supply = <0x10>;
			qcom,vdd_lpi_mx-uV-uA = <0x180 0x0>;
			qcom,proxy-reg-names = "vdd_lpi_cx", "vdd_lpi_mx";
			qcom,firmware-name = "adsp";
			memory-region = <0x11>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x1>;
			qcom,minidump-id = <0x5>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,pas-id = <0x1>;
			qcom,smem-id = <0x1a7>;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interrupts-extended = <0x9 0x0 0x11a 0x4 0x12 0x0 0x0 0x12 0x2 0x0 0x12 0x1 0x0 0x12 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			qcom,smem-states = <0x13 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
		};

		qcom,venus@5ab0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x5ab0000 0x20000>;
			vdd-supply = <0x14>;
			qcom,proxy-reg-names = "vdd";
			clocks = <0xd 0x92 0xd 0x8c 0xd 0x8d 0xd 0x8f>;
			clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";
			qcom,proxy-clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";
			qcom,mas-crypto = <0xe>;
			qcom,core-freq = <0xe4e1c00>;
			qcom,ahb-freq = <0xe4e1c00>;
			qcom,pas-id = <0x9>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x15>;
		};

		cx_ipeak@3ed000 {
			compatible = "qcom,cx-ipeak-v2";
			reg = <0x3ed000 0xe008>;
			interrupts = <0x0 0x19f 0x1 0x0 0x1a0 0x1>;
			interrupt-names = "cx_ipeak_danger", "cx_ipeak_safe";
			victims_table = <0x4 0x0 0x325aa000>;
			phandle = <0x166>;
		};

		qcom,mss@6080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x6080000 0x100>;
			clocks = <0xa 0x8b>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,mas-crypto = <0xe>;
			vdd_cx-supply = <0x16>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,firmware-name = "modem";
			memory-region = <0x17>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x4>;
			qcom,smem-id = <0x1a5>;
			qcom,minidump-id = <0x3>;
			qcom,aux-minidump-ids = <0x4>;
			qcom,complete-ramdump;
			qcom,sequential-fw-load;
			interrupts-extended = <0x9 0x0 0x133 0x1 0x18 0x0 0x0 0x18 0x2 0x0 0x18 0x1 0x0 0x18 0x3 0x0 0x18 0x7 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			qcom,smem-states = <0x19 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			phandle = <0x19e>;
		};

		thermal-zones {
			phandle = <0x19f>;

			pm2250-tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1a>;
				wake-capable-sensor;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x1a0>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x1a1>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			soc {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x1b>;
				wake-capable-sensor;
				tracks-low;

				trips {

					low-soc {
						temperature = <0xa>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x1a2>;
					};
				};
			};

			mapss-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			wlan-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpu-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			hm-center-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			xo-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x4c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			quiet-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x4e>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			msm-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x4f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			chg-skin-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x54>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			conn-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x55>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			s3-die-temp-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x99>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpu-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1c 0x7>;
				wake-capable-sensor;

				trips {

					gpu-cxip-trip {
						temperature = <0x17318>;
						hysteresis = <0x4e20>;
						type = "passive";
						phandle = <0x1e>;
					};

					gpu-trip {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x20>;
					};

					gpu-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x22>;
					};
				};

				cooling-maps {

					cxip-cdev {
						trip = <0x1e>;
						cooling-device = <0x1f 0x1 0x1>;
					};

					gpu_cdev {
						trip = <0x20>;
						cooling-device = <0x21 0xffffffff 0xffffffff>;
					};

					gpu-cx-cdev0 {
						trip = <0x22>;
						cooling-device = <0x21 0xfffffffe 0xfffffffe>;
					};

					gpu-cx-cdev1 {
						trip = <0x22>;
						cooling-device = <0x23 0x3 0x3>;
					};

					gpu-cx-cdev2 {
						trip = <0x22>;
						cooling-device = <0x24 0x3 0x3>;
					};
				};
			};

			cpuss-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1c 0x3>;
				wake-capable-sensor;

				trips {

					cpu-0-2-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x25>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0x25>;
						cooling-device = <0x26 0x1 0x1>;
					};

					cpu2_cdev {
						trip = <0x25>;
						cooling-device = <0x27 0x1 0x1>;
					};
				};
			};

			cpuss-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1c 0x4>;
				wake-capable-sensor;

				trips {

					cpu-1-3-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x28>;
					};
				};

				cooling-maps {

					cpu1_cdev {
						trip = <0x28>;
						cooling-device = <0x29 0x1 0x1>;
					};

					cpu3_cdev {
						trip = <0x28>;
						cooling-device = <0x2a 0x1 0x1>;
					};
				};
			};

			mdm-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1c 0x5>;
				wake-capable-sensor;

				trips {

					mdm0-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x2b>;
					};
				};

				cooling-maps {

					mdm0-cx-cdev0 {
						trip = <0x2b>;
						cooling-device = <0x21 0xfffffffe 0xfffffffe>;
					};

					mdm0-cx-cdev1 {
						trip = <0x2b>;
						cooling-device = <0x23 0x3 0x3>;
					};

					mdm0-cx-cdev2 {
						trip = <0x2b>;
						cooling-device = <0x24 0x3 0x3>;
					};
				};
			};

			mdm-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1c 0x6>;
				wake-capable-sensor;

				trips {

					mdm1-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x2c>;
					};
				};

				cooling-maps {

					mdm1-cx-cdev0 {
						trip = <0x2c>;
						cooling-device = <0x21 0xfffffffe 0xfffffffe>;
					};

					mdm1-cx-cdev1 {
						trip = <0x2c>;
						cooling-device = <0x23 0x3 0x3>;
					};

					mdm1-cx-cdev2 {
						trip = <0x2c>;
						cooling-device = <0x24 0x3 0x3>;
					};
				};
			};

			mapss-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x1c 0x0>;
				wake-capable-sensor;
				tracks-low;

				trips {

					mapss-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x2d>;
					};
				};

				cooling-maps {

					cx_vdd_cdev {
						trip = <0x2d>;
						cooling-device = <0x2e 0x0 0x0>;
					};

					mx_vdd_cdev {
						trip = <0x2d>;
						cooling-device = <0x2f 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0x2d>;
						cooling-device = <0x30 0x0 0x0>;
					};

					adsp_vdd_cdev {
						trip = <0x2d>;
						cooling-device = <0x31 0x0 0x0>;
					};
				};
			};

			mapss-lowc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x1c 0x0>;
				wake-capable-sensor;
				tracks-low;

				trips {

					mapss-cap-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x32>;
					};
				};

				cooling-maps {

					lmh_cpu_cdev {
						trip = <0x32>;
						cooling-device = <0x33 0x1 0x1>;
					};
				};
			};
		};

		tsens@04410000 {
			compatible = "qcom,tsens24xx";
			reg = <0x4410000 0x8 0x4411000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts = <0x0 0x113 0x0 0x0 0xbe 0x0>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			#thermal-sensor-cells = <0x1>;
			phandle = <0x1c>;
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-smd";
			rpm-channel-name = "rpm_requests";
			interrupts = <0x0 0xc2 0x1>;
			rpm-channel-type = <0xf>;
			phandle = <0x1a3>;

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x1>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "disabled";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_s1";
					qcom,set = <0x3>;
					status = "disabled";
				};
			};

			rpm-regulator-smpa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwcx";
				qcom,resource-id = <0x0>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_s2";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-s2-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_s2_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x16>;
				};

				regulator-s2-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_s2_floor_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-floor-level;
					qcom,always-send-voltage;
					phandle = <0x34>;
				};

				regulator-s2-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_s2_level_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x37>;
				};

				cx-cdev-lvl {
					compatible = "qcom,regulator-cooling-device";
					regulator-cdev-supply = <0x34>;
					regulator-levels = <0x100 0x0>;
					#cooling-cells = <0x2>;
					phandle = <0x2e>;
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x3>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_s3";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x195e24>;
					qcom,init-voltage = <0x61a80>;
					phandle = <0xb8>;
				};
			};

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x4>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_s4";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x23dbb0>;
					qcom,init-voltage = <0x124f80>;
					phandle = <0x1a4>;
				};
			};

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwmx";
				qcom,resource-id = <0x0>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l1";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-l1-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l1_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x35>;
				};

				regulator-l1-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l1_floor_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-floor-level;
					qcom,always-send-voltage;
					phandle = <0x1a5>;
				};

				regulator-l1-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l1_level_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x1a6>;
				};

				mx-cdev-lvl {
					compatible = "qcom,regulator-cooling-device";
					regulator-cdev-supply = <0x35>;
					regulator-levels = <0x100 0x0>;
					#cooling-cells = <0x2>;
					phandle = <0x2f>;
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x2>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l2";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x102ca0>;
					regulator-max-microvolt = <0x13d620>;
					qcom,init-voltage = <0x102ca0>;
					phandle = <0x1a7>;
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x3>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l3";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x8b290>;
					regulator-max-microvolt = <0x9eb10>;
					qcom,init-voltage = <0x8b290>;
					phandle = <0x1a8>;
				};
			};

			rpm-regulator-ldoa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x4>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l4";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x2e8a10>;
					qcom,init-voltage = <0x192d50>;
					phandle = <0x1a9>;
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x5>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l5";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x140500>;
					qcom,init-voltage = <0x10c8e0>;
					phandle = <0x16a>;
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x6>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l6";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x77240>;
					regulator-max-microvolt = <0xf4240>;
					qcom,init-voltage = <0x77240>;
					phandle = <0x1aa>;
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x7>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l7";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0xb1bc0>;
					qcom,init-voltage = <0x61a80>;
					phandle = <0x56>;
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwlc";
				qcom,resource-id = <0x0>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l8";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-l8-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l8_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0xf>;
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwlm";
				qcom,resource-id = <0x0>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l9";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-l9-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l9_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x10>;
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xa>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l10";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x118c30>;
					regulator-max-microvolt = <0x150ea0>;
					qcom,init-voltage = <0x118c30>;
					phandle = <0x52>;
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xb>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l11";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xe7ef0>;
					regulator-max-microvolt = <0x118c30>;
					qcom,init-voltage = <0xe7ef0>;
					phandle = <0x1ab>;
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xc>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l12";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x77240>;
					regulator-max-microvolt = <0xf4240>;
					qcom,init-voltage = <0x77240>;
					phandle = <0x121>;
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xd>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l13";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x1dc130>;
					qcom,init-voltage = <0x192d50>;
					phandle = <0x54>;
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xe>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l14";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1dc130>;
					qcom,init-voltage = <0x19f0a0>;
					phandle = <0x1ac>;
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xf>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l15";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x124f80>;
					phandle = <0x51>;
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x10>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l16";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x16e360>;
					regulator-max-microvolt = <0x1dc130>;
					qcom,init-voltage = <0x16e360>;
					phandle = <0x1ad>;
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x11>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l17";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x36ee80>;
					qcom,init-voltage = <0x2dc6c0>;
					phandle = <0x1ae>;
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x12>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l18";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					phandle = <0x1af>;
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x13>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l19";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					phandle = <0x1b0>;
				};
			};

			rpm-regulator-ldoa20 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x14>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l20 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l20";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x249f00>;
					regulator-max-microvolt = <0x36ee80>;
					qcom,init-voltage = <0x249f00>;
					phandle = <0x1b1>;
				};
			};

			rpm-regulator-ldoa21 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x15>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l21 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l21";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x2c4020>;
					phandle = <0x122>;
				};
			};

			rpm-regulator-ldoa22 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x16>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l22 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm2250_l22";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2b7cd0>;
					regulator-max-microvolt = <0x33e140>;
					qcom,init-voltage = <0x2b7cd0>;
					phandle = <0x53>;
				};
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x36>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x0>;
			};

			c1_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x1>;
			};

			c2_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x2>;
			};

			c3_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x3>;
			};

			l1_icache0 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x60>;
			};

			l1_icache1 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x61>;
			};

			l1_icache2 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x62>;
			};

			l1_icache3 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x63>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache1 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache2 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache3 {
				qcom,dump-size = <0x9040>;
				qcom,dump-id = <0x83>;
			};

			l2_tlb0 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb1 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb2 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x122>;
			};

			l2_tlb3 {
				qcom,dump-size = <0x2000>;
				qcom,dump-id = <0x123>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x40000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			tmc_etf {
				qcom,dump-size = <0x8000>;
				qcom,dump-id = <0xf0>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etf_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x101>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};
		};

		sdhci@4744000 {
			compatible = "qcom,sdhci-msm-v5", "qcom,sdhci-msm-cqe";
			reg = <0x4744000 0x1000 0x4745000 0x1000 0x4748000 0x8000>;
			reg-names = "hc_mem", "cqhci_mem", "cqhci_ice";
			interrupts = <0x0 0x15c 0x4 0x0 0x160 0x4>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x8>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x2b 0x2b>;
			qcom,pm-qos-cpu-groups = <0xf>;
			qcom,pm-qos-cmdq-latency-us = <0x2b 0x2b>;
			qcom,pm-qos-legacy-latency-us = <0x2b 0x2b>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x9>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x1 0x25e 0x0 0x0 0x4e 0x200 0x416 0x640 0x1 0x25e 0x640 0x640 0x4e 0x200 0x5000 0x13880 0x1 0x25e 0x13880 0x13880 0x4e 0x200 0x6400 0x3d090 0x1 0x25e 0xc350 0x208c8 0x4e 0x200 0xc800 0x3d090 0x1 0x25e 0xfde8 0x208c8 0x4e 0x200 0x19000 0x3d090 0x1 0x25e 0xfde8 0x208c8 0x4e 0x200 0x32000 0xc3500 0x1 0x25e 0x30d40 0x493e0 0x4e 0x200 0x32000 0xc3500 0x1 0x25e 0x30d40 0x493e0 0x4e 0x200 0x146cc2 0x3e8000 0x1 0x25e 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			clocks = <0xd 0x76 0xd 0x77 0xd 0x79>;
			clock-names = "iface_clk", "core_clk", "ice_core_clk";
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			resets = <0xd 0x7>;
			reset-names = "core_reset";
			qcom,dll-hsr-list = <0xf642c 0x0 0x0 0x10800 0x80040868>;
			qcom,nonremovable;
			status = "disabled";
			phandle = <0x1b2>;
		};

		sdhci@4784000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x4784000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x0 0x15e 0x4 0x0 0x161 0x4>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x4>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x2b 0x2b>;
			qcom,pm-qos-cpu-groups = <0xf>;
			qcom,pm-qos-legacy-latency-us = <0x2b 0x2b>;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x416 0xc80 0x1 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x3d090 0x1 0x260 0x13880 0x208c8 0x51 0x200 0xff50 0x3d090 0x1 0x260 0x186a0 0x208c8 0x51 0x200 0x1fe9e 0x3d090 0x1 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x3d090 0x1 0x260 0x249f0 0x208c8 0x51 0x200 0x3fd3e 0xc3500 0x1 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			clocks = <0xd 0x7b 0xd 0x7c>;
			clock-names = "iface_clk", "core_clk";
			qcom,dll-hsr-list = <0x7642c 0x0 0x0 0x10800 0x80040868>;
			status = "disabled";
			phandle = <0x1b3>;
		};

		clocks {

			xo-board {
				compatible = "fixed-clock";
				clock-frequency = <0x249f000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x0>;
				phandle = <0x1b4>;
			};

			sleep-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7ffc>;
				clock-output-names = "chip_sleep_clk";
				#clock-cells = <0x0>;
				phandle = <0x1b5>;
			};
		};

		qcom,rpmcc {
			compatible = "qcom,rpmcc-scuba";
			#clock-cells = <0x1>;
			phandle = <0xa>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
			qcom,vm-nav-path;
		};

		qcom,gcc@1400000 {
			compatible = "qcom,scuba-gcc", "syscon";
			reg = <0x1400000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x16>;
			vdd_cx_ao-supply = <0x37>;
			vdd_mx-supply = <0x35>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0xd>;
		};

		qcom,dispcc@5f00000 {
			compatible = "qcom,scuba-dispcc", "syscon";
			reg = <0x5f00000 0x20000>;
			reg-names = "cc_base";
			clock-names = "cfg_ahb_clk";
			clocks = <0xd 0x47>;
			vdd_cx-supply = <0x16>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x38>;
		};

		qcom,gpucc@5990000 {
			compatible = "qcom,scuba-gpucc", "syscon";
			reg = <0x5990000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x16>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x21>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x39>;
		};

		syscon@447d200 {
			compatible = "syscon";
			reg = <0x447d200 0x100>;
			phandle = <0x3a>;
		};

		syscon@f11101c {
			compatible = "syscon";
			reg = <0xf11101c 0x4>;
			phandle = <0x3b>;
		};

		qcom,cc-debug {
			compatible = "qcom,scuba-debugcc";
			qcom,gcc = <0xd>;
			qcom,dispcc = <0x38>;
			qcom,gpucc = <0x39>;
			qcom,mccc = <0x3a>;
			qcom,cpucc = <0x3b>;
			clock-names = "xo_clk_src";
			clocks = <0xa 0x0>;
			#clock-cells = <0x1>;
			phandle = <0x1b6>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw";
			reg = <0xf521000 0x1400>;
			reg-names = "freq-domain0";
			clocks = <0xa 0x0 0xd 0x0>;
			clock-names = "xo", "alternate";
			qcom,no-accumulative-counter;
			qcom,max-lut-entries = <0xc>;
			#freq-domain-cells = <0x2>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0x3>;

			qcom,limits-dcvs@f550800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x25 0x4>;
				qcom,affinity = <0x0>;
				reg = <0xf550800 0x1000 0xf521000 0x1000>;
				qcom,no-cooling-device-register;
				phandle = <0x4>;
			};

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					qcom,cpu = <0x5>;
					#cooling-cells = <0x2>;
					phandle = <0x26>;
				};

				cpu1-isolate {
					qcom,cpu = <0x6>;
					#cooling-cells = <0x2>;
					phandle = <0x29>;
				};

				cpu2-isolate {
					qcom,cpu = <0x7>;
					#cooling-cells = <0x2>;
					phandle = <0x27>;
				};

				cpu3-isolate {
					qcom,cpu = <0x8>;
					#cooling-cells = <0x2>;
					phandle = <0x2a>;
				};
			};
		};

		qcom,cpufreq-hw-debug@f521000 {
			compatible = "qcom,cpufreq-hw-debug";
			reg = <0xf521000 0x1400>;
			reg-names = "domain-top";
			qcom,freq-hw-domain = <0x3 0x0>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x3c>;

			opp-200 {
				opp-hz = <0x0 0x5f5>;
				opp-supported-hw = <0xa0>;
			};

			opp-300 {
				opp-hz = <0x0 0x8f0>;
				opp-supported-hw = <0xa0>;
			};

			opp-451 {
				opp-hz = <0x0 0xd70>;
				opp-supported-hw = <0xa0>;
			};

			opp-547 {
				opp-hz = <0x0 0x104d>;
				opp-supported-hw = <0xa0>;
			};

			opp-681 {
				opp-hz = <0x0 0x144b>;
				opp-supported-hw = <0xa0>;
			};

			opp-768 {
				opp-hz = <0x0 0x16e3>;
				opp-supported-hw = <0xa0>;
			};

			opp-931 {
				opp-hz = <0x0 0x1bbe>;
				opp-supported-hw = <0x20>;
			};

			opp-1017 {
				opp-hz = <0x0 0x1e4f>;
				opp-supported-hw = <0x80>;
			};

			opp-1353 {
				opp-hz = <0x0 0x2852>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x0 0x2e57>;
				opp-supported-hw = <0x80>;
			};

			opp-1804 {
				opp-hz = <0x0 0x35c3>;
				opp-supported-hw = <0x80>;
			};
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x1b7>;

			opp-0 {
				opp-hz = <0x0 0x0>;
				opp-supported-hw = <0xa0>;
			};

			opp-200 {
				opp-hz = <0x0 0x5f5>;
				opp-supported-hw = <0xa0>;
			};

			opp-300 {
				opp-hz = <0x0 0x8f0>;
				opp-supported-hw = <0xa0>;
			};

			opp-451 {
				opp-hz = <0x0 0xd70>;
				opp-supported-hw = <0xa0>;
			};

			opp-547 {
				opp-hz = <0x0 0x104d>;
				opp-supported-hw = <0xa0>;
			};

			opp-681 {
				opp-hz = <0x0 0x144b>;
				opp-supported-hw = <0xa0>;
			};

			opp-768 {
				opp-hz = <0x0 0x16e3>;
				opp-supported-hw = <0xa0>;
			};

			opp-931 {
				opp-hz = <0x0 0x1bbe>;
				opp-supported-hw = <0x20>;
			};

			opp-1017 {
				opp-hz = <0x0 0x1e4f>;
				opp-supported-hw = <0x80>;
			};

			opp-1353 {
				opp-hz = <0x0 0x2852>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x0 0x2e57>;
				opp-supported-hw = <0x80>;
			};

			opp-1804 {
				opp-hz = <0x0 0x35c3>;
				opp-supported-hw = <0x80>;
			};
		};

		qcom,cpu-cpu-ddr-bw {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x3c>;
			phandle = <0x3d>;
		};

		qcom,cpu-cpu-ddr-bwmon@01b8e200 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x1b8e300 0x100 0x1b8e200 0x100>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x1a5 0x4>;
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x3d>;
			qcom,count-unit = <0x10000>;
			phandle = <0x1b8>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x3c>;
			phandle = <0x3f>;
		};

		qcom,cpu0-cpu-ddr-lat {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x3c>;
			phandle = <0x3e>;
		};

		qcom,cpu0-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			qcom,cpulist = <0x5 0x6 0x7 0x8>;
			phandle = <0x1b9>;

			qcom,cpu0-cpu-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x5 0x6 0x7 0x8>;
				qcom,target-dev = <0x3e>;
				qcom,cachemiss-ev = <0x17>;
				phandle = <0x1ba>;

				ddr3-map {
					qcom,ddr-type = <0x5>;
					qcom,core-dev-table = <0x96000 0x5f5 0xf8700 0xd70 0x15aae0 0x104d 0x189c00 0x16e3 0x1e8480 0x1bbe>;
				};

				ddr4-map {
					qcom,ddr-type = <0x7>;
					qcom,core-dev-table = <0x96000 0xd70 0xf8700 0x16e3 0x15aae0 0x1e4f 0x189c00 0x2e57 0x1e8480 0x35c3>;
				};
			};

			qcom,cpu0-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x5 0x6 0x7 0x8>;
				qcom,target-dev = <0x3f>;
				phandle = <0x1bb>;

				ddr3-map {
					qcom,ddr-type = <0x5>;
					qcom,core-dev-table = <0xd2f00 0x5f5 0xf8700 0x8f0 0x15aae0 0xd70 0x1b8a00 0x104d 0x1e8480 0x1bbe>;
				};

				ddr4-map {
					qcom,ddr-type = <0x7>;
					qcom,core-dev-table = <0xd2f00 0x8f0 0xf8700 0x104d 0x15aae0 0x16e3 0x1b8a00 0x1e4f 0x1e8480 0x35c3>;
				};
			};
		};

		syscon@00340000 {
			compatible = "syscon";
			reg = <0x340000 0x20000>;
			phandle = <0x40>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x40 0x0 0x1000>;
			#hwlock-cells = <0x1>;
			phandle = <0x42>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x41>;
			hwlocks = <0x42 0x3>;
			phandle = <0x1bc>;
		};

		memory@045f0000 {
			compatible = "qcom,rpm-msg-ram";
			reg = <0x45f0000 0x7000>;
			phandle = <0x44>;
		};

		mailbox@0f111000 {
			compatible = "qcom,scuba-apcs-hmss-global";
			reg = <0xf111000 0x1000>;
			#mbox-cells = <0x1>;
			phandle = <0x45>;
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x43>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,rpc-latency-us = <0x263>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xc 0x1c3 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xc 0x1c4 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xc 0x1c5 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xc 0x1c6 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xc 0x1c7 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};
		};

		rpm-glink {
			compatible = "qcom,glink-rpm";
			interrupts = <0x0 0xc2 0x1>;
			qcom,rpm-msg-ram = <0x44>;
			mboxes = <0x45 0x0>;

			qcom,rpm_glink_ssr {
				qcom,glink-channels = "glink_ssr";
				qcom,notify-edges = <0x46 0x47>;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;

			modem {
				qcom,remote-pid = <0x1>;
				transport = "smem";
				mboxes = <0x45 0xc>;
				mbox-names = "mpss_smem";
				interrupts = <0x0 0x44 0x1>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0x46>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x47>;
				};
			};

			adsp {
				qcom,remote-pid = <0x2>;
				transport = "smem";
				mboxes = <0x45 0x8>;
				mbox-names = "adsp_smem";
				interrupts = <0x0 0x115 0x1>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x47>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x46>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x48 0x0>;
			interrupt-parent = <0x49>;
			interrupts = <0x0 0x0>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupts = <0x0 0x46 0x1>;
			mboxes = <0x45 0xe>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x19>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x18>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x59>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x5a>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x57>;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupts = <0x0 0x117 0x1>;
			mboxes = <0x45 0xa>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x13>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x12>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x175>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x176>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x48>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x49>;
			};
		};

		qcom,spmi@1c40000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0x1c40000 0x1100 0x1e00000 0x2000000 0x3e00000 0x100000 0x3f00000 0xa0000 0x1c0a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x0 0xb7 0x4>;
			qcom,ee = <0x0>;
			qcom,channel = <0x0>;
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			cell-index = <0x0>;
			phandle = <0x1bd>;

			qcom,pm2250@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x4d>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x0 0x8 0x0 0x3 0x0 0x8 0x1 0x3>;
					interrupt-names = "kpdpwr", "resin";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,kpdpwr-sw-debounce;
					qcom,system-reset;
					qcom,store-hard-reset-reason;

					qcom,pon_1 {
						qcom,pon-type = <0x0>;
						qcom,pull-up = <0x1>;
						linux,code = <0x74>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x1>;
						qcom,pull-up = <0x1>;
						linux,code = <0x72>;
					};
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x0 0x24 0x0 0x3>;
					io-channels = <0x4a 0x6>;
					io-channel-names = "thermal";
					#thermal-sensor-cells = <0x0>;
					qcom,temperature-threshold-set = <0x1>;
					phandle = <0x1a>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5-lite";
					reg = <0x3100 0x100>;
					reg-names = "adc5-usr-base";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x0 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <0x1>;
					io-channel-ranges;
					pinctrl-names = "default";
					pinctrl-0 = <0x4b 0x4c>;
					phandle = <0x4a>;

					ref_gnd {
						reg = <0x0>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
					};

					vref_1p25 {
						reg = <0x1>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
					};

					die_temp {
						reg = <0x6>;
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
					};

					vbat_sns {
						reg = <0x84>;
						label = "vbat_sns";
						qcom,pre-scaling = <0x1 0x3>;
					};

					usb_in_v_div_16 {
						reg = <0x8>;
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <0x1 0x10>;
					};

					chg_temp {
						reg = <0x9>;
						label = "chg_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_therm {
						reg = <0x4a>;
						label = "bat_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_therm_30k {
						reg = <0x2a>;
						label = "bat_therm_30k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_therm_400k {
						reg = <0x6a>;
						label = "bat_therm_400k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_id {
						reg = <0x4b>;
						label = "bat_id";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					die_temp_s3 {
						reg = <0x99>;
						label = "die_temp_s3";
						qcom,pre-scaling = <0x1 0x3>;
						qcom,scale-fn-type = <0x10>;
					};

					xo_therm {
						reg = <0x4c>;
						label = "xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					pa_therm {
						reg = <0x4d>;
						label = "pa_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					quiet_therm {
						reg = <0x4e>;
						label = "quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					msm_therm {
						reg = <0x4f>;
						label = "msm_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					skin_therm {
						reg = <0x54>;
						label = "skin_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					conn_therm {
						reg = <0x55>;
						label = "conn_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xa00>;
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0 0x0 0xc2 0x0 0x0 0x0 0xc3 0x0 0x0 0x0 0xc4 0x0 0x0 0x0 0xc5 0x0 0x0 0x0 0xc6 0x0 0x0 0x0 0xc7 0x0 0x0 0x0 0xc8 0x0 0x0 0x0 0xc9 0x0 0x0>;
					interrupt-names = "pm2250_gpio1", "pm2250_gpio2", "pm2250_gpio3", "pm2250_gpio4", "pm2250_gpio5", "pm2250_gpio6", "pm2250_gpio7", "pm2250_gpio8", "pm2250_gpio9", "pm2250_gpio10";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x1be>;

					skin_therm {

						skin_therm_default {
							pins = "gpio5";
							bias-high-impedance;
							phandle = <0x4c>;
						};
					};

					conn_therm {

						conn_therm_default {
							pins = "gpio6";
							bias-high-impedance;
							phandle = <0x4b>;
						};
					};
				};

				qcom,pm2250_rtc {
					compatible = "qcom,pm8941-rtc";
					interrupts = <0x0 0x61 0x1 0x0>;
					phandle = <0x1bf>;
				};

				qcom,pm2250-cdc {
					compatible = "qcom,pm2250-spmi";
					phandle = <0x1c0>;
				};

				qpnp,qg {
					compatible = "qcom,qpnp-qg-lite";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,vbatt-cutoff-mv = <0xd48>;
					qcom,vbatt-low-mv = <0xdac>;
					qcom,vbatt-low-cold-mv = <0xed8>;
					qcom,vbatt-empty-mv = <0xc80>;
					qcom,vbatt-empty-cold-mv = <0xbb8>;
					qcom,s3-entry-fifo-length = <0x2>;
					qcom,pmic-revid = <0x4d>;
					io-channels = <0x4a 0x4a 0x4a 0x4b>;
					io-channel-names = "batt-therm", "batt-id";
					phandle = <0x1c1>;

					qcom,qgauge@4800 {
						status = "okay";
						reg = <0x4800 0x100>;
						interrupts = <0x0 0x48 0x2 0x1 0x0 0x48 0x3 0x1 0x0 0x48 0x5 0x1>;
						interrupt-names = "qg-vbat-empty", "qg-fifo-done", "qg-good-ocv";
					};

					qcom,qg-sdam@b600 {
						status = "okay";
						reg = <0xb600 0x100>;
					};
				};

				qcom,qpnp-smblite {
					compatible = "qcom,qpnp-smblite";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					#cooling-cells = <0x2>;
					qcom,pmic-revid = <0x4d>;
					phandle = <0x1c2>;

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x0 0x10 0x1 0x1 0x0 0x10 0x0 0x1 0x0 0x10 0x4 0x1 0x0 0x10 0x7 0x1>;
						interrupt-names = "chgr-error", "chg-state-change", "buck-oc", "vph-ov";
					};

					qcom,dcdc@1100 {
						reg = <0x1100 0x100>;
						interrupts = <0x0 0x11 0x0 0x1 0x0 0x11 0x1 0x1 0x0 0x11 0x2 0x1 0x0 0x11 0x6 0x1 0x0 0x11 0x7 0x3>;
						interrupt-names = "otg-fail", "otg-fault", "skip-mode", "input-current-limiting", "switcher-power-ok";
					};

					qcom,batif@1200 {
						reg = <0x1200 0x100>;
						interrupts = <0x0 0x12 0x0 0x3 0x0 0x12 0x1 0x3 0x0 0x12 0x2 0x3 0x0 0x12 0x3 0x3 0x0 0x12 0x4 0x1>;
						interrupt-names = "bat-temp", "bat-therm-or-id-missing", "bat-low", "bat-ov", "bsm-active";
					};

					qcom,usb@1300 {
						reg = <0x1300 0x100>;
						interrupts = <0x0 0x13 0x0 0x3 0x0 0x13 0x1 0x3 0x0 0x13 0x2 0x3 0x0 0x13 0x3 0x3 0x0 0x13 0x4 0x1 0x0 0x13 0x6 0x1>;
						interrupt-names = "usbin-plugin", "usbin-collapse", "usbin-uv", "usbin-ov", "usbin-gtvt", "usbin-icl-change";
					};

					qcom,typec@1500 {
						reg = <0x1500 0x100>;
						interrupts = <0x0 0x15 0x0 0x3 0x0 0x15 0x1 0x3 0x0 0x15 0x2 0x1 0x0 0x15 0x4 0x3 0x0 0x15 0x5 0x1 0x0 0x15 0x6 0x1 0x0 0x15 0x7 0x1>;
						interrupt-names = "typec-or-rid-detect-change", "typec-vpd-detect", "typec-cc-state-change", "typec-vbus-change", "typec-attach-detach", "typec-legacy-cable-detect", "typec-try-snk-src-detect";
					};

					qcom,misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x0 0x16 0x0 0x1 0x0 0x16 0x1 0x1 0x0 0x16 0x2 0x1 0x0 0x16 0x3 0x1 0x0 0x16 0x4 0x1 0x0 0x16 0x5 0x1 0x0 0x16 0x6 0x3>;
						interrupt-names = "wdog-snarl", "wdog-bark", "aicl-fail", "aicl-done", "imp-trigger", "all-chnl-cond-done", "temp-change";
					};

					qcom,schgm-flashlite@a600 {
						reg = <0xa600 0x100>;
						interrupts = <0x0 0xa6 0x2 0x1 0x0 0xa6 0x5 0x1 0x0 0xa6 0x6 0x1 0x0 0xa6 0x7 0x3>;
						interrupt-names = "flash-state-change", "ilim1-s1", "ilim2-s2", "vreg-ok";
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm5-iio";
					reg = <0x3400 0x100>;
					#thermal-sensor-cells = <0x1>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					io-channels = <0x4a 0x4c 0x4a 0x4d 0x4a 0x4e 0x4a 0x4f 0x4a 0x54 0x4a 0x55 0x4a 0x99>;
					phandle = <0x1d>;

					xo_therm {
						reg = <0x4c>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pa_therm {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					quiet_therm {
						reg = <0x4e>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					msm_therm {
						reg = <0x4f>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					skin_therm {
						reg = <0x54>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					conn_therm {
						reg = <0x55>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					s3_die_temp {
						reg = <0x99>;
					};
				};
			};

			qcom,pm2250@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				phandle = <0x1c3>;

				qcom,vibrator@5600 {
					compatible = "qcom,qpnp-vibrator-ldo";
					reg = <0x5600 0x100>;
					qcom,vib-ldo-volt-uv = <0x2dc6c0>;
					qcom,disable-overdrive;
					phandle = <0x1c4>;
				};

				qcom,pwms@bc00 {
					compatible = "qcom,pwm-lpg";
					reg = <0xbc00 0x100>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <0x1>;
					#pwm-cells = <0x2>;
					phandle = <0x4e>;
				};

				qcom,pwms@bd00 {
					compatible = "qcom,pwm-lpg";
					reg = <0xbd00 0x100>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <0x1>;
					#pwm-cells = <0x2>;
					phandle = <0x4f>;
				};

				qcom,pwms@be00 {
					compatible = "qcom,pwm-lpg";
					reg = <0xbe00 0x100>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <0x1>;
					#pwm-cells = <0x2>;
					phandle = <0x1c5>;
				};

				qcom,rg_leds {
					compatible = "pwm-leds";
					phandle = <0x1c6>;

					red {
						label = "red";
						pwms = <0x4e 0x0 0xf4240>;
						max-brightness = <0xff>;
						linux,default-trigger = "timer";
					};

					green {
						label = "green";
						pwms = <0x4f 0x0 0xf4240>;
						max-brightness = <0xff>;
						linux,default-trigger = "timer";
					};
				};

				qcom,flash_led@d300 {
					compatible = "qcom,pm2250-flash-led";
					reg = <0xd300>;
					interrupts = <0x1 0xd3 0x0 0x1 0x1 0xd3 0x3 0x1 0x1 0xd3 0x4 0x1>;
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					phandle = <0x1c7>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current-ma = <0x3e8>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x0>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x1c8>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current-ma = <0xc8>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x0>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x1c9>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,led-mask = <0x1>;
						qcom,default-led-trigger = "switch0_trigger";
						phandle = <0x1ca>;
					};
				};

				bcl-soc {
					compatible = "qcom,msm-bcl-soc";
					#thermal-sensor-cells = <0x0>;
					phandle = <0x1b>;
				};
			};
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			qca,bt-sw-ctrl-gpio = <0x50 0x57 0x0>;
			qca,bt-vdd-io-supply = <0x51>;
			qca,bt-vdd-core-supply = <0x52>;
			qca,bt-vdd-pa-supply = <0x53>;
			qca,bt-vdd-xtal-supply = <0x54>;
			qca,bt-vdd-io-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-core-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-pa-voltage-level = <0x2b7cd0 0x328980>;
			qca,bt-vdd-xtal-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-io-current-level = <0x1>;
			qca,bt-vdd-core-current-level = <0x1>;
			qca,bt-vdd-pa-current-level = <0x1>;
			qca,bt-vdd-xtal-current-level = <0x1>;
			phandle = <0x1cb>;
		};

		qcom,icnss@C800000 {
			compatible = "qcom,icnss";
			reg = <0xc800000 0x800000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_ipa";
			iommus = <0xc 0x1a0 0x1>;
			interrupts = <0x0 0x166 0x4 0x0 0x167 0x4 0x0 0x168 0x4 0x0 0x169 0x4 0x0 0x16a 0x4 0x0 0x16b 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4>;
			qcom,iommu-dma = "fastmap";
			qcom,psf-supported;
			qcom,iommu-faults = "stall-disable", "HUPCF", "non-fatal";
			qcom,wlan-msa-fixed-region = <0x55>;
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			vdd-cx-mx-supply = <0x56>;
			vdd-1.8-xo-supply = <0x54>;
			vdd-1.3-rfa-supply = <0x52>;
			vdd-3.3-ch0-supply = <0x53>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			qcom,vdd-3.3-ch0-config = <0x2b7cd0 0x328980>;
			phandle = <0x1cc>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x57 0x0 0x0 0x57 0x1 0x0>;
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xf>;
			qcom,firmware-name = "scuba_ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0x58>;
		};

		qcom,ipa@0x5800000 {
			compatible = "qcom,ipa";
			reg = <0x5800000 0x34000 0x5804000 0x28000>;
			reg-names = "ipa-base", "gsi-base";
			interrupts = <0x0 0x101 0x0 0x0 0x103 0x0>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,platform-type = <0x1>;
			qcom,ee = <0x0>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,ipa-endp-delay-wa;
			qcom,use-ipa-pm;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-64-bit-dma-mask;
			qcom,ipa-fltrt-not-hashable;
			qcom,skip-ieob-mask-wa;
			qcom,msm-bus,name = "ipa";
			qcom,use-gsi-ipa-fw = "scuba_ipa_fws";
			clocks = <0xa 0xa>;
			clock-names = "core_clk";
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x5a 0x200 0x13880 0x71868 0x5a 0x249 0x13880 0x10bda 0x1 0x2a4 0x13880 0x1e 0x5a 0x200 0x13880 0x1e8480 0x5a 0x249 0x13880 0x414c5 0x1 0x2a4 0x13880 0x1ad42 0x5a 0x200 0x324b0 0x3d0900 0x5a 0x249 0x324b0 0xae101 0x1 0x2a4 0x324b0 0x78000 0x5a 0x200 0x324b0 0x556eb4 0x5a 0x249 0x324b0 0x15eb41 0x1 0x2a4 0x324b0 0x78000>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			phandle = <0x1cd>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0x59 0x0>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0x5a 0x0 0x0>;
				interrupt-names = "ipa-smp2p-in";
			};
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0xc 0x140 0x0>;
			qcom,iommu-dma-addr-pool = <0x10000000 0x30000000>;
			qcom,additional-mapping = <0xc123000 0xc123000 0x2000>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-geometry = <0x0 0xb0000000>;
			phandle = <0x1ce>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0xc 0x141 0x0>;
			qcom,iommu-dma = "atomic";
			phandle = <0x1cf>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0xc 0x142 0x0>;
			qcom,iommu-dma-addr-pool = <0x40400000 0x1fc00000>;
			phandle = <0x1d0>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x0>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x2>;
					phandle = <0x24>;
				};

				modem_proc {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x2>;
					phandle = <0x23>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x2>;
					phandle = <0x1d1>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x2>;
					phandle = <0x1d2>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x30>;
				};

				modem_wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x2>;
					phandle = <0x1d3>;
				};
			};

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x31>;
				};
			};
		};

		qcom,lmh-cpu-vdd@f550800 {
			compatible = "qcom,lmh-cpu-vdd";
			reg = <0xf550800 0x1000>;
			#cooling-cells = <0x2>;
			phandle = <0x33>;
		};

		cxip-cdev@3ed000 {
			compatible = "qcom,cxip-lm-cooling-device";
			reg = <0x3ed000 0xc008>;
			qcom,thermal-client-offset = <0x8000>;
			qcom,bypass-client-list = <0x3004 0x4004 0x6004 0xc004>;
			#cooling-cells = <0x2>;
			phandle = <0x1f>;
		};

		hwevent {
			compatible = "qcom,coresight-hwevent";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0x5b>;
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
		};

		tgu@9900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b999>;
			reg = <0x9900000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x3>;
			tgu-conditions = <0x4>;
			tgu-regs = <0x8>;
			tgu-timer-counters = <0x8>;
			interrupts = <0x0 0x35 0x1 0x0 0x36 0x1 0x0 0x37 0x1 0x0 0x38 0x1>;
			coresight-name = "coresight-tgu-apss";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1d4>;
		};

		csr@8001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x8001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x1>;
			phandle = <0x5b>;
		};

		csr@8a03000 {
			compatible = "qcom,coresight-csr";
			reg = <0x8a03000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,aodbg-csr-support;
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x1>;
			phandle = <0x1d5>;
		};

		stm@8002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x8002000 0x1000 0xe280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1d6>;

			port {

				endpoint {
					remote-endpoint = <0x5c>;
					phandle = <0x93>;
				};
			};
		};

		tpdm@8b58000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8b58000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-center";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1d7>;

			port {

				endpoint {
					remote-endpoint = <0x5d>;
					phandle = <0x85>;
				};
			};
		};

		tpdm@8940000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8940000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			status = "disabled";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1d8>;

			port {

				endpoint {
					remote-endpoint = <0x5e>;
					phandle = <0x83>;
				};
			};
		};

		modem_rfxe {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-rfxe";
			qcom,dummy-source;
			phandle = <0x1d9>;

			port {

				endpoint {
					remote-endpoint = <0x5f>;
					phandle = <0x96>;
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;
			phandle = <0x1da>;

			port {

				endpoint {
					remote-endpoint = <0x60>;
					phandle = <0x90>;
				};
			};
		};

		tpdm@8a26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			phandle = <0x1db>;

			port {

				endpoint {
					remote-endpoint = <0x61>;
					phandle = <0x8f>;
				};
			};
		};

		tpdm@8840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1dc>;

			port {

				endpoint {
					remote-endpoint = <0x62>;
					phandle = <0x87>;
				};
			};
		};

		tpdm@8870000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8870000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1dd>;

			port {

				endpoint {
					remote-endpoint = <0x63>;
					phandle = <0x88>;
				};
			};
		};

		tpdm@884c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x884c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1de>;

			port {

				endpoint {
					remote-endpoint = <0x64>;
					phandle = <0x89>;
				};
			};
		};

		tpdm@89d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x89d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1df>;

			port {

				endpoint {
					remote-endpoint = <0x65>;
					phandle = <0x8a>;
				};
			};
		};

		tpdm@8a58000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8a58000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-west";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1e0>;

			port {

				endpoint {
					remote-endpoint = <0x66>;
					phandle = <0x8b>;
				};
			};
		};

		tpdm@8850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1e1>;

			port {

				endpoint {
					remote-endpoint = <0x67>;
					phandle = <0x8c>;
				};
			};
		};

		tpdm@8a01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8a01000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mapss";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1e2>;

			port {

				endpoint {
					remote-endpoint = <0x68>;
					phandle = <0x81>;
				};
			};
		};

		tpdm@899c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x1e3>;

			port {

				endpoint {
					remote-endpoint = <0x69>;
					phandle = <0x97>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;
			phandle = <0x1e4>;

			port {

				endpoint {
					remote-endpoint = <0x6a>;
					phandle = <0x98>;
				};
			};
		};

		etm@9040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9040000 0x1000>;
			cpu = <0x5>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1e5>;

			port {

				endpoint {
					remote-endpoint = <0x6b>;
					phandle = <0x73>;
				};
			};
		};

		etm@9140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9140000 0x1000>;
			cpu = <0x6>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1e6>;

			port {

				endpoint {
					remote-endpoint = <0x6c>;
					phandle = <0x74>;
				};
			};
		};

		etm@9240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9240000 0x1000>;
			cpu = <0x7>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1e7>;

			port {

				endpoint {
					remote-endpoint = <0x6d>;
					phandle = <0x75>;
				};
			};
		};

		etm@9340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9340000 0x1000>;
			cpu = <0x8>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1e8>;

			port {

				endpoint {
					remote-endpoint = <0x6e>;
					phandle = <0x76>;
				};
			};
		};

		tpd@9830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x9830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1e9>;

			port {

				endpoint {
					remote-endpoint = <0x6f>;
					phandle = <0x7b>;
				};
			};
		};

		tpdm@98a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x98a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1ea>;

			port {

				endpoint {
					remote-endpoint = <0x70>;
					phandle = <0x7f>;
				};
			};
		};

		tpdm@9860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x9860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1eb>;

			port {

				endpoint {
					remote-endpoint = <0x71>;
					phandle = <0x7d>;
				};
			};
		};

		funnel@9800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x9800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss0";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1ec>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x72>;
						phandle = <0x99>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x73>;
						phandle = <0x6b>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x74>;
						phandle = <0x6c>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x75>;
						phandle = <0x6d>;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x76>;
						phandle = <0x6e>;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x77>;
						phandle = <0x7a>;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x78>;
						phandle = <0x7e>;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x79>;
						phandle = <0x7c>;
					};
				};
			};
		};

		tpda@9832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x9832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-actpm";
			qcom,tpda-atid = <0x4d>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1ed>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x7a>;
						phandle = <0x77>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x7b>;
						phandle = <0x6f>;
					};
				};
			};
		};

		tpda@9862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x9862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x0 0x20>;
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1ee>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x7c>;
						phandle = <0x79>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x7d>;
						phandle = <0x71>;
					};
				};
			};
		};

		tpda@98c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x98c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1ef>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x7e>;
						phandle = <0x78>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x7f>;
						phandle = <0x70>;
					};
				};
			};
		};

		tpda@8a04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x8a04000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-mapss";
			qcom,tpda-atid = <0x4c>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,dsb-elem-size = <0x0 0x20>;
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1f0>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x80>;
						phandle = <0x95>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x81>;
						phandle = <0x68>;
					};
				};
			};
		};

		funnel@8944000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8944000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gpu";
			status = "disabled";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1f1>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x82>;
						phandle = <0x86>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x83>;
						phandle = <0x5e>;
					};
				};
			};
		};

		tpda@8004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x8004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,dsb-elem-size = <0x0 0x20 0x1 0x20 0x5 0x20 0xc 0x20 0xd 0x20 0xf 0x20>;
			qcom,cmb-elem-size = <0x7 0x20 0x8 0x20 0xa 0x20 0xf 0x40>;
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1f2>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x84>;
						phandle = <0x8e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x85>;
						phandle = <0x5d>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x86>;
						phandle = <0x82>;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x87>;
						phandle = <0x62>;
					};
				};

				port@4 {
					reg = <0x8>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x88>;
						phandle = <0x63>;
					};
				};

				port@5 {
					reg = <0xa>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x89>;
						phandle = <0x64>;
					};
				};

				port@6 {
					reg = <0xc>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x8a>;
						phandle = <0x65>;
					};
				};

				port@7 {
					reg = <0xd>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x8b>;
						phandle = <0x66>;
					};
				};

				port@8 {
					reg = <0xf>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x8c>;
						phandle = <0x67>;
					};
				};
			};
		};

		funnel@8005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1f3>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x8d>;
						phandle = <0x92>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x8e>;
						phandle = <0x84>;
					};
				};

				port@2 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x8f>;
						phandle = <0x61>;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x90>;
						phandle = <0x60>;
					};
				};
			};
		};

		funnel@8041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1f4>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x91>;
						phandle = <0x9b>;
					};
				};

				port@1 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x92>;
						phandle = <0x8d>;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x93>;
						phandle = <0x5c>;
					};
				};
			};
		};

		funnel@8042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1f5>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x94>;
						phandle = <0x9c>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x95>;
						phandle = <0x80>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x96>;
						phandle = <0x5f>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x97>;
						phandle = <0x69>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x98>;
						phandle = <0x6a>;
					};
				};

				port@5 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x99>;
						phandle = <0x72>;
					};
				};
			};
		};

		funnel@8045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1f6>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x9a>;
						phandle = <0x9e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x9b>;
						phandle = <0x91>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x9c>;
						phandle = <0x94>;
					};
				};
			};
		};

		tmc@8047000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x8047000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1f7>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x9d>;
						phandle = <0xa0>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x9e>;
						phandle = <0x9a>;
					};
				};
			};
		};

		replicator@8046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x8046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1f8>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x9f>;
						phandle = <0xa2>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xa0>;
						phandle = <0x9d>;
					};
				};
			};
		};

		tmc@8048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x8048000 0x1000 0x8064000 0x15000>;
			reg-names = "tmc-base", "bam-base";
			coresight-name = "coresight-tmc-etr";
			iommus = <0xc 0x180 0x0 0xc 0x160 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			arm,buffer-size = <0x400000>;
			arm,scatter-gather;
			coresight-ctis = <0xa1>;
			coresight-csr = <0x5b>;
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			interrupts = <0x0 0x1ad 0x1>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x1f9>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xa2>;
						phandle = <0x9f>;
					};
				};
			};
		};

		cti@8b30000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8b30000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cortex_m3";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1fa>;
		};

		cti@98e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x98e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss-cti0";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1fb>;
		};

		cti@98f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x98f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss-cti1";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1fc>;
		};

		cti@89a4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x89a4000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss-cti0";
			status = "disabled";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1fd>;
		};

		cti@89a5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x89a5000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss-cti1";
			status = "disabled";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1fe>;
		};

		cti@89a6000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x89a6000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss-cti2";
			status = "disabled";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x1ff>;
		};

		cti@8a21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8a21000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass-lpi";
			status = "disabled";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x200>;
		};

		cti@8a2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8a2b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass-q6";
			status = "disabled";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x201>;
		};

		cti@8833000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8833000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mss-q6";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x202>;
		};

		cti@8941000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8941000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-isdb-gpu";
			status = "disabled";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x203>;
		};

		cti@8a02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8a02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mapss";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x204>;
		};

		cti@8b59000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8b59000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct-cti0";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x205>;
		};

		cti@8b5a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8b5a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct-cti1";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x206>;
		};

		cti@8b5b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8b5b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct-cti2";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x207>;
		};

		cti@8b5c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8b5c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct-cti3";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x208>;
		};

		cti@8010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0xa1>;
		};

		cti@8011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x209>;
		};

		cti@8012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x20a>;
		};

		cti@8013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x20b>;
		};

		cti@8014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x20c>;
		};

		cti@8015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x20d>;
		};

		cti@8016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x20e>;
		};

		cti@8017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x20f>;
		};

		cti@8018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x210>;
		};

		cti@8019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x211>;
		};

		cti@801a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x212>;
		};

		cti@801b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x213>;
		};

		cti@801c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x214>;
		};

		cti@801d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x215>;
		};

		cti@801e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x216>;
		};

		cti@801f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0xa 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x217>;
		};

		pinctrl@500000 {
			compatible = "qcom,scuba-pinctrl";
			reg = <0x500000 0x300000>;
			interrupts = <0x0 0xe3 0x4>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			wakeup-parent = <0xa3>;
			irqdomain-map = <0x0 0x0 0xa3 0x54 0x0 0x3 0x0 0xa3 0x4b 0x0 0x4 0x0 0xa3 0x10 0x0 0x6 0x0 0xa3 0x3b 0x0 0x8 0x0 0xa3 0x3f 0x0 0xb 0x0 0xa3 0x11 0x0 0xd 0x0 0xa3 0x12 0x0 0xe 0x0 0xa3 0x33 0x0 0x11 0x0 0xa3 0x14 0x0 0x12 0x0 0xa3 0x34 0x0 0x13 0x0 0xa3 0x35 0x0 0x18 0x0 0xa3 0x6 0x0 0x19 0x0 0xa3 0x47 0x0 0x1b 0x0 0xa3 0x49 0x0 0x1c 0x0 0xa3 0x29 0x0 0x1f 0x0 0xa3 0x1b 0x0 0x20 0x0 0xa3 0x36 0x0 0x21 0x0 0xa3 0x37 0x0 0x22 0x0 0xa3 0x38 0x0 0x23 0x0 0xa3 0x39 0x0 0x24 0x0 0xa3 0x3a 0x0 0x27 0x0 0xa3 0x1c 0x0 0x2e 0x0 0xa3 0x1d 0x0 0x3e 0x0 0xa3 0x3c 0x0 0x3f 0x0 0xa3 0x3d 0x0 0x40 0x0 0xa3 0x3e 0x0 0x45 0x0 0xa3 0x21 0x0 0x46 0x0 0xa3 0x22 0x0 0x48 0x0 0xa3 0x48 0x0 0x4b 0x0 0xa3 0x23 0x0 0x4f 0x0 0xa3 0x24 0x0 0x50 0x0 0xa3 0x15 0x0 0x51 0x0 0xa3 0x26 0x0 0x56 0x0 0xa3 0x13 0x0 0x57 0x0 0xa3 0x2a 0x0 0x58 0x0 0xa3 0x2b 0x0 0x59 0x0 0xa3 0x2d 0x0 0x5b 0x0 0xa3 0x4a 0x0 0x5e 0x0 0xa3 0x2f 0x0 0x5f 0x0 0xa3 0x30 0x0 0x60 0x0 0xa3 0x31 0x0 0x61 0x0 0xa3 0x32 0x0>;
			irqdomain-map-pass-thru = <0x0 0xff>;
			irqdomain-map-mask = <0xff 0x0>;
			phandle = <0x50>;

			qupv3_se4_2uart_pins {
				phandle = <0x218>;

				qupv3_se4_2uart_active {
					phandle = <0xaa>;

					mux {
						pins = "gpio12", "gpio13";
						function = "qup4";
					};

					config {
						pins = "gpio12", "gpio13";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se4_2uart_sleep {
					phandle = <0xab>;

					mux {
						pins = "gpio12", "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio13";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			sdc1_clk_on {
				phandle = <0x219>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc1_clk_off {
				phandle = <0x21a>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc1_cmd_on {
				phandle = <0x21b>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc1_cmd_off {
				phandle = <0x21c>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc1_data_on {
				phandle = <0x21d>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc1_data_off {
				phandle = <0x21e>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc1_rclk_on {
				phandle = <0x21f>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_rclk_off {
				phandle = <0x220>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_clk_on {
				phandle = <0x221>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {
				phandle = <0x222>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x223>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x224>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc2_data_on {
				phandle = <0x225>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_data_off {
				phandle = <0x226>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cd_on {
				phandle = <0x227>;

				mux {
					pins = "gpio88";
					function = "gpio";
				};

				config {
					pins = "gpio88";
					drive-strength = <0x2>;
					bias-pull-up;
				};
			};

			cd_off {
				phandle = <0x228>;

				mux {
					pins = "gpio88";
					function = "gpio";
				};

				config {
					pins = "gpio88";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x229>;

					mux {
						pins = "gpio106";
						function = "gpio";
					};

					config {
						pins = "gpio106";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x22a>;

					mux {
						pins = "gpio106";
						function = "gpio";
					};

					config {
						pins = "gpio106";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			fsa_usbc_ana_en_n@102 {

				fsa_usbc_ana_en {
					phandle = <0x22b>;

					mux {
						pins = "gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x2>;
						bias-disable;
						output-low;
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x22c>;

				qupv3_se0_i2c_active {
					phandle = <0xad>;

					mux {
						pins = "gpio0", "gpio1";
						function = "qup0";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0xae>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x22d>;

				qupv3_se0_spi_active {
					phandle = <0xb0>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "qup0";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0xb1>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x22e>;

				qupv3_se1_i2c_active {
					phandle = <0xb2>;

					mux {
						pins = "gpio4", "gpio5";
						function = "qup1";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0xb3>;

					mux {
						pins = "gpio4", "gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x22f>;

					mux {
						pins = "gpio70";
						function = "gpio";
					};

					config {
						pins = "gpio70";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x230>;

					mux {
						pins = "gpio70";
						function = "gpio";
					};

					config {
						pins = "gpio70";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x231>;

					mux {
						pins = "gpio69", "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio69", "gpio31";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x232>;

					mux {
						pins = "gpio69", "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio69", "gpio31";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x233>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x234>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x235>;

				qupv3_se1_spi_active {
					phandle = <0xb9>;

					mux {
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
						function = "qup1";
					};

					config {
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0xba>;

					mux {
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x236>;

				qupv3_se2_i2c_active {
					phandle = <0xbb>;

					mux {
						pins = "gpio6", "gpio7";
						function = "qup2";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0xbc>;

					mux {
						pins = "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x237>;

				qupv3_se2_spi_active {
					phandle = <0xbd>;

					mux {
						pins = "gpio6", "gpio7", "gpio71", "gpio80";
						function = "qup2";
					};

					config {
						pins = "gpio6", "gpio7", "gpio71", "gpio80";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0xbe>;

					mux {
						pins = "gpio6", "gpio7", "gpio71", "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7", "gpio71", "gpio80";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se3_4uart_pins {
				phandle = <0x238>;

				qupv3_se3_default_ctsrtsrx {
					phandle = <0xbf>;

					mux {
						pins = "gpio8", "gpio9", "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9", "gpio11";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se3_default_tx {
					phandle = <0xc0>;

					mux {
						pins = "gpio10";
						function = "gpio";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se3_ctsrx {
					phandle = <0xc1>;

					mux {
						pins = "gpio8", "gpio11";
						function = "qup3";
					};

					config {
						pins = "gpio8", "gpio11";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se3_rts {
					phandle = <0xc2>;

					mux {
						pins = "gpio9";
						function = "qup3";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se3_tx {
					phandle = <0xc3>;

					mux {
						pins = "gpio10";
						function = "qup3";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x239>;

				qupv3_se5_i2c_active {
					phandle = <0xc4>;

					mux {
						pins = "gpio14", "gpio15";
						function = "qup5";
					};

					config {
						pins = "gpio14", "gpio15";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0xc5>;

					mux {
						pins = "gpio14", "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio14", "gpio15";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x23a>;

				qupv3_se5_spi_active {
					phandle = <0xc6>;

					mux {
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
						function = "qup5";
					};

					config {
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0xc7>;

					mux {
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			pmx_sde {
				phandle = <0x23b>;

				sde_dsi_active {
					phandle = <0x23c>;

					mux {
						pins = "gpio82", "gpio105";
						function = "gpio";
					};

					config {
						pins = "gpio82", "gpio105";
						drive-strength = <0x8>;
						bias-disable = <0x0>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x23d>;

					mux {
						pins = "gpio82", "gpio105";
						function = "gpio";
					};

					config {
						pins = "gpio82", "gpio105";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x23e>;

					mux {
						pins = "gpio81";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x23f>;

					mux {
						pins = "gpio81";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_int_active {

				ts_int_active {
					phandle = <0x240>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x241>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_reset_active {

				ts_reset_active {
					phandle = <0x242>;

					mux {
						pins = "gpio71";
						function = "gpio";
					};

					config {
						pins = "gpio71";
						drive-strength = <0x8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x243>;

					mux {
						pins = "gpio71";
						function = "gpio";
					};

					config {
						pins = "gpio71";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x244>;

					mux {
						pins = "gpio80", "gpio71";
						function = "gpio";
					};

					config {
						pins = "gpio80", "gpio71";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pm8008_interrupt {
				phandle = <0xb5>;

				mux {
					pins = "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio25";
					bias-disable;
					input-enable;
				};
			};

			pm8008_active {
				phandle = <0xb4>;

				mux {
					pins = "gpio26";
					function = "gpio";
				};

				config {
					pins = "gpio26";
					bias-pull-up;
					output-high;
					drive-strength = <0x2>;
				};
			};

			cci0_suspend {
				phandle = <0x16f>;

				mux {
					pins = "gpio23", "gpio22";
					function = "cci_i2c";
				};

				config {
					pins = "gpio23", "gpio22";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cci0_active {
				phandle = <0x16d>;

				mux {
					pins = "gpio23", "gpio22";
					function = "cci_i2c";
				};

				config {
					pins = "gpio23", "gpio22";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci1_suspend {
				phandle = <0x170>;

				mux {
					pins = "gpio30", "gpio29";
					function = "cci_i2c";
				};

				config {
					pins = "gpio30", "gpio29";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cci1_active {
				phandle = <0x16e>;

				mux {
					pins = "gpio30", "gpio29";
					function = "cci_i2c";
				};

				config {
					pins = "gpio30", "gpio29";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x245>;

				mux {
					pins = "gpio20";
					function = "cam_mclk";
				};

				config {
					pins = "gpio20";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x246>;

				mux {
					pins = "gpio20";
					function = "cam_mclk";
				};

				config {
					pins = "gpio20";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x247>;

				mux {
					pins = "gpio21";
					function = "cam_mclk";
				};

				config {
					pins = "gpio21";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x248>;

				mux {
					pins = "gpio21";
					function = "cam_mclk";
				};

				config {
					pins = "gpio21";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x249>;

				mux {
					pins = "gpio27";
					function = "cam_mclk";
				};

				config {
					pins = "gpio27";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x24a>;

				mux {
					pins = "gpio27";
					function = "cam_mclk";
				};

				config {
					pins = "gpio27";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear0_reset_active {
				phandle = <0x24b>;

				mux {
					pins = "gpio18";
					function = "gpio";
				};

				config {
					pins = "gpio18";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear0_reset_suspend {
				phandle = <0x24c>;

				mux {
					pins = "gpio18";
					function = "gpio";
				};

				config {
					pins = "gpio18";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_rear1_reset_active {
				phandle = <0x24d>;

				mux {
					pins = "gpio19";
					function = "gpio";
				};

				config {
					pins = "gpio19";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear1_reset_suspend {
				phandle = <0x24e>;

				mux {
					pins = "gpio19";
					function = "gpio";
				};

				config {
					pins = "gpio19";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_front0_reset_active {
				phandle = <0x24f>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_front0_reset_suspend {
				phandle = <0x250>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_csi_mux_oe_active {
				phandle = <0x251>;

				mux {
					pins = "gpio113";
					function = "gpio";
				};

				config {
					pins = "gpio113";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_csi_mux_oe_suspend {
				phandle = <0x252>;

				mux {
					pins = "gpio113";
					function = "gpio";
				};

				config {
					pins = "gpio113";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_csi_mux_sel_active {
				phandle = <0x253>;

				mux {
					pins = "gpio114";
					function = "gpio";
				};

				config {
					pins = "gpio114";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_csi_mux_sel_suspend {
				phandle = <0x254>;

				mux {
					pins = "gpio114";
					function = "gpio";
				};

				config {
					pins = "gpio114";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			gpio_vol_up {
				phandle = <0x168>;

				mux {
					pins = "gpio96";
					function = "gpio";
				};

				config {
					pins = "gpio96";
					drive-strength = <0x2>;
					bias-pull-up;
					input-enable;
				};
			};

			usb_id_interrupt {
				phandle = <0x255>;

				mux {
					pins = "gpio89";
					function = "gpio";
				};

				config {
					pins = "gpio89";
					bias-pull-up;
					input-enable;
				};
			};
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x256>;
			};

			qcom,ion-heap@9 {
				reg = <0x9>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				phandle = <0x257>;
			};

			qcom,ion-heap@10 {
				reg = <0xa>;
				memory-region = <0xa4>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0xb>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0xa5>;
				qcom,ion-heap-type = "DMA";
			};
		};

		qcom,gdsc@1458004 {
			compatible = "qcom,gdsc";
			reg = <0x1458004 0x4>;
			regulator-name = "gcc_camss_top_gdsc";
			status = "ok";
			phandle = <0x16c>;
		};

		qcom,gdsc@141a004 {
			compatible = "qcom,gdsc";
			reg = <0x141a004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			status = "ok";
			phandle = <0x11e>;
		};

		qcom,gdsc@1458098 {
			compatible = "qcom,gdsc";
			reg = <0x1458098 0x4>;
			regulator-name = "gcc_vcodec0_gdsc";
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x167>;
		};

		qcom,gdsc@145807c {
			compatible = "qcom,gdsc";
			reg = <0x145807c 0x4>;
			regulator-name = "gcc_venus_gdsc";
			status = "ok";
			phandle = <0x14>;
		};

		qcom,gdsc@147d074 {
			compatible = "qcom,gdsc";
			reg = <0x147d074 0x4>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x258>;
		};

		qcom,gdsc@147d078 {
			compatible = "qcom,gdsc";
			reg = <0x147d078 0x4>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x259>;
		};

		qcom,gdsc@147d060 {
			compatible = "qcom,gdsc";
			reg = <0x147d060 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x25a>;
		};

		qcom,gdsc@147d07c {
			compatible = "qcom,gdsc";
			reg = <0x147d07c 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x25b>;
		};

		qcom,gdsc@5f03000 {
			compatible = "qcom,gdsc";
			reg = <0x5f03000 0x4>;
			regulator-name = "mdss_core_gdsc";
			proxy-supply = <0xa6>;
			qcom,proxy-consumer-enable;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0xa6>;
		};

		syscon@5991540 {
			compatible = "syscon";
			reg = <0x5991540 0x4>;
			phandle = <0xa7>;
		};

		syscon@5991008 {
			compatible = "syscon";
			reg = <0x5991008 0x4>;
			phandle = <0xa8>;
		};

		syscon@5991508 {
			compatible = "syscon";
			reg = <0x5991508 0x4>;
			phandle = <0xa9>;
		};

		qcom,gdsc@599106c {
			compatible = "qcom,gdsc";
			reg = <0x599106c 0x4>;
			regulator-name = "gpu_cx_gdsc";
			hw-ctl-addr = <0xa7>;
			qcom,no-status-check-on-disable;
			status = "ok";
			phandle = <0x123>;
		};

		qcom,gdsc@599100c {
			compatible = "qcom,gdsc";
			reg = <0x599100c 0x4>;
			regulator-name = "gpu_gx_gdsc";
			sw-reset = <0xa8>;
			domain-addr = <0xa9>;
			qcom,reset-aon-logic;
			status = "ok";
			phandle = <0x164>;
		};

		qcom,qupv3_0_geni_se@4ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x4ac0000 0x2000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0xb0 0x337 0x97 0x200>;
			qcom,vote-for-bw;
			iommus = <0xc 0xe3 0x0>;
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0xac>;
		};

		qcom,gpi-dma@4a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x5>;
			reg = <0x4a00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0xc 0xf6 0x0>;
			qcom,max-num-gpii = <0xa>;
			interrupts = <0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4>;
			qcom,gpii-mask = <0x1f>;
			qcom,ev-factor = <0x2>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
			phandle = <0xaf>;
		};

		qcom,qup_uart@4a90000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x4a90000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x0 0x14b 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x70 0xd 0x74 0xd 0x75>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xaa>;
			pinctrl-1 = <0xab>;
			qcom,wrapper-core = <0xac>;
			status = "ok";
			phandle = <0x25c>;
		};

		i2c@4a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0x4a80000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			interrupts = <0x0 0x147 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x68 0xd 0x74 0xd 0x75>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xad>;
			pinctrl-1 = <0xae>;
			dmas = <0xaf 0x0 0x0 0x3 0x40 0x0 0xaf 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <0xac>;
			status = "disabled";
			phandle = <0x25d>;
		};

		spi@4a80000 {
			compatible = "qcom,spi-geni";
			reg = <0x4a80000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x147 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x68 0xd 0x74 0xd 0x75>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xb0>;
			pinctrl-1 = <0xb1>;
			dmas = <0xaf 0x0 0x0 0x1 0x40 0x0 0xaf 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xac>;
			status = "disabled";
			phandle = <0x25e>;
		};

		i2c@4a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0x4a84000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			interrupts = <0x0 0x148 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x6a 0xd 0x74 0xd 0x75>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xb2>;
			pinctrl-1 = <0xb3>;
			dmas = <0xaf 0x0 0x1 0x3 0x40 0x0 0xaf 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <0xac>;
			status = "ok";
			phandle = <0x25f>;

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x42>;
				phandle = <0x11d>;
			};

			qcom,pm8008@8 {
				compatible = "qcom,i2c-pmic";
				reg = <0x8>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupt-controller;
				#interrupt-cells = <0x3>;
				interrupt-names = "pm8008";
				qcom,periph-map = <0x9 0x24 0xc0 0xc1>;
				interrupt-parent = <0x50>;
				interrupts = <0x19 0x1>;
				pinctrl-names = "default";
				pinctrl-0 = <0xb4 0xb5>;
				phandle = <0x260>;

				qcom,pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;
					interrupts = <0x9 0x4 0x1>;
					interrupt-names = "ocp";
					phandle = <0x261>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8008-chip-en";
						phandle = <0xb7>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0x200>;
					interrupts = <0xc0 0x0 0x1 0xc1 0x0 0x1>;
					interrupt-names = "pm8008_gpio1", "pm8008_gpio2";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x262>;

					pm8008_gpio1_active {
						pins = "gpio1";
						function = "func1";
						power-source = <0x1>;
						output-enable;
						input-disable;
						bias-disable;
						phandle = <0xb6>;
					};
				};
			};

			qcom,pm8008@9 {
				compatible = "qcom,i2c-pmic";
				reg = <0x9>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				pinctrl-names = "default";
				pinctrl-0 = <0xb6>;
				phandle = <0x263>;

				qcom,pm8008-regulator {
					compatible = "qcom,pm8008-regulator";
					pm8008_en-supply = <0xb7>;
					qcom,enable-ocp-broadcast;
					vdd_l1_l2-supply = <0xb8>;
					phandle = <0x264>;

					qcom,pm8008-l1@4000 {
						reg = <0x4000>;
						regulator-name = "pm8008_l1";
						regulator-min-microvolt = <0x80e80>;
						regulator-max-microvolt = <0x1339e0>;
						qcom,min-dropout-voltage = <0x124f8>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x265>;
					};

					qcom,pm8008-l2@4100 {
						reg = <0x4100>;
						regulator-name = "pm8008_l2";
						regulator-min-microvolt = <0x80e80>;
						regulator-max-microvolt = <0x118c30>;
						qcom,min-dropout-voltage = <0x2dc6c>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x266>;
					};

					qcom,pm8008-l3@4200 {
						reg = <0x4200>;
						regulator-name = "pm8008_l3";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,min-dropout-voltage = <0x30d40>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x267>;
					};

					qcom,pm8008-l4@4300 {
						reg = <0x4300>;
						regulator-name = "pm8008_l4";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,min-dropout-voltage = <0x30d40>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x268>;
					};

					qcom,pm8008-l5@4400 {
						reg = <0x4400>;
						regulator-name = "pm8008_l5";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,min-dropout-voltage = <0x493e0>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x269>;
					};

					qcom,pm8008-l6@4400 {
						reg = <0x4500>;
						regulator-name = "pm8008_l6";
						regulator-min-microvolt = <0x2932e0>;
						regulator-max-microvolt = <0x2c4020>;
						qcom,min-dropout-voltage = <0x493e0>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x26a>;
					};

					qcom,pm8008-l7@4400 {
						reg = <0x4600>;
						regulator-name = "pm8008_l7";
						regulator-min-microvolt = <0x192d50>;
						regulator-max-microvolt = <0x1cfde0>;
						qcom,min-dropout-voltage = <0x493e0>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x26b>;
					};
				};
			};
		};

		spi@4a84000 {
			compatible = "qcom,spi-geni";
			reg = <0x4a84000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x148 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x6a 0xd 0x74 0xd 0x75>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xb9>;
			pinctrl-1 = <0xba>;
			dmas = <0xaf 0x0 0x1 0x1 0x40 0x0 0xaf 0x1 0x1 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xac>;
			status = "disabled";
			phandle = <0x26c>;
		};

		i2c@4a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0x4a88000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			interrupts = <0x0 0x149 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x6c 0xd 0x74 0xd 0x75>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xbb>;
			pinctrl-1 = <0xbc>;
			dmas = <0xaf 0x0 0x2 0x3 0x40 0x0 0xaf 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <0xac>;
			status = "disabled";
			phandle = <0x26d>;
		};

		spi@4a88000 {
			compatible = "qcom,spi-geni";
			reg = <0x4a88000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x149 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x6c 0xd 0x74 0xd 0x75>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xbd>;
			pinctrl-1 = <0xbe>;
			dmas = <0xaf 0x0 0x2 0x1 0x40 0x0 0xaf 0x1 0x2 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xac>;
			status = "disabled";
			phandle = <0x26e>;
		};

		qcom,qup_uart@4a8c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x4a8c000 0x4000>;
			reg-names = "se_phys";
			interrupts-extended = <0x9 0x0 0x14a 0x4 0x50 0xb 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x6e 0xd 0x74 0xd 0x75>;
			pinctrl-names = "default", "active", "sleep";
			pinctrl-0 = <0xbf 0xc0>;
			pinctrl-1 = <0xc1 0xc2 0xc3>;
			pinctrl-2 = <0xc1 0xc2 0xc3>;
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0xac>;
			status = "ok";
			phandle = <0x26f>;
		};

		i2c@4a94000 {
			compatible = "qcom,i2c-geni";
			reg = <0x4a94000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			interrupts = <0x0 0x14c 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x72 0xd 0x74 0xd 0x75>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xc4>;
			pinctrl-1 = <0xc5>;
			dmas = <0xaf 0x0 0x5 0x3 0x40 0x0 0xaf 0x1 0x5 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <0xac>;
			status = "disabled";
			phandle = <0x270>;
		};

		spi@4a94000 {
			compatible = "qcom,spi-geni";
			reg = <0x4a94000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x14c 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x72 0xd 0x74 0xd 0x75>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xc6>;
			pinctrl-1 = <0xc7>;
			dmas = <0xaf 0x0 0x5 0x1 0x40 0x0 0xaf 0x1 0x5 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xac>;
			status = "disabled";
			phandle = <0x271>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x0>;
			phandle = <0xdf>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0xe9>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0xea>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0xe0>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0xe1>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0xeb>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x272>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0xe5>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0xe2>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0xe3>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x273>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0xe7>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x8>;
			phandle = <0x274>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x0>;
			phandle = <0x275>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x1>;
			phandle = <0x276>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0xe4>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x277>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x278>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x279>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0xec>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0xed>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0xee>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0xef>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x27a>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x5>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x27b>;
			};
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x27c>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x27d>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x27e>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x27f>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x280>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x281>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x10b>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x10c>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x10d>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x10e>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x110>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x112>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x114>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x116>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x118>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x11a>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x11b>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x10f>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x111>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x113>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x115>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x117>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x119>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0xe8>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
				phandle = <0x100>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
				phandle = <0x101>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
				phandle = <0x102>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x282>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x283>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x284>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x285>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0xf4>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0xf5>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0xf6>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0xf7>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0xf8>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0xf9>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0xfa>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0xfb>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0xfc>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0xfd>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0xfe>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0xff>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0xe6>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x286>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x2>;
				qcom,smmu-enabled;
				iommus = <0xc 0x1c1 0x0>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-sid-mask = <0x0 0xf>;
				phandle = <0x287>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x288>;

				vote_lpass_audio_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0xb>;
					#clock-cells = <0x1>;
					phandle = <0xc8>;
				};

				lpi_pinctrl@0a7c0000 {
					compatible = "qcom,lpi-pinctrl";
					reg = <0xa7c0000 0x0>;
					qcom,slew-reg = <0xa95a000 0x0>;
					qcom,num-gpios = <0x13>;
					gpio-controller;
					#gpio-cells = <0x2>;
					qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000>;
					qcom,lpi-slew-offset-tbl = <0x0 0x2 0x4 0x8 0xa 0xc 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x14>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0xc8 0x0>;
					phandle = <0x289>;

					quat_mi2s_sck {

						quat_mi2s_sck_sleep {
							phandle = <0x28a>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sck_active {
							phandle = <0x28b>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_ws {

						quat_mi2s_ws_sleep {
							phandle = <0x28c>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_ws_active {
							phandle = <0x28d>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd0 {

						quat_mi2s_sd0_sleep {
							phandle = <0x28e>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd0_active {
							phandle = <0x28f>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd1 {

						quat_mi2s_sd1_sleep {
							phandle = <0x290>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd1_active {
							phandle = <0x291>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd2 {

						quat_mi2s_sd2_sleep {
							phandle = <0x292>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd2_active {
							phandle = <0x293>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd3 {

						quat_mi2s_sd3_sleep {
							phandle = <0x294>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd3_active {
							phandle = <0x295>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sck {

						lpi_i2s1_sck_sleep {
							phandle = <0x296>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sck_active {
							phandle = <0x297>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_ws {

						lpi_i2s1_ws_sleep {
							phandle = <0x298>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_ws_active {
							phandle = <0x299>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sd0 {

						lpi_i2s1_sd0_sleep {
							phandle = <0x29a>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sd0_active {
							phandle = <0x29b>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sd1 {

						lpi_i2s1_sd1_sleep {
							phandle = <0x29c>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sd1_active {
							phandle = <0x29d>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sck {

						lpi_i2s2_sck_sleep {
							phandle = <0x29e>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sck_active {
							phandle = <0x29f>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_ws {

						lpi_i2s2_ws_sleep {
							phandle = <0x2a0>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_ws_active {
							phandle = <0x2a1>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sd0 {

						lpi_i2s2_sd0_sleep {
							phandle = <0x2a2>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sd0_active {
							phandle = <0x2a3>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sd1 {

						lpi_i2s2_sd1_sleep {
							phandle = <0x2a4>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sd1_active {
							phandle = <0x2a5>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s3_sck {

						lpi_i2s3_sck_sleep {
							phandle = <0x2a6>;

							mux {
								pins = "gpio14";
								function = "func1";
							};

							config {
								pins = "gpio14";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s3_sck_active {
							phandle = <0x2a7>;

							mux {
								pins = "gpio14";
								function = "func1";
							};

							config {
								pins = "gpio14";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s3_ws {

						lpi_i2s3_ws_sleep {
							phandle = <0x2a8>;

							mux {
								pins = "gpio15";
								function = "func1";
							};

							config {
								pins = "gpio15";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s3_ws_active {
							phandle = <0x2a9>;

							mux {
								pins = "gpio15";
								function = "func1";
							};

							config {
								pins = "gpio15";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s3_sd0 {

						lpi_i2s3_sd0_sleep {
							phandle = <0x2aa>;

							mux {
								pins = "gpio16";
								function = "func1";
							};

							config {
								pins = "gpio16";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s3_sd0_active {
							phandle = <0x2ab>;

							mux {
								pins = "gpio16";
								function = "func1";
							};

							config {
								pins = "gpio16";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s3_sd1 {

						lpi_i2s3_sd1_sleep {
							phandle = <0x2ac>;

							mux {
								pins = "gpio17";
								function = "func1";
							};

							config {
								pins = "gpio17";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s3_sd1_active {
							phandle = <0x2ad>;

							mux {
								pins = "gpio17";
								function = "func1";
							};

							config {
								pins = "gpio17";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sck {

						quat_tdm_sck_sleep {
							phandle = <0x2ae>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sck_active {
							phandle = <0x2af>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_ws {

						quat_tdm_ws_sleep {
							phandle = <0x2b0>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_ws_active {
							phandle = <0x2b1>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd0 {

						quat_tdm_sd0_sleep {
							phandle = <0x2b2>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd0_active {
							phandle = <0x2b3>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd1 {

						quat_tdm_sd1_sleep {
							phandle = <0x2b4>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd1_active {
							phandle = <0x2b5>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd2 {

						quat_tdm_sd2_sleep {
							phandle = <0x2b6>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd2_active {
							phandle = <0x2b7>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd3 {

						quat_tdm_sd3_sleep {
							phandle = <0x2b8>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd3_active {
							phandle = <0x2b9>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sck {

						lpi_tdm1_sck_sleep {
							phandle = <0x2ba>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sck_active {
							phandle = <0x2bb>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_ws {

						lpi_tdm1_ws_sleep {
							phandle = <0x2bc>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_ws_active {
							phandle = <0x2bd>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sd0 {

						lpi_tdm1_sd0_sleep {
							phandle = <0x2be>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sd0_active {
							phandle = <0x2bf>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sd1 {

						lpi_tdm1_sd1_sleep {
							phandle = <0x2c0>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sd1_active {
							phandle = <0x2c1>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sck {

						lpi_tdm2_sck_sleep {
							phandle = <0x2c2>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sck_active {
							phandle = <0x2c3>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_ws {

						lpi_tdm2_ws_sleep {
							phandle = <0x2c4>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_ws_active {
							phandle = <0x2c5>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sd0 {

						lpi_tdm2_sd0_sleep {
							phandle = <0x2c6>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sd0_active {
							phandle = <0x2c7>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sd1 {

						lpi_tdm2_sd1_sleep {
							phandle = <0x2c8>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sd1_active {
							phandle = <0x2c9>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm3_sck {

						lpi_tdm3_sck_sleep {
							phandle = <0x2ca>;

							mux {
								pins = "gpio14";
								function = "func1";
							};

							config {
								pins = "gpio14";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm3_sck_active {
							phandle = <0x2cb>;

							mux {
								pins = "gpio14";
								function = "func1";
							};

							config {
								pins = "gpio14";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm3_ws {

						lpi_tdm3_ws_sleep {
							phandle = <0x2cc>;

							mux {
								pins = "gpio15";
								function = "func1";
							};

							config {
								pins = "gpio15";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm3_ws_active {
							phandle = <0x2cd>;

							mux {
								pins = "gpio15";
								function = "func1";
							};

							config {
								pins = "gpio15";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm3_sd0 {

						lpi_tdm3_sd0_sleep {
							phandle = <0x2ce>;

							mux {
								pins = "gpio16";
								function = "func1";
							};

							config {
								pins = "gpio16";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm3_sd0_active {
							phandle = <0x2cf>;

							mux {
								pins = "gpio16";
								function = "func1";
							};

							config {
								pins = "gpio16";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm3_sd1 {

						lpi_tdm3_sd1_sleep {
							phandle = <0x2d0>;

							mux {
								pins = "gpio17";
								function = "func1";
							};

							config {
								pins = "gpio17";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm3_sd1_active {
							phandle = <0x2d1>;

							mux {
								pins = "gpio17";
								function = "func1";
							};

							config {
								pins = "gpio17";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sck {

						quat_aux_sck_sleep {
							phandle = <0x2d2>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sck_active {
							phandle = <0x2d3>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_ws {

						quat_aux_ws_sleep {
							phandle = <0x2d4>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_ws_active {
							phandle = <0x2d5>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd0 {

						quat_aux_sd0_sleep {
							phandle = <0x2d6>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd0_active {
							phandle = <0x2d7>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd1 {

						quat_aux_sd1_sleep {
							phandle = <0x2d8>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd1_active {
							phandle = <0x2d9>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd2 {

						quat_aux_sd2_sleep {
							phandle = <0x2da>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd2_active {
							phandle = <0x2db>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd3 {

						quat_aux_sd3_sleep {
							phandle = <0x2dc>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd3_active {
							phandle = <0x2dd>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sck {

						lpi_aux1_sck_sleep {
							phandle = <0x2de>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sck_active {
							phandle = <0x2df>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_ws {

						lpi_aux1_ws_sleep {
							phandle = <0x2e0>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_ws_active {
							phandle = <0x2e1>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sd0 {

						lpi_aux1_sd0_sleep {
							phandle = <0x2e2>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sd0_active {
							phandle = <0x2e3>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sd1 {

						lpi_aux1_sd1_sleep {
							phandle = <0x2e4>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sd1_active {
							phandle = <0x2e5>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sck {

						lpi_aux2_sck_sleep {
							phandle = <0x2e6>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sck_active {
							phandle = <0x2e7>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_ws {

						lpi_aux2_ws_sleep {
							phandle = <0x2e8>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_ws_active {
							phandle = <0x2e9>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sd0 {

						lpi_aux2_sd0_sleep {
							phandle = <0x2ea>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sd0_active {
							phandle = <0x2eb>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sd1 {

						lpi_aux2_sd1_sleep {
							phandle = <0x2ec>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sd1_active {
							phandle = <0x2ed>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux3_sck {

						lpi_aux3_sck_sleep {
							phandle = <0x2ee>;

							mux {
								pins = "gpio14";
								function = "func1";
							};

							config {
								pins = "gpio14";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux3_sck_active {
							phandle = <0x2ef>;

							mux {
								pins = "gpio14";
								function = "func1";
							};

							config {
								pins = "gpio14";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux3_ws {

						lpi_aux3_ws_sleep {
							phandle = <0x2f0>;

							mux {
								pins = "gpio15";
								function = "func1";
							};

							config {
								pins = "gpio15";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux3_ws_active {
							phandle = <0x2f1>;

							mux {
								pins = "gpio15";
								function = "func1";
							};

							config {
								pins = "gpio15";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux3_sd0 {

						lpi_aux3_sd0_sleep {
							phandle = <0x2f2>;

							mux {
								pins = "gpio16";
								function = "func1";
							};

							config {
								pins = "gpio16";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux3_sd0_active {
							phandle = <0x2f3>;

							mux {
								pins = "gpio16";
								function = "func1";
							};

							config {
								pins = "gpio16";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux3_sd1 {

						lpi_aux3_sd1_sleep {
							phandle = <0x2f4>;

							mux {
								pins = "gpio17";
								function = "func1";
							};

							config {
								pins = "gpio17";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux3_sd1_active {
							phandle = <0x2f5>;

							mux {
								pins = "gpio17";
								function = "func1";
							};

							config {
								pins = "gpio17";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					tx_swr_clk_sleep {
						phandle = <0xda>;

						mux {
							pins = "gpio0";
							function = "func1";
							input-enable;
							bias-pull-down;
						};

						config {
							pins = "gpio0";
							drive-strength = <0xa>;
						};
					};

					tx_swr_clk_active {
						phandle = <0xd7>;

						mux {
							pins = "gpio0";
							function = "func1";
						};

						config {
							pins = "gpio0";
							drive-strength = <0xa>;
							slew-rate = <0x3>;
							bias-disable;
						};
					};

					tx_swr_data1_sleep {
						phandle = <0xdb>;

						mux {
							pins = "gpio1";
							function = "func1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0xa>;
							input-enable;
							bias-bus-hold;
						};
					};

					tx_swr_data1_active {
						phandle = <0xd8>;

						mux {
							pins = "gpio1";
							function = "func1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0xa>;
							slew-rate = <0x3>;
							bias-bus-hold;
						};
					};

					tx_swr_data2_sleep {
						phandle = <0xdc>;

						mux {
							pins = "gpio2";
							function = "func1";
						};

						config {
							pins = "gpio2";
							drive-strength = <0xa>;
							input-enable;
							bias-pull-down;
						};
					};

					tx_swr_data2_active {
						phandle = <0xd9>;

						mux {
							pins = "gpio2";
							function = "func1";
						};

						config {
							pins = "gpio2";
							drive-strength = <0xa>;
							slew-rate = <0x3>;
							bias-bus-hold;
						};
					};

					rx_swr_clk_sleep {
						phandle = <0xd4>;

						mux {
							pins = "gpio3";
							function = "func1";
						};

						config {
							pins = "gpio3";
							drive-strength = <0xa>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_clk_active {
						phandle = <0xd1>;

						mux {
							pins = "gpio3";
							function = "func1";
						};

						config {
							pins = "gpio3";
							drive-strength = <0xa>;
							slew-rate = <0x3>;
							bias-disable;
						};
					};

					rx_swr_data_sleep {
						phandle = <0xd5>;

						mux {
							pins = "gpio4";
							function = "func1";
						};

						config {
							pins = "gpio4";
							drive-strength = <0xa>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_data_active {
						phandle = <0xd2>;

						mux {
							pins = "gpio4";
							function = "func1";
						};

						config {
							pins = "gpio4";
							drive-strength = <0xa>;
							slew-rate = <0x3>;
							bias-bus-hold;
						};
					};

					rx_swr_data1_sleep {
						phandle = <0xd6>;

						mux {
							pins = "gpio5";
							function = "func1";
						};

						config {
							pins = "gpio5";
							drive-strength = <0xa>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_data1_active {
						phandle = <0xd3>;

						mux {
							pins = "gpio5";
							function = "func1";
						};

						config {
							pins = "gpio5";
							drive-strength = <0xa>;
							slew-rate = <0x3>;
							bias-bus-hold;
						};
					};

					dmic01_clk_active {
						phandle = <0xc9>;

						mux {
							pins = "gpio6";
							function = "func1";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x8>;
							output-high;
						};
					};

					dmic01_clk_sleep {
						phandle = <0xcb>;

						mux {
							pins = "gpio6";
							function = "func1";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x2>;
							bias-disable;
							output-low;
						};
					};

					dmic01_data_active {
						phandle = <0xca>;

						mux {
							pins = "gpio7";
							function = "func1";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x8>;
							input-enable;
						};
					};

					dmic01_data_sleep {
						phandle = <0xcc>;

						mux {
							pins = "gpio7";
							function = "func1";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x2>;
							pull-down;
							input-enable;
						};
					};

					dmic23_clk_active {
						phandle = <0xcd>;

						mux {
							pins = "gpio8";
							function = "func1";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x8>;
							output-high;
						};
					};

					dmic23_clk_sleep {
						phandle = <0xcf>;

						mux {
							pins = "gpio8";
							function = "func1";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x2>;
							bias-disable;
							output-low;
						};
					};

					dmic23_data_active {
						phandle = <0xce>;

						mux {
							pins = "gpio9";
							function = "func1";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x8>;
							input-enable;
						};
					};

					dmic23_data_sleep {
						phandle = <0xd0>;

						mux {
							pins = "gpio9";
							function = "func1";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x2>;
							pull-down;
							input-enable;
						};
					};

					wsa_mclk_sleep {
						phandle = <0xde>;

						mux {
							pins = "gpio18";
							function = "func1";
						};

						config {
							pins = "gpio18";
							drive-strength = <0x2>;
							bias-pull-down;
						};
					};

					wsa_mclk_active {
						phandle = <0xdd>;

						mux {
							pins = "gpio18";
							function = "func1";
						};

						config {
							pins = "gpio18";
							drive-strength = <0x10>;
							bias-disable;
							output-high;
						};
					};
				};

				cdc_dmic01_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0xc9 0xca>;
					pinctrl-1 = <0xcb 0xcc>;
					qcom,lpi-gpios;
					phandle = <0x2f6>;
				};

				cdc_dmic23_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0xcd 0xce>;
					pinctrl-1 = <0xcf 0xd0>;
					qcom,lpi-gpios;
					phandle = <0x2f7>;
				};

				rx_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0xd1 0xd2 0xd3>;
					pinctrl-1 = <0xd4 0xd5 0xd6>;
					qcom,lpi-gpios;
					phandle = <0x2f8>;
				};

				va_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0xd7 0xd8 0xd9>;
					pinctrl-1 = <0xda 0xdb 0xdc>;
					qcom,lpi-gpios;
					qcom,chip-wakeup-reg = <0x3ca064>;
					qcom,chip-wakeup-maskbit = <0x0>;
					qcom,chip-wakeup-default-val = <0x1>;
					phandle = <0x2f9>;
				};

				msm_cdc_pinctrl@18 {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0xdd>;
					pinctrl-1 = <0xde>;
					qcom,lpi-gpios;
					phandle = <0x2fa>;
				};

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					clock-names = "lpass_audio_hw_vote";
					clocks = <0xc8 0x0>;
					phandle = <0x2fb>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					va-macro@0a730000 {
						phandle = <0x2fc>;

						va_swr_master {
							phandle = <0x2fd>;
						};
					};

					rx-macro@0a600000 {
						phandle = <0x2fe>;

						rx_swr_master {
							phandle = <0x2ff>;
						};
					};
				};

				sound {
					compatible = "qcom,bengal-asoc-snd";
					qcom,mi2s-audio-intf = <0x0>;
					qcom,auxpcm-audio-intf = <0x0>;
					qcom,tdm-audio-intf = <0x0>;
					qcom,wcn-btfm = <0x0>;
					qcom,afe-rxtx-lb = <0x0>;
					asoc-platform = <0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					asoc-cpu = <0xec 0xed 0xee 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5 0xf6 0xf7 0xf8 0xf9 0xfa 0xfb 0xfc 0xfd 0xfe 0xff 0x100 0x101 0x102 0x103 0x104 0x105 0x106 0x107 0x108 0x109 0x10a 0x10b 0x10c 0x10d 0x10e 0x10f 0x110 0x111 0x112 0x113 0x114 0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c>;
					asoc-cpu-names = "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-cdc-dma-dev.45089", "msm-dai-cdc-dma-dev.45091", "msm-dai-cdc-dma-dev.45093", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118", "msm-dai-q6-dev.24577";
					fsa4480-i2c-handle = <0x11d>;
					phandle = <0x300>;
				};
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0xf0>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0xf1>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0xf2>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0xf3>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x301>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x302>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x303>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
			phandle = <0x304>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x305>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x103>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x306>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x104>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x307>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x105>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x308>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x106>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x309>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x107>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x30a>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x108>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x30b>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x109>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x30c>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x10a>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x30d>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x30e>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x30f>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x310>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x311>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x312>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x313>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x314>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x315>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x316>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x317>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x318>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x11c>;
		};

		ssusb@4e00000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0x4e00000 0x100000>;
			reg-names = "core_base";
			iommus = <0xc 0x120 0x0>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x50000000 0x60000000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x12e 0x4 0x0 0x1a6 0x4 0x0 0x104 0x4>;
			interrupt-names = "pwr_event_irq", "ss_phy_irq", "hs_phy_irq";
			clocks = <0xd 0x80 0xd 0x7f 0xd 0x40 0xd 0x86 0xd 0x85 0xd 0x82>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "xo", "sleep_clk", "utmi_clk";
			resets = <0xd 0x9>;
			reset-names = "core_reset";
			USB3_GDSC-supply = <0x11e>;
			dpdm-supply = <0x11f>;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,gsi-disable-io-coherency;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0xf4240 0x17a6b0 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x1 0x1 0x3d 0x2a4 0x1 0x1 0x1 0x247 0x1 0x1>;
			phandle = <0x319>;

			dwc3@4e00000 {
				compatible = "snps,dwc3";
				reg = <0x4e00000 0xcd00>;
				interrupt-parent = <0x9>;
				interrupts = <0x0 0xff 0x4>;
				usb-phy = <0x11f 0x120>;
				tx-fifo-resize;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				usb-core-id = <0x0>;
				maximum-speed = "super-speed";
				dr_mode = "otg";
			};

			qcom,usbbam@0x04f04000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0x4f04000 0x17000>;
				interrupts = <0x0 0xfd 0x4>;
				qcom,usb-bam-fifo-baseaddr = <0xc121000>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x2>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x8064000>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		qusb@1613000 {
			compatible = "qcom,qusb2phy";
			reg = <0x1613000 0x180 0x3cb250 0x4 0x1b40258 0x4 0x1612000 0x4>;
			reg-names = "qusb_phy_base", "tcsr_clamp_dig_n_1p8", "tune2_efuse_addr", "eud_enable_reg";
			vdd-supply = <0x121>;
			vdda18-supply = <0x54>;
			vdda33-supply = <0x122>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xecd10>;
			qcom,tune2-efuse-bit-pos = <0x19>;
			qcom,tune2-efuse-num-bits = <0x4>;
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x8 0x79 0xc 0x21 0x10 0x14 0x9c 0x80 0x4 0x9f 0x1c 0x0 0x18>;
			phy_type = "utmi";
			qcom,phy-clk-scheme = "cmos";
			qcom,major-rev = <0x1>;
			clocks = <0xa 0x88 0xd 0x11>;
			clock-names = "ref_clk_src", "cfg_ahb_clk";
			resets = <0xd 0xe>;
			reset-names = "phy_reset";
			phandle = <0x11f>;
		};

		ssphy@1615000 {
			compatible = "qcom,usb-ssphy-qmp-usb3-or-dp";
			reg = <0x1615000 0x1000 0x3cb244 0x4>;
			reg-names = "qmp_phy_base", "vls_clamp_reg";
			vdd-supply = <0x121>;
			core-supply = <0x54>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xecd10>;
			qcom,core-voltage-level = <0x0 0x1b7740 0x1b7740>;
			qcom,qmp-phy-init-seq = <0xac 0x14 0x0 0x34 0x8 0x0 0x174 0x30 0x0 0x3c 0x6 0x0 0xb4 0x0 0x0 0xb8 0x8 0x0 0x70 0xf 0x0 0x19c 0x1 0x0 0x178 0x0 0x0 0xd0 0x82 0x0 0xdc 0x55 0x0 0xe0 0x55 0x0 0xe4 0x3 0x0 0x78 0xb 0x0 0x84 0x16 0x0 0x90 0x28 0x0 0x108 0x80 0x0 0x10c 0x0 0x0 0x184 0xa 0x0 0x4c 0x15 0x0 0x50 0x34 0x0 0x54 0x0 0x0 0xc8 0x0 0x0 0x18c 0x0 0x0 0xcc 0x0 0x0 0x128 0x0 0x0 0xc 0xa 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x14 0x0 0x0 0x18 0x0 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x48 0xf 0x0 0x194 0x6 0x0 0x100 0x80 0x0 0xa8 0x1 0x0 0x430 0xb 0x0 0x830 0xb 0x0 0x444 0x0 0x0 0x844 0x0 0x0 0x43c 0x0 0x0 0x83c 0x0 0x0 0x440 0x0 0x0 0x840 0x0 0x0 0x408 0xa 0x0 0x808 0xa 0x0 0x414 0x6 0x0 0x814 0x6 0x0 0x434 0x75 0x0 0x834 0x75 0x0 0x4d4 0x2 0x0 0x8d4 0x2 0x0 0x4d8 0x4e 0x0 0x8d8 0x4e 0x0 0x4dc 0x18 0x0 0x8dc 0x18 0x0 0x4f8 0x77 0x0 0x8f8 0x77 0x0 0x4fc 0x80 0x0 0x8fc 0x80 0x0 0x4c0 0xa 0x0 0x8c0 0xa 0x0 0x504 0x3 0x0 0x904 0x3 0x0 0x50c 0x16 0x0 0x90c 0x16 0x0 0x500 0x0 0x0 0x900 0x0 0x0 0x564 0x0 0x0 0x964 0x0 0x0 0x260 0x10 0x0 0x660 0x10 0x0 0x2a4 0x12 0x0 0x6a4 0x12 0x0 0x28c 0xc6 0x0 0x68c 0xc6 0x0 0x244 0x0 0x0 0x644 0x0 0x0 0x248 0x0 0x0 0x648 0x0 0x0 0xc0c 0x9f 0x0 0xc24 0x17 0x0 0xc28 0xf 0x0 0xcc8 0x83 0x0 0xcc4 0x2 0x0 0xccc 0x9 0x0 0xcd0 0xa2 0x0 0xcd4 0x85 0x0 0xc80 0xd1 0x0 0xc84 0x1f 0x0 0xc88 0x47 0x0 0xcb8 0x75 0x0 0xcbc 0x13 0x0 0xcb0 0x86 0x0 0xca0 0x4 0x0 0xc8c 0x44 0x0 0xc70 0xe7 0x0 0xc74 0x3 0x0 0xc78 0x40 0x0 0xc7c 0x0 0x0 0xdd8 0x88 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0xd74 0xcd8 0xcdc 0xc04 0xc00 0xc08 0xa00>;
			clocks = <0xd 0x88 0xd 0x89 0xa 0x88 0xd 0x86 0xd 0x11>;
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "cfg_ahb_clk";
			resets = <0xd 0xf 0xd 0x10>;
			reset-names = "phy_reset", "phy_phy_reset";
			phandle = <0x120>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x31a>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0xc 0x1cf 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0xf>;
			qcom,usb-audio-intr-num = <0x2>;
		};

		kgsl-smmu@0x59a0000 {
			status = "okay";
			compatible = "qcom,qsmmu-v500";
			reg = <0x59a0000 0x10000 0x59c2000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x2>;
			qcom,skip-init;
			qcom,no-dynamic-asid;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x1>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x123>;
			clocks = <0xd 0x57 0xd 0x58 0x39 0x1 0x39 0xd>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "gpu_cc_hlos1_vote_gpu_smmu_clk";
			#size-cells = <0x1>;
			ranges;
			interrupts = <0x0 0xa3 0x4 0x0 0xa7 0x4 0x0 0xa8 0x4 0x0 0xa9 0x4 0x0 0xaa 0x4 0x0 0xab 0x4 0x0 0xac 0x4 0x0 0xad 0x4 0x0 0xae 0x4>;
			qcom,actlr = <0x0 0x3ff 0x30b>;
			phandle = <0x124>;

			gfx_0_tbu@0x59c5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x59c5000 0x1000 0x59c2200 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x0 0x400>;
				interrupts = <0x0 0xb0 0x4>;
				phandle = <0x31b>;
			};
		};

		apps-smmu@0xc600000 {
			status = "okay";
			compatible = "qcom,qsmmu-v500";
			reg = <0xc600000 0x80000 0xc782000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x2>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x1>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x51 0x4 0x0 0x57 0x4 0x0 0x58 0x4 0x0 0x59 0x4 0x0 0x5a 0x4 0x0 0x5b 0x4 0x0 0x5c 0x4 0x0 0x5d 0x4 0x0 0x5e 0x4 0x0 0x5f 0x4 0x0 0x60 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0x77 0x4 0x0 0x78 0x4 0x0 0x79 0x4 0x0 0x7a 0x4 0x0 0x7b 0x4 0x0 0x7c 0x4 0x0 0x7d 0x4 0x0 0x7e 0x4 0x0 0x7f 0x4 0x0 0x80 0x4 0x0 0x81 0x4 0x0 0x82 0x4 0x0 0x83 0x4 0x0 0x84 0x4 0x0 0x85 0x4 0x0 0x86 0x4 0x0 0x87 0x4 0x0 0x88 0x4 0x0 0x89 0x4 0x0 0x8a 0x4 0x0 0x8b 0x4 0x0 0x8c 0x4 0x0 0x8d 0x4 0x0 0x8e 0x4 0x0 0x8f 0x4 0x0 0x90 0x4 0x0 0x91 0x4 0x0 0x92 0x4 0x0 0x93 0x4 0x0 0x94 0x4 0x0 0x95 0x4 0x0 0x96 0x4>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x1 0x2a0 0x0 0x3e8>;
			qcom,actlr = <0x400 0x3ff 0x103 0x800 0x3ff 0x103>;
			phandle = <0xc>;

			anoc_1_tbu@0xc785000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0xc785000 0x1000 0xc782200 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x0 0x400>;
				interrupts = <0x0 0x9a 0x4>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x1 0x273 0x0 0x0 0x1 0x2a0 0x0 0x3e8 0x1 0x273 0x0 0x3e8>;
				phandle = <0x31c>;
			};

			mm_rt_tbu@0xc789000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0xc789000 0x1000 0xc782208 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				interrupts = <0x0 0x9b 0x4>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x16 0x341 0x0 0x0 0x1 0x2a0 0x0 0x3e8 0x16 0x341 0x0 0x3e8>;
				phandle = <0x31d>;
			};

			mm_nrt_tbu@0xc78d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0xc78d000 0x1000 0xc782210 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				interrupts = <0x0 0x9c 0x4>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x89 0x340 0x0 0x0 0x1 0x2a0 0x0 0x3e8 0x89 0x340 0x0 0x3e8>;
				phandle = <0x31e>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
			iommus = <0x124 0x7 0x0>;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
			iommus = <0xc 0x1e0 0x0>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
			iommus = <0xc 0x1e1 0x0>;
			dma-coherent;
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x1880000 0x60200 0x4480000 0x80000 0x1900000 0x8200 0x1880000 0x600 0x1880000 0x60200 0x1880000 0x60200>;
			reg-names = "sys_noc-base", "bimc-base", "config_noc-base", "qup_virt-base", "mmnrt_virt-base", "mmrt_virt-base";
			phandle = <0x31f>;

			fab-bimc {
				cell-id = <0x0>;
				label = "fab-bimc";
				qcom,fab-dev;
				qcom,base-name = "bimc-base";
				qcom,bus-type = <0x2>;
				qcom,util-fact = <0x99>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0x79 0xa 0x7a>;
				phandle = <0x127>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0x90 0xa 0x91>;
				phandle = <0x149>;
			};

			fab-qup_virt {
				cell-id = <0x180e>;
				label = "fab-qup_virt";
				qcom,fab-dev;
				qcom,base-name = "qup_virt-base";
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0xc 0xa 0xd>;
				phandle = <0x14d>;
			};

			fab-sys_noc {
				cell-id = <0x400>;
				label = "fab-sys_noc";
				qcom,fab-dev;
				qcom,base-name = "sys_noc-base";
				qcom,bus-type = <0x3>;
				qcom,base-offset = <0x15000>;
				qcom,qos-off = <0x1000>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0x77 0xa 0x78>;
				phandle = <0x14b>;
			};

			fab-mmnrt_virt {
				cell-id = <0x1810>;
				label = "fab-mmnrt_virt";
				qcom,fab-dev;
				qcom,base-name = "mmnrt_virt-base";
				qcom,bus-type = <0x3>;
				qcom,base-offset = <0x15000>;
				qcom,qos-off = <0x1000>;
				qcom,util-fact = <0x8e>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0x94 0xa 0x95>;
				phandle = <0x14f>;
			};

			fab-mmrt_virt {
				cell-id = <0x1811>;
				label = "fab-mmrt_virt";
				qcom,fab-dev;
				qcom,base-name = "mmrt_virt-base";
				qcom,bus-type = <0x3>;
				qcom,base-offset = <0x15000>;
				qcom,qos-off = <0x1000>;
				qcom,util-fact = <0x8b>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0x9c 0xa 0x9d>;
				phandle = <0x151>;
			};

			mas-apps-proc {
				cell-id = <0x1>;
				label = "mas-apps-proc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,util-fact = <0x9f>;
				qcom,vrail-comp = <0x60>;
				qcom,qport = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x125 0x126>;
				qcom,prio-lvl = <0x0>;
				qcom,prio-rd = <0x0>;
				qcom,prio-wr = <0x0>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0xa 0x72 0xa 0x73>;
				qcom,bus-dev = <0x127>;
				qcom,mas-rpm-id = <0x0>;
				phandle = <0x320>;
			};

			mas-snoc-bimc-rt {
				cell-id = <0xb2>;
				label = "mas-snoc-bimc-rt";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x2>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x125>;
				qcom,bus-dev = <0x127>;
				qcom,mas-rpm-id = <0xa3>;
				phandle = <0x15d>;
			};

			mas-snoc-bimc-nrt {
				cell-id = <0xb3>;
				label = "mas-snoc-bimc-nrt";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x3>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x125>;
				qcom,bus-dev = <0x127>;
				qcom,mas-rpm-id = <0xa4>;
				phandle = <0x15c>;
			};

			mas-snoc-bimc {
				cell-id = <0x272f>;
				label = "mas-snoc-bimc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x6>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x125>;
				qcom,bus-dev = <0x127>;
				qcom,mas-rpm-id = <0x3>;
				phandle = <0x15f>;
			};

			mas-tcu-0 {
				cell-id = <0x68>;
				label = "mas-tcu-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x4>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x125 0x126>;
				qcom,prio-lvl = <0x6>;
				qcom,prio-rd = <0x6>;
				qcom,prio-wr = <0x6>;
				qcom,bus-dev = <0x127>;
				qcom,mas-rpm-id = <0x66>;
				phandle = <0x321>;
			};

			mas-snoc-cnoc {
				cell-id = <0x2733>;
				label = "mas-snoc-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148>;
				qcom,bus-dev = <0x149>;
				qcom,mas-rpm-id = <0x34>;
				phandle = <0x15e>;
			};

			mas-xm-dap {
				cell-id = <0x4c>;
				label = "mas-xm-dap";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148>;
				qcom,bus-dev = <0x149>;
				qcom,mas-rpm-id = <0x31>;
				phandle = <0x322>;
			};

			mas-crypto-c0 {
				cell-id = <0x37>;
				label = "mas-crypto-c0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x16>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x14a>;
				qcom,prio = <0x2>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0xa 0xac 0xa 0xad>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x17>;
				phandle = <0xe>;
			};

			mas-qup-core-master-0 {
				cell-id = <0xb0>;
				label = "mas-qup-core-master-0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x14c>;
				qcom,bus-dev = <0x14d>;
				qcom,mas-rpm-id = <0xaa>;
				phandle = <0x323>;
			};

			mas-qnm-camera-nrt {
				cell-id = <0x89>;
				label = "mas-qnm-camera-nrt";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x4>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x14e>;
				qcom,prio = <0x3>;
				qcom,bus-dev = <0x14f>;
				qcom,mas-rpm-id = <0xac>;
				phandle = <0x324>;
			};

			mas-qnm-camera-rt {
				cell-id = <0xaa>;
				label = "mas-qnm-camera-rt";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0xa>;
				qcom,qos-mode = "fixed";
				qcom,forwarding;
				qcom,connections = <0x150>;
				qcom,prio = <0x3>;
				qcom,bus-dev = <0x151>;
				qcom,mas-rpm-id = <0xad>;
				phandle = <0x325>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x5>;
				qcom,qos-mode = "fixed";
				qcom,prio = <0x3>;
				qcom,forwarding;
				qcom,connections = <0x150>;
				qcom,bus-dev = <0x151>;
				qcom,mas-rpm-id = <0x8>;
				phandle = <0x326>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x9>;
				qcom,qos-mode = "fixed";
				qcom,prio = <0x3>;
				qcom,forwarding;
				qcom,connections = <0x14e>;
				qcom,bus-dev = <0x14f>;
				qcom,mas-rpm-id = <0x9>;
				phandle = <0x327>;
			};

			mas-qxm-venus-cpu {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-cpu";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0xd>;
				qcom,qos-mode = "fixed";
				qcom,prio = <0x4>;
				qcom,connections = <0x14e>;
				qcom,bus-dev = <0x14f>;
				qcom,mas-rpm-id = <0xa8>;
				phandle = <0x328>;
			};

			mas-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x152>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x14>;
				phandle = <0x15b>;
			};

			mas-qhm-tic {
				cell-id = <0x4d>;
				label = "mas-qhm-tic";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,qport = <0x8>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x153 0x154 0x155 0x156 0x157 0x158 0x159>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x33>;
				phandle = <0x329>;
			};

			mas-anoc-snoc {
				cell-id = <0xb5>;
				label = "mas-anoc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x153 0x154 0x155 0x156 0x157 0x158 0x159>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x6e>;
				phandle = <0x160>;
			};

			mas-bimc-snoc {
				cell-id = <0x2720>;
				label = "mas-bimc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x153 0x154 0x155 0x157 0x158 0x159>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x15>;
				phandle = <0x15a>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x14>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x154 0x156>;
				qcom,prio = <0x2>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x71>;
				phandle = <0x32a>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x14a>;
				qcom,prio = <0x2>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x13>;
				phandle = <0x32b>;
			};

			mas-qhm-qup0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x14a>;
				qcom,prio = <0x2>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0xa 0xa0 0xa 0xa1>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0xa6>;
				phandle = <0x32c>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x3>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x14a>;
				qcom,prio = <0x2>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x3b>;
				phandle = <0x32d>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0xc>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x14a>;
				qcom,prio = <0x2>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x1f>;
				phandle = <0x32e>;
			};

			mas-xm-sdc1 {
				cell-id = <0x4e>;
				label = "mas-xm-sdc1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x11>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x14a>;
				qcom,prio = <0x2>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0xa 0xa8 0xa 0xa9>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x21>;
				phandle = <0x32f>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x17>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x14a>;
				qcom,prio = <0x2>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0xa 0xaa 0xa 0xab>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x23>;
				phandle = <0x330>;
			};

			mas-qhm-qpic {
				cell-id = <0x5b>;
				label = "mas-qhm-qpic";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,qport = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x14a>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x20>;
				phandle = <0x331>;
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x18>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x14a>;
				qcom,prio = <0x2>;
				qcom,bus-dev = <0x14b>;
				qcom,mas-rpm-id = <0x20>;
				phandle = <0x332>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x1>;
				qcom,prio-lvl = <0x0>;
				qcom,prio-rd = <0x0>;
				qcom,prio-wr = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x125>;
				qcom,bus-dev = <0x127>;
				qcom,mas-rpm-id = <0x6>;
				phandle = <0x333>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x127>;
				qcom,slv-rpm-id = <0x0>;
				phandle = <0x125>;
			};

			slv-bimc-snoc {
				cell-id = <0x2721>;
				label = "slv-bimc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x127>;
				qcom,connections = <0x15a>;
				qcom,slv-rpm-id = <0x2>;
				phandle = <0x126>;
			};

			slv-qhs-bimc-cfg {
				cell-id = <0x275>;
				label = "slv-qhs-bimc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x38>;
				phandle = <0x12c>;
			};

			slv-qhs-camera-nrt-throtle-cfg {
				cell-id = <0x33b>;
				label = "slv-qhs-camera-nrt-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x10f>;
				phandle = <0x12f>;
			};

			slv-qhs-camera-rt-throttle-cfg {
				cell-id = <0x33c>;
				label = "slv-qhs-camera-rt-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x117>;
				phandle = <0x128>;
			};

			slv-qhs-camera-ss-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-ss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x3>;
				phandle = <0x146>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x2f>;
				phandle = <0x147>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x34>;
				phandle = <0x143>;
			};

			slv-qhs-disp-ss-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-disp-ss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x4>;
				phandle = <0x138>;
			};

			slv-qhs-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-qhs-display-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x9c>;
				phandle = <0x133>;
			};

			slv-qhs-gpu-cfg {
				cell-id = <0x33d>;
				label = "slv-qhs-gpu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x113>;
				phandle = <0x13a>;
			};

			slv-qhs-hwkm {
				cell-id = <0x345>;
				label = "slv-qhs-hwkm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x118>;
				phandle = <0x140>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x36>;
				phandle = <0x13b>;
			};

			slv-qhs-ipa-cfg {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0xb7>;
				phandle = <0x132>;
			};

			slv-qhs-lpass {
				cell-id = <0x20a>;
				label = "slv-qhs-lpass";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x15>;
				phandle = <0x137>;
			};

			slv-qhs-mesg-ram {
				cell-id = <0x274>;
				label = "slv-qhs-mesg-ram";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x37>;
				phandle = <0x135>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x29>;
				phandle = <0x131>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0xa7>;
				phandle = <0x144>;
			};

			slv-qhs-pka-wrapper {
				cell-id = <0x346>;
				label = "slv-qhs-pka-wrapper";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x119>;
				phandle = <0x13f>;
			};

			slv-qhs-pmic-arb {
				cell-id = <0x278>;
				label = "slv-qhs-pmic-arb";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x3b>;
				phandle = <0x136>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x2c>;
				phandle = <0x141>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x3f>;
				phandle = <0x130>;
			};

			slv-qhs-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qhs-qm-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0xd4>;
				phandle = <0x12b>;
			};

			slv-qhs-qm-mpu-cfg {
				cell-id = <0x33f>;
				label = "slv-qhs-qm-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0xe7>;
				phandle = <0x12e>;
			};

			slv-qhs-qpic {
				cell-id = <0x288>;
				label = "slv-qhs-qpic";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x50>;
				phandle = <0x148>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x105>;
				phandle = <0x145>;
			};

			slv-qhs-sdc1 {
				cell-id = <0x25e>;
				label = "slv-qhs-sdc1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x1f>;
				phandle = <0x12a>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x21>;
				phandle = <0x129>;
			};

			slv-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,connections = <0x15b>;
				qcom,slv-rpm-id = <0x46>;
				phandle = <0x13c>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x32>;
				phandle = <0x134>;
			};

			slv-qhs-usb3 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x16>;
				phandle = <0x12d>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0xa>;
				phandle = <0x139>;
			};

			slv-qhs-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-qhs-venus-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0xb2>;
				phandle = <0x13e>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x107>;
				phandle = <0x142>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,slv-rpm-id = <0x4c>;
				phandle = <0x13d>;
			};

			slv-qup-core-slave-0 {
				cell-id = <0x337>;
				label = "slv-qup-core-slave-0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14d>;
				qcom,slv-rpm-id = <0x108>;
				phandle = <0x14c>;
			};

			slv-snoc-bimc-nrt {
				cell-id = <0x340>;
				label = "slv-snoc-bimc-nrt";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14f>;
				qcom,connections = <0x15c>;
				qcom,slv-rpm-id = <0x103>;
				phandle = <0x14e>;
			};

			slv-snoc-bimc-rt {
				cell-id = <0x341>;
				label = "slv-snoc-bimc-rt";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x151>;
				qcom,connections = <0x15d>;
				qcom,slv-rpm-id = <0x104>;
				phandle = <0x150>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,slv-rpm-id = <0x14>;
				phandle = <0x155>;
			};

			slv-snoc-cnoc {
				cell-id = <0x2734>;
				label = "slv-snoc-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x14b>;
				qcom,connections = <0x15e>;
				qcom,slv-rpm-id = <0x19>;
				phandle = <0x157>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x14b>;
				qcom,slv-rpm-id = <0x1a>;
				phandle = <0x154>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,slv-rpm-id = <0xa6>;
				phandle = <0x153>;
			};

			slv-snoc-bimc {
				cell-id = <0x2730>;
				label = "slv-snoc-bimc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x14b>;
				qcom,connections = <0x15f>;
				qcom,slv-rpm-id = <0x18>;
				phandle = <0x156>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,slv-rpm-id = <0x1d>;
				phandle = <0x152>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x14b>;
				qcom,slv-rpm-id = <0x1e>;
				phandle = <0x159>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,slv-rpm-id = <0x85>;
				phandle = <0x158>;
			};

			slv-anoc-snoc {
				cell-id = <0x342>;
				label = "slv-anoc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x14b>;
				qcom,connections = <0x160>;
				qcom,slv-rpm-id = <0x8d>;
				phandle = <0x14a>;
			};
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xd>;
			qcom,firmware-name = "a702_zap";
			qcom,mas-crypto = <0xe>;
			phandle = <0x334>;
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x161>;

			opp-1123200000 {
				opp-hz = <0x0 0x42f2ac00>;
				opp-microvolt = <0x1a0>;
			};

			opp-1017600000 {
				opp-hz = <0x0 0x3ca75800>;
				opp-microvolt = <0x180>;
			};

			opp-921600000 {
				opp-hz = <0x0 0x36ee8000>;
				opp-microvolt = <0x140>;
			};

			opp-844800000 {
				opp-hz = <0x0 0x325aa000>;
				opp-microvolt = <0x100>;
			};

			opp-672000000 {
				opp-hz = <0x0 0x280de800>;
				opp-microvolt = <0xc0>;
			};

			opp-537600000 {
				opp-hz = <0x0 0x200b2000>;
				opp-microvolt = <0x80>;
			};

			opp-355200000 {
				opp-hz = <0x0 0x152bec00>;
				opp-microvolt = <0x40>;
			};
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			operating-points-v2 = <0x161>;
			phandle = <0x335>;
		};

		gpu-bw-tbl {
			compatible = "operating-points-v2";
			phandle = <0x162>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-100 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-200 {
				opp-hz = <0x0 0x5f5>;
			};

			opp-300 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-451 {
				opp-hz = <0x0 0xd70>;
			};

			opp-547 {
				opp-hz = <0x0 0x104d>;
			};

			opp-681 {
				opp-hz = <0x0 0x144b>;
			};

			opp-768 {
				opp-hz = <0x0 0x16e3>;
			};

			opp-1017 {
				opp-hz = <0x0 0x1e4f>;
			};

			opp-1353 {
				opp-hz = <0x0 0x2852>;
			};

			opp-1555 {
				opp-hz = <0x0 0x2e57>;
			};

			opp-1804 {
				opp-hz = <0x0 0x35c3>;
			};
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			operating-points-v2 = <0x162>;
			phandle = <0x163>;
		};

		qcom,kgsl-3d0@5900000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			status = "ok";
			reg = <0x5900000 0x90000 0x5961000 0x800>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc";
			interrupts = <0x0 0xb1 0x4>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x0>;
			qcom,chipid = <0x7000200>;
			qcom,initial-pwrlevel = <0x6>;
			qcom,idle-timeout = <0x50>;
			qcom,ubwc-mode = <0x2>;
			qcom,min-access-length = <0x40>;
			qcom,highest-bank-bit = <0xe>;
			qcom,snapshot-size = <0x100000>;
			qcom,gpu-qdss-stm = <0xe1c0000 0x40000>;
			#cooling-cells = <0x2>;
			clocks = <0x39 0xa 0x39 0x7 0xd 0x13 0x39 0x1 0xd 0x57 0x39 0x4 0x39 0xd 0xa 0x52>;
			clock-names = "core_clk", "rbbmtimer_clk", "mem_clk", "iface_clk", "mem_iface_clk", "gmu_clk", "smmu_vote", "bimc_gpu_clk";
			qcom,gpubw-dev = <0x163>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x186a00 0x1a 0x200 0x0 0x249f00 0x1a 0x200 0x0 0x370dc0 0x1a 0x200 0x0 0x42c5c0 0x1a 0x200 0x0 0x532140 0x1a 0x200 0x0 0x5dc000 0x1a 0x200 0x0 0x7c2540 0x1a 0x200 0x0 0xa52940 0x1a 0x200 0x0 0xbdd1c0 0x1a 0x200 0x0 0xdc3700>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0x123>;
			vdd-supply = <0x164>;
			qcom,pm-qos-active-latency = <0x1a6>;
			qcom,pm-qos-wakeup-latency = <0x1a6>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x5>;
			nvmem-cells = <0x165>;
			nvmem-cell-names = "speed_bin";
			phandle = <0x21>;

			qcom,gpu-cx-ipeak {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-cx-ipeak";

				qcom,gpu-cx-ipeak@0 {
					qcom,gpu-cx-ipeak = <0x166 0x4>;
					qcom,gpu-cx-ipeak-freq = <0x3ca75800>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x0>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x1>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x2>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x3>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-mempools-lowmem {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools-lowmem";

				qcom,gpu-mempool@0 {
					reg = <0x0>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x1>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x2>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-allocate;
					qcom,mempool-max-pages = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x3>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-allocate;
					qcom,mempool-max-pages = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x0>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,gpu-bimc-interface-clk-freq = <0x2dc6c000>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x42f2ac00>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x3ca75800>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x36ee8000>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x325aa000>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x280de800>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = " \v ";
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0x152bec00>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0xec>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,gpu-bimc-interface-clk-freq = <0x2dc6c000>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x42f2ac00>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x3ca75800>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x36ee8000>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x325aa000>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x280de800>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = " \v ";
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0x152bec00>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0xb2>;
					qcom,initial-pwrlevel = <0x3>;
					qcom,ca-target-pwrlevel = <0x2>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x325aa000>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0x9>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x280de800>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = " \v ";
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x152bec00>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x8e>;
					qcom,initial-pwrlevel = <0x2>;
					qcom,ca-target-pwrlevel = <0x1>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x280de800>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = " \v ";
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x152bec00>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};
			};
		};

		qcom,kgsl-iommu@59a0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x59a0000 0x10000>;
			qcom,protect = <0xa0000 0x10000>;
			clocks = <0xd 0x13 0xd 0x57 0x39 0xd>;
			clock-names = "mem_clk", "mem_iface_clk", "smmu_vote";
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x336>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0x124 0x0 0x1>;
				qcom,iommu-dma = "disabled";
				qcom,gpu-offset = <0xa8000>;
				phandle = <0x337>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_secure";
				iommus = <0x124 0x2 0x0>;
				qcom,iommu-dma = "disabled";
				phandle = <0x338>;
			};
		};

		qcom,vidc@5a00000 {
			compatible = "qcom,msm-vidc", "qcom,scuba-vidc";
			status = "ok";
			reg = <0x5a00000 0x200000>;
			interrupts = <0x0 0xe1 0x4>;
			venus-supply = <0x14>;
			venus-core0-supply = <0x167>;
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk";
			clocks = <0xd 0x92 0xd 0x8d 0xd 0x8c 0xd 0x90 0xd 0x8a 0xd 0x8f>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk";
			qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x0>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00>;
			qcom,cx-ipeak-data = <0x166 0x6>;
			qcom,clock-freq-threshold = <0xe4e1c00>;
			phandle = <0x339>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-slave = <0x254>;
				qcom,mode = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "vidc-ar50-ddr";
				qcom,bus-range-kbps = <0x3e8 0x207880>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0xc 0x860 0x0 0xc 0x880 0x0>;
				qcom,iommu-dma-addr-pool = <0x70800000 0x6f800000>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0xc 0x861 0x4>;
				qcom,iommu-dma-addr-pool = <0x4b000000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x9>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x4b000000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0xc 0x863 0x0>;
				qcom,iommu-dma-addr-pool = <0x25800000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x25800000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0xc 0x804 0xe0>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xb>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x168>;

			vol_up {
				label = "vol_up";
				gpios = <0x50 0x60 0x1>;
				linux,input-type = <0x1>;
				linux,code = <0x73>;
				debounce-interval = <0xf>;
				linux,can-disable;
			};
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			qcom,use-psci;
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,pm-cluster@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "l2";
				qcom,psci-mode-shift = <0x4>;
				qcom,psci-mode-mask = <0xf>;

				qcom,pm-cluster-level@0 {
					reg = <0x0>;
					label = "l2-wfi";
					qcom,psci-mode = <0x1>;
					qcom,entry-latency-us = <0x26>;
					qcom,exit-latency-us = <0x33>;
					qcom,min-residency-us = <0x59>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x1>;
					label = "l2-rail-pc";
					qcom,psci-mode = <0x4>;
					qcom,entry-latency-us = <0x320>;
					qcom,exit-latency-us = <0x846>;
					qcom,min-residency-us = <0x1cd0>;
					qcom,min-child-idx = <0x1>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					qcom,cpu = <0x5 0x6 0x7 0x8>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x1>;
						qcom,entry-latency-us = <0x31>;
						qcom,exit-latency-us = <0x2a>;
						qcom,min-residency-us = <0x5b>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						label = "pc";
						qcom,psci-cpu-mode = <0x3>;
						qcom,entry-latency-us = <0x122>;
						qcom,exit-latency-us = <0x178>;
						qcom,min-residency-us = <0x49e>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@4600000 {
			compatible = "qcom,rpm-stats";
			reg = <0x4600000 0x1000 0x4690014 0x4 0x469001c 0x4>;
			reg-names = "phys_addr_base", "offset_addr", "heap_phys_addrbase";
			qcom,sleep-stats-version = <0x2>;
		};

		qcom,rpm-master-stats@45f0150 {
			compatible = "qcom,rpm-master-stats";
			reg = <0x45f0150 0x5000>;
			qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
			qcom,master-stats-version = <0x2>;
			qcom,master-offset = <0x1000>;
		};

		qcom,mdss_mdp {
			compatible = "qcom,sde-kms";
			reg = <0x5e00000 0x8f030 0x5eb0000 0x2008 0x5e8f000 0x2c 0xc125ba4 0x20>;
			reg-names = "mdp_phys", "vbif_phys", "sid_phys", "sde_imem_phys";
			clocks = <0xd 0x47 0xd 0x4a 0xd 0x4b 0xd 0x49 0x38 0x1 0x38 0x9 0x38 0xf 0x38 0xb>;
			clock-names = "gcc_iface", "gcc_bus", "throttle_clk", "div_clk", "iface_clk", "core_clk", "vsync_clk", "lut_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x0 0xf424000 0x124f800 0xb71b000>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x0 0x16e36000 0x124f800 0x16e36000>;
			sde-vdd-supply = <0xa6>;
			interrupts = <0x0 0xba 0x4>;
			interrupt-controller;
			#interrupt-cells = <0x1>;
			#power-domain-cells = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x494>;
			qcom,sde-ctl-off = <0x2000>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-ctl-display-pref = "primary";
			qcom,sde-mixer-off = <0x45000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0xfe4>;
			qcom,sde-intf-off = <0x0 0x6b800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "none", "dsi";
			qcom,sde-pp-off = <0x71000>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-dither-off = <0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig", "dma";
			qcom,sde-sspp-off = <0x5000 0x25000>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-xin-id = <0x0 0x1>;
			qcom,sde-sspp-excl-rect = <0x1 0x1>;
			qcom,sde-sspp-smart-dma-priority = <0x2 0x1>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-stage-base-layer;
			qcom,sde-max-per-pipe-bw-kbps = <0x2932e0 0x2932e0>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x2932e0 0x2932e0>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2ac 0x8>;
			qcom,sde-mixer-linewidth = <0x800>;
			qcom,sde-mixer-blendstages = <0x4>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-max-bw-low-kbps = <0x2932e0>;
			qcom,sde-max-bw-high-kbps = <0x2932e0>;
			qcom,sde-min-core-ib-kbps = <0x13d620>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-size = <0x2008>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-danger-lut = <0xff 0x0 0x0 0x0 0x0>;
			qcom,sde-safe-lut-linear = <0x0 0xfff0>;
			qcom,sde-qos-lut-linear = <0x0 0x112222 0x22335777>;
			qcom,sde-cdp-setting = <0x1 0x0>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-secure-sid-mask = <0x421>;
			qcom,sde-num-mnoc-ports = <0x1>;
			qcom,sde-axi-bus-width = <0x10>;
			phandle = <0x169>;

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "sde-vdd";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,smmu_sde_unsec_cb {
				compatible = "qcom,smmu_sde_unsec";
				iommus = <0xc 0x420 0x2>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-earlymap;
				phandle = <0x33a>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0xc 0x421 0x0>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				phandle = <0x33b>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x493e00 0x16 0x200 0x0 0x493e00>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};

			qcom,sde-limits {

				qcom,sde-linewidth-limits {
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-cases = "vig", "dma";
					qcom,sde-limit-ids = <0x1 0x2>;
					qcom,sde-limit-values = <0x1 0x870 0x2 0x870>;
				};

				qcom,sde-bw-limits {
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-cases = "per_vig_pipe", "per_dma_pipe", "total_max_bw", "camera_concurrency";
					qcom,sde-limit-ids = <0x1 0x2 0x4 0x8>;
					qcom,sde-limit-values = <0x1 0x2932e0 0x9 0x2932e0 0x2 0x2932e0 0xa 0x2932e0 0x4 0x2932e0 0xc 0x2932e0>;
				};
			};
		};

		qcom,mdss_dsi0_ctrl {
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			label = "dsi-ctrl-0";
			cell-index = <0x0>;
			reg = <0x5e94000 0x400 0x5f08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			interrupt-parent = <0x169>;
			interrupts = <0x4 0x0>;
			vdda-1p2-supply = <0x16a>;
			clocks = <0x38 0x3 0x38 0x4 0x38 0x6 0x38 0xd 0x38 0xe 0x38 0x7>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			phandle = <0x33c>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x12cc80>;
					qcom,supply-max-voltage = <0x140500>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0 {
			compatible = "qcom,dsi-phy-v2.0";
			label = "dsi-phy-0";
			cell-index = <0x0>;
			reg = <0x5e94400 0x588 0x5e01400 0x100 0x5e94200 0x100>;
			reg-names = "dsi_phy", "phy_clamp_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x35>;
			qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
			qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,panel-allow-phy-poweroff;
			phandle = <0x33d>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0x100>;
					qcom,supply-max-voltage = <0x1a0>;
					qcom,supply-off-min-voltage = <0x10>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi0_pll {
			compatible = "qcom,mdss_dsi_pll_14nm";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0x5e94400 0x588 0x5f03000 0x8 0x5e94200 0x100>;
			reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";
			clocks = <0x38 0x1>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			memory-region = <0x16b>;
			gdsc-supply = <0xa6>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x33e>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy0 {
			cell-index = <0x0>;
			compatible = "qcom,csiphy-v2.0", "qcom,csiphy";
			reg = <0x5c52000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x52000>;
			interrupts = <0x0 0x48 0x1>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr";
			gdscr-supply = <0x16c>;
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x16a>;
			clocks = <0xd 0x3d 0xd 0x1f 0xd 0x22 0xd 0x21>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-rates = <0x124f800 0x0 0x124f800 0x0 0xe4e1c00 0x0 0xbebc200 0x0 0x14584850 0x0 0xbebc200 0x0 0x16e36000 0x0 0x10059000 0x0>;
			qcom,cam-cx-ipeak = <0x166 0x8>;
			status = "ok";
			phandle = <0x33f>;
		};

		qcom,csiphy1 {
			cell-index = <0x1>;
			compatible = "qcom,csiphy-v2.0", "qcom,csiphy";
			reg = <0x5c53000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x53000>;
			interrupts = <0x0 0x49 0x1>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr";
			gdscr-supply = <0x16c>;
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x16a>;
			clocks = <0xd 0x3d 0xd 0x20 0xd 0x24 0xd 0x23>;
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-rates = <0x124f800 0x0 0x124f800 0x0 0xe4e1c00 0x0 0xbebc200 0x0 0x14584850 0x0 0xbebc200 0x0 0x16e36000 0x0 0x10059000 0x0>;
			qcom,cam-cx-ipeak = <0x166 0x8>;
			status = "ok";
			phandle = <0x340>;
		};

		qcom,cci0 {
			cell-index = <0x0>;
			compatible = "qcom,cci";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x5c1b000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x1b000>;
			interrupt-names = "cci";
			interrupts = <0x0 0xce 0x1>;
			status = "ok";
			gdscr-supply = <0x16c>;
			regulator-names = "gdscr";
			clocks = <0xd 0x1d 0xd 0x1e>;
			clock-names = "cci_0_clk", "cci_0_clk_src";
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "svs";
			clock-rates = <0x0 0x23c3460>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x16d 0x16e>;
			pinctrl-1 = <0x16f 0x170>;
			gpios = <0x50 0x16 0x0 0x50 0x17 0x0 0x50 0x1d 0x0 0x50 0x1e 0x0>;
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			phandle = <0x341>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x342>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x343>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x1>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x344>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x345>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_tfe {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xc 0x400 0x0>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				label = "tfe";

				iova-mem-map {
					phandle = <0x346>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ope {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xc 0x820 0x0 0xc 0x840 0x0>;
				qcom,iommu-faults = "non-fatal";
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				label = "ope", "ope-cdm0";

				iova-mem-map {
					phandle = <0x347>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xc 0x800 0x0>;
				label = "cpas-cdm0";
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x348>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,cam-cpas@5c11000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top", "cam_camnoc";
			reg = <0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x11000 0x13000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x9f 0x1>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x16c>;
			clock-names = "gcc_camss_ahb_clk", "gcc_camss_top_ahb_clk", "gcc_camss_top_ahb_clk_src", "gcc_camss_axi_clk", "gcc_camss_axi_clk_src", "gcc_camss_nrt_axi_clk", "gcc_camss_rt_axi_clk";
			clocks = <0xd 0x17 0xd 0x3e 0xd 0x3f 0xd 0x19 0xd 0x1a 0xd 0x2d 0xd 0x32>;
			src-clock-name = "gcc_camss_axi_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x124f800 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x8f0d180 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0>;
			clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			qcom,cam-cx-ipeak = <0x166 0x8>;
			control-camnoc-axi-clk;
			camnoc-bus-width = <0x20>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x208d5 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0>;
			vdd-corners = <0x10 0x30 0x40 0x50 0x60 0x80 0x90 0xc0 0xe0 0x100 0x140 0x150 0x180 0x1a0>;
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "lowsvs", "lowsvs", "svs", "svs_l1", "svs_l1", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			client-id-based;
			client-names = "csiphy0", "csiphy1", "cci0", "csid0", "csid1", "tfe0", "tfe1", "ope0", "cam-cdm-intf0", "cpas-cdm0", "ope-cdm0", "tpg0", "tpg1";

			camera-bus-nodes {

				level2-nodes {
					level-index = <0x2>;

					level2-rt0-rd-wr-sum {
						cell-index = <0x0>;
						node-name = "level2-rt0-rd-wr-sum";
						traffic-merge-type = <0x0>;
						qcom,axi-port-name = "cam_hf_0";
						ib-bw-voting-needed;
						phandle = <0x171>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_hf_0_mnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0xaa 0x200 0x0 0x0 0xaa 0x200 0x0 0x0>;
						};
					};

					level2-nrt0-rd-wr-sum {
						cell-index = <0x1>;
						node-name = "level2-nrt0-rd-wr-sum";
						traffic-merge-type = <0x0>;
						qcom,axi-port-name = "cam_sf_0";
						phandle = <0x172>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_sf_0_mnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
						};
					};
				};

				level1-nodes {
					level-index = <0x1>;
					camnoc-max-needed;

					level1-rt0-wr {
						cell-index = <0x2>;
						node-name = "level1-rt0-wr";
						parent-node = <0x171>;
						traffic-merge-type = <0x1>;
						phandle = <0x174>;
					};

					level1-nrt0-rd-wr {
						cell-index = <0x3>;
						node-name = "level1-nrt0-rd-wr";
						parent-node = <0x172>;
						traffic-merge-type = <0x1>;
						phandle = <0x173>;
					};
				};

				level0-nodes {
					level-index = <0x0>;

					ope0-all-wr {
						cell-index = <0x4>;
						node-name = "ope0-all-wr";
						client-name = "ope0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x42 0x43 0x44>;
						parent-node = <0x173>;
						phandle = <0x349>;
					};

					ope0-all-rd {
						cell-index = <0x5>;
						node-name = "ope0-all-rd";
						client-name = "ope0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						constituent-paths = <0x40 0x41>;
						parent-node = <0x173>;
						phandle = <0x34a>;
					};

					tfe0-all-wr {
						cell-index = <0x6>;
						node-name = "tfe0-all-wr";
						client-name = "tfe0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x4 0x5 0x6 0x7 0x1 0x2 0x3>;
						parent-node = <0x174>;
						phandle = <0x34b>;
					};

					tfe1-all-wr {
						cell-index = <0x7>;
						node-name = "tfe1-all-wr";
						client-name = "tfe1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x4 0x5 0x6 0x7 0x1 0x2 0x3>;
						parent-node = <0x174>;
						phandle = <0x34c>;
					};

					cpas-cdm0-all-rd {
						cell-index = <0x9>;
						node-name = "cpas-cdm0-all-rd";
						client-name = "cpas-cdm0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						parent-node = <0x173>;
						phandle = <0x34d>;
					};

					ope-cdm0-all-rd {
						cell-index = <0xa>;
						node-name = "ope-cdm0-all-rd";
						client-name = "ope-cdm0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						parent-node = <0x173>;
						phandle = <0x34e>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x0>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x2>;
			cdm-client-names = "vfe";
			status = "ok";
		};

		qcom,cpas-cdm0@5c23000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-cpas-cdm2_0";
			label = "cpas-cdm";
			reg = <0x5c23000 0x400>;
			reg-names = "cpas-cdm0";
			reg-cam-base = <0x23000>;
			interrupts = <0x0 0xcf 0x1>;
			interrupt-names = "cpas-cdm0";
			regulator-names = "camss";
			camss-supply = <0x16c>;
			clock-names = "cam_cc_cpas_top_ahb_clk";
			clocks = <0xd 0x3e>;
			clock-rates = <0x0>;
			clock-cntl-level = "svs";
			cdm-client-names = "tfe0", "tfe1";
			config-fifo;
			fifo-depths = <0x40 0x40 0x40 0x40>;
			status = "ok";
			phandle = <0x34f>;
		};

		qcom,ope-cdm0@5c42000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-ope-cdm2_0";
			label = "ope-cdm";
			reg = <0x5c42000 0x400>;
			reg-names = "ope-cdm0";
			reg-cam-base = <0x42000>;
			interrupts = <0x0 0xd0 0x1>;
			interrupt-names = "ope-cdm0";
			regulator-names = "camss";
			camss-supply = <0x16c>;
			clock-names = "ope_ahb_clk", "ope_clk_src", "ope_clk";
			clocks = <0xd 0x2e 0xd 0x31 0xd 0x30>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			cdm-client-names = "ope";
			config-fifo;
			fifo-depths = <0x40 0x40 0x40 0x40>;
			status = "ok";
			phandle = <0x350>;
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "tfe";
			status = "ok";
		};

		qcom,tfe_csid0@5c6e000 {
			cell-index = <0x0>;
			compatible = "qcom,csid530";
			reg-names = "csid", "top", "camnoc";
			reg = <0x5c6e000 0x1000 0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x6e000 0x11000 0x13000>;
			interrupt-names = "csid0";
			interrupts = <0x0 0xd2 0x1>;
			regulator-names = "camss";
			camss-supply = <0x16c>;
			clock-names = "tfe_csid_clk_src", "tfe_csid_clk", "cphy_rx_clk_src", "tfe_cphy_rx_clk", "tfe_clk_src", "tfe_clk";
			clocks = <0xd 0x37 0xd 0x36 0xd 0x3d 0xd 0x35 0xd 0x34 0xd 0x33>;
			clock-rates = <0xe4e1c00 0x0 0xe4e1c00 0x0 0xf424000 0x0 0x16e36000 0x0 0x14585555 0x0 0x1b774000 0x0 0x196a5900 0x0 0x16e36000 0x0 0x22551000 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "tfe_csid_clk_src";
			clock-control-debugfs = "true";
			qcom,cam-cx-ipeak = <0x166 0x8>;
			status = "ok";
			phandle = <0x351>;
		};

		qcom,tfe0@5c6e000 {
			cell-index = <0x0>;
			compatible = "qcom,tfe530";
			reg-names = "tfe0";
			reg = <0x5c6e000 0x5000>;
			reg-cam-base = <0x6e000>;
			interrupt-names = "tfe0";
			interrupts = <0x0 0xd3 0x1>;
			regulator-names = "camss";
			camss-supply = <0x16c>;
			clock-names = "tfe_clk_src", "tfe_clk";
			clocks = <0xd 0x34 0xd 0x33>;
			clock-rates = <0xf424000 0x0 0x1b774000 0x0 0x22551000 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "tfe_clk_src";
			clock-control-debugfs = "true";
			qcom,cam-cx-ipeak = <0x166 0x8>;
			status = "ok";
			phandle = <0x352>;
		};

		qcom,tfe_csid1@5c75000 {
			cell-index = <0x1>;
			compatible = "qcom,csid530";
			reg-names = "csid", "top", "camnoc";
			reg = <0x5c75000 0x1000 0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x75000 0x11000 0x13000>;
			interrupt-names = "csid1";
			interrupts = <0x0 0xd4 0x1>;
			regulator-names = "camss";
			camss-supply = <0x16c>;
			clock-names = "tfe_csid_clk_src", "tfe_csid_clk", "cphy_rx_clk_src", "tfe_cphy_rx_clk", "tfe_clk_src", "tfe_clk";
			clocks = <0xd 0x3c 0xd 0x3b 0xd 0x3d 0xd 0x3a 0xd 0x39 0xd 0x38>;
			clock-rates = <0xe4e1c00 0x0 0xe4e1c00 0x0 0xf424000 0x0 0x16e36000 0x0 0x14585555 0x0 0x1b774000 0x0 0x196a5900 0x0 0x16e36000 0x0 0x22551000 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "tfe_csid_clk_src";
			clock-control-debugfs = "true";
			qcom,cam-cx-ipeak = <0x166 0x8>;
			status = "ok";
			phandle = <0x353>;
		};

		qcom,tfe1@5c75000 {
			cell-index = <0x1>;
			compatible = "qcom,tfe530";
			reg-names = "tfe1";
			reg = <0x5c75000 0x5000>;
			reg-cam-base = <0x75000>;
			interrupt-names = "tfe1";
			interrupts = <0x0 0xd5 0x1>;
			regulator-names = "camss";
			camss-supply = <0x16c>;
			clock-names = "tfe_clk_src", "tfe_clk";
			clocks = <0xd 0x39 0xd 0x38>;
			clock-rates = <0xf424000 0x0 0x1b774000 0x0 0x22551000 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "tfe_clk_src";
			clock-control-debugfs = "true";
			qcom,cam-cx-ipeak = <0x166 0x8>;
			status = "ok";
			phandle = <0x354>;
		};

		qcom,tpg0@5c66000 {
			cell-index = <0x0>;
			compatible = "qcom,tpgv1";
			reg-names = "tpg0", "top";
			reg = <0x5c66000 0x400 0x5c11000 0x1000>;
			reg-cam-base = <0x66000 0x11000>;
			regulator-names = "camss";
			camss-supply = <0x16c>;
			clock-names = "cphy_rx_clk_src", "tfe_0_cphy_rx_clk", "gcc_camss_cphy_0_clk";
			clocks = <0xd 0x3d 0xd 0x35 0xd 0x1f>;
			clock-rates = <0xe4e1c00 0x0 0x0 0x14585555 0x0 0x0 0x16e36000 0x0 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "cphy_rx_clk_src";
			clock-control-debugfs = "false";
			status = "ok";
			phandle = <0x355>;
		};

		qcom,tpg0@5c68000 {
			cell-index = <0x1>;
			compatible = "qcom,tpgv1";
			reg-names = "tpg0", "top";
			reg = <0x5c68000 0x400 0x5c11000 0x1000>;
			reg-cam-base = <0x68000 0x11000>;
			regulator-names = "camss";
			camss-supply = <0x16c>;
			clock-names = "cphy_rx_clk_src", "tfe_1_cphy_rx_clk", "gcc_camss_cphy_1_clk";
			clocks = <0xd 0x3d 0xd 0x3a 0xd 0x20>;
			clock-rates = <0xe4e1c00 0x0 0x0 0x14585555 0x0 0x0 0x16e36000 0x0 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "cphy_rx_clk_src";
			clock-control-debugfs = "false";
			status = "ok";
			phandle = <0x356>;
		};

		qcom,cam-ope {
			compatible = "qcom,cam-ope";
			compat-hw-name = "qcom,ope";
			num-ope = <0x1>;
			status = "ok";
		};

		qcom,ope@0x5c42000 {
			cell-index = <0x0>;
			compatible = "qcom,ope";
			reg = <0x5c42000 0x400 0x5c42400 0x200 0x5c42600 0x200 0x5c42800 0x4400 0x5c46c00 0x190 0x5c46d90 0xa00>;
			reg-names = "ope_cdm", "ope_top", "ope_qos", "ope_pp", "ope_bus_rd", "ope_bus_wr";
			reg-cam-base = <0x42000 0x42400 0x42600 0x42800 0x46c00 0x46d90>;
			interrupts = <0x0 0xd1 0x1>;
			interrupt-names = "ope";
			regulator-names = "camss";
			camss-supply = <0x16c>;
			clock-names = "ope_ahb_clk_src", "ope_ahb_clk", "ope_clk_src", "ope_clk";
			clocks = <0xd 0x2f 0xd 0x2e 0xd 0x31 0xd 0x30>;
			clock-rates = <0xa37cadb 0x0 0xbebc200 0x0 0xa37cadb 0x0 0xfe3fe40 0x0 0xe4e1c00 0x0 0x1bb75640 0x0 0xe4e1c00 0x0 0x22921900 0x0>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ope_clk_src";
			clock-control-debugfs = "true";
			qcom,cam-cx-ipeak = <0x166 0x8>;
			status = "ok";
			phandle = <0x357>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x175 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x176 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		CPU1 = "/cpus/cpu@1";
		L1_I_1 = "/cpus/cpu@1/l1-icache";
		L1_D_1 = "/cpus/cpu@1/l1-dcache";
		CPU2 = "/cpus/cpu@2";
		L1_I_2 = "/cpus/cpu@2/l1-icache";
		L1_D_2 = "/cpus/cpu@2/l1-dcache";
		CPU3 = "/cpus/cpu@3";
		L1_I_3 = "/cpus/cpu@3/l1-icache";
		L1_D_3 = "/cpus/cpu@3/l1-dcache";
		firmware = "/firmware";
		hyp_region = "/reserved-memory/hyp_region@45700000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@45e00000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@45fff000";
		smem_region = "/reserved-memory/smem@46000000";
		pil_modem_mem = "/reserved-memory/modem_region@4ab00000";
		pil_video_mem = "/reserved-memory/pil_video_region@51400000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_region@51900000";
		pil_adsp_mem = "/reserved-memory/adsp_regions@51a00000";
		pil_ipa_fw_mem = "/reserved-memory/ips_fw_region@53600000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@53610000";
		pil_gpu_mem = "/reserved-memory/gpu_region@53615000";
		adsp_mem = "/reserved-memory/adsp_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		cont_splash_memory = "/reserved-memory/cont_splash_region@5c000000";
		dfps_data_memory = "/reserved-memory/dfps_data_region@5cf00000";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		tz_removed_region = "/reserved-memory/tz_removed_region@60000000";
		pimem_removed_region = "/reserved-memory/pimem_removed_region@60100000";
		soc = "/soc";
		slim_aud = "/soc/slim@a5c0000";
		btfmslim_codec = "/soc/slim@a5c0000/wcn3990";
		intc = "/soc/interrupt-controller@f200000";
		wakegic = "/soc/wake-gic";
		wakegpio = "/soc/wake-gpio";
		jtag_mm0 = "/soc/jtagmm@9040000";
		jtag_mm1 = "/soc/jtagmm@9140000";
		jtag_mm2 = "/soc/jtagmm@9240000";
		jtag_mm3 = "/soc/jtagmm@9340000";
		dcc = "/soc/dcc_v2@1be2000";
		qcom_hwkm = "/soc/hwkm@4440000";
		qcom_seecom = "/soc/qseecom@61800000";
		qcom_smcinvoke = "/soc/smcinvoke@61800000";
		qcom_tzlog = "/soc/tz-log@c125720";
		qcom_rng = "/soc/qrng@4453000";
		qcom_cedev = "/soc/qcedev@1b20000";
		qcom_crypto = "/soc/qcrypto@1b20000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		cpu_pmu = "/soc/cpu-pmu";
		eud = "/soc/qcom,msm-eud@1610000";
		wdog = "/soc/qcom,wdt@f017000";
		qfprom = "/soc/qfprom@1b40000";
		feat_conf5 = "/soc/qfprom@1b40000/feat_conf5@6018";
		gpu_speed_bin = "/soc/qfprom@1b40000/gpu_speed_bin@6006";
		adsp_variant = "/soc/qfprom@1b40000/adsp_variant@6011";
		cx_ipeak_lm = "/soc/cx_ipeak@3ed000";
		pil_modem = "/soc/qcom,mss@6080000";
		thermal_zones = "/soc/thermal-zones";
		pm2250_trip0 = "/soc/thermal-zones/pm2250-tz/trips/trip0";
		pm2250_trip1 = "/soc/thermal-zones/pm2250-tz/trips/trip1";
		pm2250_low_soc = "/soc/thermal-zones/soc/trips/low-soc";
		gpu_cxip_trip = "/soc/thermal-zones/gpu-step/trips/gpu-cxip-trip";
		gpu_step_trip = "/soc/thermal-zones/gpu-step/trips/gpu-trip";
		gpu_cx_mon = "/soc/thermal-zones/gpu-step/trips/gpu-cx-mon";
		cpu0_2_config = "/soc/thermal-zones/cpuss-0-step/trips/cpu-0-2-config";
		cpu1_3_config = "/soc/thermal-zones/cpuss-1-step/trips/cpu-1-3-config";
		mdm0_cx_mon = "/soc/thermal-zones/mdm-0-step/trips/mdm0-cx-mon";
		mdm1_cx_mon = "/soc/thermal-zones/mdm-1-step/trips/mdm1-cx-mon";
		mapss_trip = "/soc/thermal-zones/mapss-lowf/trips/mapss-trip";
		mapss_cap_trip = "/soc/thermal-zones/mapss-lowc/trips/mapss-cap-trip";
		tsens0 = "/soc/tsens@04410000";
		rpm_bus = "/soc/qcom,rpm-smd";
		VDD_CX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		VDD_GFX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		VDD_MSS_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		S2A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		pm2250_s2_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		VDD_CX_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		VDD_MSS_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		S2A_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		pm2250_s2_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		VDD_CX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		VDD_MSS_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		S2A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		pm2250_s2_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		cx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/cx-cdev-lvl";
		pm2250_s3 = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3";
		S3A = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3";
		pm2250_s4 = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		S4A = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		VDD_MX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level";
		L1A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level";
		pm2250_l1_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level";
		VDD_MX_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-floor-level";
		L1A_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-floor-level";
		pm2250_l1_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-floor-level";
		VDD_MX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level-ao";
		L1A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level-ao";
		pm2250_l1_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level-ao";
		mx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/mx-cdev-lvl";
		pm2250_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		L2A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		pm2250_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		L3A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		pm2250_l4 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		L4A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		pm2250_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		L5A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		pm2250_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		L6A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		pm2250_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		L7A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		WCSS_CX = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		VDD_LPI_CX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8-level";
		L8A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8-level";
		pm2250_l8_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8-level";
		VDD_LPI_MX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-level";
		L9A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-level";
		pm2250_l9_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-level";
		pm2250_l10 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		L10A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		pm2250_l11 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		L11A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		pm2250_l12 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		L12A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		pm2250_l13 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		L13A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		pm2250_l14 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		L14A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		pm2250_l15 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		L15A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		pm2250_l16 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		L16A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		pm2250_l17 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		L17A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		pm2250_l18 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		L18A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		pm2250_l19 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		L19A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		pm2250_l20 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		L20A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		pm2250_l21 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		L21A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		pm2250_l22 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		L22A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		sdhc_1 = "/soc/sdhci@4744000";
		sdhc_2 = "/soc/sdhci@4784000";
		xo_board = "/soc/clocks/xo-board";
		sleep_clk = "/soc/clocks/sleep-clk";
		rpmcc = "/soc/qcom,rpmcc";
		gcc = "/soc/qcom,gcc@1400000";
		dispcc = "/soc/qcom,dispcc@5f00000";
		gpucc = "/soc/qcom,gpucc@5990000";
		mccc_debug = "/soc/syscon@447d200";
		cpucc_debug = "/soc/syscon@f11101c";
		debugcc = "/soc/qcom,cc-debug";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		lmh_dcvs0 = "/soc/qcom,cpufreq-hw/qcom,limits-dcvs@f550800";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		cpu_cpu_ddr_bw = "/soc/qcom,cpu-cpu-ddr-bw";
		cpu_cpu_ddr_bwmon = "/soc/qcom,cpu-cpu-ddr-bwmon@01b8e200";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_cpu_ddr_lat = "/soc/qcom,cpu0-cpu-ddr-lat";
		cpu0_memlat_cpugrp = "/soc/qcom,cpu0-cpugrp";
		cpu0_cpu_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-ddr-latmon";
		cpu0_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-computemon";
		tcsr_mutex_block = "/soc/syscon@00340000";
		tcsr_mutex = "/soc/hwlock";
		smem = "/soc/qcom,smem";
		rpm_msg_ram = "/soc/memory@045f0000";
		apcs_glb = "/soc/mailbox@0f111000";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		spmi_bus = "/soc/qcom,spmi@1c40000";
		pm2250_revid = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,revid@100";
		pm2250_tz = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,temp-alarm@2400";
		pm2250_vadc = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/vadc@3100";
		pm2250_gpios = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/pinctrl@c000";
		skin_therm_default = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/pinctrl@c000/skin_therm/skin_therm_default";
		conn_therm_default = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/pinctrl@c000/conn_therm/conn_therm_default";
		pm2250_rtc = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,pm2250_rtc";
		pm2250_cdc = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,pm2250-cdc";
		pm2250_qg = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qpnp,qg";
		pm2250_charger = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,qpnp-smblite";
		pm2250_adc_tm_iio = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/adc_tm@3400";
		pm2250_1 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1";
		pm2250_vib = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,vibrator@5600";
		pm2250_pwm1 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,pwms@bc00";
		pm2250_pwm2 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,pwms@bd00";
		pm2250_pwm3 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,pwms@be00";
		pm2250_rg_leds = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,rg_leds";
		pm2250_flash = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300";
		pm2250_flash0 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300/qcom,flash_0";
		pm2250_torch0 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300/qcom,torch_0";
		pm2250_switch0 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300/qcom,led_switch_0";
		bcl_soc = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/bcl-soc";
		bluetooth = "/soc/bt_wcn3990";
		icnss = "/soc/qcom,icnss@C800000";
		ipa_hw = "/soc/qcom,ipa@0x5800000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		lmh_cpu_vdd = "/soc/qcom,lmh-cpu-vdd@f550800";
		cxip_cdev = "/soc/cxip-cdev@3ed000";
		apss_tgu = "/soc/tgu@9900000";
		csr = "/soc/csr@8001000";
		swao_csr = "/soc/csr@8a03000";
		stm = "/soc/stm@8002000";
		stm_out_funnel_in0 = "/soc/stm@8002000/port/endpoint";
		tpdm_center = "/soc/tpdm@8b58000";
		tpdm_dl_ct_out_tpda0 = "/soc/tpdm@8b58000/port/endpoint";
		tpdm_gpu = "/soc/tpdm@8940000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@8940000/port/endpoint";
		modem_rfxe = "/soc/modem_rfxe";
		modem_rxfe_out_funnel_in1 = "/soc/modem_rfxe/port/endpoint";
		audio_etm0 = "/soc/audio_etm0";
		audio_etm0_out_funnel_qatb = "/soc/audio_etm0/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm@8a26000";
		tpdm_lpass_out_funnel_qatb = "/soc/tpdm@8a26000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@8840000";
		tpdm_vsense_out_tpda7 = "/soc/tpdm@8840000/port/endpoint";
		tpdm_dcc = "/soc/tpdm@8870000";
		tpdm_dcc_out_tpda8 = "/soc/tpdm@8870000/port/endpoint";
		tpdm_prng = "/soc/tpdm@884c000";
		tpdm_prng_out_tpda10 = "/soc/tpdm@884c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@89d0000";
		tpdm_qm_out_tpda12 = "/soc/tpdm@89d0000/port/endpoint";
		tpdm_west = "/soc/tpdm@8a58000";
		tpdm_west_out_tpda13 = "/soc/tpdm@8a58000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@8850000";
		tpdm_pimem_out_tpda15 = "/soc/tpdm@8850000/port/endpoint";
		tpdm_mapss = "/soc/tpdm@8a01000";
		tpdm_mapss_out_tpda_mapss = "/soc/tpdm@8a01000/port/endpoint";
		tpdm_wcss = "/soc/tpdm@899c000";
		tpdm_wcss_silver_out_funnel_in1 = "/soc/tpdm@899c000/port/endpoint";
		modem_etm0 = "/soc/modem_etm0";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/port/endpoint";
		etm0 = "/soc/etm@9040000";
		etm0_out_funnel_apss0 = "/soc/etm@9040000/port/endpoint";
		etm1 = "/soc/etm@9140000";
		etm1_out_funnel_apss0 = "/soc/etm@9140000/port/endpoint";
		etm2 = "/soc/etm@9240000";
		etm2_out_funnel_apss0 = "/soc/etm@9240000/port/endpoint";
		etm3 = "/soc/etm@9340000";
		etm3_out_funnel_apss0 = "/soc/etm@9340000/port/endpoint";
		tpdm_actpm = "/soc/tpd@9830000";
		tpdm_actpm_out_tpda_actpm = "/soc/tpd@9830000/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@98a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@98a0000/port/endpoint";
		tpdm_apss = "/soc/tpdm@9860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@9860000/port/endpoint";
		funnel_apss0 = "/soc/funnel@9800000";
		funnel_apss0_out_funnel_in1 = "/soc/funnel@9800000/ports/port@0/endpoint";
		funnel_apss0_in_etm0 = "/soc/funnel@9800000/ports/port@1/endpoint";
		funnel_apss0_in_etm1 = "/soc/funnel@9800000/ports/port@2/endpoint";
		funnel_apss0_in_etm2 = "/soc/funnel@9800000/ports/port@3/endpoint";
		funnel_apss0_in_etm3 = "/soc/funnel@9800000/ports/port@4/endpoint";
		funnel_apss0_in_tpda_actpm = "/soc/funnel@9800000/ports/port@5/endpoint";
		funnel_apss0_in_tpda_llm_silver = "/soc/funnel@9800000/ports/port@6/endpoint";
		funnel_apss0_in_tpda_apss = "/soc/funnel@9800000/ports/port@7/endpoint";
		tpda_actpm = "/soc/tpda@9832000";
		tpda_actpm_out_funnel_apss0 = "/soc/tpda@9832000/ports/port@0/endpoint";
		tpda_actpm_in_tpdm_actpm = "/soc/tpda@9832000/ports/port@1/endpoint";
		tpda_apss = "/soc/tpda@9862000";
		tpda_apss_out_funnel_apss0 = "/soc/tpda@9862000/ports/port@0/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@9862000/ports/port@1/endpoint";
		tpda_llm_silver = "/soc/tpda@98c0000";
		tpda_llm_silver_out_funnel_apss0 = "/soc/tpda@98c0000/ports/port@0/endpoint";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@98c0000/ports/port@1/endpoint";
		tpda_mapss = "/soc/tpda@8a04000";
		tpda_mapss_out_funnel_in1 = "/soc/tpda@8a04000/ports/port@0/endpoint";
		tpda_mapss_in_tpdm_mapss = "/soc/tpda@8a04000/ports/port@1/endpoint";
		funnel_gpu = "/soc/funnel@8944000";
		funnel_gpu_out_tpda1 = "/soc/funnel@8944000/ports/port@0/endpoint";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@8944000/ports/port@1/endpoint";
		tpda = "/soc/tpda@8004000";
		tpda_out_funnel_qatb = "/soc/tpda@8004000/ports/port@0/endpoint";
		tpda0_in_tpdm_dl_ct = "/soc/tpda@8004000/ports/port@1/endpoint";
		tpda1_in_funnel_gpu = "/soc/tpda@8004000/ports/port@2/endpoint";
		tpda7_in_tpdm_vsense = "/soc/tpda@8004000/ports/port@3/endpoint";
		tpda8_in_tpdm_dcc = "/soc/tpda@8004000/ports/port@4/endpoint";
		tpda10_in_tpdm_prng = "/soc/tpda@8004000/ports/port@5/endpoint";
		tpda12_in_tpdm_qm = "/soc/tpda@8004000/ports/port@6/endpoint";
		tpda13_in_tpdm_west = "/soc/tpda@8004000/ports/port@7/endpoint";
		tpda15_in_tpdm_pimem = "/soc/tpda@8004000/ports/port@8/endpoint";
		funnel_qatb = "/soc/funnel@8005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@8005000/ports/port@0/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@8005000/ports/port@1/endpoint";
		funnel_qatb_in_tpdm_lpass = "/soc/funnel@8005000/ports/port@2/endpoint";
		funnel_qatb_in_audio_etm0 = "/soc/funnel@8005000/ports/port@3/endpoint";
		funnel_in0 = "/soc/funnel@8041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@8041000/ports/port@0/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@8041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@8041000/ports/port@2/endpoint";
		funnel_in1 = "/soc/funnel@8042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@8042000/ports/port@0/endpoint";
		funnel_in1_in_tpda_mapss = "/soc/funnel@8042000/ports/port@1/endpoint";
		funnel_in1_in_modem_rxfe = "/soc/funnel@8042000/ports/port@2/endpoint";
		funnel_in1_in_tpdm_wcss_silver = "/soc/funnel@8042000/ports/port@3/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@8042000/ports/port@4/endpoint";
		funnel_in1_in_funnel_apss0 = "/soc/funnel@8042000/ports/port@5/endpoint";
		funnel_merg = "/soc/funnel@8045000";
		funnel_merg_out_tmc_etf = "/soc/funnel@8045000/ports/port@0/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@8045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@8045000/ports/port@2/endpoint";
		tmc_etf = "/soc/tmc@8047000";
		tmc_etf_out_replicator_qdss = "/soc/tmc@8047000/ports/port@0/endpoint";
		tmc_etf_in_funnel_merg = "/soc/tmc@8047000/ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@8046000";
		replicator_qdss_out_tmc_etr = "/soc/replicator@8046000/ports/port@0/endpoint";
		replicator_qdss_in_tmc_etf = "/soc/replicator@8046000/ports/port@1/endpoint";
		tmc_etr = "/soc/tmc@8048000";
		tmc_etr_in_replicator_qdss = "/soc/tmc@8048000/ports/port@0/endpoint";
		cti_cortex_m3 = "/soc/cti@8b30000";
		cti_apss_cti0 = "/soc/cti@98e0000";
		cti_apss_cti1 = "/soc/cti@98f0000";
		cti_wcss_cti0 = "/soc/cti@89a4000";
		cti_wcss_cti1 = "/soc/cti@89a5000";
		cti_wcss_cti2 = "/soc/cti@89a6000";
		cti_lpass_lpi = "/soc/cti@8a21000";
		cti_lpass_q6 = "/soc/cti@8a2b000";
		cti_mss_q6 = "/soc/cti@8833000";
		cti_isdb_gpu = "/soc/cti@8941000";
		cti_mapss = "/soc/cti@8a02000";
		cti_dlct_cti0 = "/soc/cti@8b59000";
		cti_dlct_cti1 = "/soc/cti@8b5a000";
		cti_dlct_cti2 = "/soc/cti@8b5b000";
		cti_dlct_cti3 = "/soc/cti@8b5c000";
		cti0 = "/soc/cti@8010000";
		cti1 = "/soc/cti@8011000";
		cti2 = "/soc/cti@8012000";
		cti3 = "/soc/cti@8013000";
		cti4 = "/soc/cti@8014000";
		cti5 = "/soc/cti@8015000";
		cti6 = "/soc/cti@8016000";
		cti7 = "/soc/cti@8017000";
		cti8 = "/soc/cti@8018000";
		cti9 = "/soc/cti@8019000";
		cti10 = "/soc/cti@801a000";
		cti11 = "/soc/cti@801b000";
		cti12 = "/soc/cti@801c000";
		cti13 = "/soc/cti@801d000";
		cti14 = "/soc/cti@801e000";
		cti15 = "/soc/cti@801f000";
		tlmm = "/soc/pinctrl@500000";
		qupv3_se4_2uart_pins = "/soc/pinctrl@500000/qupv3_se4_2uart_pins";
		qupv3_se4_2uart_active = "/soc/pinctrl@500000/qupv3_se4_2uart_pins/qupv3_se4_2uart_active";
		qupv3_se4_2uart_sleep = "/soc/pinctrl@500000/qupv3_se4_2uart_pins/qupv3_se4_2uart_sleep";
		sdc1_clk_on = "/soc/pinctrl@500000/sdc1_clk_on";
		sdc1_clk_off = "/soc/pinctrl@500000/sdc1_clk_off";
		sdc1_cmd_on = "/soc/pinctrl@500000/sdc1_cmd_on";
		sdc1_cmd_off = "/soc/pinctrl@500000/sdc1_cmd_off";
		sdc1_data_on = "/soc/pinctrl@500000/sdc1_data_on";
		sdc1_data_off = "/soc/pinctrl@500000/sdc1_data_off";
		sdc1_rclk_on = "/soc/pinctrl@500000/sdc1_rclk_on";
		sdc1_rclk_off = "/soc/pinctrl@500000/sdc1_rclk_off";
		sdc2_clk_on = "/soc/pinctrl@500000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@500000/sdc2_clk_off";
		sdc2_cmd_on = "/soc/pinctrl@500000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@500000/sdc2_cmd_off";
		sdc2_data_on = "/soc/pinctrl@500000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@500000/sdc2_data_off";
		sdc2_cd_on = "/soc/pinctrl@500000/cd_on";
		sdc2_cd_off = "/soc/pinctrl@500000/cd_off";
		spkr_1_sd_n_sleep = "/soc/pinctrl@500000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@500000/spkr_1_sd_n/spkr_1_sd_n_active";
		fsa_usbc_ana_en = "/soc/pinctrl@500000/fsa_usbc_ana_en_n@102/fsa_usbc_ana_en";
		qupv3_se0_i2c_pins = "/soc/pinctrl@500000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@500000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@500000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@500000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@500000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@500000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@500000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@500000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@500000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@500000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@500000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@500000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@500000/nfc/nfc_enable_suspend";
		nfc_clk_req_active = "/soc/pinctrl@500000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@500000/nfc/nfc_clk_req_suspend";
		qupv3_se1_spi_pins = "/soc/pinctrl@500000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@500000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@500000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@500000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@500000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@500000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@500000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@500000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@500000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_4uart_pins = "/soc/pinctrl@500000/qupv3_se3_4uart_pins";
		qupv3_se3_default_ctsrtsrx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_default_ctsrtsrx";
		qupv3_se3_default_tx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_default_tx";
		qupv3_se3_ctsrx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_ctsrx";
		qupv3_se3_rts = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_rts";
		qupv3_se3_tx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_tx";
		qupv3_se5_i2c_pins = "/soc/pinctrl@500000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@500000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@500000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@500000/qupv3_se5_spi_pins";
		qupv3_se5_spi_active = "/soc/pinctrl@500000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@500000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		pmx_sde = "/soc/pinctrl@500000/pmx_sde";
		sde_dsi_active = "/soc/pinctrl@500000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@500000/pmx_sde/sde_dsi_suspend";
		sde_te_active = "/soc/pinctrl@500000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@500000/pmx_sde_te/sde_te_suspend";
		ts_int_active = "/soc/pinctrl@500000/pmx_ts_int_active/ts_int_active";
		ts_int_suspend = "/soc/pinctrl@500000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_active = "/soc/pinctrl@500000/pmx_ts_reset_active/ts_reset_active";
		ts_reset_suspend = "/soc/pinctrl@500000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_release = "/soc/pinctrl@500000/pmx_ts_release/ts_release";
		pm8008_interrupt = "/soc/pinctrl@500000/pm8008_interrupt";
		pm8008_active = "/soc/pinctrl@500000/pm8008_active";
		cci0_suspend = "/soc/pinctrl@500000/cci0_suspend";
		cci0_active = "/soc/pinctrl@500000/cci0_active";
		cci1_suspend = "/soc/pinctrl@500000/cci1_suspend";
		cci1_active = "/soc/pinctrl@500000/cci1_active";
		cam_sensor_mclk0_active = "/soc/pinctrl@500000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@500000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@500000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@500000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@500000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@500000/cam_sensor_mclk2_suspend";
		cam_sensor_rear0_reset_active = "/soc/pinctrl@500000/cam_sensor_rear0_reset_active";
		cam_sensor_rear0_reset_suspend = "/soc/pinctrl@500000/cam_sensor_rear0_reset_suspend";
		cam_sensor_rear1_reset_active = "/soc/pinctrl@500000/cam_sensor_rear1_reset_active";
		cam_sensor_rear1_reset_suspend = "/soc/pinctrl@500000/cam_sensor_rear1_reset_suspend";
		cam_sensor_front0_reset_active = "/soc/pinctrl@500000/cam_sensor_front0_reset_active";
		cam_sensor_front0_reset_suspend = "/soc/pinctrl@500000/cam_sensor_front0_reset_suspend";
		cam_sensor_csi_mux_oe_active = "/soc/pinctrl@500000/cam_sensor_csi_mux_oe_active";
		cam_sensor_csi_mux_oe_suspend = "/soc/pinctrl@500000/cam_sensor_csi_mux_oe_suspend";
		cam_sensor_csi_mux_sel_active = "/soc/pinctrl@500000/cam_sensor_csi_mux_sel_active";
		cam_sensor_csi_mux_sel_suspend = "/soc/pinctrl@500000/cam_sensor_csi_mux_sel_suspend";
		gpio_vol_up = "/soc/pinctrl@500000/gpio_vol_up";
		usb_id_interrupt = "/soc/pinctrl@500000/usb_id_interrupt";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		gcc_camss_top_gdsc = "/soc/qcom,gdsc@1458004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@141a004";
		gcc_vcodec0_gdsc = "/soc/qcom,gdsc@1458098";
		gcc_venus_gdsc = "/soc/qcom,gdsc@145807c";
		hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc = "/soc/qcom,gdsc@147d074";
		hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc = "/soc/qcom,gdsc@147d078";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@147d060";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@147d07c";
		mdss_core_gdsc = "/soc/qcom,gdsc@5f03000";
		gpu_cx_hw_ctrl = "/soc/syscon@5991540";
		gpu_gx_sw_reset = "/soc/syscon@5991008";
		gpu_gx_domain_addr = "/soc/syscon@5991508";
		gpu_cx_gdsc = "/soc/qcom,gdsc@599106c";
		gpu_gx_gdsc = "/soc/qcom,gdsc@599100c";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@4ac0000";
		gpi_dma0 = "/soc/qcom,gpi-dma@4a00000";
		qupv3_se4_2uart = "/soc/qcom,qup_uart@4a90000";
		qupv3_se0_i2c = "/soc/i2c@4a80000";
		qupv3_se0_spi = "/soc/spi@4a80000";
		qupv3_se1_i2c = "/soc/i2c@4a84000";
		fsa4480 = "/soc/i2c@4a84000/fsa4480@42";
		pm8008_8 = "/soc/i2c@4a84000/qcom,pm8008@8";
		pm8008_chip = "/soc/i2c@4a84000/qcom,pm8008@8/qcom,pm8008-chip@900";
		PM8008_EN = "/soc/i2c@4a84000/qcom,pm8008@8/qcom,pm8008-chip@900/qcom,pm8008-chip-en";
		pm8008_gpios = "/soc/i2c@4a84000/qcom,pm8008@8/pinctrl@c000";
		pm8008_gpio1_active = "/soc/i2c@4a84000/qcom,pm8008@8/pinctrl@c000/pm8008_gpio1_active";
		pm8008_9 = "/soc/i2c@4a84000/qcom,pm8008@9";
		pm8008_regulators = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator";
		L1P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l1@4000";
		L2P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l2@4100";
		L3P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l3@4200";
		L4P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l4@4300";
		L5P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l5@4400";
		L6P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l6@4400";
		L7P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l7@4400";
		qupv3_se1_spi = "/soc/spi@4a84000";
		qupv3_se2_i2c = "/soc/i2c@4a88000";
		qupv3_se2_spi = "/soc/spi@4a88000";
		qupv3_se3_4uart = "/soc/qcom,qup_uart@4a8c000";
		qupv3_se5_i2c = "/soc/i2c@4a94000";
		qupv3_se5_spi = "/soc/spi@4a94000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000";
		quat_mi2s_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sck/quat_mi2s_sck_sleep";
		quat_mi2s_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sck/quat_mi2s_sck_active";
		quat_mi2s_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_ws/quat_mi2s_ws_sleep";
		quat_mi2s_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_ws/quat_mi2s_ws_active";
		quat_mi2s_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		lpi_i2s1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
		lpi_i2s1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sck/lpi_i2s1_sck_active";
		lpi_i2s1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
		lpi_i2s1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_ws/lpi_i2s1_ws_active";
		lpi_i2s1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
		lpi_i2s1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
		lpi_i2s1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
		lpi_i2s1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
		lpi_i2s2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sck/lpi_i2s2_sck_sleep";
		lpi_i2s2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sck/lpi_i2s2_sck_active";
		lpi_i2s2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_ws/lpi_i2s2_ws_sleep";
		lpi_i2s2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_ws/lpi_i2s2_ws_active";
		lpi_i2s2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_sleep";
		lpi_i2s2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_active";
		lpi_i2s2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_sleep";
		lpi_i2s2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_active";
		lpi_i2s3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sck/lpi_i2s3_sck_sleep";
		lpi_i2s3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sck/lpi_i2s3_sck_active";
		lpi_i2s3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_ws/lpi_i2s3_ws_sleep";
		lpi_i2s3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_ws/lpi_i2s3_ws_active";
		lpi_i2s3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd0/lpi_i2s3_sd0_sleep";
		lpi_i2s3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd0/lpi_i2s3_sd0_active";
		lpi_i2s3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd1/lpi_i2s3_sd1_sleep";
		lpi_i2s3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd1/lpi_i2s3_sd1_active";
		quat_tdm_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sck/quat_tdm_sck_sleep";
		quat_tdm_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sck/quat_tdm_sck_active";
		quat_tdm_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_ws/quat_tdm_ws_sleep";
		quat_tdm_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_ws/quat_tdm_ws_active";
		quat_tdm_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd0/quat_tdm_sd0_sleep";
		quat_tdm_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd0/quat_tdm_sd0_active";
		quat_tdm_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd1/quat_tdm_sd1_sleep";
		quat_tdm_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd1/quat_tdm_sd1_active";
		quat_tdm_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd2/quat_tdm_sd2_sleep";
		quat_tdm_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd2/quat_tdm_sd2_active";
		quat_tdm_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd3/quat_tdm_sd3_sleep";
		quat_tdm_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd3/quat_tdm_sd3_active";
		lpi_tdm1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sck/lpi_tdm1_sck_sleep";
		lpi_tdm1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sck/lpi_tdm1_sck_active";
		lpi_tdm1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_ws/lpi_tdm1_ws_sleep";
		lpi_tdm1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_ws/lpi_tdm1_ws_active";
		lpi_tdm1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_sleep";
		lpi_tdm1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_active";
		lpi_tdm1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_sleep";
		lpi_tdm1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_active";
		lpi_tdm2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sck/lpi_tdm2_sck_sleep";
		lpi_tdm2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sck/lpi_tdm2_sck_active";
		lpi_tdm2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_ws/lpi_tdm2_ws_sleep";
		lpi_tdm2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_ws/lpi_tdm2_ws_active";
		lpi_tdm2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_sleep";
		lpi_tdm2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_active";
		lpi_tdm2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_sleep";
		lpi_tdm2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_active";
		lpi_tdm3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sck/lpi_tdm3_sck_sleep";
		lpi_tdm3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sck/lpi_tdm3_sck_active";
		lpi_tdm3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_ws/lpi_tdm3_ws_sleep";
		lpi_tdm3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_ws/lpi_tdm3_ws_active";
		lpi_tdm3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd0/lpi_tdm3_sd0_sleep";
		lpi_tdm3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd0/lpi_tdm3_sd0_active";
		lpi_tdm3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd1/lpi_tdm3_sd1_sleep";
		lpi_tdm3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd1/lpi_tdm3_sd1_active";
		quat_aux_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sck/quat_aux_sck_sleep";
		quat_aux_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sck/quat_aux_sck_active";
		quat_aux_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_ws/quat_aux_ws_sleep";
		quat_aux_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_ws/quat_aux_ws_active";
		quat_aux_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd0/quat_aux_sd0_sleep";
		quat_aux_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd0/quat_aux_sd0_active";
		quat_aux_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd1/quat_aux_sd1_sleep";
		quat_aux_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd1/quat_aux_sd1_active";
		quat_aux_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd2/quat_aux_sd2_sleep";
		quat_aux_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd2/quat_aux_sd2_active";
		quat_aux_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd3/quat_aux_sd3_sleep";
		quat_aux_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd3/quat_aux_sd3_active";
		lpi_aux1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sck/lpi_aux1_sck_sleep";
		lpi_aux1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sck/lpi_aux1_sck_active";
		lpi_aux1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_ws/lpi_aux1_ws_sleep";
		lpi_aux1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_ws/lpi_aux1_ws_active";
		lpi_aux1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd0/lpi_aux1_sd0_sleep";
		lpi_aux1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd0/lpi_aux1_sd0_active";
		lpi_aux1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd1/lpi_aux1_sd1_sleep";
		lpi_aux1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd1/lpi_aux1_sd1_active";
		lpi_aux2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sck/lpi_aux2_sck_sleep";
		lpi_aux2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sck/lpi_aux2_sck_active";
		lpi_aux2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_ws/lpi_aux2_ws_sleep";
		lpi_aux2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_ws/lpi_aux2_ws_active";
		lpi_aux2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd0/lpi_aux2_sd0_sleep";
		lpi_aux2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd0/lpi_aux2_sd0_active";
		lpi_aux2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd1/lpi_aux2_sd1_sleep";
		lpi_aux2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd1/lpi_aux2_sd1_active";
		lpi_aux3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sck/lpi_aux3_sck_sleep";
		lpi_aux3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sck/lpi_aux3_sck_active";
		lpi_aux3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_ws/lpi_aux3_ws_sleep";
		lpi_aux3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_ws/lpi_aux3_ws_active";
		lpi_aux3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd0/lpi_aux3_sd0_sleep";
		lpi_aux3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd0/lpi_aux3_sd0_active";
		lpi_aux3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd1/lpi_aux3_sd1_sleep";
		lpi_aux3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd1/lpi_aux3_sd1_active";
		tx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_clk_sleep";
		tx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_clk_active";
		tx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data1_sleep";
		tx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data1_active";
		tx_swr_data2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data2_sleep";
		tx_swr_data2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data2_active";
		rx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_clk_sleep";
		rx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_clk_active";
		rx_swr_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data_sleep";
		rx_swr_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data_active";
		rx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data1_sleep";
		rx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data1_active";
		cdc_dmic01_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_clk_active";
		cdc_dmic01_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_clk_sleep";
		cdc_dmic01_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_data_active";
		cdc_dmic01_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_data_sleep";
		cdc_dmic23_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_clk_active";
		cdc_dmic23_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_clk_sleep";
		cdc_dmic23_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_data_active";
		cdc_dmic23_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_data_sleep";
		wsa_mclk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/wsa_mclk_sleep";
		wsa_mclk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/wsa_mclk_active";
		cdc_dmic01_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic01_pinctrl";
		cdc_dmic23_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic23_pinctrl";
		rx_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/rx_swr_clk_data_pinctrl";
		va_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/va_swr_clk_data_pinctrl";
		wsa881x_analog_clk_gpio = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/msm_cdc_pinctrl@18";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@0a730000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@0a730000/va_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@0a600000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@0a600000/rx_swr_master";
		scuba_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		usb0 = "/soc/ssusb@4e00000";
		qusb_phy0 = "/soc/qusb@1613000";
		usb_qmp_phy = "/soc/ssphy@1615000";
		usb_nop_phy = "/soc/usb_nop_phy";
		kgsl_smmu = "/soc/kgsl-smmu@0x59a0000";
		gfx_0_tbu = "/soc/kgsl-smmu@0x59a0000/gfx_0_tbu@0x59c5000";
		apps_smmu = "/soc/apps-smmu@0xc600000";
		anoc_1_tbu = "/soc/apps-smmu@0xc600000/anoc_1_tbu@0xc785000";
		mm_rt_tbu = "/soc/apps-smmu@0xc600000/mm_rt_tbu@0xc789000";
		mm_nrt_tbu = "/soc/apps-smmu@0xc600000/mm_nrt_tbu@0xc78d000";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		fab_bimc = "/soc/ad-hoc-bus/fab-bimc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_qup_virt = "/soc/ad-hoc-bus/fab-qup_virt";
		fab_sys_noc = "/soc/ad-hoc-bus/fab-sys_noc";
		fab_mmnrt_virt = "/soc/ad-hoc-bus/fab-mmnrt_virt";
		fab_mmrt_virt = "/soc/ad-hoc-bus/fab-mmrt_virt";
		mas_apps_proc = "/soc/ad-hoc-bus/mas-apps-proc";
		mas_snoc_bimc_rt = "/soc/ad-hoc-bus/mas-snoc-bimc-rt";
		mas_snoc_bimc_nrt = "/soc/ad-hoc-bus/mas-snoc-bimc-nrt";
		mas_snoc_bimc = "/soc/ad-hoc-bus/mas-snoc-bimc";
		mas_tcu_0 = "/soc/ad-hoc-bus/mas-tcu-0";
		mas_snoc_cnoc = "/soc/ad-hoc-bus/mas-snoc-cnoc";
		mas_xm_dap = "/soc/ad-hoc-bus/mas-xm-dap";
		mas_crypto_c0 = "/soc/ad-hoc-bus/mas-crypto-c0";
		mas_qup_core_master_0 = "/soc/ad-hoc-bus/mas-qup-core-master-0";
		mas_qnm_camera_nrt = "/soc/ad-hoc-bus/mas-qnm-camera-nrt";
		mas_qnm_camera_rt = "/soc/ad-hoc-bus/mas-qnm-camera-rt";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus_cpu = "/soc/ad-hoc-bus/mas-qxm-venus-cpu";
		mas_snoc_cfg = "/soc/ad-hoc-bus/mas-snoc-cfg";
		mas_qhm_tic = "/soc/ad-hoc-bus/mas-qhm-tic";
		mas_anoc_snoc = "/soc/ad-hoc-bus/mas-anoc-snoc";
		mas_bimc_snoc = "/soc/ad-hoc-bus/mas-bimc-snoc";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qup0 = "/soc/ad-hoc-bus/mas-qhm-qup0";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc1 = "/soc/ad-hoc-bus/mas-xm-sdc1";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_qhm_qpic = "/soc/ad-hoc-bus/mas-qhm-qpic";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_bimc_snoc = "/soc/ad-hoc-bus/slv-bimc-snoc";
		slv_qhs_bimc_cfg = "/soc/ad-hoc-bus/slv-qhs-bimc-cfg";
		slv_qhs_camera_nrt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-nrt-throtle-cfg";
		slv_qhs_camera_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-rt-throttle-cfg";
		slv_qhs_camera_ss_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-ss-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_disp_ss_cfg = "/soc/ad-hoc-bus/slv-qhs-disp-ss-cfg";
		slv_qhs_display_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-throttle-cfg";
		slv_qhs_gpu_cfg = "/soc/ad-hoc-bus/slv-qhs-gpu-cfg";
		slv_qhs_hwkm = "/soc/ad-hoc-bus/slv-qhs-hwkm";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa_cfg = "/soc/ad-hoc-bus/slv-qhs-ipa-cfg";
		slv_qhs_lpass = "/soc/ad-hoc-bus/slv-qhs-lpass";
		slv_qhs_mesg_ram = "/soc/ad-hoc-bus/slv-qhs-mesg-ram";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_pka_wrapper = "/soc/ad-hoc-bus/slv-qhs-pka-wrapper";
		slv_qhs_pmic_arb = "/soc/ad-hoc-bus/slv-qhs-pmic-arb";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qm_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-cfg";
		slv_qhs_qm_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-mpu-cfg";
		slv_qhs_qpic = "/soc/ad-hoc-bus/slv-qhs-qpic";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_sdc1 = "/soc/ad-hoc-bus/slv-qhs-sdc1";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_snoc_cfg = "/soc/ad-hoc-bus/slv-snoc-cfg";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_usb3 = "/soc/ad-hoc-bus/slv-qhs-usb3";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-throttle-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_qup_core_slave_0 = "/soc/ad-hoc-bus/slv-qup-core-slave-0";
		slv_snoc_bimc_nrt = "/soc/ad-hoc-bus/slv-snoc-bimc-nrt";
		slv_snoc_bimc_rt = "/soc/ad-hoc-bus/slv-snoc-bimc-rt";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_snoc_cnoc = "/soc/ad-hoc-bus/slv-snoc-cnoc";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_snoc_bimc = "/soc/ad-hoc-bus/slv-snoc-bimc";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		slv_anoc_snoc = "/soc/ad-hoc-bus/slv-anoc-snoc";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		gpu_opp_table = "/soc/gpu-opp-table";
		msm_bus = "/soc/qcom,kgsl-busmon";
		gpu_bw_tbl = "/soc/gpu-bw-tbl";
		gpubw = "/soc/qcom,gpubw";
		msm_gpu = "/soc/qcom,kgsl-3d0@5900000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@59a0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_secure";
		msm_vidc = "/soc/qcom,vidc@5a00000";
		mdss_mdp = "/soc/qcom,mdss_mdp";
		smmu_sde_unsec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_unsec_cb";
		smmu_sde_sec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_sec_cb";
		mdss_dsi0 = "/soc/qcom,mdss_dsi0_ctrl";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi0_pll";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_cci0 = "/soc/qcom,cci0";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		tfe_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_tfe/iova-mem-map";
		ope_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ope/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		level2_rt0_rd_wr_sum = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level2-nodes/level2-rt0-rd-wr-sum";
		level2_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level2-nodes/level2-nrt0-rd-wr-sum";
		level1_rt0_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level1-nodes/level1-rt0-wr";
		level1_nrt0_rd_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level1-nodes/level1-nrt0-rd-wr";
		ope0_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope0-all-wr";
		ope0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope0-all-rd";
		tfe0_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe0-all-wr";
		tfe1_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe1-all-wr";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		ope_cdm0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope-cdm0-all-rd";
		cam_cpas_cdm = "/soc/qcom,cpas-cdm0@5c23000";
		cam_ope_cdm = "/soc/qcom,ope-cdm0@5c42000";
		cam_tfe_csid0 = "/soc/qcom,tfe_csid0@5c6e000";
		cam_tfe0 = "/soc/qcom,tfe0@5c6e000";
		cam_tfe_csid1 = "/soc/qcom,tfe_csid1@5c75000";
		cam_tfe1 = "/soc/qcom,tfe1@5c75000";
		cam_tfe_tpg0 = "/soc/qcom,tpg0@5c66000";
		cam_tfe_tpg1 = "/soc/qcom,tpg0@5c68000";
		ope = "/soc/qcom,ope@0x5c42000";
	};
};
