// Seed: 719491632
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  wire  id_4,
    input  tri   id_5,
    input  tri0  id_6,
    id_9,
    input  wire  id_7
);
  assign id_0 = id_7;
  id_10(
      id_6, id_7, 1, 1, -1, id_0, 1, -1, 1'b0, -1
  );
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wand id_5 = -1;
  id_6(
      id_1
  ); id_7(
      1
  );
  generate
    wire id_8;
  endgenerate
endmodule
