// Seed: 3668287537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  ;
  localparam id_8 = -1;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    output wire id_4,
    output tri id_5,
    input wor id_6,
    input tri id_7,
    output tri0 id_8,
    output wor id_9,
    output tri1 id_10,
    input supply1 id_11,
    input uwire id_12,
    output wor id_13
);
  logic id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  assign id_15 = id_1;
  assign id_13 = 1'b0;
  wire id_16;
  integer [1 : -1  *  1] id_17;
  ;
endmodule
