+-----------+----------+-------------+-----+------------------------+-------------------------------------+
| Port Name | Instance |   Port bits | Dir |            Remote port |                       Documentation |
+===========+==========+=============+=====+========================+=====================================+
|  CLKFBOUT |          |         2-3 |   > |       FPLL:FBCLK_IN_L0 |                                TODO |
+-----------+----------+-------------+-----+------------------------+-------------------------------------+
|    CLKPIN |          |         0-7 |   < |           GPIO:COMBOUT | Raising-edge clock pin to clock mux |
+-----------+----------+-------------+-----+------------------------+-------------------------------------+
|     IQCLK |          |         0-3 |   < | HSSI:PMA_REF_IQCLK_OUT |                                TODO |
+-----------+----------+-------------+-----+------------------------+-------------------------------------+
|     IQCLK |          |         6-9 |   < |  HSSI:PMA_RX_IQCLK_OUT |                                TODO |
+-----------+----------+-------------+-----+------------------------+-------------------------------------+
| IQTXRXCLK |          |         0-3 |   < | HSSI:PMA_IQTXRXCLK_PLD |                                TODO |
+-----------+----------+-------------+-----+------------------------+-------------------------------------+
|   NCLKPIN |          |         0-7 |   < |           GPIO:COMBOUT | Falling-edge clock pin to clock mux |
+-----------+----------+-------------+-----+------------------------+-------------------------------------+
|     PLLIN |          | 0-17, 19-20 |   < |           FPLL:PLLCOUT |                                TODO |
+-----------+----------+-------------+-----+------------------------+-------------------------------------+
|     PLLIN |          |         0-3 |   < |   HPS_CLOCKS:S2F_CLK_R |                                TODO |
+-----------+----------+-------------+-----+------------------------+-------------------------------------+
|    PLLMIN |          |         0-1 |   < |          FPLL:PLLMOUT0 |                                TODO |
+-----------+----------+-------------+-----+------------------------+-------------------------------------+
