LIBRARY	IEEE;
USE IEEE.std_logic_1164.all;

ENTITY seg15 IS
  PORT(
  ent: in std_logic_vector(7 downto 0);
  s: out std_logic_vector(20 downto 0)
  );
end seg15;
architecture arq_seg15 of seg15 is
begin 
  with ent select
  
  s <= "10000001000000" when "00000000",
       "10000001111001" when "00000001",
       "10000000100100" when "00000010",
       "10000000110000" when "00000011",
       "10000000011001" when "00000100",
       "10000000010010" when "00000101",
       "10000000000010" when "00000110",
       "10000001111000" when "00000111",
       "10000000000000" when "00001000",
       "10000000010000" when "00001001",
       
       "11110011000000" when "00001010",
       "11110011111001" when "00001011",
       "11110010100100" when "00001100",
       "11110010110000" when "00001101",
       "11110010011001" when "00001110",
       "11110010010010" when "00001111",
       "11110010000010" when "00010000",
       "11110011111000" when "00010001",
       "11110010000000" when "00010010",
       "11110010010000" when "00010011",
       
       "01001001000000" when "00010100",
       "01001001111001" when "00010101",
       "01001000100100" when "00010110",
       "01001000110000" when "00010111",
       "01001000011001" when "00011000",
       "01001000010010" when "00011001",
       "01001000000010" when "00011010",
       "01001001111000" when "00011011",
       "01001000000000" when "00011100",
       "01001000010000" when "00011101",
       
       "01111110111111" when others;
       
end arq_seg15;