// Seed: 1040977345
module module_0 (
    input  wire  id_0,
    output tri   id_1,
    output tri1  id_2,
    input  uwire id_3,
    input  uwire id_4
);
  logic id_6;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_3,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output wire id_2
    , id_8,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    input uwire id_6
);
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wand id_9 = -1'b0;
endmodule
module module_2 (
    output tri0 id_0,
    output wand id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4
    , id_17,
    output wand id_5,
    output wand id_6,
    output supply1 id_7,
    input supply1 id_8,
    input uwire id_9,
    output wor id_10,
    output tri id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wire id_14,
    output uwire id_15
);
  localparam id_18 = -1;
  assign module_0.id_1 = 0;
endmodule
