./syn_simv | tee syn_program.out
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09_Full64; Runtime version K-2015.09_Full64;  Oct 10 17:41 2015
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 207f100020bf0000 : 2341607923991379968
@@@ mem[    8] = 40230404203f0000 : 4621542058379640832
@@@ mem[   16] = 205f000020bf0000 : 2332583132550594560
@@@ mem[   24] = 205f0000205f0000 : 2332583132544303104
@@@ mem[   32] = 00000555205f0000 : 5863173455872
@@@
@@@
@@                  5320 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  50 cycles / 9 instrs = 5.555556 CPI
@@
@@  1470.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 257.
$finish at simulation time                 6320
           V C S   S i m u l a t i o n   R e p o r t 
Time: 632000 ps
CPU Time:      0.720 seconds;       Data structure size:   3.8Mb
Sat Oct 10 17:41:48 2015
