-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
-- Date        : Wed Mar 16 21:53:52 2022
-- Host        : BA3145WS15 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_snake_game_axi4_full_0_1_sim_netlist.vhdl
-- Design      : design_1_snake_game_axi4_full_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_collision is
  port (
    food_valid_out : out STD_LOGIC;
    respawn : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_y_reg[0][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[31][3]_0\ : out STD_LOGIC;
    \temp_food_x_reg[31][7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \snake_y_reg[0][0]_0\ : out STD_LOGIC;
    \temp_food_y_reg[0][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[0][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_x_reg[19][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[18][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \snake_y_reg[0][6]\ : out STD_LOGIC;
    \temp_food_y_reg[17][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[17][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[17][7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_x_reg[16][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[15][4]_0\ : out STD_LOGIC;
    \temp_food_x_reg[15][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[15][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[14][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[13][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \snake_y_reg[0][0]_1\ : out STD_LOGIC;
    \temp_food_y_reg[10][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[10][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[10][7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_x_reg[7][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \snake_y_reg[0][6]_0\ : out STD_LOGIC;
    \temp_food_y_reg[6][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[6][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[6][7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_x_reg[5][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[2][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \snake_y_reg[0][0]_2\ : out STD_LOGIC;
    \temp_food_y_reg[21][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[21][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[21][7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \snake_y_reg[0][6]_1\ : out STD_LOGIC;
    \temp_food_y_reg[22][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[22][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[22][7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_x_reg[26][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[27][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[28][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y_reg[29][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_y_reg[0][6]_2\ : out STD_LOGIC;
    \temp_food_x_reg[29][5]_0\ : out STD_LOGIC;
    \temp_food_x_reg[29][7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \size_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \temp_food_y_reg[15][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    snake_1_dead_reg_0 : in STD_LOGIC;
    \size_reg[2]_0\ : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \temp_food_y_reg[30][0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \size_reg[0]_0\ : in STD_LOGIC;
    food_received : in STD_LOGIC;
    size0 : in STD_LOGIC;
    \temp_food_x_reg[3][0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \temp_food_x_reg[19][0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_y_reg[6][6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[18][0]_0\ : in STD_LOGIC;
    \size_reg[0]_1\ : in STD_LOGIC;
    \size_reg[0]_2\ : in STD_LOGIC;
    \temp_food_y_reg[15][6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[16][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[14][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[13][0]_0\ : in STD_LOGIC;
    \temp_food_y_reg[10][6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \size[5]_i_8_0\ : in STD_LOGIC;
    \temp_food_x_reg[7][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[5][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[2][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[1][0]_0\ : in STD_LOGIC;
    \temp_food_y_reg[26][0]_0\ : in STD_LOGIC;
    \temp_food_y_reg[27][0]_0\ : in STD_LOGIC;
    \temp_food_y_reg[28][0]_0\ : in STD_LOGIC;
    \temp_food_x_reg[31][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    new_food_y : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_food_x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \temp_food_x_reg[21][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[22][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[29][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_collision;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_collision is
  signal food_valid_i_10_n_0 : STD_LOGIC;
  signal food_valid_i_1_n_0 : STD_LOGIC;
  signal food_valid_i_3_n_0 : STD_LOGIC;
  signal food_valid_i_4_n_0 : STD_LOGIC;
  signal food_valid_i_9_n_0 : STD_LOGIC;
  signal \^food_valid_out\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in_0 : STD_LOGIC;
  signal \^respawn\ : STD_LOGIC;
  signal size111_out : STD_LOGIC;
  signal size114_out : STD_LOGIC;
  signal size117_out : STD_LOGIC;
  signal size120_out : STD_LOGIC;
  signal size126_out : STD_LOGIC;
  signal size129_out : STD_LOGIC;
  signal size132_out : STD_LOGIC;
  signal size138_out : STD_LOGIC;
  signal size141_out : STD_LOGIC;
  signal size144_out : STD_LOGIC;
  signal size147_out : STD_LOGIC;
  signal size153_out : STD_LOGIC;
  signal size159_out : STD_LOGIC;
  signal size162_out : STD_LOGIC;
  signal size18_out : STD_LOGIC;
  signal \size[5]_i_136_n_0\ : STD_LOGIC;
  signal \size[5]_i_137_n_0\ : STD_LOGIC;
  signal \size[5]_i_138_n_0\ : STD_LOGIC;
  signal \size[5]_i_139_n_0\ : STD_LOGIC;
  signal \size[5]_i_140_n_0\ : STD_LOGIC;
  signal \size[5]_i_14_n_0\ : STD_LOGIC;
  signal \size[5]_i_15_n_0\ : STD_LOGIC;
  signal \size[5]_i_16_n_0\ : STD_LOGIC;
  signal \size[5]_i_17_n_0\ : STD_LOGIC;
  signal \size[5]_i_18_n_0\ : STD_LOGIC;
  signal \size[5]_i_1_n_0\ : STD_LOGIC;
  signal \size[5]_i_2_n_0\ : STD_LOGIC;
  signal \size[5]_i_43_n_0\ : STD_LOGIC;
  signal \size[5]_i_44_n_0\ : STD_LOGIC;
  signal \size[5]_i_45_n_0\ : STD_LOGIC;
  signal \size[5]_i_46_n_0\ : STD_LOGIC;
  signal \size[5]_i_47_n_0\ : STD_LOGIC;
  signal \size[5]_i_5_n_0\ : STD_LOGIC;
  signal \size[5]_i_6_n_0\ : STD_LOGIC;
  signal \size[5]_i_7_n_0\ : STD_LOGIC;
  signal \size[5]_i_8_n_0\ : STD_LOGIC;
  signal \^size_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[0]_3\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \temp_food_x_reg[10]_23\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \temp_food_x_reg[11]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[12]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[13]_29\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[14]_31\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[15]_33\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[16]_35\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[17]_37\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \temp_food_x_reg[18]_39\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[19]_41\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[1]_5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[20]_43\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[21]_45\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \temp_food_x_reg[22]_47\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \temp_food_x_reg[23]_49\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[24]_51\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[25]_53\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[26]_55\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[27]_57\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[28]_59\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[29]_61\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \temp_food_x_reg[2]_7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[30]_63\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[31]_1\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \temp_food_x_reg[3]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[4]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[5]_13\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[6]_15\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \temp_food_x_reg[7]_17\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_food_x_reg[8]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[9]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_y[0][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[11][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[12][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[13][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[14][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[16][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[18][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[19][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[1][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[20][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[23][6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[24][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[25][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[26][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[27][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[28][6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[2][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[30][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[3][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[4][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[5][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[7][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[8][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[9][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y_reg[0]_2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[10]_22\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[11]_24\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[12]_26\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[13]_28\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[14]_30\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[16]_34\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[17]_36\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[18]_38\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[19]_40\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[1]_4\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[20]_42\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[21]_44\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[22]_46\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[23]_48\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[24]_50\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[25]_52\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[26]_54\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[27]_56\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[28]_58\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^temp_food_y_reg[29][2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \temp_food_y_reg[29]_60\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[2]_6\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[30]_62\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[31]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[3]_8\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[4]_10\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[5]_12\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[6]_14\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[7]_16\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[8]_18\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[9]_20\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \size[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \size[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \size[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \size[4]_i_1\ : label is "soft_lutpair33";
begin
  food_valid_out <= \^food_valid_out\;
  respawn <= \^respawn\;
  \size_reg[5]_0\(5 downto 0) <= \^size_reg[5]_0\(5 downto 0);
  \temp_food_y_reg[29][2]_0\(0) <= \^temp_food_y_reg[29][2]_0\(0);
food_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8B8F8FCF8B8F8B8"
    )
        port map (
      I0 => \size_reg[0]_0\,
      I1 => resetn,
      I2 => \^food_valid_out\,
      I3 => food_valid_i_3_n_0,
      I4 => food_received,
      I5 => food_valid_i_4_n_0,
      O => food_valid_i_1_n_0
    );
food_valid_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[31]_0\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[31]_0\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => food_valid_i_10_n_0
    );
food_valid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \size[5]_i_8_n_0\,
      I1 => \size[5]_i_5_n_0\,
      I2 => food_received,
      I3 => size0,
      I4 => \size[5]_i_6_n_0\,
      I5 => \size[5]_i_7_n_0\,
      O => food_valid_i_3_n_0
    );
food_valid_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \size[5]_i_8_n_0\,
      I1 => \size[5]_i_7_n_0\,
      I2 => \size[5]_i_6_n_0\,
      I3 => size0,
      I4 => \size[5]_i_5_n_0\,
      O => food_valid_i_4_n_0
    );
food_valid_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(0),
      I1 => \temp_food_y_reg[31]_0\(0),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[31]_0\(6),
      I4 => food_valid_i_9_n_0,
      I5 => food_valid_i_10_n_0,
      O => \snake_y_reg[0][0]\
    );
food_valid_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[31]_1\(3),
      I1 => \temp_food_x_reg[3][0]_0\(3),
      I2 => \temp_food_x_reg[3][0]_0\(5),
      I3 => \temp_food_x_reg[31]_1\(5),
      I4 => \temp_food_x_reg[3][0]_0\(4),
      I5 => \temp_food_x_reg[31]_1\(4),
      O => \temp_food_x_reg[31][3]_0\
    );
food_valid_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[31]_0\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[31]_0\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => food_valid_i_9_n_0
    );
food_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => food_valid_i_1_n_0,
      Q => \^food_valid_out\,
      R => '0'
    );
\size[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^size_reg[5]_0\(0),
      O => p_0_in(0)
    );
\size[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^size_reg[5]_0\(0),
      I1 => \^size_reg[5]_0\(1),
      O => p_0_in(1)
    );
\size[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^size_reg[5]_0\(2),
      I1 => \^size_reg[5]_0\(1),
      I2 => \^size_reg[5]_0\(0),
      O => p_0_in(2)
    );
\size[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^size_reg[5]_0\(3),
      I1 => \^size_reg[5]_0\(0),
      I2 => \^size_reg[5]_0\(1),
      I3 => \^size_reg[5]_0\(2),
      O => p_0_in(3)
    );
\size[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^size_reg[5]_0\(4),
      I1 => \^size_reg[5]_0\(2),
      I2 => \^size_reg[5]_0\(1),
      I3 => \^size_reg[5]_0\(0),
      I4 => \^size_reg[5]_0\(3),
      O => p_0_in(4)
    );
\size[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \size[5]_i_2_n_0\,
      I1 => \size_reg[2]_0\,
      I2 => resetn,
      O => \size[5]_i_1_n_0\
    );
\size[5]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[25]_52\(6),
      I1 => \temp_food_y_reg[30][0]_0\(6),
      I2 => \temp_food_y_reg[25]_52\(0),
      I3 => \temp_food_y_reg[30][0]_0\(0),
      O => \size[5]_i_136_n_0\
    );
\size[5]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[12]_26\(6),
      I1 => \temp_food_y_reg[30][0]_0\(6),
      I2 => \temp_food_y_reg[12]_26\(0),
      I3 => \temp_food_y_reg[30][0]_0\(0),
      O => \size[5]_i_137_n_0\
    );
\size[5]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30]_62\(6),
      I1 => \temp_food_y_reg[30][0]_0\(6),
      I2 => \temp_food_y_reg[30]_62\(0),
      I3 => \temp_food_y_reg[30][0]_0\(0),
      O => \size[5]_i_138_n_0\
    );
\size[5]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[29]_60\(0),
      I1 => \temp_food_y_reg[30][0]_0\(0),
      I2 => \temp_food_y_reg[29]_60\(6),
      I3 => \temp_food_y_reg[30][0]_0\(6),
      O => \size[5]_i_139_n_0\
    );
\size[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_2_n_0\,
      I1 => \temp_food_y[27][6]_i_2_n_0\,
      I2 => size18_out,
      I3 => size159_out,
      O => \size[5]_i_14_n_0\
    );
\size[5]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[4]_10\(6),
      I1 => \temp_food_y_reg[30][0]_0\(6),
      I2 => \temp_food_y_reg[4]_10\(0),
      I3 => \temp_food_y_reg[30][0]_0\(0),
      O => \size[5]_i_140_n_0\
    );
\size[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_2_n_0\,
      I1 => \temp_food_y[25][6]_i_2_n_0\,
      I2 => \size[5]_i_43_n_0\,
      I3 => size138_out,
      I4 => \temp_food_y[12][6]_i_2_n_0\,
      I5 => \size[5]_i_44_n_0\,
      O => \size[5]_i_15_n_0\
    );
\size[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D0D000D"
    )
        port map (
      I0 => \temp_food_y[30][6]_i_2_n_0\,
      I1 => \size[5]_i_45_n_0\,
      I2 => size129_out,
      I3 => \size[5]_i_8_0\,
      I4 => \size[5]_i_46_n_0\,
      I5 => size126_out,
      O => \size[5]_i_16_n_0\
    );
\size[5]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0900"
    )
        port map (
      I0 => \temp_food_y_reg[14]_30\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y[14][6]_i_3_n_0\,
      I3 => \temp_food_y[14][6]_i_2_n_0\,
      I4 => size144_out,
      O => \size[5]_i_17_n_0\
    );
\size[5]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => size114_out,
      I1 => size153_out,
      I2 => \temp_food_y[4][6]_i_2_n_0\,
      I3 => \size[5]_i_47_n_0\,
      I4 => \temp_food_y_reg[15][6]_1\(0),
      O => \size[5]_i_18_n_0\
    );
\size[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \size_reg[0]_0\,
      I1 => \size[5]_i_5_n_0\,
      I2 => size0,
      I3 => \size[5]_i_6_n_0\,
      I4 => \size[5]_i_7_n_0\,
      I5 => \size[5]_i_8_n_0\,
      O => \size[5]_i_2_n_0\
    );
\size[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^size_reg[5]_0\(5),
      I1 => \^size_reg[5]_0\(3),
      I2 => \^size_reg[5]_0\(0),
      I3 => \^size_reg[5]_0\(1),
      I4 => \^size_reg[5]_0\(2),
      I5 => \^size_reg[5]_0\(4),
      O => p_0_in(5)
    );
\size[5]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \temp_food_y_reg[25]_52\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y[25][6]_i_7_n_0\,
      I3 => \temp_food_y[25][6]_i_6_n_0\,
      I4 => \size[5]_i_136_n_0\,
      O => \size[5]_i_43_n_0\
    );
\size[5]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \temp_food_y_reg[12]_26\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y[12][6]_i_7_n_0\,
      I3 => \temp_food_y[12][6]_i_6_n_0\,
      I4 => \size[5]_i_137_n_0\,
      O => \size[5]_i_44_n_0\
    );
\size[5]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \temp_food_y_reg[30]_62\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y[30][6]_i_7_n_0\,
      I3 => \temp_food_y[30][6]_i_6_n_0\,
      I4 => \size[5]_i_138_n_0\,
      O => \size[5]_i_45_n_0\
    );
\size[5]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \^temp_food_y_reg[29][2]_0\(0),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y[29][6]_i_7_n_0\,
      I3 => \temp_food_y[29][6]_i_6_n_0\,
      I4 => \size[5]_i_139_n_0\,
      O => \size[5]_i_46_n_0\
    );
\size[5]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \temp_food_y_reg[4]_10\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y[4][6]_i_7_n_0\,
      I3 => \temp_food_y[4][6]_i_6_n_0\,
      I4 => \size[5]_i_140_n_0\,
      O => \size[5]_i_47_n_0\
    );
\size[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \temp_food_y[24][6]_i_2_n_0\,
      I1 => \temp_food_y[23][6]_i_2_n_0\,
      I2 => size132_out,
      I3 => \temp_food_y_reg[10][6]_0\(0),
      O => \size[5]_i_5_n_0\
    );
\size[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => size162_out,
      I1 => \temp_food_y[20][6]_i_2_n_0\,
      O => \size[5]_i_6_n_0\
    );
\size[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => E(0),
      I1 => size111_out,
      I2 => \temp_food_y_reg[6][6]_0\(0),
      I3 => size120_out,
      I4 => \size[5]_i_14_n_0\,
      O => \size[5]_i_7_n_0\
    );
\size[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \size[5]_i_15_n_0\,
      I1 => \size[5]_i_16_n_0\,
      I2 => \size_reg[0]_1\,
      I3 => \size_reg[0]_2\,
      I4 => \size[5]_i_17_n_0\,
      I5 => \size[5]_i_18_n_0\,
      O => \size[5]_i_8_n_0\
    );
\size_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \size[5]_i_2_n_0\,
      D => p_0_in(0),
      Q => \^size_reg[5]_0\(0),
      S => \size[5]_i_1_n_0\
    );
\size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \size[5]_i_2_n_0\,
      D => p_0_in(1),
      Q => \^size_reg[5]_0\(1),
      R => \size[5]_i_1_n_0\
    );
\size_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \size[5]_i_2_n_0\,
      D => p_0_in(2),
      Q => \^size_reg[5]_0\(2),
      S => \size[5]_i_1_n_0\
    );
\size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \size[5]_i_2_n_0\,
      D => p_0_in(3),
      Q => \^size_reg[5]_0\(3),
      R => \size[5]_i_1_n_0\
    );
\size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \size[5]_i_2_n_0\,
      D => p_0_in(4),
      Q => \^size_reg[5]_0\(4),
      R => \size[5]_i_1_n_0\
    );
\size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \size[5]_i_2_n_0\,
      D => p_0_in(5),
      Q => \^size_reg[5]_0\(5),
      R => \size[5]_i_1_n_0\
    );
snake_1_dead_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => snake_1_dead_reg_0,
      Q => \^respawn\,
      R => '0'
    );
\snake_x[63][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^respawn\,
      I1 => resetn,
      O => SR(0)
    );
\temp_food_x_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size0,
      D => new_food_x(0),
      Q => \temp_food_x_reg[0][7]_0\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size0,
      D => new_food_x(1),
      Q => \temp_food_x_reg[0][7]_0\(1),
      R => p_0_in_0
    );
\temp_food_x_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size0,
      D => new_food_x(2),
      Q => \temp_food_x_reg[0]_3\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size0,
      D => new_food_x(3),
      Q => \temp_food_x_reg[0]_3\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size0,
      D => new_food_x(4),
      Q => \temp_food_x_reg[0][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size0,
      D => new_food_x(5),
      Q => \temp_food_x_reg[0]_3\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size0,
      D => new_food_x(6),
      Q => \temp_food_x_reg[0][7]_0\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size0,
      D => new_food_x(7),
      Q => \temp_food_x_reg[0][7]_0\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[10][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_x(0),
      Q => \temp_food_x_reg[10][7]_0\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[10][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_x(1),
      Q => \temp_food_x_reg[10][7]_0\(1),
      S => p_0_in_0
    );
\temp_food_x_reg[10][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_x(2),
      Q => \temp_food_x_reg[10]_23\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_x(3),
      Q => \temp_food_x_reg[10]_23\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[10][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_x(4),
      Q => \temp_food_x_reg[10][7]_0\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[10][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_x(5),
      Q => \temp_food_x_reg[10]_23\(5),
      S => p_0_in_0
    );
\temp_food_x_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_x(6),
      Q => \temp_food_x_reg[10][7]_0\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_x(7),
      Q => \temp_food_x_reg[10][7]_0\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[11]_25\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[11]_25\(1),
      R => p_0_in_0
    );
\temp_food_x_reg[11][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[11]_25\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[11][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[11]_25\(3),
      S => p_0_in_0
    );
\temp_food_x_reg[11][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[11]_25\(4),
      S => p_0_in_0
    );
\temp_food_x_reg[11][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[11]_25\(5),
      S => p_0_in_0
    );
\temp_food_x_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[11]_25\(6),
      R => p_0_in_0
    );
\temp_food_x_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[11]_25\(7),
      R => p_0_in_0
    );
\temp_food_x_reg[12][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[12]_27\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[12]_27\(1),
      R => p_0_in_0
    );
\temp_food_x_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[12]_27\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[12]_27\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[12]_27\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[12]_27\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[12][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[12]_27\(6),
      S => p_0_in_0
    );
\temp_food_x_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[12]_27\(7),
      R => p_0_in_0
    );
\temp_food_x_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[13]_29\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[13][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[13][7]_0\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[13][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[13]_29\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[13]_29\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[13]_29\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[13]_29\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[13][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[13][7]_0\(1),
      S => p_0_in_0
    );
\temp_food_x_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[13][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[14][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[14]_31\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[14][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[14][7]_0\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[14]_31\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[14][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[14]_31\(3),
      S => p_0_in_0
    );
\temp_food_x_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[14]_31\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[14]_31\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[14][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[14][7]_0\(1),
      S => p_0_in_0
    );
\temp_food_x_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[14][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_x(0),
      Q => \temp_food_x_reg[15]_33\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_x(1),
      Q => \temp_food_x_reg[15][7]_0\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_x(2),
      Q => \temp_food_x_reg[15]_33\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_x(3),
      Q => \temp_food_x_reg[15]_33\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[15][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_x(4),
      Q => \temp_food_x_reg[15]_33\(4),
      S => p_0_in_0
    );
\temp_food_x_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_x(5),
      Q => \temp_food_x_reg[15]_33\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[15][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_x(6),
      Q => \temp_food_x_reg[15][7]_0\(1),
      S => p_0_in_0
    );
\temp_food_x_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_x(7),
      Q => \temp_food_x_reg[15][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[16][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[16]_35\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[16][7]_0\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[16][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[16]_35\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[16]_35\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[16][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[16]_35\(4),
      S => p_0_in_0
    );
\temp_food_x_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[16]_35\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[16][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[16][7]_0\(1),
      S => p_0_in_0
    );
\temp_food_x_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[16][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_x(0),
      Q => \temp_food_x_reg[17][7]_0\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[17][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_x(1),
      Q => \temp_food_x_reg[17][7]_0\(1),
      S => p_0_in_0
    );
\temp_food_x_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_x(2),
      Q => \temp_food_x_reg[17]_37\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[17][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_x(3),
      Q => \temp_food_x_reg[17]_37\(3),
      S => p_0_in_0
    );
\temp_food_x_reg[17][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_x(4),
      Q => \temp_food_x_reg[17][7]_0\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_x(5),
      Q => \temp_food_x_reg[17]_37\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[17][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_x(6),
      Q => \temp_food_x_reg[17][7]_0\(3),
      S => p_0_in_0
    );
\temp_food_x_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_x(7),
      Q => \temp_food_x_reg[17][7]_0\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[18][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[18]_39\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[18][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[18][7]_0\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[18][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[18]_39\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[18][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[18]_39\(3),
      S => p_0_in_0
    );
\temp_food_x_reg[18][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[18]_39\(4),
      S => p_0_in_0
    );
\temp_food_x_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[18]_39\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[18][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[18][7]_0\(1),
      S => p_0_in_0
    );
\temp_food_x_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[18][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[19]_41\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[19][7]_0\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[19][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[19]_41\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[19]_41\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[19]_41\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[19][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[19]_41\(5),
      S => p_0_in_0
    );
\temp_food_x_reg[19][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[19][7]_0\(1),
      S => p_0_in_0
    );
\temp_food_x_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[19][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[1]_5\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[1][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[1][7]_0\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[1]_5\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[1][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[1]_5\(3),
      S => p_0_in_0
    );
\temp_food_x_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[1]_5\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[1]_5\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[1][7]_0\(1),
      R => p_0_in_0
    );
\temp_food_x_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[1][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_x(0),
      Q => \temp_food_x_reg[20]_43\(0),
      R => '0'
    );
\temp_food_x_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_x(1),
      Q => \temp_food_x_reg[20]_43\(1),
      R => '0'
    );
\temp_food_x_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_x(2),
      Q => \temp_food_x_reg[20]_43\(2),
      R => '0'
    );
\temp_food_x_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_x(3),
      Q => \temp_food_x_reg[20]_43\(3),
      R => '0'
    );
\temp_food_x_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_x(4),
      Q => \temp_food_x_reg[20]_43\(4),
      R => '0'
    );
\temp_food_x_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_x(5),
      Q => \temp_food_x_reg[20]_43\(5),
      R => '0'
    );
\temp_food_x_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_x(6),
      Q => \temp_food_x_reg[20]_43\(6),
      R => '0'
    );
\temp_food_x_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_x(7),
      Q => \temp_food_x_reg[20]_43\(7),
      R => '0'
    );
\temp_food_x_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_x(0),
      Q => \temp_food_x_reg[21][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_x(1),
      Q => \temp_food_x_reg[21][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_x(2),
      Q => \temp_food_x_reg[21]_45\(2),
      R => '0'
    );
\temp_food_x_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_x(3),
      Q => \temp_food_x_reg[21]_45\(3),
      R => '0'
    );
\temp_food_x_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_x(4),
      Q => \temp_food_x_reg[21][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_x(5),
      Q => \temp_food_x_reg[21]_45\(5),
      R => '0'
    );
\temp_food_x_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_x(6),
      Q => \temp_food_x_reg[21][7]_0\(3),
      R => '0'
    );
\temp_food_x_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_x(7),
      Q => \temp_food_x_reg[21][7]_0\(4),
      R => '0'
    );
\temp_food_x_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_x(0),
      Q => \temp_food_x_reg[22][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_x(1),
      Q => \temp_food_x_reg[22][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_x(2),
      Q => \temp_food_x_reg[22]_47\(2),
      R => '0'
    );
\temp_food_x_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_x(3),
      Q => \temp_food_x_reg[22]_47\(3),
      R => '0'
    );
\temp_food_x_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_x(4),
      Q => \temp_food_x_reg[22][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_x(5),
      Q => \temp_food_x_reg[22]_47\(5),
      R => '0'
    );
\temp_food_x_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_x(6),
      Q => \temp_food_x_reg[22][7]_0\(3),
      R => '0'
    );
\temp_food_x_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_x(7),
      Q => \temp_food_x_reg[22][7]_0\(4),
      R => '0'
    );
\temp_food_x_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_x(0),
      Q => \temp_food_x_reg[23]_49\(0),
      R => '0'
    );
\temp_food_x_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_x(1),
      Q => \temp_food_x_reg[23]_49\(1),
      R => '0'
    );
\temp_food_x_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_x(2),
      Q => \temp_food_x_reg[23]_49\(2),
      R => '0'
    );
\temp_food_x_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_x(3),
      Q => \temp_food_x_reg[23]_49\(3),
      R => '0'
    );
\temp_food_x_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_x(4),
      Q => \temp_food_x_reg[23]_49\(4),
      R => '0'
    );
\temp_food_x_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_x(5),
      Q => \temp_food_x_reg[23]_49\(5),
      R => '0'
    );
\temp_food_x_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_x(6),
      Q => \temp_food_x_reg[23]_49\(6),
      R => '0'
    );
\temp_food_x_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_x(7),
      Q => \temp_food_x_reg[23]_49\(7),
      R => '0'
    );
\temp_food_x_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_x(0),
      Q => \temp_food_x_reg[24]_51\(0),
      R => '0'
    );
\temp_food_x_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_x(1),
      Q => \temp_food_x_reg[24]_51\(1),
      R => '0'
    );
\temp_food_x_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_x(2),
      Q => \temp_food_x_reg[24]_51\(2),
      R => '0'
    );
\temp_food_x_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_x(3),
      Q => \temp_food_x_reg[24]_51\(3),
      R => '0'
    );
\temp_food_x_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_x(4),
      Q => \temp_food_x_reg[24]_51\(4),
      R => '0'
    );
\temp_food_x_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_x(5),
      Q => \temp_food_x_reg[24]_51\(5),
      R => '0'
    );
\temp_food_x_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_x(6),
      Q => \temp_food_x_reg[24]_51\(6),
      R => '0'
    );
\temp_food_x_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_x(7),
      Q => \temp_food_x_reg[24]_51\(7),
      R => '0'
    );
\temp_food_x_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_x(0),
      Q => \temp_food_x_reg[25]_53\(0),
      R => '0'
    );
\temp_food_x_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_x(1),
      Q => \temp_food_x_reg[25]_53\(1),
      R => '0'
    );
\temp_food_x_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_x(2),
      Q => \temp_food_x_reg[25]_53\(2),
      R => '0'
    );
\temp_food_x_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_x(3),
      Q => \temp_food_x_reg[25]_53\(3),
      R => '0'
    );
\temp_food_x_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_x(4),
      Q => \temp_food_x_reg[25]_53\(4),
      R => '0'
    );
\temp_food_x_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_x(5),
      Q => \temp_food_x_reg[25]_53\(5),
      R => '0'
    );
\temp_food_x_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_x(6),
      Q => \temp_food_x_reg[25]_53\(6),
      R => '0'
    );
\temp_food_x_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_x(7),
      Q => \temp_food_x_reg[25]_53\(7),
      R => '0'
    );
\temp_food_x_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_x(0),
      Q => \temp_food_x_reg[26]_55\(0),
      R => '0'
    );
\temp_food_x_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_x(1),
      Q => \temp_food_x_reg[26][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_x(2),
      Q => \temp_food_x_reg[26]_55\(2),
      R => '0'
    );
\temp_food_x_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_x(3),
      Q => \temp_food_x_reg[26]_55\(3),
      R => '0'
    );
\temp_food_x_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_x(4),
      Q => \temp_food_x_reg[26]_55\(4),
      R => '0'
    );
\temp_food_x_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_x(5),
      Q => \temp_food_x_reg[26]_55\(5),
      R => '0'
    );
\temp_food_x_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_x(6),
      Q => \temp_food_x_reg[26][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_x(7),
      Q => \temp_food_x_reg[26][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_x(0),
      Q => \temp_food_x_reg[27]_57\(0),
      R => '0'
    );
\temp_food_x_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_x(1),
      Q => \temp_food_x_reg[27][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_x(2),
      Q => \temp_food_x_reg[27]_57\(2),
      R => '0'
    );
\temp_food_x_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_x(3),
      Q => \temp_food_x_reg[27]_57\(3),
      R => '0'
    );
\temp_food_x_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_x(4),
      Q => \temp_food_x_reg[27]_57\(4),
      R => '0'
    );
\temp_food_x_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_x(5),
      Q => \temp_food_x_reg[27]_57\(5),
      R => '0'
    );
\temp_food_x_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_x(6),
      Q => \temp_food_x_reg[27][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_x(7),
      Q => \temp_food_x_reg[27][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_x(0),
      Q => \temp_food_x_reg[28]_59\(0),
      R => '0'
    );
\temp_food_x_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_x(1),
      Q => \temp_food_x_reg[28][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_x(2),
      Q => \temp_food_x_reg[28]_59\(2),
      R => '0'
    );
\temp_food_x_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_x(3),
      Q => \temp_food_x_reg[28]_59\(3),
      R => '0'
    );
\temp_food_x_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_x(4),
      Q => \temp_food_x_reg[28]_59\(4),
      R => '0'
    );
\temp_food_x_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_x(5),
      Q => \temp_food_x_reg[28]_59\(5),
      R => '0'
    );
\temp_food_x_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_x(6),
      Q => \temp_food_x_reg[28][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_x(7),
      Q => \temp_food_x_reg[28][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_x(0),
      Q => \temp_food_x_reg[29][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_x(1),
      Q => \temp_food_x_reg[29][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_x(2),
      Q => \temp_food_x_reg[29]_61\(2),
      R => '0'
    );
\temp_food_x_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_x(3),
      Q => \temp_food_x_reg[29]_61\(3),
      R => '0'
    );
\temp_food_x_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_x(4),
      Q => \temp_food_x_reg[29][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_x(5),
      Q => \temp_food_x_reg[29]_61\(5),
      R => '0'
    );
\temp_food_x_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_x(6),
      Q => \temp_food_x_reg[29][7]_0\(3),
      R => '0'
    );
\temp_food_x_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_x(7),
      Q => \temp_food_x_reg[29][7]_0\(4),
      R => '0'
    );
\temp_food_x_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[2]_7\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[2][7]_0\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[2][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[2]_7\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[2][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[2]_7\(3),
      S => p_0_in_0
    );
\temp_food_x_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[2]_7\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[2]_7\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[2][7]_0\(1),
      R => p_0_in_0
    );
\temp_food_x_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[2][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_x(0),
      Q => \temp_food_x_reg[30]_63\(0),
      R => '0'
    );
\temp_food_x_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_x(1),
      Q => \temp_food_x_reg[30]_63\(1),
      R => '0'
    );
\temp_food_x_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_x(2),
      Q => \temp_food_x_reg[30]_63\(2),
      R => '0'
    );
\temp_food_x_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_x(3),
      Q => \temp_food_x_reg[30]_63\(3),
      R => '0'
    );
\temp_food_x_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_x(4),
      Q => \temp_food_x_reg[30]_63\(4),
      R => '0'
    );
\temp_food_x_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_x(5),
      Q => \temp_food_x_reg[30]_63\(5),
      R => '0'
    );
\temp_food_x_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_x(6),
      Q => \temp_food_x_reg[30]_63\(6),
      R => '0'
    );
\temp_food_x_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_x(7),
      Q => \temp_food_x_reg[30]_63\(7),
      R => '0'
    );
\temp_food_x_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_x(0),
      Q => \temp_food_x_reg[31][7]_0\(0),
      R => '0'
    );
\temp_food_x_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_x(1),
      Q => \temp_food_x_reg[31][7]_0\(1),
      R => '0'
    );
\temp_food_x_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_x(2),
      Q => \temp_food_x_reg[31][7]_0\(2),
      R => '0'
    );
\temp_food_x_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_x(3),
      Q => \temp_food_x_reg[31]_1\(3),
      R => '0'
    );
\temp_food_x_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_x(4),
      Q => \temp_food_x_reg[31]_1\(4),
      R => '0'
    );
\temp_food_x_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_x(5),
      Q => \temp_food_x_reg[31]_1\(5),
      R => '0'
    );
\temp_food_x_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_x(6),
      Q => \temp_food_x_reg[31][7]_0\(3),
      R => '0'
    );
\temp_food_x_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_x(7),
      Q => \temp_food_x_reg[31][7]_0\(4),
      R => '0'
    );
\temp_food_x_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[3]_9\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[3]_9\(1),
      R => p_0_in_0
    );
\temp_food_x_reg[3][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[3]_9\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[3]_9\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[3][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[3]_9\(4),
      S => p_0_in_0
    );
\temp_food_x_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[3]_9\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[3]_9\(6),
      R => p_0_in_0
    );
\temp_food_x_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[3]_9\(7),
      R => p_0_in_0
    );
\temp_food_x_reg[4][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[4]_11\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[4]_11\(1),
      R => p_0_in_0
    );
\temp_food_x_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[4]_11\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[4][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[4]_11\(3),
      S => p_0_in_0
    );
\temp_food_x_reg[4][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[4]_11\(4),
      S => p_0_in_0
    );
\temp_food_x_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[4]_11\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[4]_11\(6),
      R => p_0_in_0
    );
\temp_food_x_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[4]_11\(7),
      R => p_0_in_0
    );
\temp_food_x_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[5]_13\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[5][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[5][7]_0\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[5][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[5]_13\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[5][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[5]_13\(3),
      S => p_0_in_0
    );
\temp_food_x_reg[5][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[5]_13\(4),
      S => p_0_in_0
    );
\temp_food_x_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[5]_13\(5),
      R => p_0_in_0
    );
\temp_food_x_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[5][7]_0\(1),
      R => p_0_in_0
    );
\temp_food_x_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[5][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[6][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_x(0),
      Q => \temp_food_x_reg[6][7]_0\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[6][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_x(1),
      Q => \temp_food_x_reg[6][7]_0\(1),
      S => p_0_in_0
    );
\temp_food_x_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_x(2),
      Q => \temp_food_x_reg[6]_15\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_x(3),
      Q => \temp_food_x_reg[6]_15\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_x(4),
      Q => \temp_food_x_reg[6][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[6][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_x(5),
      Q => \temp_food_x_reg[6]_15\(5),
      S => p_0_in_0
    );
\temp_food_x_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_x(6),
      Q => \temp_food_x_reg[6][7]_0\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_x(7),
      Q => \temp_food_x_reg[6][7]_0\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[7]_17\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[7][7]_0\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[7]_17\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[7][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[7]_17\(3),
      S => p_0_in_0
    );
\temp_food_x_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[7]_17\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[7][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[7]_17\(5),
      S => p_0_in_0
    );
\temp_food_x_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[7][7]_0\(1),
      R => p_0_in_0
    );
\temp_food_x_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[7][7]_0\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[8][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[8]_19\(0),
      S => p_0_in_0
    );
\temp_food_x_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[8]_19\(1),
      R => p_0_in_0
    );
\temp_food_x_reg[8][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[8]_19\(2),
      S => p_0_in_0
    );
\temp_food_x_reg[8][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[8]_19\(3),
      S => p_0_in_0
    );
\temp_food_x_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[8]_19\(4),
      R => p_0_in_0
    );
\temp_food_x_reg[8][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[8]_19\(5),
      S => p_0_in_0
    );
\temp_food_x_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[8]_19\(6),
      R => p_0_in_0
    );
\temp_food_x_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[8]_19\(7),
      R => p_0_in_0
    );
\temp_food_x_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_x(0),
      Q => \temp_food_x_reg[9]_21\(0),
      R => p_0_in_0
    );
\temp_food_x_reg[9][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_x(1),
      Q => \temp_food_x_reg[9]_21\(1),
      S => p_0_in_0
    );
\temp_food_x_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_x(2),
      Q => \temp_food_x_reg[9]_21\(2),
      R => p_0_in_0
    );
\temp_food_x_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_x(3),
      Q => \temp_food_x_reg[9]_21\(3),
      R => p_0_in_0
    );
\temp_food_x_reg[9][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_x(4),
      Q => \temp_food_x_reg[9]_21\(4),
      S => p_0_in_0
    );
\temp_food_x_reg[9][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_x(5),
      Q => \temp_food_x_reg[9]_21\(5),
      S => p_0_in_0
    );
\temp_food_x_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_x(6),
      Q => \temp_food_x_reg[9]_21\(6),
      R => p_0_in_0
    );
\temp_food_x_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_x(7),
      Q => \temp_food_x_reg[9]_21\(7),
      R => p_0_in_0
    );
\temp_food_y[0][6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => p_0_in_0
    );
\temp_food_y[0][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(0),
      I1 => \temp_food_y_reg[0]_2\(0),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[0]_2\(6),
      I4 => \temp_food_y[0][6]_i_7_n_0\,
      I5 => \temp_food_y[0][6]_i_8_n_0\,
      O => \snake_y_reg[0][0]_0\
    );
\temp_food_y[0][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[0]_3\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[0]_3\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[0]_3\(3),
      O => \temp_food_x_reg[0][5]_0\
    );
\temp_food_y[0][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[0]_2\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[0]_2\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[0][6]_i_7_n_0\
    );
\temp_food_y[0][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[0]_2\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[0]_2\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[0][6]_i_8_n_0\
    );
\temp_food_y[10][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(0),
      I1 => \temp_food_y_reg[10]_22\(0),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[10]_22\(6),
      I4 => \temp_food_y[10][6]_i_6_n_0\,
      I5 => \temp_food_y[10][6]_i_7_n_0\,
      O => \snake_y_reg[0][0]_1\
    );
\temp_food_y[10][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[10]_23\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[10]_23\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[10]_23\(3),
      O => \temp_food_x_reg[10][5]_0\
    );
\temp_food_y[10][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[10]_22\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[10]_22\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[10][6]_i_6_n_0\
    );
\temp_food_y[10][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[10]_22\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[10]_22\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[10][6]_i_7_n_0\
    );
\temp_food_y[11][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[11][6]_i_2_n_0\,
      I1 => \temp_food_y[11][6]_i_3_n_0\,
      I2 => \temp_food_y[11][6]_i_4_n_0\,
      I3 => \temp_food_y[11][6]_i_5_n_0\,
      I4 => \temp_food_y[11][6]_i_6_n_0\,
      I5 => \temp_food_y[11][6]_i_7_n_0\,
      O => size138_out
    );
\temp_food_y[11][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[11]_24\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[11]_24\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[11][6]_i_2_n_0\
    );
\temp_food_y[11][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[11]_24\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[11]_24\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[11][6]_i_3_n_0\
    );
\temp_food_y[11][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[11]_24\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[11]_24\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[11]_24\(6),
      O => \temp_food_y[11][6]_i_4_n_0\
    );
\temp_food_y[11][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[11]_25\(3),
      I1 => \temp_food_x_reg[3][0]_0\(3),
      I2 => \temp_food_x_reg[3][0]_0\(5),
      I3 => \temp_food_x_reg[11]_25\(5),
      I4 => \temp_food_x_reg[3][0]_0\(4),
      I5 => \temp_food_x_reg[11]_25\(4),
      O => \temp_food_y[11][6]_i_5_n_0\
    );
\temp_food_y[11][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[11]_25\(0),
      I1 => \temp_food_x_reg[3][0]_0\(0),
      I2 => \temp_food_x_reg[3][0]_0\(1),
      I3 => \temp_food_x_reg[11]_25\(1),
      I4 => \temp_food_x_reg[3][0]_0\(2),
      I5 => \temp_food_x_reg[11]_25\(2),
      O => \temp_food_y[11][6]_i_6_n_0\
    );
\temp_food_y[11][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[11]_25\(6),
      I1 => \temp_food_x_reg[3][0]_0\(6),
      I2 => \temp_food_x_reg[11]_25\(7),
      I3 => \temp_food_x_reg[3][0]_0\(7),
      O => \temp_food_y[11][6]_i_7_n_0\
    );
\temp_food_y[12][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_2_n_0\,
      I1 => \temp_food_y[12][6]_i_3_n_0\,
      I2 => \temp_food_y_reg[30][0]_0\(2),
      I3 => \temp_food_y_reg[12]_26\(2),
      O => size141_out
    );
\temp_food_y[12][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[12][6]_i_4_n_0\,
      I1 => \temp_food_y[12][6]_i_5_n_0\,
      I2 => \temp_food_x_reg[3][0]_0\(4),
      I3 => \temp_food_x_reg[12]_27\(4),
      I4 => \temp_food_x_reg[3][0]_0\(0),
      I5 => \temp_food_x_reg[12]_27\(0),
      O => \temp_food_y[12][6]_i_2_n_0\
    );
\temp_food_y[12][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(0),
      I1 => \temp_food_y_reg[12]_26\(0),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[12]_26\(6),
      I4 => \temp_food_y[12][6]_i_6_n_0\,
      I5 => \temp_food_y[12][6]_i_7_n_0\,
      O => \temp_food_y[12][6]_i_3_n_0\
    );
\temp_food_y[12][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[12]_27\(1),
      I1 => \temp_food_x_reg[3][0]_0\(1),
      I2 => \temp_food_x_reg[3][0]_0\(7),
      I3 => \temp_food_x_reg[12]_27\(7),
      I4 => \temp_food_x_reg[3][0]_0\(6),
      I5 => \temp_food_x_reg[12]_27\(6),
      O => \temp_food_y[12][6]_i_4_n_0\
    );
\temp_food_y[12][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[12]_27\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[12]_27\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[12]_27\(3),
      O => \temp_food_y[12][6]_i_5_n_0\
    );
\temp_food_y[12][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[12]_26\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[12]_26\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[12][6]_i_6_n_0\
    );
\temp_food_y[12][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[12]_26\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[12]_26\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[12][6]_i_7_n_0\
    );
\temp_food_y[13][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[13][6]_i_2_n_0\,
      I1 => \temp_food_y[13][6]_i_3_n_0\,
      I2 => \temp_food_y[13][6]_i_4_n_0\,
      I3 => \temp_food_x_reg[13][0]_0\,
      I4 => \temp_food_y[13][6]_i_6_n_0\,
      I5 => \temp_food_y[13][6]_i_7_n_0\,
      O => size144_out
    );
\temp_food_y[13][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[13]_28\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[13]_28\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[13][6]_i_2_n_0\
    );
\temp_food_y[13][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[13]_28\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[13]_28\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[13][6]_i_3_n_0\
    );
\temp_food_y[13][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[13]_28\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[13]_28\(6),
      I4 => \temp_food_y_reg[30][0]_0\(0),
      I5 => \temp_food_y_reg[13]_28\(0),
      O => \temp_food_y[13][6]_i_4_n_0\
    );
\temp_food_y[13][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[13]_29\(0),
      I1 => \temp_food_x_reg[3][0]_0\(0),
      I2 => \temp_food_x_reg[13]_29\(4),
      I3 => \temp_food_x_reg[3][0]_0\(4),
      O => \temp_food_y[13][6]_i_6_n_0\
    );
\temp_food_y[13][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[13]_29\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[13]_29\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[13]_29\(3),
      O => \temp_food_y[13][6]_i_7_n_0\
    );
\temp_food_y[14][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_2_n_0\,
      I1 => \temp_food_y[14][6]_i_3_n_0\,
      I2 => \temp_food_y_reg[30][0]_0\(2),
      I3 => \temp_food_y_reg[14]_30\(2),
      O => size147_out
    );
\temp_food_y[14][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \temp_food_y[14][6]_i_4_n_0\,
      I1 => \temp_food_x_reg[14]_31\(0),
      I2 => \temp_food_x_reg[3][0]_0\(0),
      I3 => \temp_food_x_reg[14]_31\(4),
      I4 => \temp_food_x_reg[3][0]_0\(4),
      I5 => \temp_food_x_reg[14][0]_0\,
      O => \temp_food_y[14][6]_i_2_n_0\
    );
\temp_food_y[14][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(0),
      I1 => \temp_food_y_reg[14]_30\(0),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[14]_30\(6),
      I4 => \temp_food_y[14][6]_i_6_n_0\,
      I5 => \temp_food_y[14][6]_i_7_n_0\,
      O => \temp_food_y[14][6]_i_3_n_0\
    );
\temp_food_y[14][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[14]_31\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[14]_31\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[14]_31\(3),
      O => \temp_food_y[14][6]_i_4_n_0\
    );
\temp_food_y[14][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[14]_30\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[14]_30\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[14][6]_i_6_n_0\
    );
\temp_food_y[14][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[14]_30\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[14]_30\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[14][6]_i_7_n_0\
    );
\temp_food_y[15][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[15]_33\(4),
      I1 => \temp_food_x_reg[3][0]_0\(4),
      I2 => \temp_food_x_reg[15]_33\(0),
      I3 => \temp_food_x_reg[3][0]_0\(0),
      O => \temp_food_x_reg[15][4]_0\
    );
\temp_food_y[15][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[15]_33\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[15]_33\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[15]_33\(3),
      O => \temp_food_x_reg[15][5]_0\
    );
\temp_food_y[16][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[16][6]_i_2_n_0\,
      I1 => \temp_food_y[16][6]_i_3_n_0\,
      I2 => \temp_food_y[16][6]_i_4_n_0\,
      I3 => \temp_food_x_reg[16][0]_0\,
      I4 => \temp_food_y[16][6]_i_6_n_0\,
      I5 => \temp_food_y[16][6]_i_7_n_0\,
      O => size153_out
    );
\temp_food_y[16][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[16]_34\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[16]_34\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[16][6]_i_2_n_0\
    );
\temp_food_y[16][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[16]_34\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[16]_34\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[16][6]_i_3_n_0\
    );
\temp_food_y[16][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[16]_34\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[16]_34\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[16]_34\(6),
      O => \temp_food_y[16][6]_i_4_n_0\
    );
\temp_food_y[16][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[16]_35\(0),
      I1 => \temp_food_x_reg[3][0]_0\(0),
      I2 => \temp_food_x_reg[16]_35\(4),
      I3 => \temp_food_x_reg[3][0]_0\(4),
      O => \temp_food_y[16][6]_i_6_n_0\
    );
\temp_food_y[16][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[16]_35\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[16]_35\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[16]_35\(3),
      O => \temp_food_y[16][6]_i_7_n_0\
    );
\temp_food_y[17][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(6),
      I1 => \temp_food_y_reg[17]_36\(6),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[17]_36\(0),
      I4 => \temp_food_y[17][6]_i_6_n_0\,
      I5 => \temp_food_y[17][6]_i_7_n_0\,
      O => \snake_y_reg[0][6]\
    );
\temp_food_y[17][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[17]_37\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[17]_37\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[17]_37\(3),
      O => \temp_food_x_reg[17][5]_0\
    );
\temp_food_y[17][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[17]_36\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[17]_36\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[17][6]_i_6_n_0\
    );
\temp_food_y[17][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[17]_36\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[17]_36\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[17][6]_i_7_n_0\
    );
\temp_food_y[18][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[18][6]_i_2_n_0\,
      I1 => \temp_food_y[18][6]_i_3_n_0\,
      I2 => \temp_food_y[18][6]_i_4_n_0\,
      I3 => \temp_food_x_reg[18][0]_0\,
      I4 => \temp_food_y[18][6]_i_6_n_0\,
      I5 => \temp_food_y[18][6]_i_7_n_0\,
      O => size159_out
    );
\temp_food_y[18][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[18]_38\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[18]_38\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[18][6]_i_2_n_0\
    );
\temp_food_y[18][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[18]_38\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[18]_38\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[18][6]_i_3_n_0\
    );
\temp_food_y[18][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[18]_38\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[18]_38\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[18]_38\(6),
      O => \temp_food_y[18][6]_i_4_n_0\
    );
\temp_food_y[18][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[18]_39\(4),
      I1 => \temp_food_x_reg[3][0]_0\(4),
      I2 => \temp_food_x_reg[18]_39\(0),
      I3 => \temp_food_x_reg[3][0]_0\(0),
      O => \temp_food_y[18][6]_i_6_n_0\
    );
\temp_food_y[18][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[18]_39\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(3),
      I3 => \temp_food_x_reg[18]_39\(3),
      I4 => \temp_food_x_reg[3][0]_0\(2),
      I5 => \temp_food_x_reg[18]_39\(2),
      O => \temp_food_y[18][6]_i_7_n_0\
    );
\temp_food_y[19][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[19][6]_i_2_n_0\,
      I1 => \temp_food_y[19][6]_i_3_n_0\,
      I2 => \temp_food_y[19][6]_i_4_n_0\,
      I3 => \temp_food_x_reg[19][0]_0\,
      I4 => \temp_food_y[19][6]_i_6_n_0\,
      I5 => \temp_food_y[19][6]_i_7_n_0\,
      O => size162_out
    );
\temp_food_y[19][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[19]_40\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[19]_40\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[19][6]_i_2_n_0\
    );
\temp_food_y[19][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[19]_40\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[19]_40\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[19][6]_i_3_n_0\
    );
\temp_food_y[19][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[19]_40\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[19]_40\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[19]_40\(6),
      O => \temp_food_y[19][6]_i_4_n_0\
    );
\temp_food_y[19][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[19]_41\(4),
      I1 => \temp_food_x_reg[3][0]_0\(4),
      I2 => \temp_food_x_reg[19]_41\(0),
      I3 => \temp_food_x_reg[3][0]_0\(0),
      O => \temp_food_y[19][6]_i_6_n_0\
    );
\temp_food_y[19][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[19]_41\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[19]_41\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[19]_41\(3),
      O => \temp_food_y[19][6]_i_7_n_0\
    );
\temp_food_y[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[1][6]_i_2_n_0\,
      I1 => \temp_food_y[1][6]_i_3_n_0\,
      I2 => \temp_food_y[1][6]_i_4_n_0\,
      I3 => \temp_food_x_reg[1][0]_0\,
      I4 => \temp_food_y[1][6]_i_6_n_0\,
      I5 => \temp_food_y[1][6]_i_7_n_0\,
      O => size18_out
    );
\temp_food_y[1][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[1]_4\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[1]_4\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[1][6]_i_2_n_0\
    );
\temp_food_y[1][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[1]_4\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[1]_4\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[1][6]_i_3_n_0\
    );
\temp_food_y[1][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[1]_4\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[1]_4\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[1]_4\(6),
      O => \temp_food_y[1][6]_i_4_n_0\
    );
\temp_food_y[1][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[1]_5\(0),
      I1 => \temp_food_x_reg[3][0]_0\(0),
      I2 => \temp_food_x_reg[1]_5\(4),
      I3 => \temp_food_x_reg[3][0]_0\(4),
      O => \temp_food_y[1][6]_i_6_n_0\
    );
\temp_food_y[1][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[1]_5\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[1]_5\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[1]_5\(3),
      O => \temp_food_y[1][6]_i_7_n_0\
    );
\temp_food_y[20][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_2_n_0\,
      I1 => resetn,
      O => \temp_food_y[20][6]_i_1_n_0\
    );
\temp_food_y[20][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[20][6]_i_3_n_0\,
      I1 => \temp_food_y[20][6]_i_4_n_0\,
      I2 => \temp_food_y[20][6]_i_5_n_0\,
      I3 => \temp_food_y[20][6]_i_6_n_0\,
      I4 => \temp_food_y[20][6]_i_7_n_0\,
      I5 => \temp_food_y[20][6]_i_8_n_0\,
      O => \temp_food_y[20][6]_i_2_n_0\
    );
\temp_food_y[20][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[20]_42\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[20]_42\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[20][6]_i_3_n_0\
    );
\temp_food_y[20][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[20]_42\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[20]_42\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[20][6]_i_4_n_0\
    );
\temp_food_y[20][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[20]_42\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[20]_42\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[20]_42\(6),
      O => \temp_food_y[20][6]_i_5_n_0\
    );
\temp_food_y[20][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[20]_43\(1),
      I1 => \temp_food_x_reg[3][0]_0\(1),
      I2 => \temp_food_x_reg[3][0]_0\(7),
      I3 => \temp_food_x_reg[20]_43\(7),
      I4 => \temp_food_x_reg[3][0]_0\(6),
      I5 => \temp_food_x_reg[20]_43\(6),
      O => \temp_food_y[20][6]_i_6_n_0\
    );
\temp_food_y[20][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[20]_43\(4),
      I1 => \temp_food_x_reg[3][0]_0\(4),
      I2 => \temp_food_x_reg[20]_43\(0),
      I3 => \temp_food_x_reg[3][0]_0\(0),
      O => \temp_food_y[20][6]_i_7_n_0\
    );
\temp_food_y[20][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[20]_43\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(3),
      I3 => \temp_food_x_reg[20]_43\(3),
      I4 => \temp_food_x_reg[3][0]_0\(2),
      I5 => \temp_food_x_reg[20]_43\(2),
      O => \temp_food_y[20][6]_i_8_n_0\
    );
\temp_food_y[21][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(0),
      I1 => \temp_food_y_reg[21]_44\(0),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[21]_44\(6),
      I4 => \temp_food_y[21][6]_i_7_n_0\,
      I5 => \temp_food_y[21][6]_i_8_n_0\,
      O => \snake_y_reg[0][0]_2\
    );
\temp_food_y[21][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[21]_45\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[21]_45\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[21]_45\(3),
      O => \temp_food_x_reg[21][5]_0\
    );
\temp_food_y[21][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[21]_44\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[21]_44\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[21][6]_i_7_n_0\
    );
\temp_food_y[21][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[21]_44\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[21]_44\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[21][6]_i_8_n_0\
    );
\temp_food_y[22][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(6),
      I1 => \temp_food_y_reg[22]_46\(6),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[22]_46\(0),
      I4 => \temp_food_y[22][6]_i_7_n_0\,
      I5 => \temp_food_y[22][6]_i_8_n_0\,
      O => \snake_y_reg[0][6]_1\
    );
\temp_food_y[22][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[22]_47\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[22]_47\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[22]_47\(3),
      O => \temp_food_x_reg[22][5]_0\
    );
\temp_food_y[22][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[22]_46\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[22]_46\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[22][6]_i_7_n_0\
    );
\temp_food_y[22][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[22]_46\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[22]_46\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[22][6]_i_8_n_0\
    );
\temp_food_y[23][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_2_n_0\,
      I1 => resetn,
      O => \temp_food_y[23][6]_i_1_n_0\
    );
\temp_food_y[23][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_3_n_0\,
      I1 => \temp_food_y[23][6]_i_4_n_0\,
      I2 => \temp_food_y_reg[30][0]_0\(2),
      I3 => \temp_food_y_reg[23]_48\(2),
      O => \temp_food_y[23][6]_i_2_n_0\
    );
\temp_food_y[23][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000041"
    )
        port map (
      I0 => \temp_food_y[23][6]_i_5_n_0\,
      I1 => \temp_food_x_reg[3][0]_0\(4),
      I2 => \temp_food_x_reg[23]_49\(4),
      I3 => \temp_food_y[23][6]_i_6_n_0\,
      I4 => \temp_food_y[23][6]_i_7_n_0\,
      O => \temp_food_y[23][6]_i_3_n_0\
    );
\temp_food_y[23][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(6),
      I1 => \temp_food_y_reg[23]_48\(6),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[23]_48\(0),
      I4 => \temp_food_y[23][6]_i_8_n_0\,
      I5 => \temp_food_y[23][6]_i_9_n_0\,
      O => \temp_food_y[23][6]_i_4_n_0\
    );
\temp_food_y[23][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[23]_49\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[23]_49\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[23]_49\(3),
      O => \temp_food_y[23][6]_i_5_n_0\
    );
\temp_food_y[23][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[23]_49\(0),
      I1 => \temp_food_x_reg[3][0]_0\(0),
      I2 => \temp_food_x_reg[23]_49\(1),
      I3 => \temp_food_x_reg[3][0]_0\(1),
      O => \temp_food_y[23][6]_i_6_n_0\
    );
\temp_food_y[23][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[23]_49\(7),
      I1 => \temp_food_x_reg[3][0]_0\(7),
      I2 => \temp_food_x_reg[23]_49\(6),
      I3 => \temp_food_x_reg[3][0]_0\(6),
      O => \temp_food_y[23][6]_i_7_n_0\
    );
\temp_food_y[23][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[23]_48\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[23]_48\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[23][6]_i_8_n_0\
    );
\temp_food_y[23][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[23]_48\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[23]_48\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[23][6]_i_9_n_0\
    );
\temp_food_y[24][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[24][6]_i_2_n_0\,
      I1 => resetn,
      O => \temp_food_y[24][6]_i_1_n_0\
    );
\temp_food_y[24][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[24][6]_i_3_n_0\,
      I1 => \temp_food_y[24][6]_i_4_n_0\,
      I2 => \temp_food_y_reg[30][0]_0\(2),
      I3 => \temp_food_y_reg[24]_50\(2),
      O => \temp_food_y[24][6]_i_2_n_0\
    );
\temp_food_y[24][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[24][6]_i_5_n_0\,
      I1 => \temp_food_y[24][6]_i_6_n_0\,
      I2 => \temp_food_x_reg[3][0]_0\(0),
      I3 => \temp_food_x_reg[24]_51\(0),
      I4 => \temp_food_x_reg[3][0]_0\(4),
      I5 => \temp_food_x_reg[24]_51\(4),
      O => \temp_food_y[24][6]_i_3_n_0\
    );
\temp_food_y[24][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(0),
      I1 => \temp_food_y_reg[24]_50\(0),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[24]_50\(6),
      I4 => \temp_food_y[24][6]_i_7_n_0\,
      I5 => \temp_food_y[24][6]_i_8_n_0\,
      O => \temp_food_y[24][6]_i_4_n_0\
    );
\temp_food_y[24][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[24]_51\(1),
      I1 => \temp_food_x_reg[3][0]_0\(1),
      I2 => \temp_food_x_reg[3][0]_0\(6),
      I3 => \temp_food_x_reg[24]_51\(6),
      I4 => \temp_food_x_reg[3][0]_0\(7),
      I5 => \temp_food_x_reg[24]_51\(7),
      O => \temp_food_y[24][6]_i_5_n_0\
    );
\temp_food_y[24][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[24]_51\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(3),
      I3 => \temp_food_x_reg[24]_51\(3),
      I4 => \temp_food_x_reg[3][0]_0\(2),
      I5 => \temp_food_x_reg[24]_51\(2),
      O => \temp_food_y[24][6]_i_6_n_0\
    );
\temp_food_y[24][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[24]_50\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[24]_50\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[24][6]_i_7_n_0\
    );
\temp_food_y[24][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[24]_50\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[24]_50\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[24][6]_i_8_n_0\
    );
\temp_food_y[25][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20020000"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_2_n_0\,
      I1 => \temp_food_y[25][6]_i_3_n_0\,
      I2 => \temp_food_y_reg[30][0]_0\(2),
      I3 => \temp_food_y_reg[25]_52\(2),
      I4 => resetn,
      O => \temp_food_y[25][6]_i_1_n_0\
    );
\temp_food_y[25][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[25][6]_i_4_n_0\,
      I1 => \temp_food_y[25][6]_i_5_n_0\,
      I2 => \temp_food_x_reg[3][0]_0\(0),
      I3 => \temp_food_x_reg[25]_53\(0),
      I4 => \temp_food_x_reg[3][0]_0\(4),
      I5 => \temp_food_x_reg[25]_53\(4),
      O => \temp_food_y[25][6]_i_2_n_0\
    );
\temp_food_y[25][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(0),
      I1 => \temp_food_y_reg[25]_52\(0),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[25]_52\(6),
      I4 => \temp_food_y[25][6]_i_6_n_0\,
      I5 => \temp_food_y[25][6]_i_7_n_0\,
      O => \temp_food_y[25][6]_i_3_n_0\
    );
\temp_food_y[25][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[25]_53\(1),
      I1 => \temp_food_x_reg[3][0]_0\(1),
      I2 => \temp_food_x_reg[3][0]_0\(7),
      I3 => \temp_food_x_reg[25]_53\(7),
      I4 => \temp_food_x_reg[3][0]_0\(6),
      I5 => \temp_food_x_reg[25]_53\(6),
      O => \temp_food_y[25][6]_i_4_n_0\
    );
\temp_food_y[25][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[25]_53\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(3),
      I3 => \temp_food_x_reg[25]_53\(3),
      I4 => \temp_food_x_reg[3][0]_0\(2),
      I5 => \temp_food_x_reg[25]_53\(2),
      O => \temp_food_y[25][6]_i_5_n_0\
    );
\temp_food_y[25][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[25]_52\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[25]_52\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[25][6]_i_6_n_0\
    );
\temp_food_y[25][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[25]_52\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[25]_52\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[25][6]_i_7_n_0\
    );
\temp_food_y[26][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_2_n_0\,
      I1 => resetn,
      O => \temp_food_y[26][6]_i_1_n_0\
    );
\temp_food_y[26][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[26][6]_i_3_n_0\,
      I1 => \temp_food_y[26][6]_i_4_n_0\,
      I2 => \temp_food_y[26][6]_i_5_n_0\,
      I3 => \temp_food_y_reg[26][0]_0\,
      I4 => \temp_food_y[26][6]_i_7_n_0\,
      I5 => \temp_food_y[26][6]_i_8_n_0\,
      O => \temp_food_y[26][6]_i_2_n_0\
    );
\temp_food_y[26][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[26]_54\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[26]_54\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[26][6]_i_3_n_0\
    );
\temp_food_y[26][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[26]_54\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[26]_54\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[26][6]_i_4_n_0\
    );
\temp_food_y[26][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[26]_54\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[26]_54\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[26]_54\(6),
      O => \temp_food_y[26][6]_i_5_n_0\
    );
\temp_food_y[26][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[26]_55\(0),
      I1 => \temp_food_x_reg[3][0]_0\(0),
      I2 => \temp_food_x_reg[26]_55\(4),
      I3 => \temp_food_x_reg[3][0]_0\(4),
      O => \temp_food_y[26][6]_i_7_n_0\
    );
\temp_food_y[26][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[26]_55\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[26]_55\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[26]_55\(3),
      O => \temp_food_y[26][6]_i_8_n_0\
    );
\temp_food_y[27][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_2_n_0\,
      I1 => resetn,
      O => \temp_food_y[27][6]_i_1_n_0\
    );
\temp_food_y[27][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[27][6]_i_3_n_0\,
      I1 => \temp_food_y[27][6]_i_4_n_0\,
      I2 => \temp_food_y[27][6]_i_5_n_0\,
      I3 => \temp_food_y_reg[27][0]_0\,
      I4 => \temp_food_y[27][6]_i_7_n_0\,
      I5 => \temp_food_y[27][6]_i_8_n_0\,
      O => \temp_food_y[27][6]_i_2_n_0\
    );
\temp_food_y[27][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[27]_56\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[27]_56\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[27][6]_i_3_n_0\
    );
\temp_food_y[27][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[27]_56\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[27]_56\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[27][6]_i_4_n_0\
    );
\temp_food_y[27][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[27]_56\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[27]_56\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[27]_56\(6),
      O => \temp_food_y[27][6]_i_5_n_0\
    );
\temp_food_y[27][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[27]_57\(0),
      I1 => \temp_food_x_reg[3][0]_0\(0),
      I2 => \temp_food_x_reg[27]_57\(4),
      I3 => \temp_food_x_reg[3][0]_0\(4),
      O => \temp_food_y[27][6]_i_7_n_0\
    );
\temp_food_y[27][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[27]_57\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[27]_57\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[27]_57\(3),
      O => \temp_food_y[27][6]_i_8_n_0\
    );
\temp_food_y[28][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_2_n_0\,
      I1 => resetn,
      O => \temp_food_y[28][6]_i_1_n_0\
    );
\temp_food_y[28][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[28][6]_i_3_n_0\,
      I1 => \temp_food_y[28][6]_i_4_n_0\,
      I2 => \temp_food_y[28][6]_i_5_n_0\,
      I3 => \temp_food_y_reg[28][0]_0\,
      I4 => \temp_food_y[28][6]_i_7_n_0\,
      I5 => \temp_food_y[28][6]_i_8_n_0\,
      O => \temp_food_y[28][6]_i_2_n_0\
    );
\temp_food_y[28][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[28]_58\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[28]_58\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[28][6]_i_3_n_0\
    );
\temp_food_y[28][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[28]_58\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[28]_58\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[28][6]_i_4_n_0\
    );
\temp_food_y[28][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[28]_58\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[28]_58\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[28]_58\(6),
      O => \temp_food_y[28][6]_i_5_n_0\
    );
\temp_food_y[28][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[28]_59\(4),
      I1 => \temp_food_x_reg[3][0]_0\(4),
      I2 => \temp_food_x_reg[28]_59\(0),
      I3 => \temp_food_x_reg[3][0]_0\(0),
      O => \temp_food_y[28][6]_i_7_n_0\
    );
\temp_food_y[28][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[28]_59\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[28]_59\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[28]_59\(3),
      O => \temp_food_y[28][6]_i_8_n_0\
    );
\temp_food_y[29][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(6),
      I1 => \temp_food_y_reg[29]_60\(6),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[29]_60\(0),
      I4 => \temp_food_y[29][6]_i_6_n_0\,
      I5 => \temp_food_y[29][6]_i_7_n_0\,
      O => \snake_y_reg[0][6]_2\
    );
\temp_food_y[29][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[29]_61\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[29]_61\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[29]_61\(3),
      O => \temp_food_x_reg[29][5]_0\
    );
\temp_food_y[29][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[29]_60\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[29]_60\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[29][6]_i_6_n_0\
    );
\temp_food_y[29][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[29]_60\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[29]_60\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[29][6]_i_7_n_0\
    );
\temp_food_y[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[2][6]_i_2_n_0\,
      I1 => \temp_food_y[2][6]_i_3_n_0\,
      I2 => \temp_food_y[2][6]_i_4_n_0\,
      I3 => \temp_food_x_reg[2][0]_0\,
      I4 => \temp_food_y[2][6]_i_6_n_0\,
      I5 => \temp_food_y[2][6]_i_7_n_0\,
      O => size111_out
    );
\temp_food_y[2][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[2]_6\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[2]_6\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[2][6]_i_2_n_0\
    );
\temp_food_y[2][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[2]_6\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[2]_6\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[2][6]_i_3_n_0\
    );
\temp_food_y[2][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[2]_6\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[2]_6\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[2]_6\(6),
      O => \temp_food_y[2][6]_i_4_n_0\
    );
\temp_food_y[2][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[2]_7\(4),
      I1 => \temp_food_x_reg[3][0]_0\(4),
      I2 => \temp_food_x_reg[2]_7\(0),
      I3 => \temp_food_x_reg[3][0]_0\(0),
      O => \temp_food_y[2][6]_i_6_n_0\
    );
\temp_food_y[2][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[2]_7\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[2]_7\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[2]_7\(3),
      O => \temp_food_y[2][6]_i_7_n_0\
    );
\temp_food_y[30][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20020000"
    )
        port map (
      I0 => \temp_food_y[30][6]_i_2_n_0\,
      I1 => \temp_food_y[30][6]_i_3_n_0\,
      I2 => \temp_food_y_reg[30][0]_0\(2),
      I3 => \temp_food_y_reg[30]_62\(2),
      I4 => resetn,
      O => \temp_food_y[30][6]_i_1_n_0\
    );
\temp_food_y[30][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[30][6]_i_4_n_0\,
      I1 => \temp_food_y[30][6]_i_5_n_0\,
      I2 => \temp_food_x_reg[3][0]_0\(0),
      I3 => \temp_food_x_reg[30]_63\(0),
      I4 => \temp_food_x_reg[3][0]_0\(4),
      I5 => \temp_food_x_reg[30]_63\(4),
      O => \temp_food_y[30][6]_i_2_n_0\
    );
\temp_food_y[30][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(0),
      I1 => \temp_food_y_reg[30]_62\(0),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[30]_62\(6),
      I4 => \temp_food_y[30][6]_i_6_n_0\,
      I5 => \temp_food_y[30][6]_i_7_n_0\,
      O => \temp_food_y[30][6]_i_3_n_0\
    );
\temp_food_y[30][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[30]_63\(1),
      I1 => \temp_food_x_reg[3][0]_0\(1),
      I2 => \temp_food_x_reg[3][0]_0\(7),
      I3 => \temp_food_x_reg[30]_63\(7),
      I4 => \temp_food_x_reg[3][0]_0\(6),
      I5 => \temp_food_x_reg[30]_63\(6),
      O => \temp_food_y[30][6]_i_4_n_0\
    );
\temp_food_y[30][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[30]_63\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(3),
      I3 => \temp_food_x_reg[30]_63\(3),
      I4 => \temp_food_x_reg[3][0]_0\(2),
      I5 => \temp_food_x_reg[30]_63\(2),
      O => \temp_food_y[30][6]_i_5_n_0\
    );
\temp_food_y[30][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30]_62\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[30]_62\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[30][6]_i_6_n_0\
    );
\temp_food_y[30][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30]_62\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[30]_62\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[30][6]_i_7_n_0\
    );
\temp_food_y[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[3][6]_i_2_n_0\,
      I1 => \temp_food_y[3][6]_i_3_n_0\,
      I2 => \temp_food_y[3][6]_i_4_n_0\,
      I3 => \temp_food_y[3][6]_i_5_n_0\,
      I4 => \temp_food_y[3][6]_i_6_n_0\,
      I5 => \temp_food_y[3][6]_i_7_n_0\,
      O => size114_out
    );
\temp_food_y[3][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[3]_8\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[3]_8\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[3][6]_i_2_n_0\
    );
\temp_food_y[3][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[3]_8\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[3]_8\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[3][6]_i_3_n_0\
    );
\temp_food_y[3][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[3]_8\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[3]_8\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[3]_8\(6),
      O => \temp_food_y[3][6]_i_4_n_0\
    );
\temp_food_y[3][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[3]_9\(1),
      I1 => \temp_food_x_reg[3][0]_0\(1),
      I2 => \temp_food_x_reg[3][0]_0\(6),
      I3 => \temp_food_x_reg[3]_9\(6),
      I4 => \temp_food_x_reg[3][0]_0\(7),
      I5 => \temp_food_x_reg[3]_9\(7),
      O => \temp_food_y[3][6]_i_5_n_0\
    );
\temp_food_y[3][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[3]_9\(4),
      I1 => \temp_food_x_reg[3][0]_0\(4),
      I2 => \temp_food_x_reg[3]_9\(0),
      I3 => \temp_food_x_reg[3][0]_0\(0),
      O => \temp_food_y[3][6]_i_6_n_0\
    );
\temp_food_y[3][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[3]_9\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[3]_9\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[3]_9\(3),
      O => \temp_food_y[3][6]_i_7_n_0\
    );
\temp_food_y[4][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[4][6]_i_2_n_0\,
      I1 => \temp_food_y[4][6]_i_3_n_0\,
      I2 => \temp_food_y_reg[30][0]_0\(2),
      I3 => \temp_food_y_reg[4]_10\(2),
      O => size117_out
    );
\temp_food_y[4][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[4][6]_i_4_n_0\,
      I1 => \temp_food_y[4][6]_i_5_n_0\,
      I2 => \temp_food_x_reg[3][0]_0\(0),
      I3 => \temp_food_x_reg[4]_11\(0),
      I4 => \temp_food_x_reg[3][0]_0\(4),
      I5 => \temp_food_x_reg[4]_11\(4),
      O => \temp_food_y[4][6]_i_2_n_0\
    );
\temp_food_y[4][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(0),
      I1 => \temp_food_y_reg[4]_10\(0),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[4]_10\(6),
      I4 => \temp_food_y[4][6]_i_6_n_0\,
      I5 => \temp_food_y[4][6]_i_7_n_0\,
      O => \temp_food_y[4][6]_i_3_n_0\
    );
\temp_food_y[4][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[4]_11\(1),
      I1 => \temp_food_x_reg[3][0]_0\(1),
      I2 => \temp_food_x_reg[3][0]_0\(7),
      I3 => \temp_food_x_reg[4]_11\(7),
      I4 => \temp_food_x_reg[3][0]_0\(6),
      I5 => \temp_food_x_reg[4]_11\(6),
      O => \temp_food_y[4][6]_i_4_n_0\
    );
\temp_food_y[4][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[4]_11\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[4]_11\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[4]_11\(3),
      O => \temp_food_y[4][6]_i_5_n_0\
    );
\temp_food_y[4][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[4]_10\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[4]_10\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[4][6]_i_6_n_0\
    );
\temp_food_y[4][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[4]_10\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[4]_10\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[4][6]_i_7_n_0\
    );
\temp_food_y[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[5][6]_i_2_n_0\,
      I1 => \temp_food_y[5][6]_i_3_n_0\,
      I2 => \temp_food_y[5][6]_i_4_n_0\,
      I3 => \temp_food_x_reg[5][0]_0\,
      I4 => \temp_food_y[5][6]_i_6_n_0\,
      I5 => \temp_food_y[5][6]_i_7_n_0\,
      O => size120_out
    );
\temp_food_y[5][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[5]_12\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[5]_12\(5),
      I3 => \temp_food_y_reg[30][0]_0\(5),
      O => \temp_food_y[5][6]_i_2_n_0\
    );
\temp_food_y[5][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[5]_12\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[5]_12\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[5][6]_i_3_n_0\
    );
\temp_food_y[5][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[5]_12\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[5]_12\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[5]_12\(6),
      O => \temp_food_y[5][6]_i_4_n_0\
    );
\temp_food_y[5][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[5]_13\(4),
      I1 => \temp_food_x_reg[3][0]_0\(4),
      I2 => \temp_food_x_reg[5]_13\(0),
      I3 => \temp_food_x_reg[3][0]_0\(0),
      O => \temp_food_y[5][6]_i_6_n_0\
    );
\temp_food_y[5][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[5]_13\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[5]_13\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[5]_13\(3),
      O => \temp_food_y[5][6]_i_7_n_0\
    );
\temp_food_y[6][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(6),
      I1 => \temp_food_y_reg[6]_14\(6),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[6]_14\(0),
      I4 => \temp_food_y[6][6]_i_6_n_0\,
      I5 => \temp_food_y[6][6]_i_7_n_0\,
      O => \snake_y_reg[0][6]_0\
    );
\temp_food_y[6][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[6]_15\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[6]_15\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[6]_15\(3),
      O => \temp_food_x_reg[6][5]_0\
    );
\temp_food_y[6][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[6]_14\(3),
      I1 => \temp_food_y_reg[30][0]_0\(3),
      I2 => \temp_food_y_reg[6]_14\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[6][6]_i_6_n_0\
    );
\temp_food_y[6][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[6]_14\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[6]_14\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[6][6]_i_7_n_0\
    );
\temp_food_y[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[7][6]_i_2_n_0\,
      I1 => \temp_food_y[7][6]_i_3_n_0\,
      I2 => \temp_food_y[7][6]_i_4_n_0\,
      I3 => \temp_food_x_reg[7][0]_0\,
      I4 => \temp_food_y[7][6]_i_6_n_0\,
      I5 => \temp_food_y[7][6]_i_7_n_0\,
      O => size126_out
    );
\temp_food_y[7][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[7]_16\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[7]_16\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[7][6]_i_2_n_0\
    );
\temp_food_y[7][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[7]_16\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[7]_16\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[7][6]_i_3_n_0\
    );
\temp_food_y[7][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[7]_16\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[7]_16\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[7]_16\(6),
      O => \temp_food_y[7][6]_i_4_n_0\
    );
\temp_food_y[7][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[7]_17\(4),
      I1 => \temp_food_x_reg[3][0]_0\(4),
      I2 => \temp_food_x_reg[7]_17\(0),
      I3 => \temp_food_x_reg[3][0]_0\(0),
      O => \temp_food_y[7][6]_i_6_n_0\
    );
\temp_food_y[7][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[7]_17\(5),
      I1 => \temp_food_x_reg[3][0]_0\(5),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[7]_17\(2),
      I4 => \temp_food_x_reg[3][0]_0\(3),
      I5 => \temp_food_x_reg[7]_17\(3),
      O => \temp_food_y[7][6]_i_7_n_0\
    );
\temp_food_y[8][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \temp_food_y[8][6]_i_2_n_0\,
      I1 => \temp_food_y[8][6]_i_3_n_0\,
      I2 => \temp_food_y[8][6]_i_4_n_0\,
      I3 => \temp_food_y[8][6]_i_5_n_0\,
      I4 => \temp_food_y[8][6]_i_6_n_0\,
      I5 => \temp_food_y[8][6]_i_7_n_0\,
      O => size129_out
    );
\temp_food_y[8][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[8]_18\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[8]_18\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[8][6]_i_2_n_0\
    );
\temp_food_y[8][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[8]_18\(4),
      I1 => \temp_food_y_reg[30][0]_0\(4),
      I2 => \temp_food_y_reg[8]_18\(1),
      I3 => \temp_food_y_reg[30][0]_0\(1),
      O => \temp_food_y[8][6]_i_3_n_0\
    );
\temp_food_y[8][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \temp_food_y_reg[8]_18\(2),
      I1 => \temp_food_y_reg[30][0]_0\(2),
      I2 => \temp_food_y_reg[30][0]_0\(0),
      I3 => \temp_food_y_reg[8]_18\(0),
      I4 => \temp_food_y_reg[30][0]_0\(6),
      I5 => \temp_food_y_reg[8]_18\(6),
      O => \temp_food_y[8][6]_i_4_n_0\
    );
\temp_food_y[8][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[8]_19\(3),
      I1 => \temp_food_x_reg[3][0]_0\(3),
      I2 => \temp_food_x_reg[3][0]_0\(5),
      I3 => \temp_food_x_reg[8]_19\(5),
      I4 => \temp_food_x_reg[3][0]_0\(4),
      I5 => \temp_food_x_reg[8]_19\(4),
      O => \temp_food_y[8][6]_i_5_n_0\
    );
\temp_food_y[8][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[8]_19\(0),
      I1 => \temp_food_x_reg[3][0]_0\(0),
      I2 => \temp_food_x_reg[3][0]_0\(1),
      I3 => \temp_food_x_reg[8]_19\(1),
      I4 => \temp_food_x_reg[3][0]_0\(2),
      I5 => \temp_food_x_reg[8]_19\(2),
      O => \temp_food_y[8][6]_i_6_n_0\
    );
\temp_food_y[8][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[8]_19\(7),
      I1 => \temp_food_x_reg[3][0]_0\(7),
      I2 => \temp_food_x_reg[8]_19\(6),
      I3 => \temp_food_x_reg[3][0]_0\(6),
      O => \temp_food_y[8][6]_i_7_n_0\
    );
\temp_food_y[9][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[9][6]_i_2_n_0\,
      I1 => \temp_food_y[9][6]_i_3_n_0\,
      I2 => \temp_food_y_reg[30][0]_0\(2),
      I3 => \temp_food_y_reg[9]_20\(2),
      O => size132_out
    );
\temp_food_y[9][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \temp_food_x_reg[3][0]_0\(6),
      I1 => \temp_food_x_reg[9]_21\(6),
      I2 => \temp_food_x_reg[3][0]_0\(7),
      I3 => \temp_food_x_reg[9]_21\(7),
      I4 => \temp_food_y[9][6]_i_4_n_0\,
      I5 => \temp_food_y[9][6]_i_5_n_0\,
      O => \temp_food_y[9][6]_i_2_n_0\
    );
\temp_food_y[9][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[30][0]_0\(0),
      I1 => \temp_food_y_reg[9]_20\(0),
      I2 => \temp_food_y_reg[30][0]_0\(6),
      I3 => \temp_food_y_reg[9]_20\(6),
      I4 => \temp_food_y[9][6]_i_6_n_0\,
      I5 => \temp_food_y[9][6]_i_7_n_0\,
      O => \temp_food_y[9][6]_i_3_n_0\
    );
\temp_food_y[9][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[9]_21\(3),
      I1 => \temp_food_x_reg[3][0]_0\(3),
      I2 => \temp_food_x_reg[3][0]_0\(4),
      I3 => \temp_food_x_reg[9]_21\(4),
      I4 => \temp_food_x_reg[3][0]_0\(5),
      I5 => \temp_food_x_reg[9]_21\(5),
      O => \temp_food_y[9][6]_i_4_n_0\
    );
\temp_food_y[9][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \temp_food_x_reg[9]_21\(1),
      I1 => \temp_food_x_reg[3][0]_0\(1),
      I2 => \temp_food_x_reg[3][0]_0\(2),
      I3 => \temp_food_x_reg[9]_21\(2),
      I4 => \temp_food_x_reg[3][0]_0\(0),
      I5 => \temp_food_x_reg[9]_21\(0),
      O => \temp_food_y[9][6]_i_5_n_0\
    );
\temp_food_y[9][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[9]_20\(1),
      I1 => \temp_food_y_reg[30][0]_0\(1),
      I2 => \temp_food_y_reg[9]_20\(4),
      I3 => \temp_food_y_reg[30][0]_0\(4),
      O => \temp_food_y[9][6]_i_6_n_0\
    );
\temp_food_y[9][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \temp_food_y_reg[9]_20\(5),
      I1 => \temp_food_y_reg[30][0]_0\(5),
      I2 => \temp_food_y_reg[9]_20\(3),
      I3 => \temp_food_y_reg[30][0]_0\(3),
      O => \temp_food_y[9][6]_i_7_n_0\
    );
\temp_food_y_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size0,
      D => new_food_y(0),
      Q => \temp_food_y_reg[0]_2\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size0,
      D => new_food_y(1),
      Q => \temp_food_y_reg[0]_2\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size0,
      D => new_food_y(2),
      Q => \temp_food_y_reg[0][2]_0\(0),
      R => p_0_in_0
    );
\temp_food_y_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size0,
      D => new_food_y(3),
      Q => \temp_food_y_reg[0]_2\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size0,
      D => new_food_y(4),
      Q => \temp_food_y_reg[0]_2\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size0,
      D => new_food_y(5),
      Q => \temp_food_y_reg[0]_2\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size0,
      D => new_food_y(6),
      Q => \temp_food_y_reg[0]_2\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[10][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_y(0),
      Q => \temp_food_y_reg[10]_22\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[10][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_y(1),
      Q => \temp_food_y_reg[10]_22\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_y(2),
      Q => \temp_food_y_reg[10][2]_0\(0),
      R => p_0_in_0
    );
\temp_food_y_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_y(3),
      Q => \temp_food_y_reg[10]_22\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_y(4),
      Q => \temp_food_y_reg[10]_22\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[10][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_y(5),
      Q => \temp_food_y_reg[10]_22\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[10][6]_0\(0),
      D => new_food_y(6),
      Q => \temp_food_y_reg[10]_22\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[11][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[11]_24\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[11][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[11]_24\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[11]_24\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[11]_24\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[11]_24\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[11][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[11]_24\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size138_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[11]_24\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[12][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[12]_26\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[12][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[12]_26\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[12]_26\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[12]_26\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[12]_26\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[12][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[12]_26\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size141_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[12]_26\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[13][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[13]_28\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[13][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[13]_28\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[13]_28\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[13]_28\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[13]_28\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[13][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[13]_28\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size144_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[13]_28\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[14][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[14]_30\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[14][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[14]_30\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[14]_30\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[14]_30\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[14]_30\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[14][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[14]_30\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size147_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[14]_30\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[15][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_y(0),
      Q => \temp_food_y_reg[15][6]_0\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[15][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_y(1),
      Q => \temp_food_y_reg[15][6]_0\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_y(2),
      Q => \temp_food_y_reg[15][6]_0\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_y(3),
      Q => \temp_food_y_reg[15][6]_0\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_y(4),
      Q => \temp_food_y_reg[15][6]_0\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[15][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_y(5),
      Q => \temp_food_y_reg[15][6]_0\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[15][6]_1\(0),
      D => new_food_y(6),
      Q => \temp_food_y_reg[15][6]_0\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[16][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[16]_34\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[16][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[16]_34\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[16]_34\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[16]_34\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[16]_34\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[16][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[16]_34\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size153_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[16]_34\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[17][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_y(0),
      Q => \temp_food_y_reg[17]_36\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[17][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_y(1),
      Q => \temp_food_y_reg[17]_36\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_y(2),
      Q => \temp_food_y_reg[17][2]_0\(0),
      R => p_0_in_0
    );
\temp_food_y_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_y(3),
      Q => \temp_food_y_reg[17]_36\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_y(4),
      Q => \temp_food_y_reg[17]_36\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[17][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_y(5),
      Q => \temp_food_y_reg[17]_36\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => new_food_y(6),
      Q => \temp_food_y_reg[17]_36\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[18][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[18]_38\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[18][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[18]_38\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[18]_38\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[18]_38\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[18]_38\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[18][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[18]_38\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size159_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[18]_38\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[19][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[19]_40\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[19][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[19]_40\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[19]_40\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[19]_40\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[19]_40\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[19][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[19]_40\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size162_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[19]_40\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[1]_4\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[1][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[1]_4\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[1]_4\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[1]_4\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[1]_4\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[1][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[1]_4\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size18_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[1]_4\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_y(0),
      Q => \temp_food_y_reg[20]_42\(0),
      R => '0'
    );
\temp_food_y_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_y(1),
      Q => \temp_food_y_reg[20]_42\(1),
      R => '0'
    );
\temp_food_y_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_y(2),
      Q => \temp_food_y_reg[20]_42\(2),
      R => '0'
    );
\temp_food_y_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_y(3),
      Q => \temp_food_y_reg[20]_42\(3),
      R => '0'
    );
\temp_food_y_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_y(4),
      Q => \temp_food_y_reg[20]_42\(4),
      R => '0'
    );
\temp_food_y_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_y(5),
      Q => \temp_food_y_reg[20]_42\(5),
      R => '0'
    );
\temp_food_y_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[20][6]_i_1_n_0\,
      D => new_food_y(6),
      Q => \temp_food_y_reg[20]_42\(6),
      R => '0'
    );
\temp_food_y_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_y(0),
      Q => \temp_food_y_reg[21]_44\(0),
      R => '0'
    );
\temp_food_y_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_y(1),
      Q => \temp_food_y_reg[21]_44\(1),
      R => '0'
    );
\temp_food_y_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_y(2),
      Q => \temp_food_y_reg[21][2]_0\(0),
      R => '0'
    );
\temp_food_y_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_y(3),
      Q => \temp_food_y_reg[21]_44\(3),
      R => '0'
    );
\temp_food_y_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_y(4),
      Q => \temp_food_y_reg[21]_44\(4),
      R => '0'
    );
\temp_food_y_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_y(5),
      Q => \temp_food_y_reg[21]_44\(5),
      R => '0'
    );
\temp_food_y_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[21][0]_0\(0),
      D => new_food_y(6),
      Q => \temp_food_y_reg[21]_44\(6),
      R => '0'
    );
\temp_food_y_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_y(0),
      Q => \temp_food_y_reg[22]_46\(0),
      R => '0'
    );
\temp_food_y_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_y(1),
      Q => \temp_food_y_reg[22]_46\(1),
      R => '0'
    );
\temp_food_y_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_y(2),
      Q => \temp_food_y_reg[22][2]_0\(0),
      R => '0'
    );
\temp_food_y_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_y(3),
      Q => \temp_food_y_reg[22]_46\(3),
      R => '0'
    );
\temp_food_y_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_y(4),
      Q => \temp_food_y_reg[22]_46\(4),
      R => '0'
    );
\temp_food_y_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_y(5),
      Q => \temp_food_y_reg[22]_46\(5),
      R => '0'
    );
\temp_food_y_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[22][0]_0\(0),
      D => new_food_y(6),
      Q => \temp_food_y_reg[22]_46\(6),
      R => '0'
    );
\temp_food_y_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_y(0),
      Q => \temp_food_y_reg[23]_48\(0),
      R => '0'
    );
\temp_food_y_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_y(1),
      Q => \temp_food_y_reg[23]_48\(1),
      R => '0'
    );
\temp_food_y_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_y(2),
      Q => \temp_food_y_reg[23]_48\(2),
      R => '0'
    );
\temp_food_y_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_y(3),
      Q => \temp_food_y_reg[23]_48\(3),
      R => '0'
    );
\temp_food_y_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_y(4),
      Q => \temp_food_y_reg[23]_48\(4),
      R => '0'
    );
\temp_food_y_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_y(5),
      Q => \temp_food_y_reg[23]_48\(5),
      R => '0'
    );
\temp_food_y_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[23][6]_i_1_n_0\,
      D => new_food_y(6),
      Q => \temp_food_y_reg[23]_48\(6),
      R => '0'
    );
\temp_food_y_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_y(0),
      Q => \temp_food_y_reg[24]_50\(0),
      R => '0'
    );
\temp_food_y_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_y(1),
      Q => \temp_food_y_reg[24]_50\(1),
      R => '0'
    );
\temp_food_y_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_y(2),
      Q => \temp_food_y_reg[24]_50\(2),
      R => '0'
    );
\temp_food_y_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_y(3),
      Q => \temp_food_y_reg[24]_50\(3),
      R => '0'
    );
\temp_food_y_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_y(4),
      Q => \temp_food_y_reg[24]_50\(4),
      R => '0'
    );
\temp_food_y_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_y(5),
      Q => \temp_food_y_reg[24]_50\(5),
      R => '0'
    );
\temp_food_y_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[24][6]_i_1_n_0\,
      D => new_food_y(6),
      Q => \temp_food_y_reg[24]_50\(6),
      R => '0'
    );
\temp_food_y_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_y(0),
      Q => \temp_food_y_reg[25]_52\(0),
      R => '0'
    );
\temp_food_y_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_y(1),
      Q => \temp_food_y_reg[25]_52\(1),
      R => '0'
    );
\temp_food_y_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_y(2),
      Q => \temp_food_y_reg[25]_52\(2),
      R => '0'
    );
\temp_food_y_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_y(3),
      Q => \temp_food_y_reg[25]_52\(3),
      R => '0'
    );
\temp_food_y_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_y(4),
      Q => \temp_food_y_reg[25]_52\(4),
      R => '0'
    );
\temp_food_y_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_y(5),
      Q => \temp_food_y_reg[25]_52\(5),
      R => '0'
    );
\temp_food_y_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[25][6]_i_1_n_0\,
      D => new_food_y(6),
      Q => \temp_food_y_reg[25]_52\(6),
      R => '0'
    );
\temp_food_y_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_y(0),
      Q => \temp_food_y_reg[26]_54\(0),
      R => '0'
    );
\temp_food_y_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_y(1),
      Q => \temp_food_y_reg[26]_54\(1),
      R => '0'
    );
\temp_food_y_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_y(2),
      Q => \temp_food_y_reg[26]_54\(2),
      R => '0'
    );
\temp_food_y_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_y(3),
      Q => \temp_food_y_reg[26]_54\(3),
      R => '0'
    );
\temp_food_y_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_y(4),
      Q => \temp_food_y_reg[26]_54\(4),
      R => '0'
    );
\temp_food_y_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_y(5),
      Q => \temp_food_y_reg[26]_54\(5),
      R => '0'
    );
\temp_food_y_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[26][6]_i_1_n_0\,
      D => new_food_y(6),
      Q => \temp_food_y_reg[26]_54\(6),
      R => '0'
    );
\temp_food_y_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_y(0),
      Q => \temp_food_y_reg[27]_56\(0),
      R => '0'
    );
\temp_food_y_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_y(1),
      Q => \temp_food_y_reg[27]_56\(1),
      R => '0'
    );
\temp_food_y_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_y(2),
      Q => \temp_food_y_reg[27]_56\(2),
      R => '0'
    );
\temp_food_y_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_y(3),
      Q => \temp_food_y_reg[27]_56\(3),
      R => '0'
    );
\temp_food_y_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_y(4),
      Q => \temp_food_y_reg[27]_56\(4),
      R => '0'
    );
\temp_food_y_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_y(5),
      Q => \temp_food_y_reg[27]_56\(5),
      R => '0'
    );
\temp_food_y_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[27][6]_i_1_n_0\,
      D => new_food_y(6),
      Q => \temp_food_y_reg[27]_56\(6),
      R => '0'
    );
\temp_food_y_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_y(0),
      Q => \temp_food_y_reg[28]_58\(0),
      R => '0'
    );
\temp_food_y_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_y(1),
      Q => \temp_food_y_reg[28]_58\(1),
      R => '0'
    );
\temp_food_y_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_y(2),
      Q => \temp_food_y_reg[28]_58\(2),
      R => '0'
    );
\temp_food_y_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_y(3),
      Q => \temp_food_y_reg[28]_58\(3),
      R => '0'
    );
\temp_food_y_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_y(4),
      Q => \temp_food_y_reg[28]_58\(4),
      R => '0'
    );
\temp_food_y_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_y(5),
      Q => \temp_food_y_reg[28]_58\(5),
      R => '0'
    );
\temp_food_y_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[28][6]_i_1_n_0\,
      D => new_food_y(6),
      Q => \temp_food_y_reg[28]_58\(6),
      R => '0'
    );
\temp_food_y_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_y(0),
      Q => \temp_food_y_reg[29]_60\(0),
      R => '0'
    );
\temp_food_y_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_y(1),
      Q => \temp_food_y_reg[29]_60\(1),
      R => '0'
    );
\temp_food_y_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_y(2),
      Q => \^temp_food_y_reg[29][2]_0\(0),
      R => '0'
    );
\temp_food_y_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_y(3),
      Q => \temp_food_y_reg[29]_60\(3),
      R => '0'
    );
\temp_food_y_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_y(4),
      Q => \temp_food_y_reg[29]_60\(4),
      R => '0'
    );
\temp_food_y_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_y(5),
      Q => \temp_food_y_reg[29]_60\(5),
      R => '0'
    );
\temp_food_y_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[29][0]_0\(0),
      D => new_food_y(6),
      Q => \temp_food_y_reg[29]_60\(6),
      R => '0'
    );
\temp_food_y_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[2]_6\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[2]_6\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[2]_6\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[2]_6\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[2]_6\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[2][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[2]_6\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size111_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[2]_6\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_y(0),
      Q => \temp_food_y_reg[30]_62\(0),
      R => '0'
    );
\temp_food_y_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_y(1),
      Q => \temp_food_y_reg[30]_62\(1),
      R => '0'
    );
\temp_food_y_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_y(2),
      Q => \temp_food_y_reg[30]_62\(2),
      R => '0'
    );
\temp_food_y_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_y(3),
      Q => \temp_food_y_reg[30]_62\(3),
      R => '0'
    );
\temp_food_y_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_y(4),
      Q => \temp_food_y_reg[30]_62\(4),
      R => '0'
    );
\temp_food_y_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_y(5),
      Q => \temp_food_y_reg[30]_62\(5),
      R => '0'
    );
\temp_food_y_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y[30][6]_i_1_n_0\,
      D => new_food_y(6),
      Q => \temp_food_y_reg[30]_62\(6),
      R => '0'
    );
\temp_food_y_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_y(0),
      Q => \temp_food_y_reg[31]_0\(0),
      R => '0'
    );
\temp_food_y_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_y(1),
      Q => \temp_food_y_reg[31]_0\(1),
      R => '0'
    );
\temp_food_y_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_y(2),
      Q => Q(0),
      R => '0'
    );
\temp_food_y_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_y(3),
      Q => \temp_food_y_reg[31]_0\(3),
      R => '0'
    );
\temp_food_y_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_y(4),
      Q => \temp_food_y_reg[31]_0\(4),
      R => '0'
    );
\temp_food_y_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_y(5),
      Q => \temp_food_y_reg[31]_0\(5),
      R => '0'
    );
\temp_food_y_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_x_reg[31][0]_0\(0),
      D => new_food_y(6),
      Q => \temp_food_y_reg[31]_0\(6),
      R => '0'
    );
\temp_food_y_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[3]_8\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[3][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[3]_8\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[3]_8\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[3]_8\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[3]_8\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[3][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[3]_8\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size114_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[3]_8\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[4][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[4]_10\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[4][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[4]_10\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[4]_10\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[4]_10\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[4]_10\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[4][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[4]_10\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size117_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[4]_10\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[5][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[5]_12\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[5][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[5]_12\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[5]_12\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[5]_12\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[5]_12\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[5][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[5]_12\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size120_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[5]_12\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[6][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_y(0),
      Q => \temp_food_y_reg[6]_14\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[6][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_y(1),
      Q => \temp_food_y_reg[6]_14\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_y(2),
      Q => \temp_food_y_reg[6][2]_0\(0),
      R => p_0_in_0
    );
\temp_food_y_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_y(3),
      Q => \temp_food_y_reg[6]_14\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_y(4),
      Q => \temp_food_y_reg[6]_14\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[6][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_y(5),
      Q => \temp_food_y_reg[6]_14\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \temp_food_y_reg[6][6]_0\(0),
      D => new_food_y(6),
      Q => \temp_food_y_reg[6]_14\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[7][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[7]_16\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[7][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[7]_16\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[7]_16\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[7]_16\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[7]_16\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[7][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[7]_16\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size126_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[7]_16\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[8][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[8]_18\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[8][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[8]_18\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[8]_18\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[8]_18\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[8]_18\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[8][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[8]_18\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size129_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[8]_18\(6),
      R => p_0_in_0
    );
\temp_food_y_reg[9][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_y(0),
      Q => \temp_food_y_reg[9]_20\(0),
      S => p_0_in_0
    );
\temp_food_y_reg[9][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_y(1),
      Q => \temp_food_y_reg[9]_20\(1),
      S => p_0_in_0
    );
\temp_food_y_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_y(2),
      Q => \temp_food_y_reg[9]_20\(2),
      R => p_0_in_0
    );
\temp_food_y_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_y(3),
      Q => \temp_food_y_reg[9]_20\(3),
      R => p_0_in_0
    );
\temp_food_y_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_y(4),
      Q => \temp_food_y_reg[9]_20\(4),
      R => p_0_in_0
    );
\temp_food_y_reg[9][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_y(5),
      Q => \temp_food_y_reg[9]_20\(5),
      S => p_0_in_0
    );
\temp_food_y_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => size132_out,
      D => new_food_y(6),
      Q => \temp_food_y_reg[9]_20\(6),
      R => p_0_in_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_body is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_y_reg[0][2]_0\ : out STD_LOGIC;
    aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_y_reg[0][2]_1\ : out STD_LOGIC;
    aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_y_reg[0][2]_2\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_y_reg[0][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_y_reg[23][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_y_reg[35][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_y_reg[19][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_y_reg[62][6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    snake_y_out : out STD_LOGIC_VECTOR ( 412 downto 0 );
    \snake_y_reg[0][2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_x_reg[0][0]_0\ : out STD_LOGIC;
    size0 : out STD_LOGIC;
    \snake_x_reg[0][6]_0\ : out STD_LOGIC;
    \snake_x_reg[0][7]_0\ : out STD_LOGIC;
    \snake_y_reg[0][2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_x_reg[0][6]_1\ : out STD_LOGIC;
    \temp_food_x_reg[15][4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_x_reg[0][7]_1\ : out STD_LOGIC;
    \snake_x_reg[0][7]_2\ : out STD_LOGIC;
    \snake_y_reg[0][2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_x_reg[0][6]_2\ : out STD_LOGIC;
    \snake_y_reg[0][2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \snake_x_reg[0][6]_3\ : out STD_LOGIC;
    \snake_x_reg[0][6]_4\ : out STD_LOGIC;
    \snake_x_reg[0][7]_3\ : out STD_LOGIC;
    \snake_x_reg[0][6]_5\ : out STD_LOGIC;
    \snake_x_reg[0][7]_4\ : out STD_LOGIC;
    \snake_x_reg[0][6]_6\ : out STD_LOGIC;
    snake_1_dead_i_2_0 : out STD_LOGIC;
    snake_x_out : out STD_LOGIC_VECTOR ( 503 downto 0 );
    snake_1_dead_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \temp_food_x_reg[29][0]\ : in STD_LOGIC;
    \temp_food_x_reg[29][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_x_reg[31][0]\ : in STD_LOGIC;
    \temp_food_x_reg[31][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    food_valid_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    food_valid_i_2_1 : in STD_LOGIC;
    \temp_food_y_reg[0][6]\ : in STD_LOGIC;
    \temp_food_y_reg[0][6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_y[0][6]_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_y_reg[0][6]_1\ : in STD_LOGIC;
    \temp_food_x_reg[19][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[18][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y_reg[17][6]\ : in STD_LOGIC;
    \temp_food_y_reg[17][6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_y_reg[17][6]_1\ : in STD_LOGIC;
    \temp_food_y[17][6]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_x_reg[16][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y_reg[15][6]\ : in STD_LOGIC;
    \temp_food_y_reg[15][6]_0\ : in STD_LOGIC;
    \temp_food_y_reg[15][6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \temp_food_y_reg[15][6]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y[14][6]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[13][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y_reg[10][6]\ : in STD_LOGIC;
    \temp_food_y_reg[10][6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_y[10][6]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_y_reg[10][6]_1\ : in STD_LOGIC;
    \temp_food_x_reg[7][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y_reg[6][6]\ : in STD_LOGIC;
    \temp_food_y_reg[6][6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_y[6][6]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_y_reg[6][6]_1\ : in STD_LOGIC;
    \temp_food_x_reg[5][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[2][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[1][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[21][0]\ : in STD_LOGIC;
    \temp_food_x_reg[21][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_y[21][6]_i_2_0\ : in STD_LOGIC;
    \temp_food_y[21][6]_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_x_reg[22][0]\ : in STD_LOGIC;
    \temp_food_x_reg[22][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_food_y[22][6]_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \temp_food_y[22][6]_i_2_0\ : in STD_LOGIC;
    \temp_food_y[26][6]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y[27][6]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_y[28][6]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_food_x_reg[29][0]_1\ : in STD_LOGIC;
    \temp_food_y[29][6]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    respawn : in STD_LOGIC;
    input_dir : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_body;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_body is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal food_valid_i_5_n_0 : STD_LOGIC;
  signal food_valid_i_7_n_0 : STD_LOGIC;
  signal legal_dir : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \legal_dir[1]_i_1_n_0\ : STD_LOGIC;
  signal respawned : STD_LOGIC;
  signal \size[5]_i_100_n_0\ : STD_LOGIC;
  signal \size[5]_i_101_n_0\ : STD_LOGIC;
  signal \size[5]_i_102_n_0\ : STD_LOGIC;
  signal \size[5]_i_103_n_0\ : STD_LOGIC;
  signal \size[5]_i_104_n_0\ : STD_LOGIC;
  signal \size[5]_i_105_n_0\ : STD_LOGIC;
  signal \size[5]_i_106_n_0\ : STD_LOGIC;
  signal \size[5]_i_107_n_0\ : STD_LOGIC;
  signal \size[5]_i_108_n_0\ : STD_LOGIC;
  signal \size[5]_i_109_n_0\ : STD_LOGIC;
  signal \size[5]_i_10_n_0\ : STD_LOGIC;
  signal \size[5]_i_110_n_0\ : STD_LOGIC;
  signal \size[5]_i_111_n_0\ : STD_LOGIC;
  signal \size[5]_i_112_n_0\ : STD_LOGIC;
  signal \size[5]_i_113_n_0\ : STD_LOGIC;
  signal \size[5]_i_114_n_0\ : STD_LOGIC;
  signal \size[5]_i_115_n_0\ : STD_LOGIC;
  signal \size[5]_i_116_n_0\ : STD_LOGIC;
  signal \size[5]_i_117_n_0\ : STD_LOGIC;
  signal \size[5]_i_118_n_0\ : STD_LOGIC;
  signal \size[5]_i_119_n_0\ : STD_LOGIC;
  signal \size[5]_i_11_n_0\ : STD_LOGIC;
  signal \size[5]_i_120_n_0\ : STD_LOGIC;
  signal \size[5]_i_121_n_0\ : STD_LOGIC;
  signal \size[5]_i_122_n_0\ : STD_LOGIC;
  signal \size[5]_i_123_n_0\ : STD_LOGIC;
  signal \size[5]_i_124_n_0\ : STD_LOGIC;
  signal \size[5]_i_125_n_0\ : STD_LOGIC;
  signal \size[5]_i_126_n_0\ : STD_LOGIC;
  signal \size[5]_i_127_n_0\ : STD_LOGIC;
  signal \size[5]_i_128_n_0\ : STD_LOGIC;
  signal \size[5]_i_129_n_0\ : STD_LOGIC;
  signal \size[5]_i_12_n_0\ : STD_LOGIC;
  signal \size[5]_i_130_n_0\ : STD_LOGIC;
  signal \size[5]_i_131_n_0\ : STD_LOGIC;
  signal \size[5]_i_132_n_0\ : STD_LOGIC;
  signal \size[5]_i_133_n_0\ : STD_LOGIC;
  signal \size[5]_i_134_n_0\ : STD_LOGIC;
  signal \size[5]_i_135_n_0\ : STD_LOGIC;
  signal \size[5]_i_13_n_0\ : STD_LOGIC;
  signal \size[5]_i_141_n_0\ : STD_LOGIC;
  signal \size[5]_i_142_n_0\ : STD_LOGIC;
  signal \size[5]_i_143_n_0\ : STD_LOGIC;
  signal \size[5]_i_144_n_0\ : STD_LOGIC;
  signal \size[5]_i_145_n_0\ : STD_LOGIC;
  signal \size[5]_i_146_n_0\ : STD_LOGIC;
  signal \size[5]_i_147_n_0\ : STD_LOGIC;
  signal \size[5]_i_148_n_0\ : STD_LOGIC;
  signal \size[5]_i_149_n_0\ : STD_LOGIC;
  signal \size[5]_i_150_n_0\ : STD_LOGIC;
  signal \size[5]_i_151_n_0\ : STD_LOGIC;
  signal \size[5]_i_152_n_0\ : STD_LOGIC;
  signal \size[5]_i_153_n_0\ : STD_LOGIC;
  signal \size[5]_i_154_n_0\ : STD_LOGIC;
  signal \size[5]_i_155_n_0\ : STD_LOGIC;
  signal \size[5]_i_156_n_0\ : STD_LOGIC;
  signal \size[5]_i_157_n_0\ : STD_LOGIC;
  signal \size[5]_i_158_n_0\ : STD_LOGIC;
  signal \size[5]_i_159_n_0\ : STD_LOGIC;
  signal \size[5]_i_160_n_0\ : STD_LOGIC;
  signal \size[5]_i_161_n_0\ : STD_LOGIC;
  signal \size[5]_i_162_n_0\ : STD_LOGIC;
  signal \size[5]_i_163_n_0\ : STD_LOGIC;
  signal \size[5]_i_164_n_0\ : STD_LOGIC;
  signal \size[5]_i_165_n_0\ : STD_LOGIC;
  signal \size[5]_i_166_n_0\ : STD_LOGIC;
  signal \size[5]_i_167_n_0\ : STD_LOGIC;
  signal \size[5]_i_168_n_0\ : STD_LOGIC;
  signal \size[5]_i_169_n_0\ : STD_LOGIC;
  signal \size[5]_i_170_n_0\ : STD_LOGIC;
  signal \size[5]_i_171_n_0\ : STD_LOGIC;
  signal \size[5]_i_172_n_0\ : STD_LOGIC;
  signal \size[5]_i_173_n_0\ : STD_LOGIC;
  signal \size[5]_i_174_n_0\ : STD_LOGIC;
  signal \size[5]_i_175_n_0\ : STD_LOGIC;
  signal \size[5]_i_176_n_0\ : STD_LOGIC;
  signal \size[5]_i_177_n_0\ : STD_LOGIC;
  signal \size[5]_i_178_n_0\ : STD_LOGIC;
  signal \size[5]_i_179_n_0\ : STD_LOGIC;
  signal \size[5]_i_180_n_0\ : STD_LOGIC;
  signal \size[5]_i_181_n_0\ : STD_LOGIC;
  signal \size[5]_i_182_n_0\ : STD_LOGIC;
  signal \size[5]_i_183_n_0\ : STD_LOGIC;
  signal \size[5]_i_184_n_0\ : STD_LOGIC;
  signal \size[5]_i_185_n_0\ : STD_LOGIC;
  signal \size[5]_i_186_n_0\ : STD_LOGIC;
  signal \size[5]_i_187_n_0\ : STD_LOGIC;
  signal \size[5]_i_188_n_0\ : STD_LOGIC;
  signal \size[5]_i_189_n_0\ : STD_LOGIC;
  signal \size[5]_i_190_n_0\ : STD_LOGIC;
  signal \size[5]_i_191_n_0\ : STD_LOGIC;
  signal \size[5]_i_192_n_0\ : STD_LOGIC;
  signal \size[5]_i_193_n_0\ : STD_LOGIC;
  signal \size[5]_i_194_n_0\ : STD_LOGIC;
  signal \size[5]_i_195_n_0\ : STD_LOGIC;
  signal \size[5]_i_196_n_0\ : STD_LOGIC;
  signal \size[5]_i_197_n_0\ : STD_LOGIC;
  signal \size[5]_i_198_n_0\ : STD_LOGIC;
  signal \size[5]_i_199_n_0\ : STD_LOGIC;
  signal \size[5]_i_19_n_0\ : STD_LOGIC;
  signal \size[5]_i_200_n_0\ : STD_LOGIC;
  signal \size[5]_i_201_n_0\ : STD_LOGIC;
  signal \size[5]_i_202_n_0\ : STD_LOGIC;
  signal \size[5]_i_203_n_0\ : STD_LOGIC;
  signal \size[5]_i_204_n_0\ : STD_LOGIC;
  signal \size[5]_i_205_n_0\ : STD_LOGIC;
  signal \size[5]_i_206_n_0\ : STD_LOGIC;
  signal \size[5]_i_207_n_0\ : STD_LOGIC;
  signal \size[5]_i_208_n_0\ : STD_LOGIC;
  signal \size[5]_i_209_n_0\ : STD_LOGIC;
  signal \size[5]_i_20_n_0\ : STD_LOGIC;
  signal \size[5]_i_210_n_0\ : STD_LOGIC;
  signal \size[5]_i_211_n_0\ : STD_LOGIC;
  signal \size[5]_i_212_n_0\ : STD_LOGIC;
  signal \size[5]_i_213_n_0\ : STD_LOGIC;
  signal \size[5]_i_214_n_0\ : STD_LOGIC;
  signal \size[5]_i_215_n_0\ : STD_LOGIC;
  signal \size[5]_i_216_n_0\ : STD_LOGIC;
  signal \size[5]_i_217_n_0\ : STD_LOGIC;
  signal \size[5]_i_218_n_0\ : STD_LOGIC;
  signal \size[5]_i_219_n_0\ : STD_LOGIC;
  signal \size[5]_i_21_n_0\ : STD_LOGIC;
  signal \size[5]_i_220_n_0\ : STD_LOGIC;
  signal \size[5]_i_221_n_0\ : STD_LOGIC;
  signal \size[5]_i_222_n_0\ : STD_LOGIC;
  signal \size[5]_i_223_n_0\ : STD_LOGIC;
  signal \size[5]_i_224_n_0\ : STD_LOGIC;
  signal \size[5]_i_225_n_0\ : STD_LOGIC;
  signal \size[5]_i_226_n_0\ : STD_LOGIC;
  signal \size[5]_i_227_n_0\ : STD_LOGIC;
  signal \size[5]_i_228_n_0\ : STD_LOGIC;
  signal \size[5]_i_229_n_0\ : STD_LOGIC;
  signal \size[5]_i_22_n_0\ : STD_LOGIC;
  signal \size[5]_i_230_n_0\ : STD_LOGIC;
  signal \size[5]_i_231_n_0\ : STD_LOGIC;
  signal \size[5]_i_232_n_0\ : STD_LOGIC;
  signal \size[5]_i_233_n_0\ : STD_LOGIC;
  signal \size[5]_i_234_n_0\ : STD_LOGIC;
  signal \size[5]_i_235_n_0\ : STD_LOGIC;
  signal \size[5]_i_236_n_0\ : STD_LOGIC;
  signal \size[5]_i_237_n_0\ : STD_LOGIC;
  signal \size[5]_i_238_n_0\ : STD_LOGIC;
  signal \size[5]_i_239_n_0\ : STD_LOGIC;
  signal \size[5]_i_23_n_0\ : STD_LOGIC;
  signal \size[5]_i_240_n_0\ : STD_LOGIC;
  signal \size[5]_i_241_n_0\ : STD_LOGIC;
  signal \size[5]_i_242_n_0\ : STD_LOGIC;
  signal \size[5]_i_243_n_0\ : STD_LOGIC;
  signal \size[5]_i_244_n_0\ : STD_LOGIC;
  signal \size[5]_i_245_n_0\ : STD_LOGIC;
  signal \size[5]_i_246_n_0\ : STD_LOGIC;
  signal \size[5]_i_247_n_0\ : STD_LOGIC;
  signal \size[5]_i_248_n_0\ : STD_LOGIC;
  signal \size[5]_i_249_n_0\ : STD_LOGIC;
  signal \size[5]_i_24_n_0\ : STD_LOGIC;
  signal \size[5]_i_250_n_0\ : STD_LOGIC;
  signal \size[5]_i_251_n_0\ : STD_LOGIC;
  signal \size[5]_i_252_n_0\ : STD_LOGIC;
  signal \size[5]_i_25_n_0\ : STD_LOGIC;
  signal \size[5]_i_26_n_0\ : STD_LOGIC;
  signal \size[5]_i_27_n_0\ : STD_LOGIC;
  signal \size[5]_i_28_n_0\ : STD_LOGIC;
  signal \size[5]_i_29_n_0\ : STD_LOGIC;
  signal \size[5]_i_30_n_0\ : STD_LOGIC;
  signal \size[5]_i_31_n_0\ : STD_LOGIC;
  signal \size[5]_i_32_n_0\ : STD_LOGIC;
  signal \size[5]_i_33_n_0\ : STD_LOGIC;
  signal \size[5]_i_34_n_0\ : STD_LOGIC;
  signal \size[5]_i_35_n_0\ : STD_LOGIC;
  signal \size[5]_i_36_n_0\ : STD_LOGIC;
  signal \size[5]_i_37_n_0\ : STD_LOGIC;
  signal \size[5]_i_38_n_0\ : STD_LOGIC;
  signal \size[5]_i_39_n_0\ : STD_LOGIC;
  signal \size[5]_i_40_n_0\ : STD_LOGIC;
  signal \size[5]_i_41_n_0\ : STD_LOGIC;
  signal \size[5]_i_42_n_0\ : STD_LOGIC;
  signal \size[5]_i_48_n_0\ : STD_LOGIC;
  signal \size[5]_i_49_n_0\ : STD_LOGIC;
  signal \size[5]_i_50_n_0\ : STD_LOGIC;
  signal \size[5]_i_51_n_0\ : STD_LOGIC;
  signal \size[5]_i_52_n_0\ : STD_LOGIC;
  signal \size[5]_i_53_n_0\ : STD_LOGIC;
  signal \size[5]_i_54_n_0\ : STD_LOGIC;
  signal \size[5]_i_55_n_0\ : STD_LOGIC;
  signal \size[5]_i_56_n_0\ : STD_LOGIC;
  signal \size[5]_i_57_n_0\ : STD_LOGIC;
  signal \size[5]_i_58_n_0\ : STD_LOGIC;
  signal \size[5]_i_59_n_0\ : STD_LOGIC;
  signal \size[5]_i_60_n_0\ : STD_LOGIC;
  signal \size[5]_i_61_n_0\ : STD_LOGIC;
  signal \size[5]_i_62_n_0\ : STD_LOGIC;
  signal \size[5]_i_63_n_0\ : STD_LOGIC;
  signal \size[5]_i_64_n_0\ : STD_LOGIC;
  signal \size[5]_i_65_n_0\ : STD_LOGIC;
  signal \size[5]_i_66_n_0\ : STD_LOGIC;
  signal \size[5]_i_67_n_0\ : STD_LOGIC;
  signal \size[5]_i_68_n_0\ : STD_LOGIC;
  signal \size[5]_i_69_n_0\ : STD_LOGIC;
  signal \size[5]_i_70_n_0\ : STD_LOGIC;
  signal \size[5]_i_71_n_0\ : STD_LOGIC;
  signal \size[5]_i_72_n_0\ : STD_LOGIC;
  signal \size[5]_i_73_n_0\ : STD_LOGIC;
  signal \size[5]_i_74_n_0\ : STD_LOGIC;
  signal \size[5]_i_75_n_0\ : STD_LOGIC;
  signal \size[5]_i_76_n_0\ : STD_LOGIC;
  signal \size[5]_i_77_n_0\ : STD_LOGIC;
  signal \size[5]_i_78_n_0\ : STD_LOGIC;
  signal \size[5]_i_79_n_0\ : STD_LOGIC;
  signal \size[5]_i_80_n_0\ : STD_LOGIC;
  signal \size[5]_i_81_n_0\ : STD_LOGIC;
  signal \size[5]_i_82_n_0\ : STD_LOGIC;
  signal \size[5]_i_83_n_0\ : STD_LOGIC;
  signal \size[5]_i_84_n_0\ : STD_LOGIC;
  signal \size[5]_i_85_n_0\ : STD_LOGIC;
  signal \size[5]_i_86_n_0\ : STD_LOGIC;
  signal \size[5]_i_87_n_0\ : STD_LOGIC;
  signal \size[5]_i_88_n_0\ : STD_LOGIC;
  signal \size[5]_i_89_n_0\ : STD_LOGIC;
  signal \size[5]_i_90_n_0\ : STD_LOGIC;
  signal \size[5]_i_91_n_0\ : STD_LOGIC;
  signal \size[5]_i_92_n_0\ : STD_LOGIC;
  signal \size[5]_i_93_n_0\ : STD_LOGIC;
  signal \size[5]_i_94_n_0\ : STD_LOGIC;
  signal \size[5]_i_95_n_0\ : STD_LOGIC;
  signal \size[5]_i_96_n_0\ : STD_LOGIC;
  signal \size[5]_i_97_n_0\ : STD_LOGIC;
  signal \size[5]_i_98_n_0\ : STD_LOGIC;
  signal \size[5]_i_99_n_0\ : STD_LOGIC;
  signal \size[5]_i_9_n_0\ : STD_LOGIC;
  signal snake_1_dead_i_100_n_0 : STD_LOGIC;
  signal snake_1_dead_i_101_n_0 : STD_LOGIC;
  signal snake_1_dead_i_102_n_0 : STD_LOGIC;
  signal snake_1_dead_i_103_n_0 : STD_LOGIC;
  signal snake_1_dead_i_104_n_0 : STD_LOGIC;
  signal snake_1_dead_i_105_n_0 : STD_LOGIC;
  signal snake_1_dead_i_106_n_0 : STD_LOGIC;
  signal snake_1_dead_i_107_n_0 : STD_LOGIC;
  signal snake_1_dead_i_108_n_0 : STD_LOGIC;
  signal snake_1_dead_i_109_n_0 : STD_LOGIC;
  signal snake_1_dead_i_10_n_0 : STD_LOGIC;
  signal snake_1_dead_i_110_n_0 : STD_LOGIC;
  signal snake_1_dead_i_111_n_0 : STD_LOGIC;
  signal snake_1_dead_i_112_n_0 : STD_LOGIC;
  signal snake_1_dead_i_113_n_0 : STD_LOGIC;
  signal snake_1_dead_i_114_n_0 : STD_LOGIC;
  signal snake_1_dead_i_115_n_0 : STD_LOGIC;
  signal snake_1_dead_i_116_n_0 : STD_LOGIC;
  signal snake_1_dead_i_117_n_0 : STD_LOGIC;
  signal snake_1_dead_i_118_n_0 : STD_LOGIC;
  signal snake_1_dead_i_119_n_0 : STD_LOGIC;
  signal snake_1_dead_i_11_n_0 : STD_LOGIC;
  signal snake_1_dead_i_120_n_0 : STD_LOGIC;
  signal snake_1_dead_i_121_n_0 : STD_LOGIC;
  signal snake_1_dead_i_122_n_0 : STD_LOGIC;
  signal snake_1_dead_i_123_n_0 : STD_LOGIC;
  signal snake_1_dead_i_124_n_0 : STD_LOGIC;
  signal snake_1_dead_i_125_n_0 : STD_LOGIC;
  signal snake_1_dead_i_126_n_0 : STD_LOGIC;
  signal snake_1_dead_i_127_n_0 : STD_LOGIC;
  signal snake_1_dead_i_128_n_0 : STD_LOGIC;
  signal snake_1_dead_i_129_n_0 : STD_LOGIC;
  signal snake_1_dead_i_12_n_0 : STD_LOGIC;
  signal snake_1_dead_i_130_n_0 : STD_LOGIC;
  signal snake_1_dead_i_131_n_0 : STD_LOGIC;
  signal snake_1_dead_i_132_n_0 : STD_LOGIC;
  signal snake_1_dead_i_133_n_0 : STD_LOGIC;
  signal snake_1_dead_i_134_n_0 : STD_LOGIC;
  signal snake_1_dead_i_135_n_0 : STD_LOGIC;
  signal snake_1_dead_i_136_n_0 : STD_LOGIC;
  signal snake_1_dead_i_137_n_0 : STD_LOGIC;
  signal snake_1_dead_i_138_n_0 : STD_LOGIC;
  signal snake_1_dead_i_139_n_0 : STD_LOGIC;
  signal snake_1_dead_i_13_n_0 : STD_LOGIC;
  signal snake_1_dead_i_140_n_0 : STD_LOGIC;
  signal snake_1_dead_i_141_n_0 : STD_LOGIC;
  signal snake_1_dead_i_142_n_0 : STD_LOGIC;
  signal snake_1_dead_i_143_n_0 : STD_LOGIC;
  signal snake_1_dead_i_144_n_0 : STD_LOGIC;
  signal snake_1_dead_i_145_n_0 : STD_LOGIC;
  signal snake_1_dead_i_146_n_0 : STD_LOGIC;
  signal snake_1_dead_i_147_n_0 : STD_LOGIC;
  signal snake_1_dead_i_148_n_0 : STD_LOGIC;
  signal snake_1_dead_i_149_n_0 : STD_LOGIC;
  signal snake_1_dead_i_14_n_0 : STD_LOGIC;
  signal snake_1_dead_i_150_n_0 : STD_LOGIC;
  signal snake_1_dead_i_151_n_0 : STD_LOGIC;
  signal snake_1_dead_i_152_n_0 : STD_LOGIC;
  signal snake_1_dead_i_153_n_0 : STD_LOGIC;
  signal snake_1_dead_i_154_n_0 : STD_LOGIC;
  signal snake_1_dead_i_155_n_0 : STD_LOGIC;
  signal snake_1_dead_i_156_n_0 : STD_LOGIC;
  signal snake_1_dead_i_157_n_0 : STD_LOGIC;
  signal snake_1_dead_i_158_n_0 : STD_LOGIC;
  signal snake_1_dead_i_159_n_0 : STD_LOGIC;
  signal snake_1_dead_i_15_n_0 : STD_LOGIC;
  signal snake_1_dead_i_160_n_0 : STD_LOGIC;
  signal snake_1_dead_i_161_n_0 : STD_LOGIC;
  signal snake_1_dead_i_162_n_0 : STD_LOGIC;
  signal snake_1_dead_i_163_n_0 : STD_LOGIC;
  signal snake_1_dead_i_164_n_0 : STD_LOGIC;
  signal snake_1_dead_i_165_n_0 : STD_LOGIC;
  signal snake_1_dead_i_166_n_0 : STD_LOGIC;
  signal snake_1_dead_i_167_n_0 : STD_LOGIC;
  signal snake_1_dead_i_168_n_0 : STD_LOGIC;
  signal snake_1_dead_i_169_n_0 : STD_LOGIC;
  signal snake_1_dead_i_16_n_0 : STD_LOGIC;
  signal snake_1_dead_i_170_n_0 : STD_LOGIC;
  signal snake_1_dead_i_171_n_0 : STD_LOGIC;
  signal snake_1_dead_i_172_n_0 : STD_LOGIC;
  signal snake_1_dead_i_173_n_0 : STD_LOGIC;
  signal snake_1_dead_i_174_n_0 : STD_LOGIC;
  signal snake_1_dead_i_175_n_0 : STD_LOGIC;
  signal snake_1_dead_i_176_n_0 : STD_LOGIC;
  signal snake_1_dead_i_177_n_0 : STD_LOGIC;
  signal snake_1_dead_i_178_n_0 : STD_LOGIC;
  signal snake_1_dead_i_179_n_0 : STD_LOGIC;
  signal snake_1_dead_i_17_n_0 : STD_LOGIC;
  signal snake_1_dead_i_180_n_0 : STD_LOGIC;
  signal snake_1_dead_i_181_n_0 : STD_LOGIC;
  signal snake_1_dead_i_182_n_0 : STD_LOGIC;
  signal snake_1_dead_i_183_n_0 : STD_LOGIC;
  signal snake_1_dead_i_184_n_0 : STD_LOGIC;
  signal snake_1_dead_i_185_n_0 : STD_LOGIC;
  signal snake_1_dead_i_186_n_0 : STD_LOGIC;
  signal snake_1_dead_i_187_n_0 : STD_LOGIC;
  signal snake_1_dead_i_188_n_0 : STD_LOGIC;
  signal snake_1_dead_i_189_n_0 : STD_LOGIC;
  signal snake_1_dead_i_18_n_0 : STD_LOGIC;
  signal snake_1_dead_i_190_n_0 : STD_LOGIC;
  signal snake_1_dead_i_191_n_0 : STD_LOGIC;
  signal snake_1_dead_i_192_n_0 : STD_LOGIC;
  signal snake_1_dead_i_193_n_0 : STD_LOGIC;
  signal snake_1_dead_i_194_n_0 : STD_LOGIC;
  signal snake_1_dead_i_195_n_0 : STD_LOGIC;
  signal snake_1_dead_i_196_n_0 : STD_LOGIC;
  signal snake_1_dead_i_197_n_0 : STD_LOGIC;
  signal snake_1_dead_i_198_n_0 : STD_LOGIC;
  signal snake_1_dead_i_199_n_0 : STD_LOGIC;
  signal snake_1_dead_i_19_n_0 : STD_LOGIC;
  signal snake_1_dead_i_200_n_0 : STD_LOGIC;
  signal snake_1_dead_i_201_n_0 : STD_LOGIC;
  signal snake_1_dead_i_202_n_0 : STD_LOGIC;
  signal snake_1_dead_i_203_n_0 : STD_LOGIC;
  signal snake_1_dead_i_204_n_0 : STD_LOGIC;
  signal snake_1_dead_i_205_n_0 : STD_LOGIC;
  signal snake_1_dead_i_206_n_0 : STD_LOGIC;
  signal snake_1_dead_i_207_n_0 : STD_LOGIC;
  signal snake_1_dead_i_208_n_0 : STD_LOGIC;
  signal snake_1_dead_i_209_n_0 : STD_LOGIC;
  signal snake_1_dead_i_20_n_0 : STD_LOGIC;
  signal snake_1_dead_i_210_n_0 : STD_LOGIC;
  signal snake_1_dead_i_211_n_0 : STD_LOGIC;
  signal snake_1_dead_i_212_n_0 : STD_LOGIC;
  signal snake_1_dead_i_213_n_0 : STD_LOGIC;
  signal snake_1_dead_i_214_n_0 : STD_LOGIC;
  signal snake_1_dead_i_215_n_0 : STD_LOGIC;
  signal snake_1_dead_i_216_n_0 : STD_LOGIC;
  signal snake_1_dead_i_217_n_0 : STD_LOGIC;
  signal snake_1_dead_i_218_n_0 : STD_LOGIC;
  signal snake_1_dead_i_219_n_0 : STD_LOGIC;
  signal snake_1_dead_i_21_n_0 : STD_LOGIC;
  signal snake_1_dead_i_220_n_0 : STD_LOGIC;
  signal snake_1_dead_i_221_n_0 : STD_LOGIC;
  signal snake_1_dead_i_222_n_0 : STD_LOGIC;
  signal snake_1_dead_i_223_n_0 : STD_LOGIC;
  signal snake_1_dead_i_224_n_0 : STD_LOGIC;
  signal snake_1_dead_i_225_n_0 : STD_LOGIC;
  signal snake_1_dead_i_226_n_0 : STD_LOGIC;
  signal snake_1_dead_i_227_n_0 : STD_LOGIC;
  signal snake_1_dead_i_22_n_0 : STD_LOGIC;
  signal snake_1_dead_i_23_n_0 : STD_LOGIC;
  signal snake_1_dead_i_24_n_0 : STD_LOGIC;
  signal snake_1_dead_i_25_n_0 : STD_LOGIC;
  signal snake_1_dead_i_26_n_0 : STD_LOGIC;
  signal snake_1_dead_i_27_n_0 : STD_LOGIC;
  signal snake_1_dead_i_28_n_0 : STD_LOGIC;
  signal snake_1_dead_i_29_n_0 : STD_LOGIC;
  signal snake_1_dead_i_2_n_0 : STD_LOGIC;
  signal snake_1_dead_i_30_n_0 : STD_LOGIC;
  signal snake_1_dead_i_31_n_0 : STD_LOGIC;
  signal snake_1_dead_i_32_n_0 : STD_LOGIC;
  signal snake_1_dead_i_33_n_0 : STD_LOGIC;
  signal snake_1_dead_i_34_n_0 : STD_LOGIC;
  signal snake_1_dead_i_35_n_0 : STD_LOGIC;
  signal snake_1_dead_i_36_n_0 : STD_LOGIC;
  signal snake_1_dead_i_37_n_0 : STD_LOGIC;
  signal snake_1_dead_i_38_n_0 : STD_LOGIC;
  signal snake_1_dead_i_39_n_0 : STD_LOGIC;
  signal snake_1_dead_i_3_n_0 : STD_LOGIC;
  signal snake_1_dead_i_40_n_0 : STD_LOGIC;
  signal snake_1_dead_i_41_n_0 : STD_LOGIC;
  signal snake_1_dead_i_42_n_0 : STD_LOGIC;
  signal snake_1_dead_i_43_n_0 : STD_LOGIC;
  signal snake_1_dead_i_44_n_0 : STD_LOGIC;
  signal snake_1_dead_i_45_n_0 : STD_LOGIC;
  signal snake_1_dead_i_46_n_0 : STD_LOGIC;
  signal snake_1_dead_i_47_n_0 : STD_LOGIC;
  signal snake_1_dead_i_48_n_0 : STD_LOGIC;
  signal snake_1_dead_i_49_n_0 : STD_LOGIC;
  signal snake_1_dead_i_4_n_0 : STD_LOGIC;
  signal snake_1_dead_i_50_n_0 : STD_LOGIC;
  signal snake_1_dead_i_51_n_0 : STD_LOGIC;
  signal snake_1_dead_i_52_n_0 : STD_LOGIC;
  signal snake_1_dead_i_53_n_0 : STD_LOGIC;
  signal snake_1_dead_i_54_n_0 : STD_LOGIC;
  signal snake_1_dead_i_55_n_0 : STD_LOGIC;
  signal snake_1_dead_i_56_n_0 : STD_LOGIC;
  signal snake_1_dead_i_57_n_0 : STD_LOGIC;
  signal snake_1_dead_i_58_n_0 : STD_LOGIC;
  signal snake_1_dead_i_59_n_0 : STD_LOGIC;
  signal snake_1_dead_i_5_n_0 : STD_LOGIC;
  signal snake_1_dead_i_60_n_0 : STD_LOGIC;
  signal snake_1_dead_i_61_n_0 : STD_LOGIC;
  signal snake_1_dead_i_62_n_0 : STD_LOGIC;
  signal snake_1_dead_i_63_n_0 : STD_LOGIC;
  signal snake_1_dead_i_64_n_0 : STD_LOGIC;
  signal snake_1_dead_i_65_n_0 : STD_LOGIC;
  signal snake_1_dead_i_66_n_0 : STD_LOGIC;
  signal snake_1_dead_i_67_n_0 : STD_LOGIC;
  signal snake_1_dead_i_68_n_0 : STD_LOGIC;
  signal snake_1_dead_i_69_n_0 : STD_LOGIC;
  signal snake_1_dead_i_6_n_0 : STD_LOGIC;
  signal snake_1_dead_i_70_n_0 : STD_LOGIC;
  signal snake_1_dead_i_71_n_0 : STD_LOGIC;
  signal snake_1_dead_i_72_n_0 : STD_LOGIC;
  signal snake_1_dead_i_73_n_0 : STD_LOGIC;
  signal snake_1_dead_i_74_n_0 : STD_LOGIC;
  signal snake_1_dead_i_75_n_0 : STD_LOGIC;
  signal snake_1_dead_i_76_n_0 : STD_LOGIC;
  signal snake_1_dead_i_77_n_0 : STD_LOGIC;
  signal snake_1_dead_i_78_n_0 : STD_LOGIC;
  signal snake_1_dead_i_79_n_0 : STD_LOGIC;
  signal snake_1_dead_i_7_n_0 : STD_LOGIC;
  signal snake_1_dead_i_80_n_0 : STD_LOGIC;
  signal snake_1_dead_i_81_n_0 : STD_LOGIC;
  signal snake_1_dead_i_82_n_0 : STD_LOGIC;
  signal snake_1_dead_i_83_n_0 : STD_LOGIC;
  signal snake_1_dead_i_84_n_0 : STD_LOGIC;
  signal snake_1_dead_i_85_n_0 : STD_LOGIC;
  signal snake_1_dead_i_86_n_0 : STD_LOGIC;
  signal snake_1_dead_i_87_n_0 : STD_LOGIC;
  signal snake_1_dead_i_88_n_0 : STD_LOGIC;
  signal snake_1_dead_i_89_n_0 : STD_LOGIC;
  signal snake_1_dead_i_8_n_0 : STD_LOGIC;
  signal snake_1_dead_i_90_n_0 : STD_LOGIC;
  signal snake_1_dead_i_91_n_0 : STD_LOGIC;
  signal snake_1_dead_i_92_n_0 : STD_LOGIC;
  signal snake_1_dead_i_93_n_0 : STD_LOGIC;
  signal snake_1_dead_i_94_n_0 : STD_LOGIC;
  signal snake_1_dead_i_95_n_0 : STD_LOGIC;
  signal snake_1_dead_i_96_n_0 : STD_LOGIC;
  signal snake_1_dead_i_97_n_0 : STD_LOGIC;
  signal snake_1_dead_i_98_n_0 : STD_LOGIC;
  signal snake_1_dead_i_99_n_0 : STD_LOGIC;
  signal snake_1_dead_i_9_n_0 : STD_LOGIC;
  signal snake_x : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \snake_x[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \snake_x[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \snake_x[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \snake_x[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \snake_x[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \snake_x[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \snake_x[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \^snake_x_out\ : STD_LOGIC_VECTOR ( 503 downto 0 );
  signal \^snake_x_reg[0][0]_0\ : STD_LOGIC;
  signal \snake_x_reg[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_reg[0][4]_i_1_n_1\ : STD_LOGIC;
  signal \snake_x_reg[0][4]_i_1_n_2\ : STD_LOGIC;
  signal \snake_x_reg[0][4]_i_1_n_3\ : STD_LOGIC;
  signal \snake_x_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \snake_x_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal snake_y : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \snake_y[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \snake_y[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \snake_y[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \snake_y[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \snake_y[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \snake_y[0][6]_i_4_n_0\ : STD_LOGIC;
  signal \^snake_y_out\ : STD_LOGIC_VECTOR ( 412 downto 0 );
  signal \^snake_y_reg[0][2]_0\ : STD_LOGIC;
  signal \^snake_y_reg[0][2]_1\ : STD_LOGIC;
  signal \^snake_y_reg[0][2]_2\ : STD_LOGIC;
  signal \snake_y_reg[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_reg[0][4]_i_1_n_1\ : STD_LOGIC;
  signal \snake_y_reg[0][4]_i_1_n_2\ : STD_LOGIC;
  signal \snake_y_reg[0][4]_i_1_n_3\ : STD_LOGIC;
  signal \^snake_y_reg[0][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \snake_y_reg[0][6]_i_2_n_3\ : STD_LOGIC;
  signal \^snake_y_reg[19][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_y_reg[23][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_y_reg[35][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^snake_y_reg[62][6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[0][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[10][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_food_y[15][6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[17][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[21][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_food_y[22][6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_food_y[29][6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_food_y[6][6]_i_4_n_0\ : STD_LOGIC;
  signal \NLW_snake_x_reg[0][7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_snake_x_reg[0][7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_snake_y_reg[0][6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_snake_y_reg[0][6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \size[5]_i_109\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \size[5]_i_111\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \size[5]_i_113\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \size[5]_i_115\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \size[5]_i_13\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \size[5]_i_171\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \size[5]_i_177\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \size[5]_i_187\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \size[5]_i_193\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \size[5]_i_196\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \size[5]_i_49\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \size[5]_i_51\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \size[5]_i_53\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \size[5]_i_55\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \size[5]_i_57\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \size[5]_i_59\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \size[5]_i_61\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \size[5]_i_63\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \size[5]_i_64\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \size[5]_i_66\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \size[5]_i_70\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \size[5]_i_72\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \size[5]_i_89\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \size[5]_i_91\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \size[5]_i_93\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \size[5]_i_95\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of snake_1_dead_i_125 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of snake_1_dead_i_131 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of snake_1_dead_i_145 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of snake_1_dead_i_151 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of snake_1_dead_i_163 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of snake_1_dead_i_165 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of snake_1_dead_i_178 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of snake_1_dead_i_184 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of snake_1_dead_i_205 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of snake_1_dead_i_207 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of snake_1_dead_i_213 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of snake_1_dead_i_215 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of snake_1_dead_i_31 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of snake_1_dead_i_33 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of snake_1_dead_i_37 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of snake_1_dead_i_5 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of snake_1_dead_i_65 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of snake_1_dead_i_66 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of snake_1_dead_i_67 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of snake_1_dead_i_68 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of snake_1_dead_i_69 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of snake_1_dead_i_70 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of snake_1_dead_i_71 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of snake_1_dead_i_72 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of snake_1_dead_i_74 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of snake_1_dead_i_75 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of snake_1_dead_i_77 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of snake_1_dead_i_78 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of snake_1_dead_i_79 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of snake_1_dead_i_80 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of snake_1_dead_i_81 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of snake_1_dead_i_82 : label is "soft_lutpair5";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \snake_x_reg[0][4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \snake_x_reg[0][7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \snake_y[0][0]_i_1\ : label is "soft_lutpair31";
  attribute METHODOLOGY_DRC_VIOS of \snake_y_reg[0][4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \snake_y_reg[0][6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \temp_food_y[15][6]_i_7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \temp_food_y[22][6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \temp_food_y[31][6]_i_1\ : label is "soft_lutpair32";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  snake_x_out(503 downto 0) <= \^snake_x_out\(503 downto 0);
  \snake_x_reg[0][0]_0\ <= \^snake_x_reg[0][0]_0\;
  snake_y_out(412 downto 0) <= \^snake_y_out\(412 downto 0);
  \snake_y_reg[0][2]_0\ <= \^snake_y_reg[0][2]_0\;
  \snake_y_reg[0][2]_1\ <= \^snake_y_reg[0][2]_1\;
  \snake_y_reg[0][2]_2\ <= \^snake_y_reg[0][2]_2\;
  \snake_y_reg[0][6]_0\(6 downto 0) <= \^snake_y_reg[0][6]_0\(6 downto 0);
  \snake_y_reg[19][6]_0\(6 downto 0) <= \^snake_y_reg[19][6]_0\(6 downto 0);
  \snake_y_reg[23][6]_0\(6 downto 0) <= \^snake_y_reg[23][6]_0\(6 downto 0);
  \snake_y_reg[35][6]_0\(6 downto 0) <= \^snake_y_reg[35][6]_0\(6 downto 0);
  \snake_y_reg[62][6]_0\(6 downto 0) <= \^snake_y_reg[62][6]_0\(6 downto 0);
food_valid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => food_valid_i_5_n_0,
      I1 => \temp_food_x_reg[31][0]\,
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \temp_food_x_reg[31][0]_0\(0),
      O => \^snake_y_reg[0][2]_0\
    );
food_valid_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => food_valid_i_2_0(3),
      I2 => \^q\(7),
      I3 => food_valid_i_2_0(4),
      I4 => food_valid_i_7_n_0,
      I5 => food_valid_i_2_1,
      O => food_valid_i_5_n_0
    );
food_valid_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => food_valid_i_2_0(2),
      I2 => \^q\(1),
      I3 => food_valid_i_2_0(1),
      I4 => food_valid_i_2_0(0),
      I5 => \^q\(0),
      O => food_valid_i_7_n_0
    );
\legal_dir[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => input_dir(1),
      I1 => legal_dir(0),
      I2 => input_dir(0),
      I3 => legal_dir(1),
      O => \legal_dir[1]_i_1_n_0\
    );
\legal_dir_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => input_dir(0),
      Q => legal_dir(0),
      R => SR(0)
    );
\legal_dir_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \legal_dir[1]_i_1_n_0\,
      Q => legal_dir(1),
      R => SR(0)
    );
respawned_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => SR(0),
      Q => respawned,
      R => '0'
    );
\size[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \size[5]_i_25_n_0\,
      I1 => \size[5]_i_26_n_0\,
      I2 => \size[5]_i_27_n_0\,
      I3 => \size[5]_i_28_n_0\,
      I4 => \size[5]_i_29_n_0\,
      I5 => \size[5]_i_30_n_0\,
      O => \size[5]_i_10_n_0\
    );
\size[5]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(386),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(387),
      I4 => \^snake_y_out\(385),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_100_n_0\
    );
\size[5]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(470),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(471),
      I4 => \size[5]_i_215_n_0\,
      I5 => \size[5]_i_216_n_0\,
      O => \size[5]_i_101_n_0\
    );
\size[5]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(103),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(102),
      I4 => \^snake_y_reg[0][6]_0\(3),
      I5 => \^snake_y_out\(101),
      O => \size[5]_i_102_n_0\
    );
\size[5]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(98),
      I1 => \^snake_y_reg[0][6]_0\(0),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(99),
      I4 => \^snake_y_reg[0][6]_0\(2),
      I5 => \^snake_y_out\(100),
      O => \size[5]_i_103_n_0\
    );
\size[5]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(118),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(119),
      I4 => \size[5]_i_217_n_0\,
      I5 => \size[5]_i_218_n_0\,
      O => \size[5]_i_104_n_0\
    );
\size[5]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(5),
      I1 => \^snake_y_out\(173),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(172),
      I4 => \^snake_y_out\(171),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \size[5]_i_105_n_0\
    );
\size[5]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(169),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(170),
      I4 => \^snake_y_out\(168),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_106_n_0\
    );
\size[5]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(215),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(214),
      I4 => \size[5]_i_219_n_0\,
      I5 => \size[5]_i_220_n_0\,
      O => \size[5]_i_107_n_0\
    );
\size[5]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(22),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(23),
      I4 => \size[5]_i_221_n_0\,
      I5 => \size[5]_i_222_n_0\,
      O => \size[5]_i_108_n_0\
    );
\size[5]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(20),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_195_n_0,
      I3 => snake_1_dead_i_194_n_0,
      O => \size[5]_i_109_n_0\
    );
\size[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \size[5]_i_31_n_0\,
      I1 => \size[5]_i_32_n_0\,
      I2 => \size[5]_i_33_n_0\,
      I3 => \size[5]_i_34_n_0\,
      I4 => \size[5]_i_35_n_0\,
      I5 => \size[5]_i_36_n_0\,
      O => \size[5]_i_11_n_0\
    );
\size[5]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(86),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(87),
      I4 => \size[5]_i_223_n_0\,
      I5 => \size[5]_i_224_n_0\,
      O => \size[5]_i_110_n_0\
    );
\size[5]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(76),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_193_n_0,
      I3 => snake_1_dead_i_192_n_0,
      O => \size[5]_i_111_n_0\
    );
\size[5]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(246),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(247),
      I4 => \size[5]_i_225_n_0\,
      I5 => \size[5]_i_226_n_0\,
      O => \size[5]_i_112_n_0\
    );
\size[5]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(202),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_191_n_0,
      I3 => snake_1_dead_i_190_n_0,
      O => \size[5]_i_113_n_0\
    );
\size[5]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(374),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(375),
      I4 => \size[5]_i_227_n_0\,
      I5 => \size[5]_i_228_n_0\,
      O => \size[5]_i_114_n_0\
    );
\size[5]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(307),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_189_n_0,
      I3 => snake_1_dead_i_188_n_0,
      O => \size[5]_i_115_n_0\
    );
\size[5]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(187),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(186),
      I4 => \^snake_y_reg[0][6]_0\(3),
      I5 => \^snake_y_out\(185),
      O => \size[5]_i_116_n_0\
    );
\size[5]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(182),
      I1 => \^snake_y_reg[0][6]_0\(0),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(183),
      I4 => \^snake_y_reg[0][6]_0\(2),
      I5 => \^snake_y_out\(184),
      O => \size[5]_i_117_n_0\
    );
\size[5]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(231),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(230),
      I4 => \size[5]_i_229_n_0\,
      I5 => \size[5]_i_230_n_0\,
      O => \size[5]_i_118_n_0\
    );
\size[5]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_out\(4),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(5),
      I4 => \^snake_y_out\(3),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \size[5]_i_119_n_0\
    );
\size[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \size[5]_i_37_n_0\,
      I1 => \size[5]_i_38_n_0\,
      I2 => \size[5]_i_39_n_0\,
      I3 => \size[5]_i_40_n_0\,
      I4 => \size[5]_i_41_n_0\,
      I5 => \size[5]_i_42_n_0\,
      O => \size[5]_i_12_n_0\
    );
\size[5]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(2),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(1),
      I4 => \^snake_y_out\(0),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_120_n_0\
    );
\size[5]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(7),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(6),
      I4 => \size[5]_i_231_n_0\,
      I5 => \size[5]_i_232_n_0\,
      O => \size[5]_i_121_n_0\
    );
\size[5]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(241),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(243),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(242),
      O => \size[5]_i_122_n_0\
    );
\size[5]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(239),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(240),
      I4 => \^snake_y_out\(238),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_123_n_0\
    );
\size[5]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(302),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(303),
      I4 => \size[5]_i_233_n_0\,
      I5 => \size[5]_i_234_n_0\,
      O => \size[5]_i_124_n_0\
    );
\size[5]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(5),
      I1 => \^snake_y_out\(271),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(270),
      I4 => \^snake_y_out\(269),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \size[5]_i_125_n_0\
    );
\size[5]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(267),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(268),
      I4 => \^snake_y_out\(266),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_126_n_0\
    );
\size[5]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(335),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(334),
      I4 => \size[5]_i_235_n_0\,
      I5 => \size[5]_i_236_n_0\,
      O => \size[5]_i_127_n_0\
    );
\size[5]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(102),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(103),
      I4 => \size[5]_i_237_n_0\,
      I5 => \size[5]_i_238_n_0\,
      O => \size[5]_i_128_n_0\
    );
\size[5]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(90),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_239_n_0\,
      I3 => \size[5]_i_240_n_0\,
      O => \size[5]_i_129_n_0\
    );
\size[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => snake_1_dead_i_15_n_0,
      I1 => snake_1_dead_i_14_n_0,
      I2 => snake_1_dead_i_13_n_0,
      I3 => snake_1_dead_i_12_n_0,
      O => \size[5]_i_13_n_0\
    );
\size[5]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(398),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(399),
      I4 => \size[5]_i_241_n_0\,
      I5 => \size[5]_i_242_n_0\,
      O => \size[5]_i_130_n_0\
    );
\size[5]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(328),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_243_n_0\,
      I3 => \size[5]_i_244_n_0\,
      O => \size[5]_i_131_n_0\
    );
\size[5]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(198),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(199),
      I4 => \size[5]_i_245_n_0\,
      I5 => \size[5]_i_246_n_0\,
      O => \size[5]_i_132_n_0\
    );
\size[5]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(160),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_247_n_0\,
      I3 => \size[5]_i_248_n_0\,
      O => \size[5]_i_133_n_0\
    );
\size[5]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(326),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(327),
      I4 => \size[5]_i_249_n_0\,
      I5 => \size[5]_i_250_n_0\,
      O => \size[5]_i_134_n_0\
    );
\size[5]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(265),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_251_n_0\,
      I3 => \size[5]_i_252_n_0\,
      O => \size[5]_i_135_n_0\
    );
\size[5]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(312),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(314),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(313),
      O => \size[5]_i_141_n_0\
    );
\size[5]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(317),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(316),
      I4 => \^snake_x_out\(315),
      I5 => \^q\(3),
      O => \size[5]_i_142_n_0\
    );
\size[5]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(254),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(253),
      I4 => \^snake_y_out\(252),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_143_n_0\
    );
\size[5]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(255),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(257),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(256),
      O => \size[5]_i_144_n_0\
    );
\size[5]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(408),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(410),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(409),
      O => \size[5]_i_145_n_0\
    );
\size[5]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(411),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(413),
      I4 => \^q\(4),
      I5 => \^snake_x_out\(412),
      O => \size[5]_i_146_n_0\
    );
\size[5]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(337),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(338),
      I4 => \^snake_y_out\(336),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_147_n_0\
    );
\size[5]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(339),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(340),
      I4 => \^snake_y_reg[0][6]_0\(5),
      I5 => \^snake_y_out\(341),
      O => \size[5]_i_148_n_0\
    );
\size[5]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(184),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(186),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(185),
      O => \size[5]_i_149_n_0\
    );
\size[5]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(187),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(188),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(189),
      O => \size[5]_i_150_n_0\
    );
\size[5]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(148),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(149),
      I4 => \^snake_y_out\(147),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_151_n_0\
    );
\size[5]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(150),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(152),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(151),
      O => \size[5]_i_152_n_0\
    );
\size[5]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(280),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(281),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(282),
      O => \size[5]_i_153_n_0\
    );
\size[5]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(284),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(285),
      I4 => \^snake_x_out\(283),
      I5 => \^q\(3),
      O => \size[5]_i_154_n_0\
    );
\size[5]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(226),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(225),
      I4 => \^snake_y_out\(224),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_155_n_0\
    );
\size[5]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(5),
      I1 => \^snake_y_out\(229),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(228),
      I4 => \^snake_y_out\(227),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \size[5]_i_156_n_0\
    );
\size[5]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(344),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(346),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(345),
      O => \size[5]_i_157_n_0\
    );
\size[5]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(347),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(349),
      I4 => \^q\(4),
      I5 => \^snake_x_out\(348),
      O => \size[5]_i_158_n_0\
    );
\size[5]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(440),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(442),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(441),
      O => \size[5]_i_159_n_0\
    );
\size[5]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(445),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(444),
      I4 => \^snake_x_out\(443),
      I5 => \^q\(3),
      O => \size[5]_i_160_n_0\
    );
\size[5]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(152),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(154),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(153),
      O => \size[5]_i_161_n_0\
    );
\size[5]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(157),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(156),
      I4 => \^snake_x_out\(155),
      I5 => \^q\(3),
      O => \size[5]_i_162_n_0\
    );
\size[5]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(496),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(498),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(497),
      O => \size[5]_i_163_n_0\
    );
\size[5]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(501),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(500),
      I4 => \^snake_x_out\(499),
      I5 => \^q\(3),
      O => \size[5]_i_164_n_0\
    );
\size[5]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(432),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(433),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(434),
      O => \size[5]_i_165_n_0\
    );
\size[5]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(436),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(437),
      I4 => \^snake_x_out\(435),
      I5 => \^q\(3),
      O => \size[5]_i_166_n_0\
    );
\size[5]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(336),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(337),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(338),
      O => \size[5]_i_167_n_0\
    );
\size[5]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(341),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(340),
      I4 => \^snake_x_out\(339),
      I5 => \^q\(3),
      O => \size[5]_i_168_n_0\
    );
\size[5]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[62][6]_0\(3),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_reg[62][6]_0\(5),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_reg[62][6]_0\(4),
      O => \size[5]_i_169_n_0\
    );
\size[5]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_reg[62][6]_0\(1),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_reg[62][6]_0\(2),
      I4 => \^snake_y_reg[62][6]_0\(0),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_170_n_0\
    );
\size[5]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_reg[62][6]_0\(6),
      O => \size[5]_i_171_n_0\
    );
\size[5]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(491),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(492),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(493),
      O => \size[5]_i_172_n_0\
    );
\size[5]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(488),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(490),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(489),
      O => \size[5]_i_173_n_0\
    );
\size[5]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_x_out\(495),
      I1 => \^q\(7),
      I2 => \^snake_x_out\(494),
      I3 => \^q\(6),
      O => \size[5]_i_174_n_0\
    );
\size[5]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_reg[19][6]_0\(4),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_reg[19][6]_0\(5),
      I4 => \^snake_y_reg[19][6]_0\(3),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \size[5]_i_175_n_0\
    );
\size[5]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_reg[19][6]_0\(1),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_reg[19][6]_0\(2),
      I4 => \^snake_y_reg[19][6]_0\(0),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_176_n_0\
    );
\size[5]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_reg[19][6]_0\(6),
      O => \size[5]_i_177_n_0\
    );
\size[5]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(147),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(149),
      I4 => \^q\(4),
      I5 => \^snake_x_out\(148),
      O => \size[5]_i_178_n_0\
    );
\size[5]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(144),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(146),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(145),
      O => \size[5]_i_179_n_0\
    );
\size[5]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_x_out\(150),
      I1 => \^q\(6),
      I2 => \^snake_x_out\(151),
      I3 => \^q\(7),
      O => \size[5]_i_180_n_0\
    );
\size[5]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(400),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(401),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(402),
      O => \size[5]_i_181_n_0\
    );
\size[5]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(404),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(405),
      I4 => \^snake_x_out\(403),
      I5 => \^q\(3),
      O => \size[5]_i_182_n_0\
    );
\size[5]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(304),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(305),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(306),
      O => \size[5]_i_183_n_0\
    );
\size[5]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(308),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(309),
      I4 => \^snake_x_out\(307),
      I5 => \^q\(3),
      O => \size[5]_i_184_n_0\
    );
\size[5]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_reg[35][6]_0\(4),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_reg[35][6]_0\(5),
      I4 => \^snake_y_reg[35][6]_0\(3),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \size[5]_i_185_n_0\
    );
\size[5]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_reg[35][6]_0\(2),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_reg[35][6]_0\(1),
      I4 => \^snake_y_reg[35][6]_0\(0),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_186_n_0\
    );
\size[5]_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_reg[35][6]_0\(6),
      O => \size[5]_i_187_n_0\
    );
\size[5]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(276),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(277),
      I4 => \^snake_x_out\(275),
      I5 => \^q\(3),
      O => \size[5]_i_188_n_0\
    );
\size[5]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(272),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(273),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(274),
      O => \size[5]_i_189_n_0\
    );
\size[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \size[5]_i_48_n_0\,
      I1 => \size[5]_i_49_n_0\,
      I2 => \size[5]_i_50_n_0\,
      I3 => \size[5]_i_51_n_0\,
      O => \size[5]_i_19_n_0\
    );
\size[5]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_x_out\(279),
      I1 => \^q\(7),
      I2 => \^snake_x_out\(278),
      I3 => \^q\(6),
      O => \size[5]_i_190_n_0\
    );
\size[5]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_reg[23][6]_0\(4),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_reg[23][6]_0\(5),
      I4 => \^snake_y_reg[23][6]_0\(3),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \size[5]_i_191_n_0\
    );
\size[5]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_reg[23][6]_0\(1),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_reg[23][6]_0\(2),
      I4 => \^snake_y_reg[23][6]_0\(0),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_192_n_0\
    );
\size[5]_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_reg[23][6]_0\(6),
      O => \size[5]_i_193_n_0\
    );
\size[5]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(180),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(181),
      I4 => \^snake_x_out\(179),
      I5 => \^q\(3),
      O => \size[5]_i_194_n_0\
    );
\size[5]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(176),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(178),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(177),
      O => \size[5]_i_195_n_0\
    );
\size[5]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_x_out\(183),
      I1 => \^q\(7),
      I2 => \^snake_x_out\(182),
      I3 => \^q\(6),
      O => \size[5]_i_196_n_0\
    );
\size[5]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(24),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(25),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(26),
      O => \size[5]_i_197_n_0\
    );
\size[5]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(27),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(28),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(29),
      O => \size[5]_i_198_n_0\
    );
\size[5]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(88),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(90),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(89),
      O => \size[5]_i_199_n_0\
    );
\size[5]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \size[5]_i_52_n_0\,
      I1 => \size[5]_i_53_n_0\,
      I2 => \size[5]_i_54_n_0\,
      I3 => \size[5]_i_55_n_0\,
      O => \size[5]_i_20_n_0\
    );
\size[5]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(91),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(92),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(93),
      O => \size[5]_i_200_n_0\
    );
\size[5]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(248),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(249),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(250),
      O => \size[5]_i_201_n_0\
    );
\size[5]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(252),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(253),
      I4 => \^snake_x_out\(251),
      I5 => \^q\(3),
      O => \size[5]_i_202_n_0\
    );
\size[5]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(376),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(377),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(378),
      O => \size[5]_i_203_n_0\
    );
\size[5]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(380),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(381),
      I4 => \^snake_x_out\(379),
      I5 => \^q\(3),
      O => \size[5]_i_204_n_0\
    );
\size[5]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(56),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(57),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(58),
      O => \size[5]_i_205_n_0\
    );
\size[5]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(60),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(61),
      I4 => \^snake_x_out\(59),
      I5 => \^q\(3),
      O => \size[5]_i_206_n_0\
    );
\size[5]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(472),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(474),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(473),
      O => \size[5]_i_207_n_0\
    );
\size[5]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(477),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(476),
      I4 => \^snake_x_out\(475),
      I5 => \^q\(3),
      O => \size[5]_i_208_n_0\
    );
\size[5]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(120),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(122),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(121),
      O => \size[5]_i_209_n_0\
    );
\size[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \size[5]_i_56_n_0\,
      I1 => \size[5]_i_57_n_0\,
      I2 => \size[5]_i_58_n_0\,
      I3 => \size[5]_i_59_n_0\,
      O => \size[5]_i_21_n_0\
    );
\size[5]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(125),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(124),
      I4 => \^snake_x_out\(123),
      I5 => \^q\(3),
      O => \size[5]_i_210_n_0\
    );
\size[5]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(216),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(217),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(218),
      O => \size[5]_i_211_n_0\
    );
\size[5]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(220),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(221),
      I4 => \^snake_x_out\(219),
      I5 => \^q\(3),
      O => \size[5]_i_212_n_0\
    );
\size[5]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(48),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(49),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(50),
      O => \size[5]_i_213_n_0\
    );
\size[5]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(53),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(52),
      I4 => \^snake_x_out\(51),
      I5 => \^q\(3),
      O => \size[5]_i_214_n_0\
    );
\size[5]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(464),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(465),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(466),
      O => \size[5]_i_215_n_0\
    );
\size[5]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(469),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(468),
      I4 => \^snake_x_out\(467),
      I5 => \^q\(3),
      O => \size[5]_i_216_n_0\
    );
\size[5]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(112),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(113),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(114),
      O => \size[5]_i_217_n_0\
    );
\size[5]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(115),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(116),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(117),
      O => \size[5]_i_218_n_0\
    );
\size[5]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(208),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(210),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(209),
      O => \size[5]_i_219_n_0\
    );
\size[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \size[5]_i_60_n_0\,
      I1 => \size[5]_i_61_n_0\,
      I2 => \size[5]_i_62_n_0\,
      I3 => \size[5]_i_63_n_0\,
      O => \size[5]_i_22_n_0\
    );
\size[5]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(213),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(212),
      I4 => \^snake_x_out\(211),
      I5 => \^q\(3),
      O => \size[5]_i_220_n_0\
    );
\size[5]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(16),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(18),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(17),
      O => \size[5]_i_221_n_0\
    );
\size[5]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(21),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(20),
      I4 => \^snake_x_out\(19),
      I5 => \^q\(3),
      O => \size[5]_i_222_n_0\
    );
\size[5]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(80),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(82),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(81),
      O => \size[5]_i_223_n_0\
    );
\size[5]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(85),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(84),
      I4 => \^snake_x_out\(83),
      I5 => \^q\(3),
      O => \size[5]_i_224_n_0\
    );
\size[5]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(240),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(242),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(241),
      O => \size[5]_i_225_n_0\
    );
\size[5]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(244),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(245),
      I4 => \^snake_x_out\(243),
      I5 => \^q\(3),
      O => \size[5]_i_226_n_0\
    );
\size[5]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(368),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(369),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(370),
      O => \size[5]_i_227_n_0\
    );
\size[5]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(371),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(372),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(373),
      O => \size[5]_i_228_n_0\
    );
\size[5]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(224),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(226),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(225),
      O => \size[5]_i_229_n_0\
    );
\size[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => \size[5]_i_64_n_0\,
      I1 => \size[5]_i_65_n_0\,
      I2 => \size[5]_i_66_n_0\,
      I3 => \size[5]_i_67_n_0\,
      I4 => \size[5]_i_68_n_0\,
      I5 => \size[5]_i_69_n_0\,
      O => \size[5]_i_23_n_0\
    );
\size[5]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(228),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(229),
      I4 => \^snake_x_out\(227),
      I5 => \^q\(3),
      O => \size[5]_i_230_n_0\
    );
\size[5]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(1),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(2),
      O => \size[5]_i_231_n_0\
    );
\size[5]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(4),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(5),
      I4 => \^snake_x_out\(3),
      I5 => \^q\(3),
      O => \size[5]_i_232_n_0\
    );
\size[5]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(296),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(298),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(297),
      O => \size[5]_i_233_n_0\
    );
\size[5]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(301),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(300),
      I4 => \^snake_x_out\(299),
      I5 => \^q\(3),
      O => \size[5]_i_234_n_0\
    );
\size[5]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(328),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(330),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(329),
      O => \size[5]_i_235_n_0\
    );
\size[5]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(333),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(332),
      I4 => \^snake_x_out\(331),
      I5 => \^q\(3),
      O => \size[5]_i_236_n_0\
    );
\size[5]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(96),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(98),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(97),
      O => \size[5]_i_237_n_0\
    );
\size[5]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(99),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(100),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(101),
      O => \size[5]_i_238_n_0\
    );
\size[5]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(86),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(85),
      I4 => \^snake_y_out\(84),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_239_n_0\
    );
\size[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => \size[5]_i_70_n_0\,
      I1 => \size[5]_i_71_n_0\,
      I2 => \size[5]_i_72_n_0\,
      I3 => \size[5]_i_73_n_0\,
      I4 => \size[5]_i_74_n_0\,
      I5 => \size[5]_i_75_n_0\,
      O => \size[5]_i_24_n_0\
    );
\size[5]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(5),
      I1 => \^snake_y_out\(89),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(88),
      I4 => \^snake_y_out\(87),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \size[5]_i_240_n_0\
    );
\size[5]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(392),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(393),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(394),
      O => \size[5]_i_241_n_0\
    );
\size[5]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(396),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(397),
      I4 => \^snake_x_out\(395),
      I5 => \^q\(3),
      O => \size[5]_i_242_n_0\
    );
\size[5]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(324),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(323),
      I4 => \^snake_y_out\(322),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_243_n_0\
    );
\size[5]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_out\(326),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(327),
      I4 => \^snake_y_out\(325),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \size[5]_i_244_n_0\
    );
\size[5]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(192),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(194),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(193),
      O => \size[5]_i_245_n_0\
    );
\size[5]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(195),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(196),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(197),
      O => \size[5]_i_246_n_0\
    );
\size[5]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(155),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(156),
      I4 => \^snake_y_out\(154),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_247_n_0\
    );
\size[5]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(157),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(159),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(158),
      O => \size[5]_i_248_n_0\
    );
\size[5]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(320),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(322),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(321),
      O => \size[5]_i_249_n_0\
    );
\size[5]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_76_n_0\,
      I1 => \size[5]_i_77_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(27),
      I4 => \size[5]_i_78_n_0\,
      O => \size[5]_i_25_n_0\
    );
\size[5]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(325),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(324),
      I4 => \^snake_x_out\(323),
      I5 => \^q\(3),
      O => \size[5]_i_250_n_0\
    );
\size[5]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(261),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(260),
      I4 => \^snake_y_out\(259),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_251_n_0\
    );
\size[5]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(262),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(264),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(263),
      O => \size[5]_i_252_n_0\
    );
\size[5]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_79_n_0\,
      I1 => \size[5]_i_80_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(83),
      I4 => \size[5]_i_81_n_0\,
      O => \size[5]_i_26_n_0\
    );
\size[5]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_82_n_0\,
      I1 => \size[5]_i_83_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(209),
      I4 => \size[5]_i_84_n_0\,
      O => \size[5]_i_27_n_0\
    );
\size[5]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_85_n_0\,
      I1 => \size[5]_i_86_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(314),
      I4 => \size[5]_i_87_n_0\,
      O => \size[5]_i_28_n_0\
    );
\size[5]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \size[5]_i_88_n_0\,
      I1 => \size[5]_i_89_n_0\,
      I2 => \size[5]_i_90_n_0\,
      I3 => \size[5]_i_91_n_0\,
      O => \size[5]_i_29_n_0\
    );
\size[5]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \size[5]_i_92_n_0\,
      I1 => \size[5]_i_93_n_0\,
      I2 => \size[5]_i_94_n_0\,
      I3 => \size[5]_i_95_n_0\,
      O => \size[5]_i_30_n_0\
    );
\size[5]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_96_n_0\,
      I1 => \size[5]_i_97_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(48),
      I4 => \size[5]_i_98_n_0\,
      O => \size[5]_i_31_n_0\
    );
\size[5]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_99_n_0\,
      I1 => \size[5]_i_100_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(391),
      I4 => \size[5]_i_101_n_0\,
      O => \size[5]_i_32_n_0\
    );
\size[5]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_102_n_0\,
      I1 => \size[5]_i_103_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(104),
      I4 => \size[5]_i_104_n_0\,
      O => \size[5]_i_33_n_0\
    );
\size[5]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_105_n_0\,
      I1 => \size[5]_i_106_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(174),
      I4 => \size[5]_i_107_n_0\,
      O => \size[5]_i_34_n_0\
    );
\size[5]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \size[5]_i_108_n_0\,
      I1 => \size[5]_i_109_n_0\,
      I2 => \size[5]_i_110_n_0\,
      I3 => \size[5]_i_111_n_0\,
      O => \size[5]_i_35_n_0\
    );
\size[5]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \size[5]_i_112_n_0\,
      I1 => \size[5]_i_113_n_0\,
      I2 => \size[5]_i_114_n_0\,
      I3 => \size[5]_i_115_n_0\,
      O => \size[5]_i_36_n_0\
    );
\size[5]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_116_n_0\,
      I1 => \size[5]_i_117_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(188),
      I4 => \size[5]_i_118_n_0\,
      O => \size[5]_i_37_n_0\
    );
\size[5]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_119_n_0\,
      I1 => \size[5]_i_120_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(6),
      I4 => \size[5]_i_121_n_0\,
      O => \size[5]_i_38_n_0\
    );
\size[5]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_122_n_0\,
      I1 => \size[5]_i_123_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(244),
      I4 => \size[5]_i_124_n_0\,
      O => \size[5]_i_39_n_0\
    );
\size[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \size[5]_i_9_n_0\,
      I1 => \size[5]_i_10_n_0\,
      I2 => \size[5]_i_11_n_0\,
      I3 => \size[5]_i_12_n_0\,
      I4 => \size[5]_i_13_n_0\,
      I5 => snake_1_dead_i_2_n_0,
      O => snake_1_dead_i_2_0
    );
\size[5]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => \size[5]_i_125_n_0\,
      I1 => \size[5]_i_126_n_0\,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(272),
      I4 => \size[5]_i_127_n_0\,
      O => \size[5]_i_40_n_0\
    );
\size[5]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \size[5]_i_128_n_0\,
      I1 => \size[5]_i_129_n_0\,
      I2 => \size[5]_i_130_n_0\,
      I3 => \size[5]_i_131_n_0\,
      O => \size[5]_i_41_n_0\
    );
\size[5]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \size[5]_i_132_n_0\,
      I1 => \size[5]_i_133_n_0\,
      I2 => \size[5]_i_134_n_0\,
      I3 => \size[5]_i_135_n_0\,
      O => \size[5]_i_42_n_0\
    );
\size[5]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(318),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(319),
      I4 => \size[5]_i_141_n_0\,
      I5 => \size[5]_i_142_n_0\,
      O => \size[5]_i_48_n_0\
    );
\size[5]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(258),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_143_n_0\,
      I3 => \size[5]_i_144_n_0\,
      O => \size[5]_i_49_n_0\
    );
\size[5]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(415),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(414),
      I4 => \size[5]_i_145_n_0\,
      I5 => \size[5]_i_146_n_0\,
      O => \size[5]_i_50_n_0\
    );
\size[5]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(342),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_147_n_0\,
      I3 => \size[5]_i_148_n_0\,
      O => \size[5]_i_51_n_0\
    );
\size[5]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(191),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(190),
      I4 => \size[5]_i_149_n_0\,
      I5 => \size[5]_i_150_n_0\,
      O => \size[5]_i_52_n_0\
    );
\size[5]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(153),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_151_n_0\,
      I3 => \size[5]_i_152_n_0\,
      O => \size[5]_i_53_n_0\
    );
\size[5]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(287),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(286),
      I4 => \size[5]_i_153_n_0\,
      I5 => \size[5]_i_154_n_0\,
      O => \size[5]_i_54_n_0\
    );
\size[5]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(230),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_155_n_0\,
      I3 => \size[5]_i_156_n_0\,
      O => \size[5]_i_55_n_0\
    );
\size[5]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(350),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(351),
      I4 => \size[5]_i_157_n_0\,
      I5 => \size[5]_i_158_n_0\,
      O => \size[5]_i_56_n_0\
    );
\size[5]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(286),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_225_n_0,
      I3 => snake_1_dead_i_224_n_0,
      O => \size[5]_i_57_n_0\
    );
\size[5]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(447),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(446),
      I4 => \size[5]_i_159_n_0\,
      I5 => \size[5]_i_160_n_0\,
      O => \size[5]_i_58_n_0\
    );
\size[5]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(370),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_227_n_0,
      I3 => snake_1_dead_i_226_n_0,
      O => \size[5]_i_59_n_0\
    );
\size[5]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(158),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(159),
      I4 => \size[5]_i_161_n_0\,
      I5 => \size[5]_i_162_n_0\,
      O => \size[5]_i_60_n_0\
    );
\size[5]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(132),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_221_n_0,
      I3 => snake_1_dead_i_220_n_0,
      O => \size[5]_i_61_n_0\
    );
\size[5]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(502),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(503),
      I4 => \size[5]_i_163_n_0\,
      I5 => \size[5]_i_164_n_0\,
      O => \size[5]_i_62_n_0\
    );
\size[5]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(412),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_223_n_0,
      I3 => snake_1_dead_i_222_n_0,
      O => \size[5]_i_63_n_0\
    );
\size[5]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(363),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_219_n_0,
      I3 => snake_1_dead_i_218_n_0,
      O => \size[5]_i_64_n_0\
    );
\size[5]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(438),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(439),
      I4 => \size[5]_i_165_n_0\,
      I5 => \size[5]_i_166_n_0\,
      O => \size[5]_i_65_n_0\
    );
\size[5]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(279),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_217_n_0,
      I3 => snake_1_dead_i_216_n_0,
      O => \size[5]_i_66_n_0\
    );
\size[5]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(342),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(343),
      I4 => \size[5]_i_167_n_0\,
      I5 => \size[5]_i_168_n_0\,
      O => \size[5]_i_67_n_0\
    );
\size[5]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \size[5]_i_169_n_0\,
      I1 => \size[5]_i_170_n_0\,
      I2 => \size[5]_i_171_n_0\,
      I3 => \size[5]_i_172_n_0\,
      I4 => \size[5]_i_173_n_0\,
      I5 => \size[5]_i_174_n_0\,
      O => \size[5]_i_68_n_0\
    );
\size[5]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \size[5]_i_175_n_0\,
      I1 => \size[5]_i_176_n_0\,
      I2 => \size[5]_i_177_n_0\,
      I3 => \size[5]_i_178_n_0\,
      I4 => \size[5]_i_179_n_0\,
      I5 => \size[5]_i_180_n_0\,
      O => \size[5]_i_69_n_0\
    );
\size[5]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(335),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_211_n_0,
      I3 => snake_1_dead_i_210_n_0,
      O => \size[5]_i_70_n_0\
    );
\size[5]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(407),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(406),
      I4 => \size[5]_i_181_n_0\,
      I5 => \size[5]_i_182_n_0\,
      O => \size[5]_i_71_n_0\
    );
\size[5]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(251),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_209_n_0,
      I3 => snake_1_dead_i_208_n_0,
      O => \size[5]_i_72_n_0\
    );
\size[5]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(311),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(310),
      I4 => \size[5]_i_183_n_0\,
      I5 => \size[5]_i_184_n_0\,
      O => \size[5]_i_73_n_0\
    );
\size[5]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \size[5]_i_185_n_0\,
      I1 => \size[5]_i_186_n_0\,
      I2 => \size[5]_i_187_n_0\,
      I3 => \size[5]_i_188_n_0\,
      I4 => \size[5]_i_189_n_0\,
      I5 => \size[5]_i_190_n_0\,
      O => \size[5]_i_74_n_0\
    );
\size[5]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \size[5]_i_191_n_0\,
      I1 => \size[5]_i_192_n_0\,
      I2 => \size[5]_i_193_n_0\,
      I3 => \size[5]_i_194_n_0\,
      I4 => \size[5]_i_195_n_0\,
      I5 => \size[5]_i_196_n_0\,
      O => \size[5]_i_75_n_0\
    );
\size[5]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(26),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(25),
      I4 => \^snake_y_reg[0][6]_0\(3),
      I5 => \^snake_y_out\(24),
      O => \size[5]_i_76_n_0\
    );
\size[5]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(21),
      I1 => \^snake_y_reg[0][6]_0\(0),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(22),
      I4 => \^snake_y_reg[0][6]_0\(2),
      I5 => \^snake_y_out\(23),
      O => \size[5]_i_77_n_0\
    );
\size[5]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(30),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(31),
      I4 => \size[5]_i_197_n_0\,
      I5 => \size[5]_i_198_n_0\,
      O => \size[5]_i_78_n_0\
    );
\size[5]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(80),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(82),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(81),
      O => \size[5]_i_79_n_0\
    );
\size[5]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(78),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(79),
      I4 => \^snake_y_out\(77),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_80_n_0\
    );
\size[5]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(94),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(95),
      I4 => \size[5]_i_199_n_0\,
      I5 => \size[5]_i_200_n_0\,
      O => \size[5]_i_81_n_0\
    );
\size[5]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_out\(207),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(208),
      I4 => \^snake_y_out\(206),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \size[5]_i_82_n_0\
    );
\size[5]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(205),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(204),
      I4 => \^snake_y_out\(203),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_83_n_0\
    );
\size[5]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(254),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(255),
      I4 => \size[5]_i_201_n_0\,
      I5 => \size[5]_i_202_n_0\,
      O => \size[5]_i_84_n_0\
    );
\size[5]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_out\(312),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(313),
      I4 => \^snake_y_out\(311),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \size[5]_i_85_n_0\
    );
\size[5]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(309),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(310),
      I4 => \^snake_y_out\(308),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_86_n_0\
    );
\size[5]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(382),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(383),
      I4 => \size[5]_i_203_n_0\,
      I5 => \size[5]_i_204_n_0\,
      O => \size[5]_i_87_n_0\
    );
\size[5]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(62),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(63),
      I4 => \size[5]_i_205_n_0\,
      I5 => \size[5]_i_206_n_0\,
      O => \size[5]_i_88_n_0\
    );
\size[5]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(55),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_203_n_0,
      I3 => snake_1_dead_i_202_n_0,
      O => \size[5]_i_89_n_0\
    );
\size[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \size[5]_i_19_n_0\,
      I1 => \size[5]_i_20_n_0\,
      I2 => \size[5]_i_21_n_0\,
      I3 => \size[5]_i_22_n_0\,
      I4 => \size[5]_i_23_n_0\,
      I5 => \size[5]_i_24_n_0\,
      O => \size[5]_i_9_n_0\
    );
\size[5]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(478),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(479),
      I4 => \size[5]_i_207_n_0\,
      I5 => \size[5]_i_208_n_0\,
      O => \size[5]_i_90_n_0\
    );
\size[5]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(398),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_201_n_0,
      I3 => snake_1_dead_i_200_n_0,
      O => \size[5]_i_91_n_0\
    );
\size[5]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(127),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(126),
      I4 => \size[5]_i_209_n_0\,
      I5 => \size[5]_i_210_n_0\,
      O => \size[5]_i_92_n_0\
    );
\size[5]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(111),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_199_n_0,
      I3 => snake_1_dead_i_198_n_0,
      O => \size[5]_i_93_n_0\
    );
\size[5]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(223),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(222),
      I4 => \size[5]_i_211_n_0\,
      I5 => \size[5]_i_212_n_0\,
      O => \size[5]_i_94_n_0\
    );
\size[5]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(181),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_197_n_0,
      I3 => snake_1_dead_i_196_n_0,
      O => \size[5]_i_95_n_0\
    );
\size[5]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(45),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(47),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(46),
      O => \size[5]_i_96_n_0\
    );
\size[5]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(43),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(44),
      I4 => \^snake_y_out\(42),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \size[5]_i_97_n_0\
    );
\size[5]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(54),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(55),
      I4 => \size[5]_i_213_n_0\,
      I5 => \size[5]_i_214_n_0\,
      O => \size[5]_i_98_n_0\
    );
\size[5]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(388),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(390),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(389),
      O => \size[5]_i_99_n_0\
    );
snake_1_dead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFCE00000000"
    )
        port map (
      I0 => respawn,
      I1 => snake_1_dead_i_2_n_0,
      I2 => snake_1_dead_i_3_n_0,
      I3 => snake_1_dead_i_4_n_0,
      I4 => snake_1_dead_i_5_n_0,
      I5 => resetn,
      O => snake_1_dead_reg
    );
snake_1_dead_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => snake_1_dead_i_38_n_0,
      I1 => snake_1_dead_i_39_n_0,
      I2 => snake_1_dead_i_40_n_0,
      I3 => snake_1_dead_i_41_n_0,
      I4 => snake_1_dead_i_42_n_0,
      I5 => snake_1_dead_i_43_n_0,
      O => snake_1_dead_i_10_n_0
    );
snake_1_dead_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(293),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(292),
      I4 => \^snake_x_out\(291),
      I5 => \^q\(3),
      O => snake_1_dead_i_100_n_0
    );
snake_1_dead_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(231),
      I1 => \^snake_y_reg[0][6]_0\(0),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(232),
      I4 => \^snake_y_reg[0][6]_0\(2),
      I5 => \^snake_y_out\(233),
      O => snake_1_dead_i_101_n_0
    );
snake_1_dead_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(236),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(235),
      I4 => \^snake_y_reg[0][6]_0\(3),
      I5 => \^snake_y_out\(234),
      O => snake_1_dead_i_102_n_0
    );
snake_1_dead_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(360),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(361),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(362),
      O => snake_1_dead_i_103_n_0
    );
snake_1_dead_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(364),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(365),
      I4 => \^snake_x_out\(363),
      I5 => \^q\(3),
      O => snake_1_dead_i_104_n_0
    );
snake_1_dead_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(296),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(295),
      I4 => \^snake_y_out\(294),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_105_n_0
    );
snake_1_dead_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_out\(298),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(299),
      I4 => \^snake_y_out\(297),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_106_n_0
    );
snake_1_dead_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(128),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(129),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(130),
      O => snake_1_dead_i_107_n_0
    );
snake_1_dead_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(131),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(132),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(133),
      O => snake_1_dead_i_108_n_0
    );
snake_1_dead_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(113),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(114),
      I4 => \^snake_y_out\(112),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_109_n_0
    );
snake_1_dead_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => snake_1_dead_i_44_n_0,
      I1 => snake_1_dead_i_45_n_0,
      I2 => snake_1_dead_i_46_n_0,
      I3 => snake_1_dead_i_47_n_0,
      I4 => snake_1_dead_i_48_n_0,
      I5 => snake_1_dead_i_49_n_0,
      O => snake_1_dead_i_11_n_0
    );
snake_1_dead_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(115),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(117),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(116),
      O => snake_1_dead_i_110_n_0
    );
snake_1_dead_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(424),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(425),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(426),
      O => snake_1_dead_i_111_n_0
    );
snake_1_dead_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(428),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(429),
      I4 => \^snake_x_out\(427),
      I5 => \^q\(3),
      O => snake_1_dead_i_112_n_0
    );
snake_1_dead_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(350),
      I1 => \^snake_y_reg[0][6]_0\(0),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(352),
      I4 => \^snake_y_reg[0][6]_0\(1),
      I5 => \^snake_y_out\(351),
      O => snake_1_dead_i_113_n_0
    );
snake_1_dead_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(355),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(354),
      I4 => \^snake_y_reg[0][6]_0\(3),
      I5 => \^snake_y_out\(353),
      O => snake_1_dead_i_114_n_0
    );
snake_1_dead_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(287),
      I1 => \^snake_y_reg[0][6]_0\(0),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(288),
      I4 => \^snake_y_reg[0][6]_0\(2),
      I5 => \^snake_y_out\(289),
      O => snake_1_dead_i_115_n_0
    );
snake_1_dead_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(292),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(291),
      I4 => \^snake_y_reg[0][6]_0\(3),
      I5 => \^snake_y_out\(290),
      O => snake_1_dead_i_116_n_0
    );
snake_1_dead_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(352),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(353),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(354),
      O => snake_1_dead_i_117_n_0
    );
snake_1_dead_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(355),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(357),
      I4 => \^q\(4),
      I5 => \^snake_x_out\(356),
      O => snake_1_dead_i_118_n_0
    );
snake_1_dead_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(8),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(9),
      I4 => \^snake_y_out\(7),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_119_n_0
    );
snake_1_dead_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => snake_1_dead_i_50_n_0,
      I1 => snake_1_dead_i_51_n_0,
      I2 => snake_1_dead_i_52_n_0,
      I3 => snake_1_dead_i_53_n_0,
      O => snake_1_dead_i_12_n_0
    );
snake_1_dead_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_out\(11),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(12),
      I4 => \^snake_y_out\(10),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_120_n_0
    );
snake_1_dead_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(8),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(10),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(9),
      O => snake_1_dead_i_121_n_0
    );
snake_1_dead_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(12),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(13),
      I4 => \^snake_x_out\(11),
      I5 => \^q\(3),
      O => snake_1_dead_i_122_n_0
    );
snake_1_dead_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(213),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(215),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(214),
      O => snake_1_dead_i_123_n_0
    );
snake_1_dead_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(211),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(212),
      I4 => \^snake_y_out\(210),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_124_n_0
    );
snake_1_dead_i_125: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_out\(216),
      O => snake_1_dead_i_125_n_0
    );
snake_1_dead_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(259),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(260),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(261),
      O => snake_1_dead_i_126_n_0
    );
snake_1_dead_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(256),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(258),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(257),
      O => snake_1_dead_i_127_n_0
    );
snake_1_dead_i_128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_x_out\(263),
      I1 => \^q\(7),
      I2 => \^snake_x_out\(262),
      I3 => \^q\(6),
      O => snake_1_dead_i_128_n_0
    );
snake_1_dead_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(5),
      I1 => \^snake_y_out\(33),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(32),
      I4 => \^snake_y_out\(31),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_129_n_0
    );
snake_1_dead_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => snake_1_dead_i_54_n_0,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => snake_1_dead_i_55_n_0,
      O => snake_1_dead_i_13_n_0
    );
snake_1_dead_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(30),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(29),
      I4 => \^snake_y_out\(28),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_130_n_0
    );
snake_1_dead_i_131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_out\(34),
      O => snake_1_dead_i_131_n_0
    );
snake_1_dead_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(36),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(37),
      I4 => \^snake_x_out\(35),
      I5 => \^q\(3),
      O => snake_1_dead_i_132_n_0
    );
snake_1_dead_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(32),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(33),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(34),
      O => snake_1_dead_i_133_n_0
    );
snake_1_dead_i_134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_x_out\(38),
      I1 => \^q\(6),
      I2 => \^snake_x_out\(39),
      I3 => \^q\(7),
      O => snake_1_dead_i_134_n_0
    );
snake_1_dead_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(162),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(163),
      I4 => \^snake_y_out\(161),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_135_n_0
    );
snake_1_dead_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(164),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(166),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(165),
      O => snake_1_dead_i_136_n_0
    );
snake_1_dead_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(200),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(202),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(201),
      O => snake_1_dead_i_137_n_0
    );
snake_1_dead_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(203),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(204),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(205),
      O => snake_1_dead_i_138_n_0
    );
snake_1_dead_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(134),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(135),
      I4 => \^snake_y_out\(133),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_139_n_0
    );
snake_1_dead_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_56_n_0,
      I1 => snake_1_dead_i_57_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(405),
      I4 => snake_1_dead_i_58_n_0,
      O => snake_1_dead_i_14_n_0
    );
snake_1_dead_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_out\(137),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(138),
      I4 => \^snake_y_out\(136),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_140_n_0
    );
snake_1_dead_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(160),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(161),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(162),
      O => snake_1_dead_i_141_n_0
    );
snake_1_dead_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(164),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(165),
      I4 => \^snake_x_out\(163),
      I5 => \^q\(3),
      O => snake_1_dead_i_142_n_0
    );
snake_1_dead_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(374),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(376),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(375),
      O => snake_1_dead_i_143_n_0
    );
snake_1_dead_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(372),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(373),
      I4 => \^snake_y_out\(371),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_144_n_0
    );
snake_1_dead_i_145: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_out\(377),
      O => snake_1_dead_i_145_n_0
    );
snake_1_dead_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^snake_x_out\(453),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(452),
      I4 => \^snake_x_out\(451),
      I5 => \^q\(3),
      O => snake_1_dead_i_146_n_0
    );
snake_1_dead_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(448),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(450),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(449),
      O => snake_1_dead_i_147_n_0
    );
snake_1_dead_i_148: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_x_out\(455),
      I1 => \^q\(7),
      I2 => \^snake_x_out\(454),
      I3 => \^q\(6),
      O => snake_1_dead_i_148_n_0
    );
snake_1_dead_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(38),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(40),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(39),
      O => snake_1_dead_i_149_n_0
    );
snake_1_dead_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => snake_1_dead_i_59_n_0,
      I1 => snake_1_dead_i_60_n_0,
      I2 => snake_1_dead_i_61_n_0,
      I3 => snake_1_dead_i_62_n_0,
      I4 => snake_1_dead_i_63_n_0,
      I5 => snake_1_dead_i_64_n_0,
      O => snake_1_dead_i_15_n_0
    );
snake_1_dead_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(36),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(37),
      I4 => \^snake_y_out\(35),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_150_n_0
    );
snake_1_dead_i_151: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_out\(41),
      O => snake_1_dead_i_151_n_0
    );
snake_1_dead_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(43),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(44),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(45),
      O => snake_1_dead_i_152_n_0
    );
snake_1_dead_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(40),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(41),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(42),
      O => snake_1_dead_i_153_n_0
    );
snake_1_dead_i_154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_x_out\(47),
      I1 => \^q\(7),
      I2 => \^snake_x_out\(46),
      I3 => \^q\(6),
      O => snake_1_dead_i_154_n_0
    );
snake_1_dead_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(136),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(138),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(137),
      O => snake_1_dead_i_155_n_0
    );
snake_1_dead_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(139),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(141),
      I4 => \^q\(4),
      I5 => \^snake_x_out\(140),
      O => snake_1_dead_i_156_n_0
    );
snake_1_dead_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(120),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(121),
      I4 => \^snake_y_out\(119),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_157_n_0
    );
snake_1_dead_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(122),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(124),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(123),
      O => snake_1_dead_i_158_n_0
    );
snake_1_dead_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(264),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(265),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(266),
      O => snake_1_dead_i_159_n_0
    );
snake_1_dead_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \size[5]_i_34_n_0\,
      I1 => \size[5]_i_33_n_0\,
      I2 => \size[5]_i_32_n_0\,
      I3 => \size[5]_i_31_n_0\,
      O => snake_1_dead_i_16_n_0
    );
snake_1_dead_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(267),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(268),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(269),
      O => snake_1_dead_i_160_n_0
    );
snake_1_dead_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(217),
      I1 => \^snake_y_reg[0][6]_0\(0),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(218),
      I4 => \^snake_y_reg[0][6]_0\(2),
      I5 => \^snake_y_out\(219),
      O => snake_1_dead_i_161_n_0
    );
snake_1_dead_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(222),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(221),
      I4 => \^snake_y_reg[0][6]_0\(3),
      I5 => \^snake_y_out\(220),
      O => snake_1_dead_i_162_n_0
    );
snake_1_dead_i_163: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(0),
      I3 => \^snake_y_reg[0][6]_0\(1),
      O => snake_1_dead_i_163_n_0
    );
snake_1_dead_i_164: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_164_n_0
    );
snake_1_dead_i_165: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(5),
      O => snake_1_dead_i_165_n_0
    );
snake_1_dead_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(480),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(482),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(481),
      O => snake_1_dead_i_166_n_0
    );
snake_1_dead_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(484),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(485),
      I4 => \^snake_x_out\(483),
      I5 => \^q\(3),
      O => snake_1_dead_i_167_n_0
    );
snake_1_dead_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(190),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(191),
      I4 => \^snake_y_out\(189),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_168_n_0
    );
snake_1_dead_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(192),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(194),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(193),
      O => snake_1_dead_i_169_n_0
    );
snake_1_dead_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => snake_1_dead_i_65_n_0,
      I1 => snake_1_dead_i_66_n_0,
      I2 => snake_1_dead_i_67_n_0,
      I3 => snake_1_dead_i_68_n_0,
      O => snake_1_dead_i_17_n_0
    );
snake_1_dead_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(232),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(234),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(233),
      O => snake_1_dead_i_170_n_0
    );
snake_1_dead_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(235),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(236),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(237),
      O => snake_1_dead_i_171_n_0
    );
snake_1_dead_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(57),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(58),
      I4 => \^snake_y_out\(56),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_172_n_0
    );
snake_1_dead_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(59),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(61),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(60),
      O => snake_1_dead_i_173_n_0
    );
snake_1_dead_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(64),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(66),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(65),
      O => snake_1_dead_i_174_n_0
    );
snake_1_dead_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(67),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(69),
      I4 => \^q\(4),
      I5 => \^snake_x_out\(68),
      O => snake_1_dead_i_175_n_0
    );
snake_1_dead_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(346),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(348),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(347),
      O => snake_1_dead_i_176_n_0
    );
snake_1_dead_i_177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(344),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(345),
      I4 => \^snake_y_out\(343),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_177_n_0
    );
snake_1_dead_i_178: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_out\(349),
      O => snake_1_dead_i_178_n_0
    );
snake_1_dead_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(419),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(420),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(421),
      O => snake_1_dead_i_179_n_0
    );
snake_1_dead_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \size[5]_i_28_n_0\,
      I1 => \size[5]_i_27_n_0\,
      I2 => \size[5]_i_26_n_0\,
      I3 => \size[5]_i_25_n_0\,
      O => snake_1_dead_i_18_n_0
    );
snake_1_dead_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(416),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(418),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(417),
      O => snake_1_dead_i_180_n_0
    );
snake_1_dead_i_181: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_x_out\(423),
      I1 => \^q\(7),
      I2 => \^snake_x_out\(422),
      I3 => \^q\(6),
      O => snake_1_dead_i_181_n_0
    );
snake_1_dead_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(68),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(67),
      I4 => \^snake_y_reg[0][6]_0\(3),
      I5 => \^snake_y_out\(66),
      O => snake_1_dead_i_182_n_0
    );
snake_1_dead_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(63),
      I1 => \^snake_y_reg[0][6]_0\(0),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(64),
      I4 => \^snake_y_reg[0][6]_0\(2),
      I5 => \^snake_y_out\(65),
      O => snake_1_dead_i_183_n_0
    );
snake_1_dead_i_184: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \^snake_y_out\(69),
      O => snake_1_dead_i_184_n_0
    );
snake_1_dead_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(76),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(77),
      I4 => \^snake_x_out\(75),
      I5 => \^q\(3),
      O => snake_1_dead_i_185_n_0
    );
snake_1_dead_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(72),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(73),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(74),
      O => snake_1_dead_i_186_n_0
    );
snake_1_dead_i_187: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^snake_x_out\(79),
      I1 => \^q\(7),
      I2 => \^snake_x_out\(78),
      I3 => \^q\(6),
      O => snake_1_dead_i_187_n_0
    );
snake_1_dead_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(306),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(305),
      I4 => \^snake_y_reg[0][6]_0\(3),
      I5 => \^snake_y_out\(304),
      O => snake_1_dead_i_188_n_0
    );
snake_1_dead_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(301),
      I1 => \^snake_y_reg[0][6]_0\(0),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(302),
      I4 => \^snake_y_reg[0][6]_0\(2),
      I5 => \^snake_y_out\(303),
      O => snake_1_dead_i_189_n_0
    );
snake_1_dead_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => snake_1_dead_i_69_n_0,
      I1 => snake_1_dead_i_70_n_0,
      I2 => snake_1_dead_i_71_n_0,
      I3 => snake_1_dead_i_72_n_0,
      O => snake_1_dead_i_19_n_0
    );
snake_1_dead_i_190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(199),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(200),
      I4 => \^snake_y_reg[0][6]_0\(5),
      I5 => \^snake_y_out\(201),
      O => snake_1_dead_i_190_n_0
    );
snake_1_dead_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(198),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(197),
      I4 => \^snake_y_out\(196),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_191_n_0
    );
snake_1_dead_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(73),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(75),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(74),
      O => snake_1_dead_i_192_n_0
    );
snake_1_dead_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(71),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(72),
      I4 => \^snake_y_out\(70),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_193_n_0
    );
snake_1_dead_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(17),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(19),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(18),
      O => snake_1_dead_i_194_n_0
    );
snake_1_dead_i_195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(15),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(16),
      I4 => \^snake_y_out\(14),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_195_n_0
    );
snake_1_dead_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(5),
      I1 => \^snake_y_out\(180),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(179),
      I4 => \^snake_y_out\(178),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_196_n_0
    );
snake_1_dead_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(177),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(176),
      I4 => \^snake_y_out\(175),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_197_n_0
    );
snake_1_dead_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(108),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(110),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(109),
      O => snake_1_dead_i_198_n_0
    );
snake_1_dead_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(106),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(107),
      I4 => \^snake_y_out\(105),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_199_n_0
    );
snake_1_dead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => snake_1_dead_i_6_n_0,
      I1 => snake_1_dead_i_7_n_0,
      I2 => snake_1_dead_i_8_n_0,
      I3 => snake_1_dead_i_9_n_0,
      I4 => snake_1_dead_i_10_n_0,
      I5 => snake_1_dead_i_11_n_0,
      O => snake_1_dead_i_2_n_0
    );
snake_1_dead_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => snake_1_dead_i_73_n_0,
      I1 => snake_1_dead_i_74_n_0,
      I2 => snake_1_dead_i_75_n_0,
      I3 => snake_1_dead_i_76_n_0,
      I4 => snake_1_dead_i_77_n_0,
      I5 => snake_1_dead_i_78_n_0,
      O => snake_1_dead_i_20_n_0
    );
snake_1_dead_i_200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(395),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(396),
      I4 => \^snake_y_reg[0][6]_0\(5),
      I5 => \^snake_y_out\(397),
      O => snake_1_dead_i_200_n_0
    );
snake_1_dead_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(393),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(394),
      I4 => \^snake_y_out\(392),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_201_n_0
    );
snake_1_dead_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_out\(53),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(54),
      I4 => \^snake_y_out\(52),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_202_n_0
    );
snake_1_dead_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(51),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(50),
      I4 => \^snake_y_out\(49),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_203_n_0
    );
snake_1_dead_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(182),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(183),
      I4 => \size[5]_i_195_n_0\,
      I5 => \size[5]_i_194_n_0\,
      O => snake_1_dead_i_204_n_0
    );
snake_1_dead_i_205: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_reg[23][6]_0\(6),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_192_n_0\,
      I3 => \size[5]_i_191_n_0\,
      O => snake_1_dead_i_205_n_0
    );
snake_1_dead_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(278),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(279),
      I4 => \size[5]_i_189_n_0\,
      I5 => \size[5]_i_188_n_0\,
      O => snake_1_dead_i_206_n_0
    );
snake_1_dead_i_207: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_reg[35][6]_0\(6),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_186_n_0\,
      I3 => \size[5]_i_185_n_0\,
      O => snake_1_dead_i_207_n_0
    );
snake_1_dead_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(5),
      I1 => \^snake_y_out\(250),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(249),
      I4 => \^snake_y_out\(248),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_208_n_0
    );
snake_1_dead_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(247),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(246),
      I4 => \^snake_y_out\(245),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_209_n_0
    );
snake_1_dead_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => snake_1_dead_i_79_n_0,
      I1 => snake_1_dead_i_80_n_0,
      I2 => snake_1_dead_i_81_n_0,
      I3 => snake_1_dead_i_82_n_0,
      I4 => \size[5]_i_20_n_0\,
      I5 => \size[5]_i_19_n_0\,
      O => snake_1_dead_i_21_n_0
    );
snake_1_dead_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_out\(333),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(334),
      I4 => \^snake_y_out\(332),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_210_n_0
    );
snake_1_dead_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(331),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(330),
      I4 => \^snake_y_out\(329),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_211_n_0
    );
snake_1_dead_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(151),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(150),
      I4 => \size[5]_i_179_n_0\,
      I5 => \size[5]_i_178_n_0\,
      O => snake_1_dead_i_212_n_0
    );
snake_1_dead_i_213: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_reg[19][6]_0\(6),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_176_n_0\,
      I3 => \size[5]_i_175_n_0\,
      O => snake_1_dead_i_213_n_0
    );
snake_1_dead_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(494),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(495),
      I4 => \size[5]_i_173_n_0\,
      I5 => \size[5]_i_172_n_0\,
      O => snake_1_dead_i_214_n_0
    );
snake_1_dead_i_215: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_reg[62][6]_0\(6),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => \size[5]_i_170_n_0\,
      I3 => \size[5]_i_169_n_0\,
      O => snake_1_dead_i_215_n_0
    );
snake_1_dead_i_216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(276),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(278),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(277),
      O => snake_1_dead_i_216_n_0
    );
snake_1_dead_i_217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(274),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(275),
      I4 => \^snake_y_out\(273),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_217_n_0
    );
snake_1_dead_i_218: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_out\(361),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(362),
      I4 => \^snake_y_out\(360),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_218_n_0
    );
snake_1_dead_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(359),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(358),
      I4 => \^snake_y_out\(357),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_219_n_0
    );
snake_1_dead_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(174),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(175),
      I4 => snake_1_dead_i_83_n_0,
      I5 => snake_1_dead_i_84_n_0,
      O => snake_1_dead_i_22_n_0
    );
snake_1_dead_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(131),
      I1 => \^snake_y_reg[0][6]_0\(5),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(130),
      I4 => \^snake_y_reg[0][6]_0\(3),
      I5 => \^snake_y_out\(129),
      O => snake_1_dead_i_220_n_0
    );
snake_1_dead_i_221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(126),
      I1 => \^snake_y_reg[0][6]_0\(0),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(128),
      I4 => \^snake_y_reg[0][6]_0\(1),
      I5 => \^snake_y_out\(127),
      O => snake_1_dead_i_221_n_0
    );
snake_1_dead_i_222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(409),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(411),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(410),
      O => snake_1_dead_i_222_n_0
    );
snake_1_dead_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(408),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(407),
      I4 => \^snake_y_out\(406),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_223_n_0
    );
snake_1_dead_i_224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(5),
      I1 => \^snake_y_out\(285),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(284),
      I4 => \^snake_y_out\(283),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_224_n_0
    );
snake_1_dead_i_225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(281),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(282),
      I4 => \^snake_y_out\(280),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_225_n_0
    );
snake_1_dead_i_226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(367),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(369),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(368),
      O => snake_1_dead_i_226_n_0
    );
snake_1_dead_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(365),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(366),
      I4 => \^snake_y_out\(364),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_227_n_0
    );
snake_1_dead_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(146),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_85_n_0,
      I3 => snake_1_dead_i_86_n_0,
      O => snake_1_dead_i_23_n_0
    );
snake_1_dead_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(391),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(390),
      I4 => snake_1_dead_i_87_n_0,
      I5 => snake_1_dead_i_88_n_0,
      O => snake_1_dead_i_24_n_0
    );
snake_1_dead_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(321),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_89_n_0,
      I3 => snake_1_dead_i_90_n_0,
      O => snake_1_dead_i_25_n_0
    );
snake_1_dead_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(110),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(111),
      I4 => snake_1_dead_i_91_n_0,
      I5 => snake_1_dead_i_92_n_0,
      O => snake_1_dead_i_26_n_0
    );
snake_1_dead_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(97),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_93_n_0,
      I3 => snake_1_dead_i_94_n_0,
      O => snake_1_dead_i_27_n_0
    );
snake_1_dead_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(462),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(463),
      I4 => snake_1_dead_i_95_n_0,
      I5 => snake_1_dead_i_96_n_0,
      O => snake_1_dead_i_28_n_0
    );
snake_1_dead_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(384),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_97_n_0,
      I3 => snake_1_dead_i_98_n_0,
      O => snake_1_dead_i_29_n_0
    );
snake_1_dead_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \size[5]_i_12_n_0\,
      I1 => snake_1_dead_i_12_n_0,
      I2 => respawned,
      I3 => snake_1_dead_i_13_n_0,
      I4 => snake_1_dead_i_14_n_0,
      I5 => snake_1_dead_i_15_n_0,
      O => snake_1_dead_i_3_n_0
    );
snake_1_dead_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(294),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(295),
      I4 => snake_1_dead_i_99_n_0,
      I5 => snake_1_dead_i_100_n_0,
      O => snake_1_dead_i_30_n_0
    );
snake_1_dead_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(237),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_101_n_0,
      I3 => snake_1_dead_i_102_n_0,
      O => snake_1_dead_i_31_n_0
    );
snake_1_dead_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(367),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(366),
      I4 => snake_1_dead_i_103_n_0,
      I5 => snake_1_dead_i_104_n_0,
      O => snake_1_dead_i_32_n_0
    );
snake_1_dead_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(300),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_105_n_0,
      I3 => snake_1_dead_i_106_n_0,
      O => snake_1_dead_i_33_n_0
    );
snake_1_dead_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(134),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(135),
      I4 => snake_1_dead_i_107_n_0,
      I5 => snake_1_dead_i_108_n_0,
      O => snake_1_dead_i_34_n_0
    );
snake_1_dead_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(118),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_109_n_0,
      I3 => snake_1_dead_i_110_n_0,
      O => snake_1_dead_i_35_n_0
    );
snake_1_dead_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(431),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(430),
      I4 => snake_1_dead_i_111_n_0,
      I5 => snake_1_dead_i_112_n_0,
      O => snake_1_dead_i_36_n_0
    );
snake_1_dead_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(356),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_113_n_0,
      I3 => snake_1_dead_i_114_n_0,
      O => snake_1_dead_i_37_n_0
    );
snake_1_dead_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(293),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_115_n_0,
      I3 => snake_1_dead_i_116_n_0,
      O => snake_1_dead_i_38_n_0
    );
snake_1_dead_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(358),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(359),
      I4 => snake_1_dead_i_117_n_0,
      I5 => snake_1_dead_i_118_n_0,
      O => snake_1_dead_i_39_n_0
    );
snake_1_dead_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => snake_1_dead_i_16_n_0,
      I1 => snake_1_dead_i_17_n_0,
      I2 => snake_1_dead_i_18_n_0,
      I3 => snake_1_dead_i_19_n_0,
      I4 => snake_1_dead_i_20_n_0,
      I5 => snake_1_dead_i_21_n_0,
      O => snake_1_dead_i_4_n_0
    );
snake_1_dead_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(13),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_119_n_0,
      I3 => snake_1_dead_i_120_n_0,
      O => snake_1_dead_i_40_n_0
    );
snake_1_dead_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(14),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(15),
      I4 => snake_1_dead_i_121_n_0,
      I5 => snake_1_dead_i_122_n_0,
      O => snake_1_dead_i_41_n_0
    );
snake_1_dead_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => snake_1_dead_i_123_n_0,
      I1 => snake_1_dead_i_124_n_0,
      I2 => snake_1_dead_i_125_n_0,
      I3 => snake_1_dead_i_126_n_0,
      I4 => snake_1_dead_i_127_n_0,
      I5 => snake_1_dead_i_128_n_0,
      O => snake_1_dead_i_42_n_0
    );
snake_1_dead_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => snake_1_dead_i_129_n_0,
      I1 => snake_1_dead_i_130_n_0,
      I2 => snake_1_dead_i_131_n_0,
      I3 => snake_1_dead_i_132_n_0,
      I4 => snake_1_dead_i_133_n_0,
      I5 => snake_1_dead_i_134_n_0,
      O => snake_1_dead_i_43_n_0
    );
snake_1_dead_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(167),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_135_n_0,
      I3 => snake_1_dead_i_136_n_0,
      O => snake_1_dead_i_44_n_0
    );
snake_1_dead_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(206),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(207),
      I4 => snake_1_dead_i_137_n_0,
      I5 => snake_1_dead_i_138_n_0,
      O => snake_1_dead_i_45_n_0
    );
snake_1_dead_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(139),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_139_n_0,
      I3 => snake_1_dead_i_140_n_0,
      O => snake_1_dead_i_46_n_0
    );
snake_1_dead_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(166),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(167),
      I4 => snake_1_dead_i_141_n_0,
      I5 => snake_1_dead_i_142_n_0,
      O => snake_1_dead_i_47_n_0
    );
snake_1_dead_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => snake_1_dead_i_143_n_0,
      I1 => snake_1_dead_i_144_n_0,
      I2 => snake_1_dead_i_145_n_0,
      I3 => snake_1_dead_i_146_n_0,
      I4 => snake_1_dead_i_147_n_0,
      I5 => snake_1_dead_i_148_n_0,
      O => snake_1_dead_i_48_n_0
    );
snake_1_dead_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => snake_1_dead_i_149_n_0,
      I1 => snake_1_dead_i_150_n_0,
      I2 => snake_1_dead_i_151_n_0,
      I3 => snake_1_dead_i_152_n_0,
      I4 => snake_1_dead_i_153_n_0,
      I5 => snake_1_dead_i_154_n_0,
      O => snake_1_dead_i_49_n_0
    );
snake_1_dead_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \size[5]_i_12_n_0\,
      I1 => snake_1_dead_i_12_n_0,
      I2 => snake_1_dead_i_13_n_0,
      I3 => snake_1_dead_i_14_n_0,
      I4 => snake_1_dead_i_15_n_0,
      O => snake_1_dead_i_5_n_0
    );
snake_1_dead_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(142),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(143),
      I4 => snake_1_dead_i_155_n_0,
      I5 => snake_1_dead_i_156_n_0,
      O => snake_1_dead_i_50_n_0
    );
snake_1_dead_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(125),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_157_n_0,
      I3 => snake_1_dead_i_158_n_0,
      O => snake_1_dead_i_51_n_0
    );
snake_1_dead_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(270),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(271),
      I4 => snake_1_dead_i_159_n_0,
      I5 => snake_1_dead_i_160_n_0,
      O => snake_1_dead_i_52_n_0
    );
snake_1_dead_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(223),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_161_n_0,
      I3 => snake_1_dead_i_162_n_0,
      O => snake_1_dead_i_53_n_0
    );
snake_1_dead_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => snake_1_dead_i_54_n_0
    );
snake_1_dead_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
        port map (
      I0 => snake_1_dead_i_163_n_0,
      I1 => \^snake_y_reg[0][6]_0\(2),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_reg[0][6]_0\(3),
      I4 => snake_1_dead_i_164_n_0,
      I5 => snake_1_dead_i_165_n_0,
      O => snake_1_dead_i_55_n_0
    );
snake_1_dead_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(402),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(404),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(403),
      O => snake_1_dead_i_56_n_0
    );
snake_1_dead_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(400),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(401),
      I4 => \^snake_y_out\(399),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_57_n_0
    );
snake_1_dead_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(487),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(486),
      I4 => snake_1_dead_i_166_n_0,
      I5 => snake_1_dead_i_167_n_0,
      O => snake_1_dead_i_58_n_0
    );
snake_1_dead_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(195),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_168_n_0,
      I3 => snake_1_dead_i_169_n_0,
      O => snake_1_dead_i_59_n_0
    );
snake_1_dead_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => snake_1_dead_i_22_n_0,
      I1 => snake_1_dead_i_23_n_0,
      I2 => snake_1_dead_i_24_n_0,
      I3 => snake_1_dead_i_25_n_0,
      O => snake_1_dead_i_6_n_0
    );
snake_1_dead_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^snake_x_out\(239),
      I2 => \^q\(6),
      I3 => \^snake_x_out\(238),
      I4 => snake_1_dead_i_170_n_0,
      I5 => snake_1_dead_i_171_n_0,
      O => snake_1_dead_i_60_n_0
    );
snake_1_dead_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^snake_y_out\(62),
      I1 => \^snake_y_reg[0][6]_0\(6),
      I2 => snake_1_dead_i_172_n_0,
      I3 => snake_1_dead_i_173_n_0,
      O => snake_1_dead_i_61_n_0
    );
snake_1_dead_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^snake_x_out\(70),
      I2 => \^q\(7),
      I3 => \^snake_x_out\(71),
      I4 => snake_1_dead_i_174_n_0,
      I5 => snake_1_dead_i_175_n_0,
      O => snake_1_dead_i_62_n_0
    );
snake_1_dead_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => snake_1_dead_i_176_n_0,
      I1 => snake_1_dead_i_177_n_0,
      I2 => snake_1_dead_i_178_n_0,
      I3 => snake_1_dead_i_179_n_0,
      I4 => snake_1_dead_i_180_n_0,
      I5 => snake_1_dead_i_181_n_0,
      O => snake_1_dead_i_63_n_0
    );
snake_1_dead_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => snake_1_dead_i_182_n_0,
      I1 => snake_1_dead_i_183_n_0,
      I2 => snake_1_dead_i_184_n_0,
      I3 => snake_1_dead_i_185_n_0,
      I4 => snake_1_dead_i_186_n_0,
      I5 => snake_1_dead_i_187_n_0,
      O => snake_1_dead_i_64_n_0
    );
snake_1_dead_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_188_n_0,
      I1 => snake_1_dead_i_189_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(307),
      I4 => \size[5]_i_114_n_0\,
      O => snake_1_dead_i_65_n_0
    );
snake_1_dead_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_190_n_0,
      I1 => snake_1_dead_i_191_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(202),
      I4 => \size[5]_i_112_n_0\,
      O => snake_1_dead_i_66_n_0
    );
snake_1_dead_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_192_n_0,
      I1 => snake_1_dead_i_193_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(76),
      I4 => \size[5]_i_110_n_0\,
      O => snake_1_dead_i_67_n_0
    );
snake_1_dead_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_194_n_0,
      I1 => snake_1_dead_i_195_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(20),
      I4 => \size[5]_i_108_n_0\,
      O => snake_1_dead_i_68_n_0
    );
snake_1_dead_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_196_n_0,
      I1 => snake_1_dead_i_197_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(181),
      I4 => \size[5]_i_94_n_0\,
      O => snake_1_dead_i_69_n_0
    );
snake_1_dead_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => snake_1_dead_i_26_n_0,
      I1 => snake_1_dead_i_27_n_0,
      I2 => snake_1_dead_i_28_n_0,
      I3 => snake_1_dead_i_29_n_0,
      O => snake_1_dead_i_7_n_0
    );
snake_1_dead_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_198_n_0,
      I1 => snake_1_dead_i_199_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(111),
      I4 => \size[5]_i_92_n_0\,
      O => snake_1_dead_i_70_n_0
    );
snake_1_dead_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_200_n_0,
      I1 => snake_1_dead_i_201_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(398),
      I4 => \size[5]_i_90_n_0\,
      O => snake_1_dead_i_71_n_0
    );
snake_1_dead_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_202_n_0,
      I1 => snake_1_dead_i_203_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(55),
      I4 => \size[5]_i_88_n_0\,
      O => snake_1_dead_i_72_n_0
    );
snake_1_dead_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => snake_1_dead_i_204_n_0,
      I1 => snake_1_dead_i_205_n_0,
      I2 => snake_1_dead_i_206_n_0,
      I3 => snake_1_dead_i_207_n_0,
      O => snake_1_dead_i_73_n_0
    );
snake_1_dead_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_208_n_0,
      I1 => snake_1_dead_i_209_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(251),
      I4 => \size[5]_i_73_n_0\,
      O => snake_1_dead_i_74_n_0
    );
snake_1_dead_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_210_n_0,
      I1 => snake_1_dead_i_211_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(335),
      I4 => \size[5]_i_71_n_0\,
      O => snake_1_dead_i_75_n_0
    );
snake_1_dead_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => snake_1_dead_i_212_n_0,
      I1 => snake_1_dead_i_213_n_0,
      I2 => snake_1_dead_i_214_n_0,
      I3 => snake_1_dead_i_215_n_0,
      O => snake_1_dead_i_76_n_0
    );
snake_1_dead_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_216_n_0,
      I1 => snake_1_dead_i_217_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(279),
      I4 => \size[5]_i_67_n_0\,
      O => snake_1_dead_i_77_n_0
    );
snake_1_dead_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_218_n_0,
      I1 => snake_1_dead_i_219_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(363),
      I4 => \size[5]_i_65_n_0\,
      O => snake_1_dead_i_78_n_0
    );
snake_1_dead_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_220_n_0,
      I1 => snake_1_dead_i_221_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(132),
      I4 => \size[5]_i_60_n_0\,
      O => snake_1_dead_i_79_n_0
    );
snake_1_dead_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => snake_1_dead_i_30_n_0,
      I1 => snake_1_dead_i_31_n_0,
      I2 => snake_1_dead_i_32_n_0,
      I3 => snake_1_dead_i_33_n_0,
      O => snake_1_dead_i_8_n_0
    );
snake_1_dead_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_222_n_0,
      I1 => snake_1_dead_i_223_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(412),
      I4 => \size[5]_i_62_n_0\,
      O => snake_1_dead_i_80_n_0
    );
snake_1_dead_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_224_n_0,
      I1 => snake_1_dead_i_225_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(286),
      I4 => \size[5]_i_56_n_0\,
      O => snake_1_dead_i_81_n_0
    );
snake_1_dead_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => snake_1_dead_i_226_n_0,
      I1 => snake_1_dead_i_227_n_0,
      I2 => \^snake_y_reg[0][6]_0\(6),
      I3 => \^snake_y_out\(370),
      I4 => \size[5]_i_58_n_0\,
      O => snake_1_dead_i_82_n_0
    );
snake_1_dead_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(168),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(169),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(170),
      O => snake_1_dead_i_83_n_0
    );
snake_1_dead_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(171),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(173),
      I4 => \^q\(4),
      I5 => \^snake_x_out\(172),
      O => snake_1_dead_i_84_n_0
    );
snake_1_dead_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_out\(142),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \^snake_y_out\(141),
      I4 => \^snake_y_out\(140),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_85_n_0
    );
snake_1_dead_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(5),
      I1 => \^snake_y_out\(145),
      I2 => \^snake_y_reg[0][6]_0\(4),
      I3 => \^snake_y_out\(144),
      I4 => \^snake_y_out\(143),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_86_n_0
    );
snake_1_dead_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(384),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(386),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(385),
      O => snake_1_dead_i_87_n_0
    );
snake_1_dead_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(388),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(389),
      I4 => \^snake_x_out\(387),
      I5 => \^q\(3),
      O => snake_1_dead_i_88_n_0
    );
snake_1_dead_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(316),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(317),
      I4 => \^snake_y_out\(315),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_89_n_0
    );
snake_1_dead_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => snake_1_dead_i_34_n_0,
      I1 => snake_1_dead_i_35_n_0,
      I2 => snake_1_dead_i_36_n_0,
      I3 => snake_1_dead_i_37_n_0,
      O => snake_1_dead_i_9_n_0
    );
snake_1_dead_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(318),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(320),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(319),
      O => snake_1_dead_i_90_n_0
    );
snake_1_dead_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(104),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(106),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(105),
      O => snake_1_dead_i_91_n_0
    );
snake_1_dead_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(107),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^snake_x_out\(108),
      I4 => \^q\(5),
      I5 => \^snake_x_out\(109),
      O => snake_1_dead_i_92_n_0
    );
snake_1_dead_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(92),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(93),
      I4 => \^snake_y_out\(91),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_93_n_0
    );
snake_1_dead_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_out\(94),
      I1 => \^snake_y_reg[0][6]_0\(3),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(96),
      I4 => \^snake_y_reg[0][6]_0\(4),
      I5 => \^snake_y_out\(95),
      O => snake_1_dead_i_94_n_0
    );
snake_1_dead_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(456),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^snake_x_out\(457),
      I4 => \^q\(2),
      I5 => \^snake_x_out\(458),
      O => snake_1_dead_i_95_n_0
    );
snake_1_dead_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^snake_x_out\(460),
      I2 => \^q\(5),
      I3 => \^snake_x_out\(461),
      I4 => \^snake_x_out\(459),
      I5 => \^q\(3),
      O => snake_1_dead_i_96_n_0
    );
snake_1_dead_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_out\(379),
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \^snake_y_out\(380),
      I4 => \^snake_y_out\(378),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => snake_1_dead_i_97_n_0
    );
snake_1_dead_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_out\(382),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \^snake_y_out\(383),
      I4 => \^snake_y_out\(381),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => snake_1_dead_i_98_n_0
    );
snake_1_dead_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_x_out\(288),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^snake_x_out\(290),
      I4 => \^q\(1),
      I5 => \^snake_x_out\(289),
      O => snake_1_dead_i_99_n_0
    );
\snake_x[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => snake_x(0)
    );
\snake_x[0][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \snake_x[0][4]_i_2_n_0\
    );
\snake_x[0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \snake_x[0][4]_i_3_n_0\
    );
\snake_x[0][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \snake_x[0][4]_i_4_n_0\
    );
\snake_x[0][4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => legal_dir(1),
      O => \snake_x[0][4]_i_5_n_0\
    );
\snake_x[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \snake_x[0][7]_i_2_n_0\
    );
\snake_x[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \snake_x[0][7]_i_3_n_0\
    );
\snake_x[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \snake_x[0][7]_i_4_n_0\
    );
\snake_x_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => legal_dir(0),
      D => snake_x(0),
      Q => \^q\(0),
      R => SR(0)
    );
\snake_x_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => legal_dir(0),
      D => snake_x(1),
      Q => \^q\(1),
      R => SR(0)
    );
\snake_x_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => legal_dir(0),
      D => snake_x(2),
      Q => \^q\(2),
      R => SR(0)
    );
\snake_x_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => legal_dir(0),
      D => snake_x(3),
      Q => \^q\(3),
      R => SR(0)
    );
\snake_x_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => legal_dir(0),
      D => snake_x(4),
      Q => \^q\(4),
      S => SR(0)
    );
\snake_x_reg[0][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \snake_x_reg[0][4]_i_1_n_0\,
      CO(2) => \snake_x_reg[0][4]_i_1_n_1\,
      CO(1) => \snake_x_reg[0][4]_i_1_n_2\,
      CO(0) => \snake_x_reg[0][4]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => legal_dir(1),
      O(3 downto 0) => snake_x(4 downto 1),
      S(3) => \snake_x[0][4]_i_2_n_0\,
      S(2) => \snake_x[0][4]_i_3_n_0\,
      S(1) => \snake_x[0][4]_i_4_n_0\,
      S(0) => \snake_x[0][4]_i_5_n_0\
    );
\snake_x_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => legal_dir(0),
      D => snake_x(5),
      Q => \^q\(5),
      R => SR(0)
    );
\snake_x_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => legal_dir(0),
      D => snake_x(6),
      Q => \^q\(6),
      S => SR(0)
    );
\snake_x_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => legal_dir(0),
      D => snake_x(7),
      Q => \^q\(7),
      R => SR(0)
    );
\snake_x_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_x_reg[0][4]_i_1_n_0\,
      CO(3 downto 2) => \NLW_snake_x_reg[0][7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \snake_x_reg[0][7]_i_1_n_2\,
      CO(0) => \snake_x_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(5 downto 4),
      O(3) => \NLW_snake_x_reg[0][7]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => snake_x(7 downto 5),
      S(3) => '0',
      S(2) => \snake_x[0][7]_i_2_n_0\,
      S(1) => \snake_x[0][7]_i_3_n_0\,
      S(0) => \snake_x[0][7]_i_4_n_0\
    );
\snake_x_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(64),
      Q => \^snake_x_out\(72),
      R => SR(0)
    );
\snake_x_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(65),
      Q => \^snake_x_out\(73),
      R => SR(0)
    );
\snake_x_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(66),
      Q => \^snake_x_out\(74),
      R => SR(0)
    );
\snake_x_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(67),
      Q => \^snake_x_out\(75),
      R => SR(0)
    );
\snake_x_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(68),
      Q => \^snake_x_out\(76),
      R => SR(0)
    );
\snake_x_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(69),
      Q => \^snake_x_out\(77),
      R => SR(0)
    );
\snake_x_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(70),
      Q => \^snake_x_out\(78),
      R => SR(0)
    );
\snake_x_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(71),
      Q => \^snake_x_out\(79),
      R => SR(0)
    );
\snake_x_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(72),
      Q => \^snake_x_out\(80),
      R => SR(0)
    );
\snake_x_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(73),
      Q => \^snake_x_out\(81),
      R => SR(0)
    );
\snake_x_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(74),
      Q => \^snake_x_out\(82),
      R => SR(0)
    );
\snake_x_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(75),
      Q => \^snake_x_out\(83),
      R => SR(0)
    );
\snake_x_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(76),
      Q => \^snake_x_out\(84),
      R => SR(0)
    );
\snake_x_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(77),
      Q => \^snake_x_out\(85),
      R => SR(0)
    );
\snake_x_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(78),
      Q => \^snake_x_out\(86),
      R => SR(0)
    );
\snake_x_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(79),
      Q => \^snake_x_out\(87),
      R => SR(0)
    );
\snake_x_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(80),
      Q => \^snake_x_out\(88),
      R => SR(0)
    );
\snake_x_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(81),
      Q => \^snake_x_out\(89),
      R => SR(0)
    );
\snake_x_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(82),
      Q => \^snake_x_out\(90),
      R => SR(0)
    );
\snake_x_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(83),
      Q => \^snake_x_out\(91),
      R => SR(0)
    );
\snake_x_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(84),
      Q => \^snake_x_out\(92),
      R => SR(0)
    );
\snake_x_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(85),
      Q => \^snake_x_out\(93),
      R => SR(0)
    );
\snake_x_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(86),
      Q => \^snake_x_out\(94),
      R => SR(0)
    );
\snake_x_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(87),
      Q => \^snake_x_out\(95),
      R => SR(0)
    );
\snake_x_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(88),
      Q => \^snake_x_out\(96),
      R => SR(0)
    );
\snake_x_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(89),
      Q => \^snake_x_out\(97),
      R => SR(0)
    );
\snake_x_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(90),
      Q => \^snake_x_out\(98),
      R => SR(0)
    );
\snake_x_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(91),
      Q => \^snake_x_out\(99),
      R => SR(0)
    );
\snake_x_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(92),
      Q => \^snake_x_out\(100),
      R => SR(0)
    );
\snake_x_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(93),
      Q => \^snake_x_out\(101),
      R => SR(0)
    );
\snake_x_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(94),
      Q => \^snake_x_out\(102),
      R => SR(0)
    );
\snake_x_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(95),
      Q => \^snake_x_out\(103),
      R => SR(0)
    );
\snake_x_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(96),
      Q => \^snake_x_out\(104),
      R => SR(0)
    );
\snake_x_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(97),
      Q => \^snake_x_out\(105),
      R => SR(0)
    );
\snake_x_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(98),
      Q => \^snake_x_out\(106),
      R => SR(0)
    );
\snake_x_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(99),
      Q => \^snake_x_out\(107),
      R => SR(0)
    );
\snake_x_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(100),
      Q => \^snake_x_out\(108),
      R => SR(0)
    );
\snake_x_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(101),
      Q => \^snake_x_out\(109),
      R => SR(0)
    );
\snake_x_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(102),
      Q => \^snake_x_out\(110),
      R => SR(0)
    );
\snake_x_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(103),
      Q => \^snake_x_out\(111),
      R => SR(0)
    );
\snake_x_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(104),
      Q => \^snake_x_out\(112),
      R => SR(0)
    );
\snake_x_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(105),
      Q => \^snake_x_out\(113),
      R => SR(0)
    );
\snake_x_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(106),
      Q => \^snake_x_out\(114),
      R => SR(0)
    );
\snake_x_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(107),
      Q => \^snake_x_out\(115),
      R => SR(0)
    );
\snake_x_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(108),
      Q => \^snake_x_out\(116),
      R => SR(0)
    );
\snake_x_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(109),
      Q => \^snake_x_out\(117),
      R => SR(0)
    );
\snake_x_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(110),
      Q => \^snake_x_out\(118),
      R => SR(0)
    );
\snake_x_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(111),
      Q => \^snake_x_out\(119),
      R => SR(0)
    );
\snake_x_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(112),
      Q => \^snake_x_out\(120),
      R => SR(0)
    );
\snake_x_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(113),
      Q => \^snake_x_out\(121),
      R => SR(0)
    );
\snake_x_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(114),
      Q => \^snake_x_out\(122),
      R => SR(0)
    );
\snake_x_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(115),
      Q => \^snake_x_out\(123),
      R => SR(0)
    );
\snake_x_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(116),
      Q => \^snake_x_out\(124),
      R => SR(0)
    );
\snake_x_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(117),
      Q => \^snake_x_out\(125),
      R => SR(0)
    );
\snake_x_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(118),
      Q => \^snake_x_out\(126),
      R => SR(0)
    );
\snake_x_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(119),
      Q => \^snake_x_out\(127),
      R => SR(0)
    );
\snake_x_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(120),
      Q => \^snake_x_out\(128),
      R => SR(0)
    );
\snake_x_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(121),
      Q => \^snake_x_out\(129),
      R => SR(0)
    );
\snake_x_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(122),
      Q => \^snake_x_out\(130),
      R => SR(0)
    );
\snake_x_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(123),
      Q => \^snake_x_out\(131),
      R => SR(0)
    );
\snake_x_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(124),
      Q => \^snake_x_out\(132),
      R => SR(0)
    );
\snake_x_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(125),
      Q => \^snake_x_out\(133),
      R => SR(0)
    );
\snake_x_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(126),
      Q => \^snake_x_out\(134),
      R => SR(0)
    );
\snake_x_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(127),
      Q => \^snake_x_out\(135),
      R => SR(0)
    );
\snake_x_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(128),
      Q => \^snake_x_out\(136),
      R => SR(0)
    );
\snake_x_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(129),
      Q => \^snake_x_out\(137),
      R => SR(0)
    );
\snake_x_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(130),
      Q => \^snake_x_out\(138),
      R => SR(0)
    );
\snake_x_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(131),
      Q => \^snake_x_out\(139),
      R => SR(0)
    );
\snake_x_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(132),
      Q => \^snake_x_out\(140),
      R => SR(0)
    );
\snake_x_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(133),
      Q => \^snake_x_out\(141),
      R => SR(0)
    );
\snake_x_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(134),
      Q => \^snake_x_out\(142),
      R => SR(0)
    );
\snake_x_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(135),
      Q => \^snake_x_out\(143),
      R => SR(0)
    );
\snake_x_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(136),
      Q => \^snake_x_out\(144),
      R => SR(0)
    );
\snake_x_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(137),
      Q => \^snake_x_out\(145),
      R => SR(0)
    );
\snake_x_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(138),
      Q => \^snake_x_out\(146),
      R => SR(0)
    );
\snake_x_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(139),
      Q => \^snake_x_out\(147),
      R => SR(0)
    );
\snake_x_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(140),
      Q => \^snake_x_out\(148),
      R => SR(0)
    );
\snake_x_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(141),
      Q => \^snake_x_out\(149),
      R => SR(0)
    );
\snake_x_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(142),
      Q => \^snake_x_out\(150),
      R => SR(0)
    );
\snake_x_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(143),
      Q => \^snake_x_out\(151),
      R => SR(0)
    );
\snake_x_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^q\(0),
      Q => \^snake_x_out\(0),
      S => SR(0)
    );
\snake_x_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q\(1),
      Q => \^snake_x_out\(1),
      R => SR(0)
    );
\snake_x_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q\(2),
      Q => \^snake_x_out\(2),
      R => SR(0)
    );
\snake_x_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q\(3),
      Q => \^snake_x_out\(3),
      R => SR(0)
    );
\snake_x_reg[1][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^q\(4),
      Q => \^snake_x_out\(4),
      S => SR(0)
    );
\snake_x_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q\(5),
      Q => \^snake_x_out\(5),
      R => SR(0)
    );
\snake_x_reg[1][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^q\(6),
      Q => \^snake_x_out\(6),
      S => SR(0)
    );
\snake_x_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^q\(7),
      Q => \^snake_x_out\(7),
      R => SR(0)
    );
\snake_x_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(144),
      Q => \^snake_x_out\(152),
      R => SR(0)
    );
\snake_x_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(145),
      Q => \^snake_x_out\(153),
      R => SR(0)
    );
\snake_x_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(146),
      Q => \^snake_x_out\(154),
      R => SR(0)
    );
\snake_x_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(147),
      Q => \^snake_x_out\(155),
      R => SR(0)
    );
\snake_x_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(148),
      Q => \^snake_x_out\(156),
      R => SR(0)
    );
\snake_x_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(149),
      Q => \^snake_x_out\(157),
      R => SR(0)
    );
\snake_x_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(150),
      Q => \^snake_x_out\(158),
      R => SR(0)
    );
\snake_x_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(151),
      Q => \^snake_x_out\(159),
      R => SR(0)
    );
\snake_x_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(152),
      Q => \^snake_x_out\(160),
      R => SR(0)
    );
\snake_x_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(153),
      Q => \^snake_x_out\(161),
      R => SR(0)
    );
\snake_x_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(154),
      Q => \^snake_x_out\(162),
      R => SR(0)
    );
\snake_x_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(155),
      Q => \^snake_x_out\(163),
      R => SR(0)
    );
\snake_x_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(156),
      Q => \^snake_x_out\(164),
      R => SR(0)
    );
\snake_x_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(157),
      Q => \^snake_x_out\(165),
      R => SR(0)
    );
\snake_x_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(158),
      Q => \^snake_x_out\(166),
      R => SR(0)
    );
\snake_x_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(159),
      Q => \^snake_x_out\(167),
      R => SR(0)
    );
\snake_x_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(160),
      Q => \^snake_x_out\(168),
      R => SR(0)
    );
\snake_x_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(161),
      Q => \^snake_x_out\(169),
      R => SR(0)
    );
\snake_x_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(162),
      Q => \^snake_x_out\(170),
      R => SR(0)
    );
\snake_x_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(163),
      Q => \^snake_x_out\(171),
      R => SR(0)
    );
\snake_x_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(164),
      Q => \^snake_x_out\(172),
      R => SR(0)
    );
\snake_x_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(165),
      Q => \^snake_x_out\(173),
      R => SR(0)
    );
\snake_x_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(166),
      Q => \^snake_x_out\(174),
      R => SR(0)
    );
\snake_x_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(167),
      Q => \^snake_x_out\(175),
      R => SR(0)
    );
\snake_x_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(168),
      Q => \^snake_x_out\(176),
      R => SR(0)
    );
\snake_x_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(169),
      Q => \^snake_x_out\(177),
      R => SR(0)
    );
\snake_x_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(170),
      Q => \^snake_x_out\(178),
      R => SR(0)
    );
\snake_x_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(171),
      Q => \^snake_x_out\(179),
      R => SR(0)
    );
\snake_x_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(172),
      Q => \^snake_x_out\(180),
      R => SR(0)
    );
\snake_x_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(173),
      Q => \^snake_x_out\(181),
      R => SR(0)
    );
\snake_x_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(174),
      Q => \^snake_x_out\(182),
      R => SR(0)
    );
\snake_x_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(175),
      Q => \^snake_x_out\(183),
      R => SR(0)
    );
\snake_x_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(176),
      Q => \^snake_x_out\(184),
      R => SR(0)
    );
\snake_x_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(177),
      Q => \^snake_x_out\(185),
      R => SR(0)
    );
\snake_x_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(178),
      Q => \^snake_x_out\(186),
      R => SR(0)
    );
\snake_x_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(179),
      Q => \^snake_x_out\(187),
      R => SR(0)
    );
\snake_x_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(180),
      Q => \^snake_x_out\(188),
      R => SR(0)
    );
\snake_x_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(181),
      Q => \^snake_x_out\(189),
      R => SR(0)
    );
\snake_x_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(182),
      Q => \^snake_x_out\(190),
      R => SR(0)
    );
\snake_x_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(183),
      Q => \^snake_x_out\(191),
      R => SR(0)
    );
\snake_x_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(184),
      Q => \^snake_x_out\(192),
      R => SR(0)
    );
\snake_x_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(185),
      Q => \^snake_x_out\(193),
      R => SR(0)
    );
\snake_x_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(186),
      Q => \^snake_x_out\(194),
      R => SR(0)
    );
\snake_x_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(187),
      Q => \^snake_x_out\(195),
      R => SR(0)
    );
\snake_x_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(188),
      Q => \^snake_x_out\(196),
      R => SR(0)
    );
\snake_x_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(189),
      Q => \^snake_x_out\(197),
      R => SR(0)
    );
\snake_x_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(190),
      Q => \^snake_x_out\(198),
      R => SR(0)
    );
\snake_x_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(191),
      Q => \^snake_x_out\(199),
      R => SR(0)
    );
\snake_x_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(192),
      Q => \^snake_x_out\(200),
      R => SR(0)
    );
\snake_x_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(193),
      Q => \^snake_x_out\(201),
      R => SR(0)
    );
\snake_x_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(194),
      Q => \^snake_x_out\(202),
      R => SR(0)
    );
\snake_x_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(195),
      Q => \^snake_x_out\(203),
      R => SR(0)
    );
\snake_x_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(196),
      Q => \^snake_x_out\(204),
      R => SR(0)
    );
\snake_x_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(197),
      Q => \^snake_x_out\(205),
      R => SR(0)
    );
\snake_x_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(198),
      Q => \^snake_x_out\(206),
      R => SR(0)
    );
\snake_x_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(199),
      Q => \^snake_x_out\(207),
      R => SR(0)
    );
\snake_x_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(200),
      Q => \^snake_x_out\(208),
      R => SR(0)
    );
\snake_x_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(201),
      Q => \^snake_x_out\(209),
      R => SR(0)
    );
\snake_x_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(202),
      Q => \^snake_x_out\(210),
      R => SR(0)
    );
\snake_x_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(203),
      Q => \^snake_x_out\(211),
      R => SR(0)
    );
\snake_x_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(204),
      Q => \^snake_x_out\(212),
      R => SR(0)
    );
\snake_x_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(205),
      Q => \^snake_x_out\(213),
      R => SR(0)
    );
\snake_x_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(206),
      Q => \^snake_x_out\(214),
      R => SR(0)
    );
\snake_x_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(207),
      Q => \^snake_x_out\(215),
      R => SR(0)
    );
\snake_x_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(208),
      Q => \^snake_x_out\(216),
      R => SR(0)
    );
\snake_x_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(209),
      Q => \^snake_x_out\(217),
      R => SR(0)
    );
\snake_x_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(210),
      Q => \^snake_x_out\(218),
      R => SR(0)
    );
\snake_x_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(211),
      Q => \^snake_x_out\(219),
      R => SR(0)
    );
\snake_x_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(212),
      Q => \^snake_x_out\(220),
      R => SR(0)
    );
\snake_x_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(213),
      Q => \^snake_x_out\(221),
      R => SR(0)
    );
\snake_x_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(214),
      Q => \^snake_x_out\(222),
      R => SR(0)
    );
\snake_x_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(215),
      Q => \^snake_x_out\(223),
      R => SR(0)
    );
\snake_x_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(216),
      Q => \^snake_x_out\(224),
      R => SR(0)
    );
\snake_x_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(217),
      Q => \^snake_x_out\(225),
      R => SR(0)
    );
\snake_x_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(218),
      Q => \^snake_x_out\(226),
      R => SR(0)
    );
\snake_x_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(219),
      Q => \^snake_x_out\(227),
      R => SR(0)
    );
\snake_x_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(220),
      Q => \^snake_x_out\(228),
      R => SR(0)
    );
\snake_x_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(221),
      Q => \^snake_x_out\(229),
      R => SR(0)
    );
\snake_x_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(222),
      Q => \^snake_x_out\(230),
      R => SR(0)
    );
\snake_x_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(223),
      Q => \^snake_x_out\(231),
      R => SR(0)
    );
\snake_x_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(0),
      Q => \^snake_x_out\(8),
      R => SR(0)
    );
\snake_x_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(1),
      Q => \^snake_x_out\(9),
      S => SR(0)
    );
\snake_x_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(2),
      Q => \^snake_x_out\(10),
      R => SR(0)
    );
\snake_x_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(3),
      Q => \^snake_x_out\(11),
      R => SR(0)
    );
\snake_x_reg[2][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(4),
      Q => \^snake_x_out\(12),
      S => SR(0)
    );
\snake_x_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(5),
      Q => \^snake_x_out\(13),
      R => SR(0)
    );
\snake_x_reg[2][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(6),
      Q => \^snake_x_out\(14),
      S => SR(0)
    );
\snake_x_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(7),
      Q => \^snake_x_out\(15),
      R => SR(0)
    );
\snake_x_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(224),
      Q => \^snake_x_out\(232),
      R => SR(0)
    );
\snake_x_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(225),
      Q => \^snake_x_out\(233),
      R => SR(0)
    );
\snake_x_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(226),
      Q => \^snake_x_out\(234),
      R => SR(0)
    );
\snake_x_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(227),
      Q => \^snake_x_out\(235),
      R => SR(0)
    );
\snake_x_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(228),
      Q => \^snake_x_out\(236),
      R => SR(0)
    );
\snake_x_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(229),
      Q => \^snake_x_out\(237),
      R => SR(0)
    );
\snake_x_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(230),
      Q => \^snake_x_out\(238),
      R => SR(0)
    );
\snake_x_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(231),
      Q => \^snake_x_out\(239),
      R => SR(0)
    );
\snake_x_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(232),
      Q => \^snake_x_out\(240),
      R => SR(0)
    );
\snake_x_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(233),
      Q => \^snake_x_out\(241),
      R => SR(0)
    );
\snake_x_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(234),
      Q => \^snake_x_out\(242),
      R => SR(0)
    );
\snake_x_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(235),
      Q => \^snake_x_out\(243),
      R => SR(0)
    );
\snake_x_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(236),
      Q => \^snake_x_out\(244),
      R => SR(0)
    );
\snake_x_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(237),
      Q => \^snake_x_out\(245),
      R => SR(0)
    );
\snake_x_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(238),
      Q => \^snake_x_out\(246),
      R => SR(0)
    );
\snake_x_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(239),
      Q => \^snake_x_out\(247),
      R => SR(0)
    );
\snake_x_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(240),
      Q => \^snake_x_out\(248),
      R => SR(0)
    );
\snake_x_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(241),
      Q => \^snake_x_out\(249),
      R => SR(0)
    );
\snake_x_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(242),
      Q => \^snake_x_out\(250),
      R => SR(0)
    );
\snake_x_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(243),
      Q => \^snake_x_out\(251),
      R => SR(0)
    );
\snake_x_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(244),
      Q => \^snake_x_out\(252),
      R => SR(0)
    );
\snake_x_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(245),
      Q => \^snake_x_out\(253),
      R => SR(0)
    );
\snake_x_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(246),
      Q => \^snake_x_out\(254),
      R => SR(0)
    );
\snake_x_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(247),
      Q => \^snake_x_out\(255),
      R => SR(0)
    );
\snake_x_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(248),
      Q => \^snake_x_out\(256),
      R => SR(0)
    );
\snake_x_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(249),
      Q => \^snake_x_out\(257),
      R => SR(0)
    );
\snake_x_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(250),
      Q => \^snake_x_out\(258),
      R => SR(0)
    );
\snake_x_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(251),
      Q => \^snake_x_out\(259),
      R => SR(0)
    );
\snake_x_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(252),
      Q => \^snake_x_out\(260),
      R => SR(0)
    );
\snake_x_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(253),
      Q => \^snake_x_out\(261),
      R => SR(0)
    );
\snake_x_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(254),
      Q => \^snake_x_out\(262),
      R => SR(0)
    );
\snake_x_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(255),
      Q => \^snake_x_out\(263),
      R => SR(0)
    );
\snake_x_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(256),
      Q => \^snake_x_out\(264),
      R => SR(0)
    );
\snake_x_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(257),
      Q => \^snake_x_out\(265),
      R => SR(0)
    );
\snake_x_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(258),
      Q => \^snake_x_out\(266),
      R => SR(0)
    );
\snake_x_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(259),
      Q => \^snake_x_out\(267),
      R => SR(0)
    );
\snake_x_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(260),
      Q => \^snake_x_out\(268),
      R => SR(0)
    );
\snake_x_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(261),
      Q => \^snake_x_out\(269),
      R => SR(0)
    );
\snake_x_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(262),
      Q => \^snake_x_out\(270),
      R => SR(0)
    );
\snake_x_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(263),
      Q => \^snake_x_out\(271),
      R => SR(0)
    );
\snake_x_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(264),
      Q => \^snake_x_out\(272),
      R => SR(0)
    );
\snake_x_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(265),
      Q => \^snake_x_out\(273),
      R => SR(0)
    );
\snake_x_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(266),
      Q => \^snake_x_out\(274),
      R => SR(0)
    );
\snake_x_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(267),
      Q => \^snake_x_out\(275),
      R => SR(0)
    );
\snake_x_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(268),
      Q => \^snake_x_out\(276),
      R => SR(0)
    );
\snake_x_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(269),
      Q => \^snake_x_out\(277),
      R => SR(0)
    );
\snake_x_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(270),
      Q => \^snake_x_out\(278),
      R => SR(0)
    );
\snake_x_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(271),
      Q => \^snake_x_out\(279),
      R => SR(0)
    );
\snake_x_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(272),
      Q => \^snake_x_out\(280),
      R => SR(0)
    );
\snake_x_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(273),
      Q => \^snake_x_out\(281),
      R => SR(0)
    );
\snake_x_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(274),
      Q => \^snake_x_out\(282),
      R => SR(0)
    );
\snake_x_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(275),
      Q => \^snake_x_out\(283),
      R => SR(0)
    );
\snake_x_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(276),
      Q => \^snake_x_out\(284),
      R => SR(0)
    );
\snake_x_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(277),
      Q => \^snake_x_out\(285),
      R => SR(0)
    );
\snake_x_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(278),
      Q => \^snake_x_out\(286),
      R => SR(0)
    );
\snake_x_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(279),
      Q => \^snake_x_out\(287),
      R => SR(0)
    );
\snake_x_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(280),
      Q => \^snake_x_out\(288),
      R => SR(0)
    );
\snake_x_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(281),
      Q => \^snake_x_out\(289),
      R => SR(0)
    );
\snake_x_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(282),
      Q => \^snake_x_out\(290),
      R => SR(0)
    );
\snake_x_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(283),
      Q => \^snake_x_out\(291),
      R => SR(0)
    );
\snake_x_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(284),
      Q => \^snake_x_out\(292),
      R => SR(0)
    );
\snake_x_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(285),
      Q => \^snake_x_out\(293),
      R => SR(0)
    );
\snake_x_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(286),
      Q => \^snake_x_out\(294),
      R => SR(0)
    );
\snake_x_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(287),
      Q => \^snake_x_out\(295),
      R => SR(0)
    );
\snake_x_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(288),
      Q => \^snake_x_out\(296),
      R => SR(0)
    );
\snake_x_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(289),
      Q => \^snake_x_out\(297),
      R => SR(0)
    );
\snake_x_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(290),
      Q => \^snake_x_out\(298),
      R => SR(0)
    );
\snake_x_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(291),
      Q => \^snake_x_out\(299),
      R => SR(0)
    );
\snake_x_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(292),
      Q => \^snake_x_out\(300),
      R => SR(0)
    );
\snake_x_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(293),
      Q => \^snake_x_out\(301),
      R => SR(0)
    );
\snake_x_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(294),
      Q => \^snake_x_out\(302),
      R => SR(0)
    );
\snake_x_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(295),
      Q => \^snake_x_out\(303),
      R => SR(0)
    );
\snake_x_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(296),
      Q => \^snake_x_out\(304),
      R => SR(0)
    );
\snake_x_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(297),
      Q => \^snake_x_out\(305),
      R => SR(0)
    );
\snake_x_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(298),
      Q => \^snake_x_out\(306),
      R => SR(0)
    );
\snake_x_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(299),
      Q => \^snake_x_out\(307),
      R => SR(0)
    );
\snake_x_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(300),
      Q => \^snake_x_out\(308),
      R => SR(0)
    );
\snake_x_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(301),
      Q => \^snake_x_out\(309),
      R => SR(0)
    );
\snake_x_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(302),
      Q => \^snake_x_out\(310),
      R => SR(0)
    );
\snake_x_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(303),
      Q => \^snake_x_out\(311),
      R => SR(0)
    );
\snake_x_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(8),
      Q => \^snake_x_out\(16),
      S => SR(0)
    );
\snake_x_reg[3][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(9),
      Q => \^snake_x_out\(17),
      S => SR(0)
    );
\snake_x_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(10),
      Q => \^snake_x_out\(18),
      R => SR(0)
    );
\snake_x_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(11),
      Q => \^snake_x_out\(19),
      R => SR(0)
    );
\snake_x_reg[3][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(12),
      Q => \^snake_x_out\(20),
      S => SR(0)
    );
\snake_x_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(13),
      Q => \^snake_x_out\(21),
      R => SR(0)
    );
\snake_x_reg[3][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(14),
      Q => \^snake_x_out\(22),
      S => SR(0)
    );
\snake_x_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(15),
      Q => \^snake_x_out\(23),
      R => SR(0)
    );
\snake_x_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(304),
      Q => \^snake_x_out\(312),
      R => SR(0)
    );
\snake_x_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(305),
      Q => \^snake_x_out\(313),
      R => SR(0)
    );
\snake_x_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(306),
      Q => \^snake_x_out\(314),
      R => SR(0)
    );
\snake_x_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(307),
      Q => \^snake_x_out\(315),
      R => SR(0)
    );
\snake_x_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(308),
      Q => \^snake_x_out\(316),
      R => SR(0)
    );
\snake_x_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(309),
      Q => \^snake_x_out\(317),
      R => SR(0)
    );
\snake_x_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(310),
      Q => \^snake_x_out\(318),
      R => SR(0)
    );
\snake_x_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(311),
      Q => \^snake_x_out\(319),
      R => SR(0)
    );
\snake_x_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(312),
      Q => \^snake_x_out\(320),
      R => SR(0)
    );
\snake_x_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(313),
      Q => \^snake_x_out\(321),
      R => SR(0)
    );
\snake_x_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(314),
      Q => \^snake_x_out\(322),
      R => SR(0)
    );
\snake_x_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(315),
      Q => \^snake_x_out\(323),
      R => SR(0)
    );
\snake_x_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(316),
      Q => \^snake_x_out\(324),
      R => SR(0)
    );
\snake_x_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(317),
      Q => \^snake_x_out\(325),
      R => SR(0)
    );
\snake_x_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(318),
      Q => \^snake_x_out\(326),
      R => SR(0)
    );
\snake_x_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(319),
      Q => \^snake_x_out\(327),
      R => SR(0)
    );
\snake_x_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(320),
      Q => \^snake_x_out\(328),
      R => SR(0)
    );
\snake_x_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(321),
      Q => \^snake_x_out\(329),
      R => SR(0)
    );
\snake_x_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(322),
      Q => \^snake_x_out\(330),
      R => SR(0)
    );
\snake_x_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(323),
      Q => \^snake_x_out\(331),
      R => SR(0)
    );
\snake_x_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(324),
      Q => \^snake_x_out\(332),
      R => SR(0)
    );
\snake_x_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(325),
      Q => \^snake_x_out\(333),
      R => SR(0)
    );
\snake_x_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(326),
      Q => \^snake_x_out\(334),
      R => SR(0)
    );
\snake_x_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(327),
      Q => \^snake_x_out\(335),
      R => SR(0)
    );
\snake_x_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(328),
      Q => \^snake_x_out\(336),
      R => SR(0)
    );
\snake_x_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(329),
      Q => \^snake_x_out\(337),
      R => SR(0)
    );
\snake_x_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(330),
      Q => \^snake_x_out\(338),
      R => SR(0)
    );
\snake_x_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(331),
      Q => \^snake_x_out\(339),
      R => SR(0)
    );
\snake_x_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(332),
      Q => \^snake_x_out\(340),
      R => SR(0)
    );
\snake_x_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(333),
      Q => \^snake_x_out\(341),
      R => SR(0)
    );
\snake_x_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(334),
      Q => \^snake_x_out\(342),
      R => SR(0)
    );
\snake_x_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(335),
      Q => \^snake_x_out\(343),
      R => SR(0)
    );
\snake_x_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(336),
      Q => \^snake_x_out\(344),
      R => SR(0)
    );
\snake_x_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(337),
      Q => \^snake_x_out\(345),
      R => SR(0)
    );
\snake_x_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(338),
      Q => \^snake_x_out\(346),
      R => SR(0)
    );
\snake_x_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(339),
      Q => \^snake_x_out\(347),
      R => SR(0)
    );
\snake_x_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(340),
      Q => \^snake_x_out\(348),
      R => SR(0)
    );
\snake_x_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(341),
      Q => \^snake_x_out\(349),
      R => SR(0)
    );
\snake_x_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(342),
      Q => \^snake_x_out\(350),
      R => SR(0)
    );
\snake_x_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(343),
      Q => \^snake_x_out\(351),
      R => SR(0)
    );
\snake_x_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(344),
      Q => \^snake_x_out\(352),
      R => SR(0)
    );
\snake_x_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(345),
      Q => \^snake_x_out\(353),
      R => SR(0)
    );
\snake_x_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(346),
      Q => \^snake_x_out\(354),
      R => SR(0)
    );
\snake_x_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(347),
      Q => \^snake_x_out\(355),
      R => SR(0)
    );
\snake_x_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(348),
      Q => \^snake_x_out\(356),
      R => SR(0)
    );
\snake_x_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(349),
      Q => \^snake_x_out\(357),
      R => SR(0)
    );
\snake_x_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(350),
      Q => \^snake_x_out\(358),
      R => SR(0)
    );
\snake_x_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(351),
      Q => \^snake_x_out\(359),
      R => SR(0)
    );
\snake_x_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(352),
      Q => \^snake_x_out\(360),
      R => SR(0)
    );
\snake_x_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(353),
      Q => \^snake_x_out\(361),
      R => SR(0)
    );
\snake_x_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(354),
      Q => \^snake_x_out\(362),
      R => SR(0)
    );
\snake_x_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(355),
      Q => \^snake_x_out\(363),
      R => SR(0)
    );
\snake_x_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(356),
      Q => \^snake_x_out\(364),
      R => SR(0)
    );
\snake_x_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(357),
      Q => \^snake_x_out\(365),
      R => SR(0)
    );
\snake_x_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(358),
      Q => \^snake_x_out\(366),
      R => SR(0)
    );
\snake_x_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(359),
      Q => \^snake_x_out\(367),
      R => SR(0)
    );
\snake_x_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(360),
      Q => \^snake_x_out\(368),
      R => SR(0)
    );
\snake_x_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(361),
      Q => \^snake_x_out\(369),
      R => SR(0)
    );
\snake_x_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(362),
      Q => \^snake_x_out\(370),
      R => SR(0)
    );
\snake_x_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(363),
      Q => \^snake_x_out\(371),
      R => SR(0)
    );
\snake_x_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(364),
      Q => \^snake_x_out\(372),
      R => SR(0)
    );
\snake_x_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(365),
      Q => \^snake_x_out\(373),
      R => SR(0)
    );
\snake_x_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(366),
      Q => \^snake_x_out\(374),
      R => SR(0)
    );
\snake_x_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(367),
      Q => \^snake_x_out\(375),
      R => SR(0)
    );
\snake_x_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(368),
      Q => \^snake_x_out\(376),
      R => SR(0)
    );
\snake_x_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(369),
      Q => \^snake_x_out\(377),
      R => SR(0)
    );
\snake_x_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(370),
      Q => \^snake_x_out\(378),
      R => SR(0)
    );
\snake_x_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(371),
      Q => \^snake_x_out\(379),
      R => SR(0)
    );
\snake_x_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(372),
      Q => \^snake_x_out\(380),
      R => SR(0)
    );
\snake_x_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(373),
      Q => \^snake_x_out\(381),
      R => SR(0)
    );
\snake_x_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(374),
      Q => \^snake_x_out\(382),
      R => SR(0)
    );
\snake_x_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(375),
      Q => \^snake_x_out\(383),
      R => SR(0)
    );
\snake_x_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(376),
      Q => \^snake_x_out\(384),
      R => SR(0)
    );
\snake_x_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(377),
      Q => \^snake_x_out\(385),
      R => SR(0)
    );
\snake_x_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(378),
      Q => \^snake_x_out\(386),
      R => SR(0)
    );
\snake_x_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(379),
      Q => \^snake_x_out\(387),
      R => SR(0)
    );
\snake_x_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(380),
      Q => \^snake_x_out\(388),
      R => SR(0)
    );
\snake_x_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(381),
      Q => \^snake_x_out\(389),
      R => SR(0)
    );
\snake_x_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(382),
      Q => \^snake_x_out\(390),
      R => SR(0)
    );
\snake_x_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(383),
      Q => \^snake_x_out\(391),
      R => SR(0)
    );
\snake_x_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(16),
      Q => \^snake_x_out\(24),
      R => SR(0)
    );
\snake_x_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(17),
      Q => \^snake_x_out\(25),
      R => SR(0)
    );
\snake_x_reg[4][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(18),
      Q => \^snake_x_out\(26),
      S => SR(0)
    );
\snake_x_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(19),
      Q => \^snake_x_out\(27),
      R => SR(0)
    );
\snake_x_reg[4][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(20),
      Q => \^snake_x_out\(28),
      S => SR(0)
    );
\snake_x_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(21),
      Q => \^snake_x_out\(29),
      R => SR(0)
    );
\snake_x_reg[4][6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(22),
      Q => \^snake_x_out\(30),
      S => SR(0)
    );
\snake_x_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(23),
      Q => \^snake_x_out\(31),
      R => SR(0)
    );
\snake_x_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(384),
      Q => \^snake_x_out\(392),
      R => SR(0)
    );
\snake_x_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(385),
      Q => \^snake_x_out\(393),
      R => SR(0)
    );
\snake_x_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(386),
      Q => \^snake_x_out\(394),
      R => SR(0)
    );
\snake_x_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(387),
      Q => \^snake_x_out\(395),
      R => SR(0)
    );
\snake_x_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(388),
      Q => \^snake_x_out\(396),
      R => SR(0)
    );
\snake_x_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(389),
      Q => \^snake_x_out\(397),
      R => SR(0)
    );
\snake_x_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(390),
      Q => \^snake_x_out\(398),
      R => SR(0)
    );
\snake_x_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(391),
      Q => \^snake_x_out\(399),
      R => SR(0)
    );
\snake_x_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(392),
      Q => \^snake_x_out\(400),
      R => SR(0)
    );
\snake_x_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(393),
      Q => \^snake_x_out\(401),
      R => SR(0)
    );
\snake_x_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(394),
      Q => \^snake_x_out\(402),
      R => SR(0)
    );
\snake_x_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(395),
      Q => \^snake_x_out\(403),
      R => SR(0)
    );
\snake_x_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(396),
      Q => \^snake_x_out\(404),
      R => SR(0)
    );
\snake_x_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(397),
      Q => \^snake_x_out\(405),
      R => SR(0)
    );
\snake_x_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(398),
      Q => \^snake_x_out\(406),
      R => SR(0)
    );
\snake_x_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(399),
      Q => \^snake_x_out\(407),
      R => SR(0)
    );
\snake_x_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(400),
      Q => \^snake_x_out\(408),
      R => SR(0)
    );
\snake_x_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(401),
      Q => \^snake_x_out\(409),
      R => SR(0)
    );
\snake_x_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(402),
      Q => \^snake_x_out\(410),
      R => SR(0)
    );
\snake_x_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(403),
      Q => \^snake_x_out\(411),
      R => SR(0)
    );
\snake_x_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(404),
      Q => \^snake_x_out\(412),
      R => SR(0)
    );
\snake_x_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(405),
      Q => \^snake_x_out\(413),
      R => SR(0)
    );
\snake_x_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(406),
      Q => \^snake_x_out\(414),
      R => SR(0)
    );
\snake_x_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(407),
      Q => \^snake_x_out\(415),
      R => SR(0)
    );
\snake_x_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(408),
      Q => \^snake_x_out\(416),
      R => SR(0)
    );
\snake_x_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(409),
      Q => \^snake_x_out\(417),
      R => SR(0)
    );
\snake_x_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(410),
      Q => \^snake_x_out\(418),
      R => SR(0)
    );
\snake_x_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(411),
      Q => \^snake_x_out\(419),
      R => SR(0)
    );
\snake_x_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(412),
      Q => \^snake_x_out\(420),
      R => SR(0)
    );
\snake_x_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(413),
      Q => \^snake_x_out\(421),
      R => SR(0)
    );
\snake_x_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(414),
      Q => \^snake_x_out\(422),
      R => SR(0)
    );
\snake_x_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(415),
      Q => \^snake_x_out\(423),
      R => SR(0)
    );
\snake_x_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(416),
      Q => \^snake_x_out\(424),
      R => SR(0)
    );
\snake_x_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(417),
      Q => \^snake_x_out\(425),
      R => SR(0)
    );
\snake_x_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(418),
      Q => \^snake_x_out\(426),
      R => SR(0)
    );
\snake_x_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(419),
      Q => \^snake_x_out\(427),
      R => SR(0)
    );
\snake_x_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(420),
      Q => \^snake_x_out\(428),
      R => SR(0)
    );
\snake_x_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(421),
      Q => \^snake_x_out\(429),
      R => SR(0)
    );
\snake_x_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(422),
      Q => \^snake_x_out\(430),
      R => SR(0)
    );
\snake_x_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(423),
      Q => \^snake_x_out\(431),
      R => SR(0)
    );
\snake_x_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(424),
      Q => \^snake_x_out\(432),
      R => SR(0)
    );
\snake_x_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(425),
      Q => \^snake_x_out\(433),
      R => SR(0)
    );
\snake_x_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(426),
      Q => \^snake_x_out\(434),
      R => SR(0)
    );
\snake_x_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(427),
      Q => \^snake_x_out\(435),
      R => SR(0)
    );
\snake_x_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(428),
      Q => \^snake_x_out\(436),
      R => SR(0)
    );
\snake_x_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(429),
      Q => \^snake_x_out\(437),
      R => SR(0)
    );
\snake_x_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(430),
      Q => \^snake_x_out\(438),
      R => SR(0)
    );
\snake_x_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(431),
      Q => \^snake_x_out\(439),
      R => SR(0)
    );
\snake_x_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(432),
      Q => \^snake_x_out\(440),
      R => SR(0)
    );
\snake_x_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(433),
      Q => \^snake_x_out\(441),
      R => SR(0)
    );
\snake_x_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(434),
      Q => \^snake_x_out\(442),
      R => SR(0)
    );
\snake_x_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(435),
      Q => \^snake_x_out\(443),
      R => SR(0)
    );
\snake_x_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(436),
      Q => \^snake_x_out\(444),
      R => SR(0)
    );
\snake_x_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(437),
      Q => \^snake_x_out\(445),
      R => SR(0)
    );
\snake_x_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(438),
      Q => \^snake_x_out\(446),
      R => SR(0)
    );
\snake_x_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(439),
      Q => \^snake_x_out\(447),
      R => SR(0)
    );
\snake_x_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(440),
      Q => \^snake_x_out\(448),
      R => SR(0)
    );
\snake_x_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(441),
      Q => \^snake_x_out\(449),
      R => SR(0)
    );
\snake_x_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(442),
      Q => \^snake_x_out\(450),
      R => SR(0)
    );
\snake_x_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(443),
      Q => \^snake_x_out\(451),
      R => SR(0)
    );
\snake_x_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(444),
      Q => \^snake_x_out\(452),
      R => SR(0)
    );
\snake_x_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(445),
      Q => \^snake_x_out\(453),
      R => SR(0)
    );
\snake_x_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(446),
      Q => \^snake_x_out\(454),
      R => SR(0)
    );
\snake_x_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(447),
      Q => \^snake_x_out\(455),
      R => SR(0)
    );
\snake_x_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(448),
      Q => \^snake_x_out\(456),
      R => SR(0)
    );
\snake_x_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(449),
      Q => \^snake_x_out\(457),
      R => SR(0)
    );
\snake_x_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(450),
      Q => \^snake_x_out\(458),
      R => SR(0)
    );
\snake_x_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(451),
      Q => \^snake_x_out\(459),
      R => SR(0)
    );
\snake_x_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(452),
      Q => \^snake_x_out\(460),
      R => SR(0)
    );
\snake_x_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(453),
      Q => \^snake_x_out\(461),
      R => SR(0)
    );
\snake_x_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(454),
      Q => \^snake_x_out\(462),
      R => SR(0)
    );
\snake_x_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(455),
      Q => \^snake_x_out\(463),
      R => SR(0)
    );
\snake_x_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(456),
      Q => \^snake_x_out\(464),
      R => SR(0)
    );
\snake_x_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(457),
      Q => \^snake_x_out\(465),
      R => SR(0)
    );
\snake_x_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(458),
      Q => \^snake_x_out\(466),
      R => SR(0)
    );
\snake_x_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(459),
      Q => \^snake_x_out\(467),
      R => SR(0)
    );
\snake_x_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(460),
      Q => \^snake_x_out\(468),
      R => SR(0)
    );
\snake_x_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(461),
      Q => \^snake_x_out\(469),
      R => SR(0)
    );
\snake_x_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(462),
      Q => \^snake_x_out\(470),
      R => SR(0)
    );
\snake_x_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(463),
      Q => \^snake_x_out\(471),
      R => SR(0)
    );
\snake_x_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(24),
      Q => \^snake_x_out\(32),
      R => SR(0)
    );
\snake_x_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(25),
      Q => \^snake_x_out\(33),
      R => SR(0)
    );
\snake_x_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(26),
      Q => \^snake_x_out\(34),
      R => SR(0)
    );
\snake_x_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(27),
      Q => \^snake_x_out\(35),
      R => SR(0)
    );
\snake_x_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(28),
      Q => \^snake_x_out\(36),
      R => SR(0)
    );
\snake_x_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(29),
      Q => \^snake_x_out\(37),
      R => SR(0)
    );
\snake_x_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(30),
      Q => \^snake_x_out\(38),
      R => SR(0)
    );
\snake_x_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(31),
      Q => \^snake_x_out\(39),
      R => SR(0)
    );
\snake_x_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(464),
      Q => \^snake_x_out\(472),
      R => SR(0)
    );
\snake_x_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(465),
      Q => \^snake_x_out\(473),
      R => SR(0)
    );
\snake_x_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(466),
      Q => \^snake_x_out\(474),
      R => SR(0)
    );
\snake_x_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(467),
      Q => \^snake_x_out\(475),
      R => SR(0)
    );
\snake_x_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(468),
      Q => \^snake_x_out\(476),
      R => SR(0)
    );
\snake_x_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(469),
      Q => \^snake_x_out\(477),
      R => SR(0)
    );
\snake_x_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(470),
      Q => \^snake_x_out\(478),
      R => SR(0)
    );
\snake_x_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(471),
      Q => \^snake_x_out\(479),
      R => SR(0)
    );
\snake_x_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(472),
      Q => \^snake_x_out\(480),
      R => SR(0)
    );
\snake_x_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(473),
      Q => \^snake_x_out\(481),
      R => SR(0)
    );
\snake_x_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(474),
      Q => \^snake_x_out\(482),
      R => SR(0)
    );
\snake_x_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(475),
      Q => \^snake_x_out\(483),
      R => SR(0)
    );
\snake_x_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(476),
      Q => \^snake_x_out\(484),
      R => SR(0)
    );
\snake_x_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(477),
      Q => \^snake_x_out\(485),
      R => SR(0)
    );
\snake_x_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(478),
      Q => \^snake_x_out\(486),
      R => SR(0)
    );
\snake_x_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(479),
      Q => \^snake_x_out\(487),
      R => SR(0)
    );
\snake_x_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(480),
      Q => \^snake_x_out\(488),
      R => SR(0)
    );
\snake_x_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(481),
      Q => \^snake_x_out\(489),
      R => SR(0)
    );
\snake_x_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(482),
      Q => \^snake_x_out\(490),
      R => SR(0)
    );
\snake_x_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(483),
      Q => \^snake_x_out\(491),
      R => SR(0)
    );
\snake_x_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(484),
      Q => \^snake_x_out\(492),
      R => SR(0)
    );
\snake_x_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(485),
      Q => \^snake_x_out\(493),
      R => SR(0)
    );
\snake_x_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(486),
      Q => \^snake_x_out\(494),
      R => SR(0)
    );
\snake_x_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(487),
      Q => \^snake_x_out\(495),
      R => SR(0)
    );
\snake_x_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(488),
      Q => \^snake_x_out\(496),
      R => SR(0)
    );
\snake_x_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(489),
      Q => \^snake_x_out\(497),
      R => SR(0)
    );
\snake_x_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(490),
      Q => \^snake_x_out\(498),
      R => SR(0)
    );
\snake_x_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(491),
      Q => \^snake_x_out\(499),
      R => SR(0)
    );
\snake_x_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(492),
      Q => \^snake_x_out\(500),
      R => SR(0)
    );
\snake_x_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(493),
      Q => \^snake_x_out\(501),
      R => SR(0)
    );
\snake_x_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(494),
      Q => \^snake_x_out\(502),
      R => SR(0)
    );
\snake_x_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(495),
      Q => \^snake_x_out\(503),
      R => SR(0)
    );
\snake_x_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(32),
      Q => \^snake_x_out\(40),
      R => SR(0)
    );
\snake_x_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(33),
      Q => \^snake_x_out\(41),
      R => SR(0)
    );
\snake_x_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(34),
      Q => \^snake_x_out\(42),
      R => SR(0)
    );
\snake_x_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(35),
      Q => \^snake_x_out\(43),
      R => SR(0)
    );
\snake_x_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(36),
      Q => \^snake_x_out\(44),
      R => SR(0)
    );
\snake_x_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(37),
      Q => \^snake_x_out\(45),
      R => SR(0)
    );
\snake_x_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(38),
      Q => \^snake_x_out\(46),
      R => SR(0)
    );
\snake_x_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(39),
      Q => \^snake_x_out\(47),
      R => SR(0)
    );
\snake_x_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(40),
      Q => \^snake_x_out\(48),
      R => SR(0)
    );
\snake_x_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(41),
      Q => \^snake_x_out\(49),
      R => SR(0)
    );
\snake_x_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(42),
      Q => \^snake_x_out\(50),
      R => SR(0)
    );
\snake_x_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(43),
      Q => \^snake_x_out\(51),
      R => SR(0)
    );
\snake_x_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(44),
      Q => \^snake_x_out\(52),
      R => SR(0)
    );
\snake_x_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(45),
      Q => \^snake_x_out\(53),
      R => SR(0)
    );
\snake_x_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(46),
      Q => \^snake_x_out\(54),
      R => SR(0)
    );
\snake_x_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(47),
      Q => \^snake_x_out\(55),
      R => SR(0)
    );
\snake_x_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(48),
      Q => \^snake_x_out\(56),
      R => SR(0)
    );
\snake_x_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(49),
      Q => \^snake_x_out\(57),
      R => SR(0)
    );
\snake_x_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(50),
      Q => \^snake_x_out\(58),
      R => SR(0)
    );
\snake_x_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(51),
      Q => \^snake_x_out\(59),
      R => SR(0)
    );
\snake_x_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(52),
      Q => \^snake_x_out\(60),
      R => SR(0)
    );
\snake_x_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(53),
      Q => \^snake_x_out\(61),
      R => SR(0)
    );
\snake_x_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(54),
      Q => \^snake_x_out\(62),
      R => SR(0)
    );
\snake_x_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(55),
      Q => \^snake_x_out\(63),
      R => SR(0)
    );
\snake_x_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(56),
      Q => \^snake_x_out\(64),
      R => SR(0)
    );
\snake_x_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(57),
      Q => \^snake_x_out\(65),
      R => SR(0)
    );
\snake_x_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(58),
      Q => \^snake_x_out\(66),
      R => SR(0)
    );
\snake_x_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(59),
      Q => \^snake_x_out\(67),
      R => SR(0)
    );
\snake_x_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(60),
      Q => \^snake_x_out\(68),
      R => SR(0)
    );
\snake_x_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(61),
      Q => \^snake_x_out\(69),
      R => SR(0)
    );
\snake_x_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(62),
      Q => \^snake_x_out\(70),
      R => SR(0)
    );
\snake_x_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_x_out\(63),
      Q => \^snake_x_out\(71),
      R => SR(0)
    );
\snake_y[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(0),
      O => snake_y(0)
    );
\snake_y[0][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(3),
      I1 => \^snake_y_reg[0][6]_0\(4),
      O => \snake_y[0][4]_i_2_n_0\
    );
\snake_y[0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \^snake_y_reg[0][6]_0\(3),
      O => \snake_y[0][4]_i_3_n_0\
    );
\snake_y[0][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => \^snake_y_reg[0][6]_0\(2),
      O => \snake_y[0][4]_i_4_n_0\
    );
\snake_y[0][4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(1),
      I1 => legal_dir(1),
      O => \snake_y[0][4]_i_5_n_0\
    );
\snake_y[0][6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => legal_dir(0),
      O => \snake_y[0][6]_i_1_n_0\
    );
\snake_y[0][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(5),
      I1 => \^snake_y_reg[0][6]_0\(6),
      O => \snake_y[0][6]_i_3_n_0\
    );
\snake_y[0][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \^snake_y_reg[0][6]_0\(5),
      O => \snake_y[0][6]_i_4_n_0\
    );
\snake_y_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_y[0][6]_i_1_n_0\,
      D => snake_y(0),
      Q => \^snake_y_reg[0][6]_0\(0),
      R => SR(0)
    );
\snake_y_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_y[0][6]_i_1_n_0\,
      D => snake_y(1),
      Q => \^snake_y_reg[0][6]_0\(1),
      R => SR(0)
    );
\snake_y_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_y[0][6]_i_1_n_0\,
      D => snake_y(2),
      Q => \^snake_y_reg[0][6]_0\(2),
      S => SR(0)
    );
\snake_y_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_y[0][6]_i_1_n_0\,
      D => snake_y(3),
      Q => \^snake_y_reg[0][6]_0\(3),
      S => SR(0)
    );
\snake_y_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_y[0][6]_i_1_n_0\,
      D => snake_y(4),
      Q => \^snake_y_reg[0][6]_0\(4),
      S => SR(0)
    );
\snake_y_reg[0][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \snake_y_reg[0][4]_i_1_n_0\,
      CO(2) => \snake_y_reg[0][4]_i_1_n_1\,
      CO(1) => \snake_y_reg[0][4]_i_1_n_2\,
      CO(0) => \snake_y_reg[0][4]_i_1_n_3\,
      CYINIT => \^snake_y_reg[0][6]_0\(0),
      DI(3 downto 1) => \^snake_y_reg[0][6]_0\(3 downto 1),
      DI(0) => legal_dir(1),
      O(3 downto 0) => snake_y(4 downto 1),
      S(3) => \snake_y[0][4]_i_2_n_0\,
      S(2) => \snake_y[0][4]_i_3_n_0\,
      S(1) => \snake_y[0][4]_i_4_n_0\,
      S(0) => \snake_y[0][4]_i_5_n_0\
    );
\snake_y_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \snake_y[0][6]_i_1_n_0\,
      D => snake_y(5),
      Q => \^snake_y_reg[0][6]_0\(5),
      S => SR(0)
    );
\snake_y_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \snake_y[0][6]_i_1_n_0\,
      D => snake_y(6),
      Q => \^snake_y_reg[0][6]_0\(6),
      R => SR(0)
    );
\snake_y_reg[0][6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_y_reg[0][4]_i_1_n_0\,
      CO(3 downto 1) => \NLW_snake_y_reg[0][6]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \snake_y_reg[0][6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^snake_y_reg[0][6]_0\(4),
      O(3 downto 2) => \NLW_snake_y_reg[0][6]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => snake_y(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \snake_y[0][6]_i_3_n_0\,
      S(0) => \snake_y[0][6]_i_4_n_0\
    );
\snake_y_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(56),
      Q => \^snake_y_out\(63),
      R => SR(0)
    );
\snake_y_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(57),
      Q => \^snake_y_out\(64),
      R => SR(0)
    );
\snake_y_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(58),
      Q => \^snake_y_out\(65),
      R => SR(0)
    );
\snake_y_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(59),
      Q => \^snake_y_out\(66),
      R => SR(0)
    );
\snake_y_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(60),
      Q => \^snake_y_out\(67),
      R => SR(0)
    );
\snake_y_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(61),
      Q => \^snake_y_out\(68),
      R => SR(0)
    );
\snake_y_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(62),
      Q => \^snake_y_out\(69),
      R => SR(0)
    );
\snake_y_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(63),
      Q => \^snake_y_out\(70),
      R => SR(0)
    );
\snake_y_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(64),
      Q => \^snake_y_out\(71),
      R => SR(0)
    );
\snake_y_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(65),
      Q => \^snake_y_out\(72),
      R => SR(0)
    );
\snake_y_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(66),
      Q => \^snake_y_out\(73),
      R => SR(0)
    );
\snake_y_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(67),
      Q => \^snake_y_out\(74),
      R => SR(0)
    );
\snake_y_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(68),
      Q => \^snake_y_out\(75),
      R => SR(0)
    );
\snake_y_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(69),
      Q => \^snake_y_out\(76),
      R => SR(0)
    );
\snake_y_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(70),
      Q => \^snake_y_out\(77),
      R => SR(0)
    );
\snake_y_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(71),
      Q => \^snake_y_out\(78),
      R => SR(0)
    );
\snake_y_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(72),
      Q => \^snake_y_out\(79),
      R => SR(0)
    );
\snake_y_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(73),
      Q => \^snake_y_out\(80),
      R => SR(0)
    );
\snake_y_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(74),
      Q => \^snake_y_out\(81),
      R => SR(0)
    );
\snake_y_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(75),
      Q => \^snake_y_out\(82),
      R => SR(0)
    );
\snake_y_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(76),
      Q => \^snake_y_out\(83),
      R => SR(0)
    );
\snake_y_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(77),
      Q => \^snake_y_out\(84),
      R => SR(0)
    );
\snake_y_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(78),
      Q => \^snake_y_out\(85),
      R => SR(0)
    );
\snake_y_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(79),
      Q => \^snake_y_out\(86),
      R => SR(0)
    );
\snake_y_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(80),
      Q => \^snake_y_out\(87),
      R => SR(0)
    );
\snake_y_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(81),
      Q => \^snake_y_out\(88),
      R => SR(0)
    );
\snake_y_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(82),
      Q => \^snake_y_out\(89),
      R => SR(0)
    );
\snake_y_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(83),
      Q => \^snake_y_out\(90),
      R => SR(0)
    );
\snake_y_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(84),
      Q => \^snake_y_out\(91),
      R => SR(0)
    );
\snake_y_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(85),
      Q => \^snake_y_out\(92),
      R => SR(0)
    );
\snake_y_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(86),
      Q => \^snake_y_out\(93),
      R => SR(0)
    );
\snake_y_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(87),
      Q => \^snake_y_out\(94),
      R => SR(0)
    );
\snake_y_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(88),
      Q => \^snake_y_out\(95),
      R => SR(0)
    );
\snake_y_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(89),
      Q => \^snake_y_out\(96),
      R => SR(0)
    );
\snake_y_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(90),
      Q => \^snake_y_out\(97),
      R => SR(0)
    );
\snake_y_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(91),
      Q => \^snake_y_out\(98),
      R => SR(0)
    );
\snake_y_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(92),
      Q => \^snake_y_out\(99),
      R => SR(0)
    );
\snake_y_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(93),
      Q => \^snake_y_out\(100),
      R => SR(0)
    );
\snake_y_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(94),
      Q => \^snake_y_out\(101),
      R => SR(0)
    );
\snake_y_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(95),
      Q => \^snake_y_out\(102),
      R => SR(0)
    );
\snake_y_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(96),
      Q => \^snake_y_out\(103),
      R => SR(0)
    );
\snake_y_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(97),
      Q => \^snake_y_out\(104),
      R => SR(0)
    );
\snake_y_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(98),
      Q => \^snake_y_out\(105),
      R => SR(0)
    );
\snake_y_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(99),
      Q => \^snake_y_out\(106),
      R => SR(0)
    );
\snake_y_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(100),
      Q => \^snake_y_out\(107),
      R => SR(0)
    );
\snake_y_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(101),
      Q => \^snake_y_out\(108),
      R => SR(0)
    );
\snake_y_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(102),
      Q => \^snake_y_out\(109),
      R => SR(0)
    );
\snake_y_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(103),
      Q => \^snake_y_out\(110),
      R => SR(0)
    );
\snake_y_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(104),
      Q => \^snake_y_out\(111),
      R => SR(0)
    );
\snake_y_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(105),
      Q => \^snake_y_out\(112),
      R => SR(0)
    );
\snake_y_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(106),
      Q => \^snake_y_out\(113),
      R => SR(0)
    );
\snake_y_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(107),
      Q => \^snake_y_out\(114),
      R => SR(0)
    );
\snake_y_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(108),
      Q => \^snake_y_out\(115),
      R => SR(0)
    );
\snake_y_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(109),
      Q => \^snake_y_out\(116),
      R => SR(0)
    );
\snake_y_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(110),
      Q => \^snake_y_out\(117),
      R => SR(0)
    );
\snake_y_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(111),
      Q => \^snake_y_out\(118),
      R => SR(0)
    );
\snake_y_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(112),
      Q => \^snake_y_out\(119),
      R => SR(0)
    );
\snake_y_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(113),
      Q => \^snake_y_out\(120),
      R => SR(0)
    );
\snake_y_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(114),
      Q => \^snake_y_out\(121),
      R => SR(0)
    );
\snake_y_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(115),
      Q => \^snake_y_out\(122),
      R => SR(0)
    );
\snake_y_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(116),
      Q => \^snake_y_out\(123),
      R => SR(0)
    );
\snake_y_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(117),
      Q => \^snake_y_out\(124),
      R => SR(0)
    );
\snake_y_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(118),
      Q => \^snake_y_out\(125),
      R => SR(0)
    );
\snake_y_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(119),
      Q => \^snake_y_reg[19][6]_0\(0),
      R => SR(0)
    );
\snake_y_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(120),
      Q => \^snake_y_reg[19][6]_0\(1),
      R => SR(0)
    );
\snake_y_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(121),
      Q => \^snake_y_reg[19][6]_0\(2),
      R => SR(0)
    );
\snake_y_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(122),
      Q => \^snake_y_reg[19][6]_0\(3),
      R => SR(0)
    );
\snake_y_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(123),
      Q => \^snake_y_reg[19][6]_0\(4),
      R => SR(0)
    );
\snake_y_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(124),
      Q => \^snake_y_reg[19][6]_0\(5),
      R => SR(0)
    );
\snake_y_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(125),
      Q => \^snake_y_reg[19][6]_0\(6),
      R => SR(0)
    );
\snake_y_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[0][6]_0\(0),
      Q => \^snake_y_out\(0),
      R => SR(0)
    );
\snake_y_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[0][6]_0\(1),
      Q => \^snake_y_out\(1),
      R => SR(0)
    );
\snake_y_reg[1][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[0][6]_0\(2),
      Q => \^snake_y_out\(2),
      S => SR(0)
    );
\snake_y_reg[1][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[0][6]_0\(3),
      Q => \^snake_y_out\(3),
      S => SR(0)
    );
\snake_y_reg[1][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[0][6]_0\(4),
      Q => \^snake_y_out\(4),
      S => SR(0)
    );
\snake_y_reg[1][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[0][6]_0\(5),
      Q => \^snake_y_out\(5),
      S => SR(0)
    );
\snake_y_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[0][6]_0\(6),
      Q => \^snake_y_out\(6),
      R => SR(0)
    );
\snake_y_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[19][6]_0\(0),
      Q => \^snake_y_out\(126),
      R => SR(0)
    );
\snake_y_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[19][6]_0\(1),
      Q => \^snake_y_out\(127),
      R => SR(0)
    );
\snake_y_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[19][6]_0\(2),
      Q => \^snake_y_out\(128),
      R => SR(0)
    );
\snake_y_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[19][6]_0\(3),
      Q => \^snake_y_out\(129),
      R => SR(0)
    );
\snake_y_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[19][6]_0\(4),
      Q => \^snake_y_out\(130),
      R => SR(0)
    );
\snake_y_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[19][6]_0\(5),
      Q => \^snake_y_out\(131),
      R => SR(0)
    );
\snake_y_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[19][6]_0\(6),
      Q => \^snake_y_out\(132),
      R => SR(0)
    );
\snake_y_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(126),
      Q => \^snake_y_out\(133),
      R => SR(0)
    );
\snake_y_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(127),
      Q => \^snake_y_out\(134),
      R => SR(0)
    );
\snake_y_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(128),
      Q => \^snake_y_out\(135),
      R => SR(0)
    );
\snake_y_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(129),
      Q => \^snake_y_out\(136),
      R => SR(0)
    );
\snake_y_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(130),
      Q => \^snake_y_out\(137),
      R => SR(0)
    );
\snake_y_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(131),
      Q => \^snake_y_out\(138),
      R => SR(0)
    );
\snake_y_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(132),
      Q => \^snake_y_out\(139),
      R => SR(0)
    );
\snake_y_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(133),
      Q => \^snake_y_out\(140),
      R => SR(0)
    );
\snake_y_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(134),
      Q => \^snake_y_out\(141),
      R => SR(0)
    );
\snake_y_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(135),
      Q => \^snake_y_out\(142),
      R => SR(0)
    );
\snake_y_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(136),
      Q => \^snake_y_out\(143),
      R => SR(0)
    );
\snake_y_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(137),
      Q => \^snake_y_out\(144),
      R => SR(0)
    );
\snake_y_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(138),
      Q => \^snake_y_out\(145),
      R => SR(0)
    );
\snake_y_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(139),
      Q => \^snake_y_out\(146),
      R => SR(0)
    );
\snake_y_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(140),
      Q => \^snake_y_reg[23][6]_0\(0),
      R => SR(0)
    );
\snake_y_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(141),
      Q => \^snake_y_reg[23][6]_0\(1),
      R => SR(0)
    );
\snake_y_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(142),
      Q => \^snake_y_reg[23][6]_0\(2),
      R => SR(0)
    );
\snake_y_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(143),
      Q => \^snake_y_reg[23][6]_0\(3),
      R => SR(0)
    );
\snake_y_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(144),
      Q => \^snake_y_reg[23][6]_0\(4),
      R => SR(0)
    );
\snake_y_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(145),
      Q => \^snake_y_reg[23][6]_0\(5),
      R => SR(0)
    );
\snake_y_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(146),
      Q => \^snake_y_reg[23][6]_0\(6),
      R => SR(0)
    );
\snake_y_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[23][6]_0\(0),
      Q => \^snake_y_out\(147),
      R => SR(0)
    );
\snake_y_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[23][6]_0\(1),
      Q => \^snake_y_out\(148),
      R => SR(0)
    );
\snake_y_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[23][6]_0\(2),
      Q => \^snake_y_out\(149),
      R => SR(0)
    );
\snake_y_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[23][6]_0\(3),
      Q => \^snake_y_out\(150),
      R => SR(0)
    );
\snake_y_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[23][6]_0\(4),
      Q => \^snake_y_out\(151),
      R => SR(0)
    );
\snake_y_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[23][6]_0\(5),
      Q => \^snake_y_out\(152),
      R => SR(0)
    );
\snake_y_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[23][6]_0\(6),
      Q => \^snake_y_out\(153),
      R => SR(0)
    );
\snake_y_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(147),
      Q => \^snake_y_out\(154),
      R => SR(0)
    );
\snake_y_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(148),
      Q => \^snake_y_out\(155),
      R => SR(0)
    );
\snake_y_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(149),
      Q => \^snake_y_out\(156),
      R => SR(0)
    );
\snake_y_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(150),
      Q => \^snake_y_out\(157),
      R => SR(0)
    );
\snake_y_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(151),
      Q => \^snake_y_out\(158),
      R => SR(0)
    );
\snake_y_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(152),
      Q => \^snake_y_out\(159),
      R => SR(0)
    );
\snake_y_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(153),
      Q => \^snake_y_out\(160),
      R => SR(0)
    );
\snake_y_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(154),
      Q => \^snake_y_out\(161),
      R => SR(0)
    );
\snake_y_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(155),
      Q => \^snake_y_out\(162),
      R => SR(0)
    );
\snake_y_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(156),
      Q => \^snake_y_out\(163),
      R => SR(0)
    );
\snake_y_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(157),
      Q => \^snake_y_out\(164),
      R => SR(0)
    );
\snake_y_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(158),
      Q => \^snake_y_out\(165),
      R => SR(0)
    );
\snake_y_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(159),
      Q => \^snake_y_out\(166),
      R => SR(0)
    );
\snake_y_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(160),
      Q => \^snake_y_out\(167),
      R => SR(0)
    );
\snake_y_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(161),
      Q => \^snake_y_out\(168),
      R => SR(0)
    );
\snake_y_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(162),
      Q => \^snake_y_out\(169),
      R => SR(0)
    );
\snake_y_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(163),
      Q => \^snake_y_out\(170),
      R => SR(0)
    );
\snake_y_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(164),
      Q => \^snake_y_out\(171),
      R => SR(0)
    );
\snake_y_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(165),
      Q => \^snake_y_out\(172),
      R => SR(0)
    );
\snake_y_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(166),
      Q => \^snake_y_out\(173),
      R => SR(0)
    );
\snake_y_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(167),
      Q => \^snake_y_out\(174),
      R => SR(0)
    );
\snake_y_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(168),
      Q => \^snake_y_out\(175),
      R => SR(0)
    );
\snake_y_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(169),
      Q => \^snake_y_out\(176),
      R => SR(0)
    );
\snake_y_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(170),
      Q => \^snake_y_out\(177),
      R => SR(0)
    );
\snake_y_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(171),
      Q => \^snake_y_out\(178),
      R => SR(0)
    );
\snake_y_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(172),
      Q => \^snake_y_out\(179),
      R => SR(0)
    );
\snake_y_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(173),
      Q => \^snake_y_out\(180),
      R => SR(0)
    );
\snake_y_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(174),
      Q => \^snake_y_out\(181),
      R => SR(0)
    );
\snake_y_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(175),
      Q => \^snake_y_out\(182),
      R => SR(0)
    );
\snake_y_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(176),
      Q => \^snake_y_out\(183),
      R => SR(0)
    );
\snake_y_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(177),
      Q => \^snake_y_out\(184),
      R => SR(0)
    );
\snake_y_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(178),
      Q => \^snake_y_out\(185),
      R => SR(0)
    );
\snake_y_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(179),
      Q => \^snake_y_out\(186),
      R => SR(0)
    );
\snake_y_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(180),
      Q => \^snake_y_out\(187),
      R => SR(0)
    );
\snake_y_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(181),
      Q => \^snake_y_out\(188),
      R => SR(0)
    );
\snake_y_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(0),
      Q => \^snake_y_out\(7),
      R => SR(0)
    );
\snake_y_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(1),
      Q => \^snake_y_out\(8),
      R => SR(0)
    );
\snake_y_reg[2][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(2),
      Q => \^snake_y_out\(9),
      S => SR(0)
    );
\snake_y_reg[2][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(3),
      Q => \^snake_y_out\(10),
      S => SR(0)
    );
\snake_y_reg[2][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(4),
      Q => \^snake_y_out\(11),
      S => SR(0)
    );
\snake_y_reg[2][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(5),
      Q => \^snake_y_out\(12),
      S => SR(0)
    );
\snake_y_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(6),
      Q => \^snake_y_out\(13),
      R => SR(0)
    );
\snake_y_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(182),
      Q => \^snake_y_out\(189),
      R => SR(0)
    );
\snake_y_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(183),
      Q => \^snake_y_out\(190),
      R => SR(0)
    );
\snake_y_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(184),
      Q => \^snake_y_out\(191),
      R => SR(0)
    );
\snake_y_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(185),
      Q => \^snake_y_out\(192),
      R => SR(0)
    );
\snake_y_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(186),
      Q => \^snake_y_out\(193),
      R => SR(0)
    );
\snake_y_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(187),
      Q => \^snake_y_out\(194),
      R => SR(0)
    );
\snake_y_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(188),
      Q => \^snake_y_out\(195),
      R => SR(0)
    );
\snake_y_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(189),
      Q => \^snake_y_out\(196),
      R => SR(0)
    );
\snake_y_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(190),
      Q => \^snake_y_out\(197),
      R => SR(0)
    );
\snake_y_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(191),
      Q => \^snake_y_out\(198),
      R => SR(0)
    );
\snake_y_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(192),
      Q => \^snake_y_out\(199),
      R => SR(0)
    );
\snake_y_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(193),
      Q => \^snake_y_out\(200),
      R => SR(0)
    );
\snake_y_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(194),
      Q => \^snake_y_out\(201),
      R => SR(0)
    );
\snake_y_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(195),
      Q => \^snake_y_out\(202),
      R => SR(0)
    );
\snake_y_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(196),
      Q => \^snake_y_out\(203),
      R => SR(0)
    );
\snake_y_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(197),
      Q => \^snake_y_out\(204),
      R => SR(0)
    );
\snake_y_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(198),
      Q => \^snake_y_out\(205),
      R => SR(0)
    );
\snake_y_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(199),
      Q => \^snake_y_out\(206),
      R => SR(0)
    );
\snake_y_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(200),
      Q => \^snake_y_out\(207),
      R => SR(0)
    );
\snake_y_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(201),
      Q => \^snake_y_out\(208),
      R => SR(0)
    );
\snake_y_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(202),
      Q => \^snake_y_out\(209),
      R => SR(0)
    );
\snake_y_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(203),
      Q => \^snake_y_out\(210),
      R => SR(0)
    );
\snake_y_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(204),
      Q => \^snake_y_out\(211),
      R => SR(0)
    );
\snake_y_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(205),
      Q => \^snake_y_out\(212),
      R => SR(0)
    );
\snake_y_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(206),
      Q => \^snake_y_out\(213),
      R => SR(0)
    );
\snake_y_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(207),
      Q => \^snake_y_out\(214),
      R => SR(0)
    );
\snake_y_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(208),
      Q => \^snake_y_out\(215),
      R => SR(0)
    );
\snake_y_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(209),
      Q => \^snake_y_out\(216),
      R => SR(0)
    );
\snake_y_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(210),
      Q => \^snake_y_out\(217),
      R => SR(0)
    );
\snake_y_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(211),
      Q => \^snake_y_out\(218),
      R => SR(0)
    );
\snake_y_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(212),
      Q => \^snake_y_out\(219),
      R => SR(0)
    );
\snake_y_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(213),
      Q => \^snake_y_out\(220),
      R => SR(0)
    );
\snake_y_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(214),
      Q => \^snake_y_out\(221),
      R => SR(0)
    );
\snake_y_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(215),
      Q => \^snake_y_out\(222),
      R => SR(0)
    );
\snake_y_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(216),
      Q => \^snake_y_out\(223),
      R => SR(0)
    );
\snake_y_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(217),
      Q => \^snake_y_reg[35][6]_0\(0),
      R => SR(0)
    );
\snake_y_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(218),
      Q => \^snake_y_reg[35][6]_0\(1),
      R => SR(0)
    );
\snake_y_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(219),
      Q => \^snake_y_reg[35][6]_0\(2),
      R => SR(0)
    );
\snake_y_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(220),
      Q => \^snake_y_reg[35][6]_0\(3),
      R => SR(0)
    );
\snake_y_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(221),
      Q => \^snake_y_reg[35][6]_0\(4),
      R => SR(0)
    );
\snake_y_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(222),
      Q => \^snake_y_reg[35][6]_0\(5),
      R => SR(0)
    );
\snake_y_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(223),
      Q => \^snake_y_reg[35][6]_0\(6),
      R => SR(0)
    );
\snake_y_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[35][6]_0\(0),
      Q => \^snake_y_out\(224),
      R => SR(0)
    );
\snake_y_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[35][6]_0\(1),
      Q => \^snake_y_out\(225),
      R => SR(0)
    );
\snake_y_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[35][6]_0\(2),
      Q => \^snake_y_out\(226),
      R => SR(0)
    );
\snake_y_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[35][6]_0\(3),
      Q => \^snake_y_out\(227),
      R => SR(0)
    );
\snake_y_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[35][6]_0\(4),
      Q => \^snake_y_out\(228),
      R => SR(0)
    );
\snake_y_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[35][6]_0\(5),
      Q => \^snake_y_out\(229),
      R => SR(0)
    );
\snake_y_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[35][6]_0\(6),
      Q => \^snake_y_out\(230),
      R => SR(0)
    );
\snake_y_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(224),
      Q => \^snake_y_out\(231),
      R => SR(0)
    );
\snake_y_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(225),
      Q => \^snake_y_out\(232),
      R => SR(0)
    );
\snake_y_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(226),
      Q => \^snake_y_out\(233),
      R => SR(0)
    );
\snake_y_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(227),
      Q => \^snake_y_out\(234),
      R => SR(0)
    );
\snake_y_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(228),
      Q => \^snake_y_out\(235),
      R => SR(0)
    );
\snake_y_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(229),
      Q => \^snake_y_out\(236),
      R => SR(0)
    );
\snake_y_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(230),
      Q => \^snake_y_out\(237),
      R => SR(0)
    );
\snake_y_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(231),
      Q => \^snake_y_out\(238),
      R => SR(0)
    );
\snake_y_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(232),
      Q => \^snake_y_out\(239),
      R => SR(0)
    );
\snake_y_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(233),
      Q => \^snake_y_out\(240),
      R => SR(0)
    );
\snake_y_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(234),
      Q => \^snake_y_out\(241),
      R => SR(0)
    );
\snake_y_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(235),
      Q => \^snake_y_out\(242),
      R => SR(0)
    );
\snake_y_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(236),
      Q => \^snake_y_out\(243),
      R => SR(0)
    );
\snake_y_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(237),
      Q => \^snake_y_out\(244),
      R => SR(0)
    );
\snake_y_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(238),
      Q => \^snake_y_out\(245),
      R => SR(0)
    );
\snake_y_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(239),
      Q => \^snake_y_out\(246),
      R => SR(0)
    );
\snake_y_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(240),
      Q => \^snake_y_out\(247),
      R => SR(0)
    );
\snake_y_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(241),
      Q => \^snake_y_out\(248),
      R => SR(0)
    );
\snake_y_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(242),
      Q => \^snake_y_out\(249),
      R => SR(0)
    );
\snake_y_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(243),
      Q => \^snake_y_out\(250),
      R => SR(0)
    );
\snake_y_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(244),
      Q => \^snake_y_out\(251),
      R => SR(0)
    );
\snake_y_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(7),
      Q => \^snake_y_out\(14),
      R => SR(0)
    );
\snake_y_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(8),
      Q => \^snake_y_out\(15),
      R => SR(0)
    );
\snake_y_reg[3][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(9),
      Q => \^snake_y_out\(16),
      S => SR(0)
    );
\snake_y_reg[3][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(10),
      Q => \^snake_y_out\(17),
      S => SR(0)
    );
\snake_y_reg[3][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(11),
      Q => \^snake_y_out\(18),
      S => SR(0)
    );
\snake_y_reg[3][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(12),
      Q => \^snake_y_out\(19),
      S => SR(0)
    );
\snake_y_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(13),
      Q => \^snake_y_out\(20),
      R => SR(0)
    );
\snake_y_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(245),
      Q => \^snake_y_out\(252),
      R => SR(0)
    );
\snake_y_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(246),
      Q => \^snake_y_out\(253),
      R => SR(0)
    );
\snake_y_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(247),
      Q => \^snake_y_out\(254),
      R => SR(0)
    );
\snake_y_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(248),
      Q => \^snake_y_out\(255),
      R => SR(0)
    );
\snake_y_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(249),
      Q => \^snake_y_out\(256),
      R => SR(0)
    );
\snake_y_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(250),
      Q => \^snake_y_out\(257),
      R => SR(0)
    );
\snake_y_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(251),
      Q => \^snake_y_out\(258),
      R => SR(0)
    );
\snake_y_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(252),
      Q => \^snake_y_out\(259),
      R => SR(0)
    );
\snake_y_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(253),
      Q => \^snake_y_out\(260),
      R => SR(0)
    );
\snake_y_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(254),
      Q => \^snake_y_out\(261),
      R => SR(0)
    );
\snake_y_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(255),
      Q => \^snake_y_out\(262),
      R => SR(0)
    );
\snake_y_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(256),
      Q => \^snake_y_out\(263),
      R => SR(0)
    );
\snake_y_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(257),
      Q => \^snake_y_out\(264),
      R => SR(0)
    );
\snake_y_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(258),
      Q => \^snake_y_out\(265),
      R => SR(0)
    );
\snake_y_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(259),
      Q => \^snake_y_out\(266),
      R => SR(0)
    );
\snake_y_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(260),
      Q => \^snake_y_out\(267),
      R => SR(0)
    );
\snake_y_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(261),
      Q => \^snake_y_out\(268),
      R => SR(0)
    );
\snake_y_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(262),
      Q => \^snake_y_out\(269),
      R => SR(0)
    );
\snake_y_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(263),
      Q => \^snake_y_out\(270),
      R => SR(0)
    );
\snake_y_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(264),
      Q => \^snake_y_out\(271),
      R => SR(0)
    );
\snake_y_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(265),
      Q => \^snake_y_out\(272),
      R => SR(0)
    );
\snake_y_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(266),
      Q => \^snake_y_out\(273),
      R => SR(0)
    );
\snake_y_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(267),
      Q => \^snake_y_out\(274),
      R => SR(0)
    );
\snake_y_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(268),
      Q => \^snake_y_out\(275),
      R => SR(0)
    );
\snake_y_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(269),
      Q => \^snake_y_out\(276),
      R => SR(0)
    );
\snake_y_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(270),
      Q => \^snake_y_out\(277),
      R => SR(0)
    );
\snake_y_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(271),
      Q => \^snake_y_out\(278),
      R => SR(0)
    );
\snake_y_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(272),
      Q => \^snake_y_out\(279),
      R => SR(0)
    );
\snake_y_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(273),
      Q => \^snake_y_out\(280),
      R => SR(0)
    );
\snake_y_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(274),
      Q => \^snake_y_out\(281),
      R => SR(0)
    );
\snake_y_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(275),
      Q => \^snake_y_out\(282),
      R => SR(0)
    );
\snake_y_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(276),
      Q => \^snake_y_out\(283),
      R => SR(0)
    );
\snake_y_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(277),
      Q => \^snake_y_out\(284),
      R => SR(0)
    );
\snake_y_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(278),
      Q => \^snake_y_out\(285),
      R => SR(0)
    );
\snake_y_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(279),
      Q => \^snake_y_out\(286),
      R => SR(0)
    );
\snake_y_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(280),
      Q => \^snake_y_out\(287),
      R => SR(0)
    );
\snake_y_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(281),
      Q => \^snake_y_out\(288),
      R => SR(0)
    );
\snake_y_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(282),
      Q => \^snake_y_out\(289),
      R => SR(0)
    );
\snake_y_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(283),
      Q => \^snake_y_out\(290),
      R => SR(0)
    );
\snake_y_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(284),
      Q => \^snake_y_out\(291),
      R => SR(0)
    );
\snake_y_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(285),
      Q => \^snake_y_out\(292),
      R => SR(0)
    );
\snake_y_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(286),
      Q => \^snake_y_out\(293),
      R => SR(0)
    );
\snake_y_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(287),
      Q => \^snake_y_out\(294),
      R => SR(0)
    );
\snake_y_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(288),
      Q => \^snake_y_out\(295),
      R => SR(0)
    );
\snake_y_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(289),
      Q => \^snake_y_out\(296),
      R => SR(0)
    );
\snake_y_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(290),
      Q => \^snake_y_out\(297),
      R => SR(0)
    );
\snake_y_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(291),
      Q => \^snake_y_out\(298),
      R => SR(0)
    );
\snake_y_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(292),
      Q => \^snake_y_out\(299),
      R => SR(0)
    );
\snake_y_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(293),
      Q => \^snake_y_out\(300),
      R => SR(0)
    );
\snake_y_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(294),
      Q => \^snake_y_out\(301),
      R => SR(0)
    );
\snake_y_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(295),
      Q => \^snake_y_out\(302),
      R => SR(0)
    );
\snake_y_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(296),
      Q => \^snake_y_out\(303),
      R => SR(0)
    );
\snake_y_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(297),
      Q => \^snake_y_out\(304),
      R => SR(0)
    );
\snake_y_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(298),
      Q => \^snake_y_out\(305),
      R => SR(0)
    );
\snake_y_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(299),
      Q => \^snake_y_out\(306),
      R => SR(0)
    );
\snake_y_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(300),
      Q => \^snake_y_out\(307),
      R => SR(0)
    );
\snake_y_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(301),
      Q => \^snake_y_out\(308),
      R => SR(0)
    );
\snake_y_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(302),
      Q => \^snake_y_out\(309),
      R => SR(0)
    );
\snake_y_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(303),
      Q => \^snake_y_out\(310),
      R => SR(0)
    );
\snake_y_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(304),
      Q => \^snake_y_out\(311),
      R => SR(0)
    );
\snake_y_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(305),
      Q => \^snake_y_out\(312),
      R => SR(0)
    );
\snake_y_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(306),
      Q => \^snake_y_out\(313),
      R => SR(0)
    );
\snake_y_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(307),
      Q => \^snake_y_out\(314),
      R => SR(0)
    );
\snake_y_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(308),
      Q => \^snake_y_out\(315),
      R => SR(0)
    );
\snake_y_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(309),
      Q => \^snake_y_out\(316),
      R => SR(0)
    );
\snake_y_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(310),
      Q => \^snake_y_out\(317),
      R => SR(0)
    );
\snake_y_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(311),
      Q => \^snake_y_out\(318),
      R => SR(0)
    );
\snake_y_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(312),
      Q => \^snake_y_out\(319),
      R => SR(0)
    );
\snake_y_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(313),
      Q => \^snake_y_out\(320),
      R => SR(0)
    );
\snake_y_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(314),
      Q => \^snake_y_out\(321),
      R => SR(0)
    );
\snake_y_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(14),
      Q => \^snake_y_out\(21),
      R => SR(0)
    );
\snake_y_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(15),
      Q => \^snake_y_out\(22),
      R => SR(0)
    );
\snake_y_reg[4][2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(16),
      Q => \^snake_y_out\(23),
      S => SR(0)
    );
\snake_y_reg[4][3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(17),
      Q => \^snake_y_out\(24),
      S => SR(0)
    );
\snake_y_reg[4][4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(18),
      Q => \^snake_y_out\(25),
      S => SR(0)
    );
\snake_y_reg[4][5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(19),
      Q => \^snake_y_out\(26),
      S => SR(0)
    );
\snake_y_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(20),
      Q => \^snake_y_out\(27),
      R => SR(0)
    );
\snake_y_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(315),
      Q => \^snake_y_out\(322),
      R => SR(0)
    );
\snake_y_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(316),
      Q => \^snake_y_out\(323),
      R => SR(0)
    );
\snake_y_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(317),
      Q => \^snake_y_out\(324),
      R => SR(0)
    );
\snake_y_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(318),
      Q => \^snake_y_out\(325),
      R => SR(0)
    );
\snake_y_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(319),
      Q => \^snake_y_out\(326),
      R => SR(0)
    );
\snake_y_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(320),
      Q => \^snake_y_out\(327),
      R => SR(0)
    );
\snake_y_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(321),
      Q => \^snake_y_out\(328),
      R => SR(0)
    );
\snake_y_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(322),
      Q => \^snake_y_out\(329),
      R => SR(0)
    );
\snake_y_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(323),
      Q => \^snake_y_out\(330),
      R => SR(0)
    );
\snake_y_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(324),
      Q => \^snake_y_out\(331),
      R => SR(0)
    );
\snake_y_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(325),
      Q => \^snake_y_out\(332),
      R => SR(0)
    );
\snake_y_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(326),
      Q => \^snake_y_out\(333),
      R => SR(0)
    );
\snake_y_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(327),
      Q => \^snake_y_out\(334),
      R => SR(0)
    );
\snake_y_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(328),
      Q => \^snake_y_out\(335),
      R => SR(0)
    );
\snake_y_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(329),
      Q => \^snake_y_out\(336),
      R => SR(0)
    );
\snake_y_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(330),
      Q => \^snake_y_out\(337),
      R => SR(0)
    );
\snake_y_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(331),
      Q => \^snake_y_out\(338),
      R => SR(0)
    );
\snake_y_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(332),
      Q => \^snake_y_out\(339),
      R => SR(0)
    );
\snake_y_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(333),
      Q => \^snake_y_out\(340),
      R => SR(0)
    );
\snake_y_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(334),
      Q => \^snake_y_out\(341),
      R => SR(0)
    );
\snake_y_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(335),
      Q => \^snake_y_out\(342),
      R => SR(0)
    );
\snake_y_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(336),
      Q => \^snake_y_out\(343),
      R => SR(0)
    );
\snake_y_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(337),
      Q => \^snake_y_out\(344),
      R => SR(0)
    );
\snake_y_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(338),
      Q => \^snake_y_out\(345),
      R => SR(0)
    );
\snake_y_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(339),
      Q => \^snake_y_out\(346),
      R => SR(0)
    );
\snake_y_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(340),
      Q => \^snake_y_out\(347),
      R => SR(0)
    );
\snake_y_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(341),
      Q => \^snake_y_out\(348),
      R => SR(0)
    );
\snake_y_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(342),
      Q => \^snake_y_out\(349),
      R => SR(0)
    );
\snake_y_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(343),
      Q => \^snake_y_out\(350),
      R => SR(0)
    );
\snake_y_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(344),
      Q => \^snake_y_out\(351),
      R => SR(0)
    );
\snake_y_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(345),
      Q => \^snake_y_out\(352),
      R => SR(0)
    );
\snake_y_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(346),
      Q => \^snake_y_out\(353),
      R => SR(0)
    );
\snake_y_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(347),
      Q => \^snake_y_out\(354),
      R => SR(0)
    );
\snake_y_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(348),
      Q => \^snake_y_out\(355),
      R => SR(0)
    );
\snake_y_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(349),
      Q => \^snake_y_out\(356),
      R => SR(0)
    );
\snake_y_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(350),
      Q => \^snake_y_out\(357),
      R => SR(0)
    );
\snake_y_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(351),
      Q => \^snake_y_out\(358),
      R => SR(0)
    );
\snake_y_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(352),
      Q => \^snake_y_out\(359),
      R => SR(0)
    );
\snake_y_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(353),
      Q => \^snake_y_out\(360),
      R => SR(0)
    );
\snake_y_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(354),
      Q => \^snake_y_out\(361),
      R => SR(0)
    );
\snake_y_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(355),
      Q => \^snake_y_out\(362),
      R => SR(0)
    );
\snake_y_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(356),
      Q => \^snake_y_out\(363),
      R => SR(0)
    );
\snake_y_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(357),
      Q => \^snake_y_out\(364),
      R => SR(0)
    );
\snake_y_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(358),
      Q => \^snake_y_out\(365),
      R => SR(0)
    );
\snake_y_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(359),
      Q => \^snake_y_out\(366),
      R => SR(0)
    );
\snake_y_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(360),
      Q => \^snake_y_out\(367),
      R => SR(0)
    );
\snake_y_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(361),
      Q => \^snake_y_out\(368),
      R => SR(0)
    );
\snake_y_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(362),
      Q => \^snake_y_out\(369),
      R => SR(0)
    );
\snake_y_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(363),
      Q => \^snake_y_out\(370),
      R => SR(0)
    );
\snake_y_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(364),
      Q => \^snake_y_out\(371),
      R => SR(0)
    );
\snake_y_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(365),
      Q => \^snake_y_out\(372),
      R => SR(0)
    );
\snake_y_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(366),
      Q => \^snake_y_out\(373),
      R => SR(0)
    );
\snake_y_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(367),
      Q => \^snake_y_out\(374),
      R => SR(0)
    );
\snake_y_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(368),
      Q => \^snake_y_out\(375),
      R => SR(0)
    );
\snake_y_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(369),
      Q => \^snake_y_out\(376),
      R => SR(0)
    );
\snake_y_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(370),
      Q => \^snake_y_out\(377),
      R => SR(0)
    );
\snake_y_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(371),
      Q => \^snake_y_out\(378),
      R => SR(0)
    );
\snake_y_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(372),
      Q => \^snake_y_out\(379),
      R => SR(0)
    );
\snake_y_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(373),
      Q => \^snake_y_out\(380),
      R => SR(0)
    );
\snake_y_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(374),
      Q => \^snake_y_out\(381),
      R => SR(0)
    );
\snake_y_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(375),
      Q => \^snake_y_out\(382),
      R => SR(0)
    );
\snake_y_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(376),
      Q => \^snake_y_out\(383),
      R => SR(0)
    );
\snake_y_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(377),
      Q => \^snake_y_out\(384),
      R => SR(0)
    );
\snake_y_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(378),
      Q => \^snake_y_out\(385),
      R => SR(0)
    );
\snake_y_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(379),
      Q => \^snake_y_out\(386),
      R => SR(0)
    );
\snake_y_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(380),
      Q => \^snake_y_out\(387),
      R => SR(0)
    );
\snake_y_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(381),
      Q => \^snake_y_out\(388),
      R => SR(0)
    );
\snake_y_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(382),
      Q => \^snake_y_out\(389),
      R => SR(0)
    );
\snake_y_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(383),
      Q => \^snake_y_out\(390),
      R => SR(0)
    );
\snake_y_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(384),
      Q => \^snake_y_out\(391),
      R => SR(0)
    );
\snake_y_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(21),
      Q => \^snake_y_out\(28),
      R => SR(0)
    );
\snake_y_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(22),
      Q => \^snake_y_out\(29),
      R => SR(0)
    );
\snake_y_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(23),
      Q => \^snake_y_out\(30),
      R => SR(0)
    );
\snake_y_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(24),
      Q => \^snake_y_out\(31),
      R => SR(0)
    );
\snake_y_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(25),
      Q => \^snake_y_out\(32),
      R => SR(0)
    );
\snake_y_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(26),
      Q => \^snake_y_out\(33),
      R => SR(0)
    );
\snake_y_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(27),
      Q => \^snake_y_out\(34),
      R => SR(0)
    );
\snake_y_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(385),
      Q => \^snake_y_out\(392),
      R => SR(0)
    );
\snake_y_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(386),
      Q => \^snake_y_out\(393),
      R => SR(0)
    );
\snake_y_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(387),
      Q => \^snake_y_out\(394),
      R => SR(0)
    );
\snake_y_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(388),
      Q => \^snake_y_out\(395),
      R => SR(0)
    );
\snake_y_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(389),
      Q => \^snake_y_out\(396),
      R => SR(0)
    );
\snake_y_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(390),
      Q => \^snake_y_out\(397),
      R => SR(0)
    );
\snake_y_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(391),
      Q => \^snake_y_out\(398),
      R => SR(0)
    );
\snake_y_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(392),
      Q => \^snake_y_out\(399),
      R => SR(0)
    );
\snake_y_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(393),
      Q => \^snake_y_out\(400),
      R => SR(0)
    );
\snake_y_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(394),
      Q => \^snake_y_out\(401),
      R => SR(0)
    );
\snake_y_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(395),
      Q => \^snake_y_out\(402),
      R => SR(0)
    );
\snake_y_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(396),
      Q => \^snake_y_out\(403),
      R => SR(0)
    );
\snake_y_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(397),
      Q => \^snake_y_out\(404),
      R => SR(0)
    );
\snake_y_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(398),
      Q => \^snake_y_out\(405),
      R => SR(0)
    );
\snake_y_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(399),
      Q => \^snake_y_reg[62][6]_0\(0),
      R => SR(0)
    );
\snake_y_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(400),
      Q => \^snake_y_reg[62][6]_0\(1),
      R => SR(0)
    );
\snake_y_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(401),
      Q => \^snake_y_reg[62][6]_0\(2),
      R => SR(0)
    );
\snake_y_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(402),
      Q => \^snake_y_reg[62][6]_0\(3),
      R => SR(0)
    );
\snake_y_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(403),
      Q => \^snake_y_reg[62][6]_0\(4),
      R => SR(0)
    );
\snake_y_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(404),
      Q => \^snake_y_reg[62][6]_0\(5),
      R => SR(0)
    );
\snake_y_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(405),
      Q => \^snake_y_reg[62][6]_0\(6),
      R => SR(0)
    );
\snake_y_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[62][6]_0\(0),
      Q => \^snake_y_out\(406),
      R => SR(0)
    );
\snake_y_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[62][6]_0\(1),
      Q => \^snake_y_out\(407),
      R => SR(0)
    );
\snake_y_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[62][6]_0\(2),
      Q => \^snake_y_out\(408),
      R => SR(0)
    );
\snake_y_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[62][6]_0\(3),
      Q => \^snake_y_out\(409),
      R => SR(0)
    );
\snake_y_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[62][6]_0\(4),
      Q => \^snake_y_out\(410),
      R => SR(0)
    );
\snake_y_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[62][6]_0\(5),
      Q => \^snake_y_out\(411),
      R => SR(0)
    );
\snake_y_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_reg[62][6]_0\(6),
      Q => \^snake_y_out\(412),
      R => SR(0)
    );
\snake_y_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(28),
      Q => \^snake_y_out\(35),
      R => SR(0)
    );
\snake_y_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(29),
      Q => \^snake_y_out\(36),
      R => SR(0)
    );
\snake_y_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(30),
      Q => \^snake_y_out\(37),
      R => SR(0)
    );
\snake_y_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(31),
      Q => \^snake_y_out\(38),
      R => SR(0)
    );
\snake_y_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(32),
      Q => \^snake_y_out\(39),
      R => SR(0)
    );
\snake_y_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(33),
      Q => \^snake_y_out\(40),
      R => SR(0)
    );
\snake_y_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(34),
      Q => \^snake_y_out\(41),
      R => SR(0)
    );
\snake_y_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(35),
      Q => \^snake_y_out\(42),
      R => SR(0)
    );
\snake_y_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(36),
      Q => \^snake_y_out\(43),
      R => SR(0)
    );
\snake_y_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(37),
      Q => \^snake_y_out\(44),
      R => SR(0)
    );
\snake_y_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(38),
      Q => \^snake_y_out\(45),
      R => SR(0)
    );
\snake_y_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(39),
      Q => \^snake_y_out\(46),
      R => SR(0)
    );
\snake_y_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(40),
      Q => \^snake_y_out\(47),
      R => SR(0)
    );
\snake_y_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(41),
      Q => \^snake_y_out\(48),
      R => SR(0)
    );
\snake_y_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(42),
      Q => \^snake_y_out\(49),
      R => SR(0)
    );
\snake_y_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(43),
      Q => \^snake_y_out\(50),
      R => SR(0)
    );
\snake_y_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(44),
      Q => \^snake_y_out\(51),
      R => SR(0)
    );
\snake_y_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(45),
      Q => \^snake_y_out\(52),
      R => SR(0)
    );
\snake_y_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(46),
      Q => \^snake_y_out\(53),
      R => SR(0)
    );
\snake_y_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(47),
      Q => \^snake_y_out\(54),
      R => SR(0)
    );
\snake_y_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(48),
      Q => \^snake_y_out\(55),
      R => SR(0)
    );
\snake_y_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(49),
      Q => \^snake_y_out\(56),
      R => SR(0)
    );
\snake_y_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(50),
      Q => \^snake_y_out\(57),
      R => SR(0)
    );
\snake_y_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(51),
      Q => \^snake_y_out\(58),
      R => SR(0)
    );
\snake_y_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(52),
      Q => \^snake_y_out\(59),
      R => SR(0)
    );
\snake_y_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(53),
      Q => \^snake_y_out\(60),
      R => SR(0)
    );
\snake_y_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(54),
      Q => \^snake_y_out\(61),
      R => SR(0)
    );
\snake_y_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^snake_y_out\(55),
      Q => \^snake_y_out\(62),
      R => SR(0)
    );
\temp_food_y[0][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[0][6]_i_3_n_0\,
      I1 => \temp_food_y_reg[0][6]\,
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \temp_food_y_reg[0][6]_0\(0),
      O => size0
    );
\temp_food_y[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000000000041"
    )
        port map (
      I0 => \temp_food_y[0][6]_i_5_n_0\,
      I1 => \^q\(4),
      I2 => \temp_food_y[0][6]_i_3_0\(2),
      I3 => \temp_food_y_reg[0][6]_1\,
      I4 => \^q\(0),
      I5 => \temp_food_y[0][6]_i_3_0\(0),
      O => \temp_food_y[0][6]_i_3_n_0\
    );
\temp_food_y[0][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_y[0][6]_i_3_0\(3),
      I2 => \^q\(7),
      I3 => \temp_food_y[0][6]_i_3_0\(4),
      I4 => \temp_food_y[0][6]_i_3_0\(1),
      I5 => \^q\(1),
      O => \temp_food_y[0][6]_i_5_n_0\
    );
\temp_food_y[10][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_2_n_0\,
      I1 => \temp_food_y_reg[10][6]\,
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \temp_food_y_reg[10][6]_0\(0),
      O => \snake_y_reg[0][2]_5\(0)
    );
\temp_food_y[10][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000000000041"
    )
        port map (
      I0 => \temp_food_y[10][6]_i_4_n_0\,
      I1 => \^q\(4),
      I2 => \temp_food_y[10][6]_i_2_0\(2),
      I3 => \temp_food_y_reg[10][6]_1\,
      I4 => \^q\(0),
      I5 => \temp_food_y[10][6]_i_2_0\(0),
      O => \temp_food_y[10][6]_i_2_n_0\
    );
\temp_food_y[10][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_y[10][6]_i_2_0\(3),
      I2 => \^q\(7),
      I3 => \temp_food_y[10][6]_i_2_0\(4),
      I4 => \temp_food_y[10][6]_i_2_0\(1),
      I5 => \^q\(1),
      O => \temp_food_y[10][6]_i_4_n_0\
    );
\temp_food_y[13][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \temp_food_x_reg[13][0]\(2),
      I2 => \^q\(6),
      I3 => \temp_food_x_reg[13][0]\(1),
      I4 => \temp_food_x_reg[13][0]\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][7]_2\
    );
\temp_food_y[14][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \temp_food_y[14][6]_i_2\(2),
      I2 => \^q\(6),
      I3 => \temp_food_y[14][6]_i_2\(1),
      I4 => \temp_food_y[14][6]_i_2\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][7]_1\
    );
\temp_food_y[15][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \temp_food_y_reg[15][6]\,
      I1 => \temp_food_y_reg[15][6]_0\,
      I2 => \temp_food_y[15][6]_i_4_n_0\,
      I3 => \temp_food_y[15][6]_i_5_n_0\,
      I4 => \temp_food_y[15][6]_i_6_n_0\,
      I5 => \temp_food_y[15][6]_i_7_n_0\,
      O => \temp_food_x_reg[15][4]\(0)
    );
\temp_food_y[15][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_y_reg[15][6]_2\(1),
      I2 => \^q\(7),
      I3 => \temp_food_y_reg[15][6]_2\(2),
      I4 => \temp_food_y_reg[15][6]_2\(0),
      I5 => \^q\(1),
      O => \temp_food_y[15][6]_i_4_n_0\
    );
\temp_food_y[15][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(4),
      I1 => \temp_food_y_reg[15][6]_1\(4),
      I2 => \^snake_y_reg[0][6]_0\(5),
      I3 => \temp_food_y_reg[15][6]_1\(5),
      I4 => \temp_food_y_reg[15][6]_1\(3),
      I5 => \^snake_y_reg[0][6]_0\(3),
      O => \temp_food_y[15][6]_i_5_n_0\
    );
\temp_food_y[15][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(2),
      I1 => \temp_food_y_reg[15][6]_1\(2),
      I2 => \^snake_y_reg[0][6]_0\(1),
      I3 => \temp_food_y_reg[15][6]_1\(1),
      I4 => \temp_food_y_reg[15][6]_1\(0),
      I5 => \^snake_y_reg[0][6]_0\(0),
      O => \temp_food_y[15][6]_i_6_n_0\
    );
\temp_food_y[15][6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^snake_y_reg[0][6]_0\(6),
      I1 => \temp_food_y_reg[15][6]_1\(6),
      O => \temp_food_y[15][6]_i_7_n_0\
    );
\temp_food_y[16][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_x_reg[16][0]\(1),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[16][0]\(2),
      I4 => \temp_food_x_reg[16][0]\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][6]_1\
    );
\temp_food_y[17][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_2_n_0\,
      I1 => \temp_food_y_reg[17][6]\,
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \temp_food_y_reg[17][6]_0\(0),
      O => \snake_y_reg[0][2]_4\(0)
    );
\temp_food_y[17][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[17][6]_i_4_n_0\,
      I1 => \temp_food_y_reg[17][6]_1\,
      I2 => \^q\(0),
      I3 => \temp_food_y[17][6]_i_2_0\(0),
      I4 => \^q\(4),
      I5 => \temp_food_y[17][6]_i_2_0\(2),
      O => \temp_food_y[17][6]_i_2_n_0\
    );
\temp_food_y[17][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_y[17][6]_i_2_0\(3),
      I2 => \^q\(7),
      I3 => \temp_food_y[17][6]_i_2_0\(4),
      I4 => \temp_food_y[17][6]_i_2_0\(1),
      I5 => \^q\(1),
      O => \temp_food_y[17][6]_i_4_n_0\
    );
\temp_food_y[18][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \temp_food_x_reg[18][0]\(2),
      I2 => \^q\(6),
      I3 => \temp_food_x_reg[18][0]\(1),
      I4 => \temp_food_x_reg[18][0]\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][7]_0\
    );
\temp_food_y[19][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_x_reg[19][0]\(1),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[19][0]\(2),
      I4 => \temp_food_x_reg[19][0]\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][6]_0\
    );
\temp_food_y[1][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \temp_food_x_reg[1][0]\(2),
      I2 => \^q\(6),
      I3 => \temp_food_x_reg[1][0]\(1),
      I4 => \temp_food_x_reg[1][0]\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][7]_3\
    );
\temp_food_y[21][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^snake_y_reg[0][2]_1\,
      I1 => resetn,
      O => aresetn(0)
    );
\temp_food_y[21][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_3_n_0\,
      I1 => \temp_food_x_reg[21][0]\,
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \temp_food_x_reg[21][0]_0\(0),
      O => \^snake_y_reg[0][2]_1\
    );
\temp_food_y[21][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[21][6]_i_5_n_0\,
      I1 => \temp_food_y[21][6]_i_2_0\,
      I2 => \^q\(0),
      I3 => \temp_food_y[21][6]_i_3_0\(0),
      I4 => \^q\(4),
      I5 => \temp_food_y[21][6]_i_3_0\(2),
      O => \temp_food_y[21][6]_i_3_n_0\
    );
\temp_food_y[21][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_y[21][6]_i_3_0\(3),
      I2 => \^q\(7),
      I3 => \temp_food_y[21][6]_i_3_0\(4),
      I4 => \temp_food_y[21][6]_i_3_0\(1),
      I5 => \^q\(1),
      O => \temp_food_y[21][6]_i_5_n_0\
    );
\temp_food_y[22][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^snake_y_reg[0][2]_2\,
      I1 => resetn,
      O => aresetn_0(0)
    );
\temp_food_y[22][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[22][6]_i_3_n_0\,
      I1 => \temp_food_x_reg[22][0]\,
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \temp_food_x_reg[22][0]_0\(0),
      O => \^snake_y_reg[0][2]_2\
    );
\temp_food_y[22][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000000000041"
    )
        port map (
      I0 => \temp_food_y[22][6]_i_5_n_0\,
      I1 => \^q\(4),
      I2 => \temp_food_y[22][6]_i_3_0\(2),
      I3 => \temp_food_y[22][6]_i_2_0\,
      I4 => \^q\(0),
      I5 => \temp_food_y[22][6]_i_3_0\(0),
      O => \temp_food_y[22][6]_i_3_n_0\
    );
\temp_food_y[22][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_y[22][6]_i_3_0\(3),
      I2 => \^q\(7),
      I3 => \temp_food_y[22][6]_i_3_0\(4),
      I4 => \temp_food_y[22][6]_i_3_0\(1),
      I5 => \^q\(1),
      O => \temp_food_y[22][6]_i_5_n_0\
    );
\temp_food_y[26][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_y[26][6]_i_2\(1),
      I2 => \^q\(7),
      I3 => \temp_food_y[26][6]_i_2\(2),
      I4 => \temp_food_y[26][6]_i_2\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][6]_5\
    );
\temp_food_y[27][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \temp_food_y[27][6]_i_2\(2),
      I2 => \^q\(6),
      I3 => \temp_food_y[27][6]_i_2\(1),
      I4 => \temp_food_y[27][6]_i_2\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][7]_4\
    );
\temp_food_y[28][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_y[28][6]_i_2\(1),
      I2 => \^q\(7),
      I3 => \temp_food_y[28][6]_i_2\(2),
      I4 => \temp_food_y[28][6]_i_2\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][6]_6\
    );
\temp_food_y[29][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20020000"
    )
        port map (
      I0 => \^snake_x_reg[0][0]_0\,
      I1 => \temp_food_x_reg[29][0]\,
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \temp_food_x_reg[29][0]_0\(0),
      I4 => resetn,
      O => \snake_y_reg[0][2]_3\(0)
    );
\temp_food_y[29][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \temp_food_y[29][6]_i_4_n_0\,
      I1 => \temp_food_x_reg[29][0]_1\,
      I2 => \^q\(0),
      I3 => \temp_food_y[29][6]_i_2_0\(0),
      I4 => \^q\(4),
      I5 => \temp_food_y[29][6]_i_2_0\(2),
      O => \^snake_x_reg[0][0]_0\
    );
\temp_food_y[29][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_y[29][6]_i_2_0\(3),
      I2 => \^q\(7),
      I3 => \temp_food_y[29][6]_i_2_0\(4),
      I4 => \temp_food_y[29][6]_i_2_0\(1),
      I5 => \^q\(1),
      O => \temp_food_y[29][6]_i_4_n_0\
    );
\temp_food_y[2][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_x_reg[2][0]\(1),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[2][0]\(2),
      I4 => \temp_food_x_reg[2][0]\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][6]_4\
    );
\temp_food_y[31][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^snake_y_reg[0][2]_0\,
      I1 => resetn,
      O => E(0)
    );
\temp_food_y[5][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_x_reg[5][0]\(1),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[5][0]\(2),
      I4 => \temp_food_x_reg[5][0]\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][6]_3\
    );
\temp_food_y[6][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_2_n_0\,
      I1 => \temp_food_y_reg[6][6]\,
      I2 => \^snake_y_reg[0][6]_0\(2),
      I3 => \temp_food_y_reg[6][6]_0\(0),
      O => \snake_y_reg[0][2]_6\(0)
    );
\temp_food_y[6][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000000000041"
    )
        port map (
      I0 => \temp_food_y[6][6]_i_4_n_0\,
      I1 => \^q\(4),
      I2 => \temp_food_y[6][6]_i_2_0\(2),
      I3 => \temp_food_y_reg[6][6]_1\,
      I4 => \^q\(0),
      I5 => \temp_food_y[6][6]_i_2_0\(0),
      O => \temp_food_y[6][6]_i_2_n_0\
    );
\temp_food_y[6][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_y[6][6]_i_2_0\(3),
      I2 => \^q\(7),
      I3 => \temp_food_y[6][6]_i_2_0\(4),
      I4 => \temp_food_y[6][6]_i_2_0\(1),
      I5 => \^q\(1),
      O => \temp_food_y[6][6]_i_4_n_0\
    );
\temp_food_y[7][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \temp_food_x_reg[7][0]\(1),
      I2 => \^q\(7),
      I3 => \temp_food_x_reg[7][0]\(2),
      I4 => \temp_food_x_reg[7][0]\(0),
      I5 => \^q\(1),
      O => \snake_x_reg[0][6]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    slv_reg0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^slv_reg0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_2\ : label is "soft_lutpair0";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_BVALID <= \^s_axi_bvalid\;
  S_AXI_RVALID <= \^s_axi_rvalid\;
  S_AXI_WREADY <= \^s_axi_wready\;
  slv_reg0(31 downto 0) <= \^slv_reg0\(31 downto 0);
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => aw_en_reg_n_0,
      I2 => \^s_axi_awready\,
      I3 => S_AXI_WVALID,
      I4 => S_AXI_BREADY,
      I5 => \^s_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => axi_awready_i_1_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => S_AXI_ARADDR(0),
      I1 => S_AXI_ARVALID,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => S_AXI_ARADDR(1),
      I1 => S_AXI_ARVALID,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARVALID,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => S_AXI_AWADDR(0),
      I1 => S_AXI_WVALID,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => S_AXI_AWVALID,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => S_AXI_AWADDR(1),
      I1 => S_AXI_WVALID,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => S_AXI_AWVALID,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_ARESETN,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => S_AXI_WVALID,
      I1 => \^s_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => S_AXI_AWVALID,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => S_AXI_WVALID,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => S_AXI_BREADY,
      I5 => \^s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => \^slv_reg0\(0),
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => \^slv_reg0\(10),
      I2 => slv_reg3(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => \^slv_reg0\(11),
      I2 => slv_reg3(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => \^slv_reg0\(12),
      I2 => slv_reg3(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => \^slv_reg0\(13),
      I2 => slv_reg3(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => \^slv_reg0\(14),
      I2 => slv_reg3(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => \^slv_reg0\(15),
      I2 => slv_reg3(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => \^slv_reg0\(16),
      I2 => slv_reg3(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => \^slv_reg0\(17),
      I2 => slv_reg3(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => \^slv_reg0\(18),
      I2 => slv_reg3(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => \^slv_reg0\(19),
      I2 => slv_reg3(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => \^slv_reg0\(1),
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => \^slv_reg0\(20),
      I2 => slv_reg3(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => \^slv_reg0\(21),
      I2 => slv_reg3(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => \^slv_reg0\(22),
      I2 => slv_reg3(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => \^slv_reg0\(23),
      I2 => slv_reg3(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => \^slv_reg0\(24),
      I2 => slv_reg3(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => \^slv_reg0\(25),
      I2 => slv_reg3(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => \^slv_reg0\(26),
      I2 => slv_reg3(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => \^slv_reg0\(27),
      I2 => slv_reg3(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => \^slv_reg0\(28),
      I2 => slv_reg3(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => \^slv_reg0\(29),
      I2 => slv_reg3(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => \^slv_reg0\(2),
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => \^slv_reg0\(30),
      I2 => slv_reg3(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => \^slv_reg0\(31),
      I2 => slv_reg3(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => \^slv_reg0\(3),
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => \^slv_reg0\(4),
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => \^slv_reg0\(5),
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => \^slv_reg0\(6),
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => \^slv_reg0\(7),
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => \^slv_reg0\(8),
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => \^slv_reg0\(9),
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => S_AXI_RDATA(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => S_AXI_RDATA(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => S_AXI_RDATA(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => S_AXI_RDATA(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => S_AXI_RDATA(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => S_AXI_RDATA(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => S_AXI_RDATA(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => S_AXI_RDATA(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => S_AXI_RDATA(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => S_AXI_RDATA(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => S_AXI_RDATA(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => S_AXI_RDATA(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => S_AXI_RDATA(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => S_AXI_RDATA(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => S_AXI_RDATA(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => S_AXI_RDATA(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => S_AXI_RDATA(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => S_AXI_RDATA(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => S_AXI_RDATA(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => S_AXI_RDATA(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => S_AXI_RDATA(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => S_AXI_RDATA(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => S_AXI_RDATA(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => S_AXI_RDATA(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => S_AXI_RDATA(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => S_AXI_RDATA(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => S_AXI_RDATA(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => S_AXI_RDATA(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => S_AXI_RDATA(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => S_AXI_RDATA(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => S_AXI_RDATA(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => S_AXI_RDATA(9),
      R => axi_awready_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => S_AXI_ARVALID,
      I2 => \^s_axi_rvalid\,
      I3 => S_AXI_RREADY,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => S_AXI_WVALID,
      I2 => \^s_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000080000"
    )
        port map (
      I0 => S_AXI_WDATA(0),
      I1 => S_AXI_WSTRB(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => \slv_reg_wren__0\,
      I5 => \^slv_reg0\(0),
      O => \slv_reg0[0]_i_1_n_0\
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => S_AXI_WSTRB(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => S_AXI_WSTRB(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => S_AXI_WSTRB(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_awready\,
      I2 => S_AXI_AWVALID,
      I3 => S_AXI_WVALID,
      O => \slv_reg_wren__0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => S_AXI_WSTRB(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \slv_reg0[0]_i_1_n_0\,
      Q => \^slv_reg0\(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => \^slv_reg0\(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => \^slv_reg0\(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => \^slv_reg0\(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => \^slv_reg0\(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => \^slv_reg0\(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => \^slv_reg0\(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => \^slv_reg0\(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => \^slv_reg0\(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => \^slv_reg0\(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => \^slv_reg0\(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => \^slv_reg0\(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => \^slv_reg0\(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => \^slv_reg0\(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => \^slv_reg0\(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => \^slv_reg0\(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => \^slv_reg0\(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => \^slv_reg0\(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => \^slv_reg0\(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => \^slv_reg0\(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => \^slv_reg0\(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => \^slv_reg0\(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => \^slv_reg0\(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => \^slv_reg0\(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => \^slv_reg0\(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => \^slv_reg0\(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => \^slv_reg0\(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => \^slv_reg0\(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => \^slv_reg0\(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => \^slv_reg0\(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => \^slv_reg0\(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => \^slv_reg0\(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => S_AXI_WSTRB(1),
      I3 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => S_AXI_WSTRB(2),
      I3 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => S_AXI_WSTRB(3),
      I3 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => S_AXI_WSTRB(0),
      I3 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => slv_reg1(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg1(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg1(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg1(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg1(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg1(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg1(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg1(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg1(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg1(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg1(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg1(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg1(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg1(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg1(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg1(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg1(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg1(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg1(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg1(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg1(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg1(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg1(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg1(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg1(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg1(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg1(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg1(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg1(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg1(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg1(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg1(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => S_AXI_WSTRB(1),
      I3 => p_0_in(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => S_AXI_WSTRB(2),
      I3 => p_0_in(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => S_AXI_WSTRB(3),
      I3 => p_0_in(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => S_AXI_WSTRB(0),
      I3 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => slv_reg2(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg2(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg2(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg2(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg2(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg2(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg2(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg2(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg2(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg2(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg2(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg2(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg2(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg2(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg2(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg2(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg2(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg2(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg2(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg2(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg2(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg2(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg2(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg2(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg2(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg2(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg2(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg2(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg2(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg2(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg2(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg2(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => S_AXI_WSTRB(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(15)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => S_AXI_WSTRB(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => S_AXI_WSTRB(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(31)
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => S_AXI_WSTRB(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(0),
      Q => slv_reg3(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(10),
      Q => slv_reg3(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(11),
      Q => slv_reg3(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(12),
      Q => slv_reg3(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(13),
      Q => slv_reg3(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(14),
      Q => slv_reg3(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(15),
      Q => slv_reg3(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(16),
      Q => slv_reg3(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(17),
      Q => slv_reg3(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(18),
      Q => slv_reg3(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(19),
      Q => slv_reg3(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(1),
      Q => slv_reg3(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(20),
      Q => slv_reg3(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(21),
      Q => slv_reg3(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(22),
      Q => slv_reg3(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(23),
      Q => slv_reg3(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(24),
      Q => slv_reg3(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(25),
      Q => slv_reg3(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(26),
      Q => slv_reg3(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(27),
      Q => slv_reg3(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(28),
      Q => slv_reg3(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(29),
      Q => slv_reg3(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(2),
      Q => slv_reg3(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(30),
      Q => slv_reg3(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(31),
      Q => slv_reg3(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(3),
      Q => slv_reg3(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(4),
      Q => slv_reg3(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(5),
      Q => slv_reg3(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(6),
      Q => slv_reg3(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(7),
      Q => slv_reg3(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(8),
      Q => slv_reg3(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(9),
      Q => slv_reg3(9),
      R => axi_awready_i_1_n_0
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => S_AXI_ARVALID,
      I1 => \^s_axi_rvalid\,
      I2 => \^s_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi_0 is
  port (
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    slv_reg0 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi_0 : entity is "snake_game_slave_axi_0,snake_game_slave_axi,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi_0 : entity is "snake_game_slave_axi,Vivado 2018.3.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of S_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of S_AXI_ACLK : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET S_AXI_ARESETN, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_ARESETN : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of S_AXI_ARESETN : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of S_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of S_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of S_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of S_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of S_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of S_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of S_AXI_RREADY : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of S_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of S_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of S_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of S_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of S_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of S_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of S_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of S_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of S_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of S_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of S_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  S_AXI_BRESP(1) <= \<const0>\;
  S_AXI_BRESP(0) <= \<const0>\;
  S_AXI_RRESP(1) <= \<const0>\;
  S_AXI_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi
     port map (
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARADDR(1 downto 0) => S_AXI_ARADDR(3 downto 2),
      S_AXI_ARESETN => S_AXI_ARESETN,
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(1 downto 0) => S_AXI_AWADDR(3 downto 2),
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => S_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => S_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => S_AXI_WVALID,
      slv_reg0(31 downto 0) => slv_reg0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top is
  port (
    \snake_x_out[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \snake_y_out[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_y_reg[35][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_y_reg[19][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \snake_y_reg[62][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    snake_y_out : out STD_LOGIC_VECTOR ( 412 downto 0 );
    food_valid_out : out STD_LOGIC;
    snake_x_out : out STD_LOGIC_VECTOR ( 503 downto 0 );
    size_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    resetn : in STD_LOGIC;
    food_received : in STD_LOGIC;
    input_dir : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    new_food_y : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_food_x : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top is
  signal respawn : STD_LOGIC;
  signal size0 : STD_LOGIC;
  signal size123_out : STD_LOGIC;
  signal size135_out : STD_LOGIC;
  signal size150_out : STD_LOGIC;
  signal size156_out : STD_LOGIC;
  signal snake_body_module_n_0 : STD_LOGIC;
  signal snake_body_module_n_1 : STD_LOGIC;
  signal snake_body_module_n_2 : STD_LOGIC;
  signal snake_body_module_n_3 : STD_LOGIC;
  signal snake_body_module_n_4 : STD_LOGIC;
  signal snake_body_module_n_462 : STD_LOGIC;
  signal snake_body_module_n_463 : STD_LOGIC;
  signal snake_body_module_n_465 : STD_LOGIC;
  signal snake_body_module_n_466 : STD_LOGIC;
  signal snake_body_module_n_468 : STD_LOGIC;
  signal snake_body_module_n_470 : STD_LOGIC;
  signal snake_body_module_n_471 : STD_LOGIC;
  signal snake_body_module_n_473 : STD_LOGIC;
  signal snake_body_module_n_475 : STD_LOGIC;
  signal snake_body_module_n_476 : STD_LOGIC;
  signal snake_body_module_n_477 : STD_LOGIC;
  signal snake_body_module_n_478 : STD_LOGIC;
  signal snake_body_module_n_479 : STD_LOGIC;
  signal snake_body_module_n_480 : STD_LOGIC;
  signal snake_body_module_n_481 : STD_LOGIC;
  signal snake_body_module_n_5 : STD_LOGIC;
  signal snake_body_module_n_986 : STD_LOGIC;
  signal snake_collision_n_101 : STD_LOGIC;
  signal snake_collision_n_102 : STD_LOGIC;
  signal snake_collision_n_11 : STD_LOGIC;
  signal snake_collision_n_13 : STD_LOGIC;
  signal snake_collision_n_2 : STD_LOGIC;
  signal snake_collision_n_25 : STD_LOGIC;
  signal snake_collision_n_27 : STD_LOGIC;
  signal snake_collision_n_3 : STD_LOGIC;
  signal snake_collision_n_36 : STD_LOGIC;
  signal snake_collision_n_40 : STD_LOGIC;
  signal snake_collision_n_47 : STD_LOGIC;
  signal snake_collision_n_49 : STD_LOGIC;
  signal snake_collision_n_5 : STD_LOGIC;
  signal snake_collision_n_58 : STD_LOGIC;
  signal snake_collision_n_60 : STD_LOGIC;
  signal snake_collision_n_75 : STD_LOGIC;
  signal snake_collision_n_77 : STD_LOGIC;
  signal snake_collision_n_83 : STD_LOGIC;
  signal snake_collision_n_85 : STD_LOGIC;
  signal \^snake_x_out[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^snake_y_out[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_x_reg[0]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[10]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[13]_29\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[14]_31\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[15]_33\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[16]_35\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[17]_37\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[18]_39\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[19]_41\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[1]_5\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[21]_45\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[22]_47\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[26]_55\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[27]_57\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[28]_59\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[29]_61\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[2]_7\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[31]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[5]_13\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_x_reg[6]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_food_x_reg[7]_17\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \temp_food_y_reg[0]_2\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \temp_food_y_reg[10]_22\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \temp_food_y_reg[15]_32\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \temp_food_y_reg[17]_36\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \temp_food_y_reg[21]_44\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \temp_food_y_reg[22]_46\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \temp_food_y_reg[29]_60\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \temp_food_y_reg[31]_0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \temp_food_y_reg[6]_14\ : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  \snake_x_out[0]\(7 downto 0) <= \^snake_x_out[0]\(7 downto 0);
  \snake_y_out[0]\(6 downto 0) <= \^snake_y_out[0]\(6 downto 0);
snake_body_module: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_body
     port map (
      E(0) => snake_body_module_n_0,
      Q(7 downto 0) => \^snake_x_out[0]\(7 downto 0),
      SR(0) => snake_collision_n_2,
      aresetn(0) => snake_body_module_n_2,
      aresetn_0(0) => snake_body_module_n_4,
      clk => clk,
      food_valid_i_2_0(4 downto 3) => \temp_food_x_reg[31]_1\(7 downto 6),
      food_valid_i_2_0(2 downto 0) => \temp_food_x_reg[31]_1\(2 downto 0),
      food_valid_i_2_1 => snake_collision_n_5,
      input_dir(1 downto 0) => input_dir(1 downto 0),
      resetn => resetn,
      respawn => respawn,
      size0 => size0,
      snake_1_dead_i_2_0 => snake_body_module_n_481,
      snake_1_dead_reg => snake_body_module_n_986,
      snake_x_out(503 downto 0) => snake_x_out(503 downto 0),
      \snake_x_reg[0][0]_0\ => snake_body_module_n_463,
      \snake_x_reg[0][6]_0\ => snake_body_module_n_465,
      \snake_x_reg[0][6]_1\ => snake_body_module_n_468,
      \snake_x_reg[0][6]_2\ => snake_body_module_n_473,
      \snake_x_reg[0][6]_3\ => snake_body_module_n_475,
      \snake_x_reg[0][6]_4\ => snake_body_module_n_476,
      \snake_x_reg[0][6]_5\ => snake_body_module_n_478,
      \snake_x_reg[0][6]_6\ => snake_body_module_n_480,
      \snake_x_reg[0][7]_0\ => snake_body_module_n_466,
      \snake_x_reg[0][7]_1\ => snake_body_module_n_470,
      \snake_x_reg[0][7]_2\ => snake_body_module_n_471,
      \snake_x_reg[0][7]_3\ => snake_body_module_n_477,
      \snake_x_reg[0][7]_4\ => snake_body_module_n_479,
      snake_y_out(412 downto 0) => snake_y_out(412 downto 0),
      \snake_y_reg[0][2]_0\ => snake_body_module_n_1,
      \snake_y_reg[0][2]_1\ => snake_body_module_n_3,
      \snake_y_reg[0][2]_2\ => snake_body_module_n_5,
      \snake_y_reg[0][2]_3\(0) => snake_body_module_n_462,
      \snake_y_reg[0][2]_4\(0) => size156_out,
      \snake_y_reg[0][2]_5\(0) => size135_out,
      \snake_y_reg[0][2]_6\(0) => size123_out,
      \snake_y_reg[0][6]_0\(6 downto 0) => \^snake_y_out[0]\(6 downto 0),
      \snake_y_reg[19][6]_0\(6 downto 0) => \snake_y_reg[19][6]\(6 downto 0),
      \snake_y_reg[23][6]_0\(6 downto 0) => Q(6 downto 0),
      \snake_y_reg[35][6]_0\(6 downto 0) => \snake_y_reg[35][6]\(6 downto 0),
      \snake_y_reg[62][6]_0\(6 downto 0) => \snake_y_reg[62][6]\(6 downto 0),
      \temp_food_x_reg[13][0]\(2 downto 1) => \temp_food_x_reg[13]_29\(7 downto 6),
      \temp_food_x_reg[13][0]\(0) => \temp_food_x_reg[13]_29\(1),
      \temp_food_x_reg[15][4]\(0) => size150_out,
      \temp_food_x_reg[16][0]\(2 downto 1) => \temp_food_x_reg[16]_35\(7 downto 6),
      \temp_food_x_reg[16][0]\(0) => \temp_food_x_reg[16]_35\(1),
      \temp_food_x_reg[18][0]\(2 downto 1) => \temp_food_x_reg[18]_39\(7 downto 6),
      \temp_food_x_reg[18][0]\(0) => \temp_food_x_reg[18]_39\(1),
      \temp_food_x_reg[19][0]\(2 downto 1) => \temp_food_x_reg[19]_41\(7 downto 6),
      \temp_food_x_reg[19][0]\(0) => \temp_food_x_reg[19]_41\(1),
      \temp_food_x_reg[1][0]\(2 downto 1) => \temp_food_x_reg[1]_5\(7 downto 6),
      \temp_food_x_reg[1][0]\(0) => \temp_food_x_reg[1]_5\(1),
      \temp_food_x_reg[21][0]\ => snake_collision_n_75,
      \temp_food_x_reg[21][0]_0\(0) => \temp_food_y_reg[21]_44\(2),
      \temp_food_x_reg[22][0]\ => snake_collision_n_83,
      \temp_food_x_reg[22][0]_0\(0) => \temp_food_y_reg[22]_46\(2),
      \temp_food_x_reg[29][0]\ => snake_collision_n_101,
      \temp_food_x_reg[29][0]_0\(0) => \temp_food_y_reg[29]_60\(2),
      \temp_food_x_reg[29][0]_1\ => snake_collision_n_102,
      \temp_food_x_reg[2][0]\(2 downto 1) => \temp_food_x_reg[2]_7\(7 downto 6),
      \temp_food_x_reg[2][0]\(0) => \temp_food_x_reg[2]_7\(1),
      \temp_food_x_reg[31][0]\ => snake_collision_n_3,
      \temp_food_x_reg[31][0]_0\(0) => \temp_food_y_reg[31]_0\(2),
      \temp_food_x_reg[5][0]\(2 downto 1) => \temp_food_x_reg[5]_13\(7 downto 6),
      \temp_food_x_reg[5][0]\(0) => \temp_food_x_reg[5]_13\(1),
      \temp_food_x_reg[7][0]\(2 downto 1) => \temp_food_x_reg[7]_17\(7 downto 6),
      \temp_food_x_reg[7][0]\(0) => \temp_food_x_reg[7]_17\(1),
      \temp_food_y[0][6]_i_3_0\(4 downto 3) => \temp_food_x_reg[0]_3\(7 downto 6),
      \temp_food_y[0][6]_i_3_0\(2) => \temp_food_x_reg[0]_3\(4),
      \temp_food_y[0][6]_i_3_0\(1 downto 0) => \temp_food_x_reg[0]_3\(1 downto 0),
      \temp_food_y[10][6]_i_2_0\(4 downto 3) => \temp_food_x_reg[10]_23\(7 downto 6),
      \temp_food_y[10][6]_i_2_0\(2) => \temp_food_x_reg[10]_23\(4),
      \temp_food_y[10][6]_i_2_0\(1 downto 0) => \temp_food_x_reg[10]_23\(1 downto 0),
      \temp_food_y[14][6]_i_2\(2 downto 1) => \temp_food_x_reg[14]_31\(7 downto 6),
      \temp_food_y[14][6]_i_2\(0) => \temp_food_x_reg[14]_31\(1),
      \temp_food_y[17][6]_i_2_0\(4 downto 3) => \temp_food_x_reg[17]_37\(7 downto 6),
      \temp_food_y[17][6]_i_2_0\(2) => \temp_food_x_reg[17]_37\(4),
      \temp_food_y[17][6]_i_2_0\(1 downto 0) => \temp_food_x_reg[17]_37\(1 downto 0),
      \temp_food_y[21][6]_i_2_0\ => snake_collision_n_77,
      \temp_food_y[21][6]_i_3_0\(4 downto 3) => \temp_food_x_reg[21]_45\(7 downto 6),
      \temp_food_y[21][6]_i_3_0\(2) => \temp_food_x_reg[21]_45\(4),
      \temp_food_y[21][6]_i_3_0\(1 downto 0) => \temp_food_x_reg[21]_45\(1 downto 0),
      \temp_food_y[22][6]_i_2_0\ => snake_collision_n_85,
      \temp_food_y[22][6]_i_3_0\(4 downto 3) => \temp_food_x_reg[22]_47\(7 downto 6),
      \temp_food_y[22][6]_i_3_0\(2) => \temp_food_x_reg[22]_47\(4),
      \temp_food_y[22][6]_i_3_0\(1 downto 0) => \temp_food_x_reg[22]_47\(1 downto 0),
      \temp_food_y[26][6]_i_2\(2 downto 1) => \temp_food_x_reg[26]_55\(7 downto 6),
      \temp_food_y[26][6]_i_2\(0) => \temp_food_x_reg[26]_55\(1),
      \temp_food_y[27][6]_i_2\(2 downto 1) => \temp_food_x_reg[27]_57\(7 downto 6),
      \temp_food_y[27][6]_i_2\(0) => \temp_food_x_reg[27]_57\(1),
      \temp_food_y[28][6]_i_2\(2 downto 1) => \temp_food_x_reg[28]_59\(7 downto 6),
      \temp_food_y[28][6]_i_2\(0) => \temp_food_x_reg[28]_59\(1),
      \temp_food_y[29][6]_i_2_0\(4 downto 3) => \temp_food_x_reg[29]_61\(7 downto 6),
      \temp_food_y[29][6]_i_2_0\(2) => \temp_food_x_reg[29]_61\(4),
      \temp_food_y[29][6]_i_2_0\(1 downto 0) => \temp_food_x_reg[29]_61\(1 downto 0),
      \temp_food_y[6][6]_i_2_0\(4 downto 3) => \temp_food_x_reg[6]_15\(7 downto 6),
      \temp_food_y[6][6]_i_2_0\(2) => \temp_food_x_reg[6]_15\(4),
      \temp_food_y[6][6]_i_2_0\(1 downto 0) => \temp_food_x_reg[6]_15\(1 downto 0),
      \temp_food_y_reg[0][6]\ => snake_collision_n_11,
      \temp_food_y_reg[0][6]_0\(0) => \temp_food_y_reg[0]_2\(2),
      \temp_food_y_reg[0][6]_1\ => snake_collision_n_13,
      \temp_food_y_reg[10][6]\ => snake_collision_n_47,
      \temp_food_y_reg[10][6]_0\(0) => \temp_food_y_reg[10]_22\(2),
      \temp_food_y_reg[10][6]_1\ => snake_collision_n_49,
      \temp_food_y_reg[15][6]\ => snake_collision_n_36,
      \temp_food_y_reg[15][6]_0\ => snake_collision_n_40,
      \temp_food_y_reg[15][6]_1\(6 downto 0) => \temp_food_y_reg[15]_32\(6 downto 0),
      \temp_food_y_reg[15][6]_2\(2 downto 1) => \temp_food_x_reg[15]_33\(7 downto 6),
      \temp_food_y_reg[15][6]_2\(0) => \temp_food_x_reg[15]_33\(1),
      \temp_food_y_reg[17][6]\ => snake_collision_n_25,
      \temp_food_y_reg[17][6]_0\(0) => \temp_food_y_reg[17]_36\(2),
      \temp_food_y_reg[17][6]_1\ => snake_collision_n_27,
      \temp_food_y_reg[6][6]\ => snake_collision_n_58,
      \temp_food_y_reg[6][6]_0\(0) => \temp_food_y_reg[6]_14\(2),
      \temp_food_y_reg[6][6]_1\ => snake_collision_n_60
    );
snake_collision: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_collision
     port map (
      E(0) => size156_out,
      Q(0) => \temp_food_y_reg[31]_0\(2),
      SR(0) => snake_collision_n_2,
      clk => clk,
      food_received => food_received,
      food_valid_out => food_valid_out,
      new_food_x(7 downto 0) => new_food_x(7 downto 0),
      new_food_y(6 downto 0) => new_food_y(6 downto 0),
      resetn => resetn,
      respawn => respawn,
      size0 => size0,
      \size[5]_i_8_0\ => snake_body_module_n_463,
      \size_reg[0]_0\ => snake_body_module_n_1,
      \size_reg[0]_1\ => snake_body_module_n_5,
      \size_reg[0]_2\ => snake_body_module_n_3,
      \size_reg[2]_0\ => snake_body_module_n_481,
      \size_reg[5]_0\(5 downto 0) => size_out(5 downto 0),
      snake_1_dead_reg_0 => snake_body_module_n_986,
      \snake_y_reg[0][0]\ => snake_collision_n_3,
      \snake_y_reg[0][0]_0\ => snake_collision_n_11,
      \snake_y_reg[0][0]_1\ => snake_collision_n_47,
      \snake_y_reg[0][0]_2\ => snake_collision_n_75,
      \snake_y_reg[0][6]\ => snake_collision_n_25,
      \snake_y_reg[0][6]_0\ => snake_collision_n_58,
      \snake_y_reg[0][6]_1\ => snake_collision_n_83,
      \snake_y_reg[0][6]_2\ => snake_collision_n_101,
      \temp_food_x_reg[0][5]_0\ => snake_collision_n_13,
      \temp_food_x_reg[0][7]_0\(4 downto 3) => \temp_food_x_reg[0]_3\(7 downto 6),
      \temp_food_x_reg[0][7]_0\(2) => \temp_food_x_reg[0]_3\(4),
      \temp_food_x_reg[0][7]_0\(1 downto 0) => \temp_food_x_reg[0]_3\(1 downto 0),
      \temp_food_x_reg[10][5]_0\ => snake_collision_n_49,
      \temp_food_x_reg[10][7]_0\(4 downto 3) => \temp_food_x_reg[10]_23\(7 downto 6),
      \temp_food_x_reg[10][7]_0\(2) => \temp_food_x_reg[10]_23\(4),
      \temp_food_x_reg[10][7]_0\(1 downto 0) => \temp_food_x_reg[10]_23\(1 downto 0),
      \temp_food_x_reg[13][0]_0\ => snake_body_module_n_471,
      \temp_food_x_reg[13][7]_0\(2 downto 1) => \temp_food_x_reg[13]_29\(7 downto 6),
      \temp_food_x_reg[13][7]_0\(0) => \temp_food_x_reg[13]_29\(1),
      \temp_food_x_reg[14][0]_0\ => snake_body_module_n_470,
      \temp_food_x_reg[14][7]_0\(2 downto 1) => \temp_food_x_reg[14]_31\(7 downto 6),
      \temp_food_x_reg[14][7]_0\(0) => \temp_food_x_reg[14]_31\(1),
      \temp_food_x_reg[15][4]_0\ => snake_collision_n_36,
      \temp_food_x_reg[15][5]_0\ => snake_collision_n_40,
      \temp_food_x_reg[15][7]_0\(2 downto 1) => \temp_food_x_reg[15]_33\(7 downto 6),
      \temp_food_x_reg[15][7]_0\(0) => \temp_food_x_reg[15]_33\(1),
      \temp_food_x_reg[16][0]_0\ => snake_body_module_n_468,
      \temp_food_x_reg[16][7]_0\(2 downto 1) => \temp_food_x_reg[16]_35\(7 downto 6),
      \temp_food_x_reg[16][7]_0\(0) => \temp_food_x_reg[16]_35\(1),
      \temp_food_x_reg[17][5]_0\ => snake_collision_n_27,
      \temp_food_x_reg[17][7]_0\(4 downto 3) => \temp_food_x_reg[17]_37\(7 downto 6),
      \temp_food_x_reg[17][7]_0\(2) => \temp_food_x_reg[17]_37\(4),
      \temp_food_x_reg[17][7]_0\(1 downto 0) => \temp_food_x_reg[17]_37\(1 downto 0),
      \temp_food_x_reg[18][0]_0\ => snake_body_module_n_466,
      \temp_food_x_reg[18][7]_0\(2 downto 1) => \temp_food_x_reg[18]_39\(7 downto 6),
      \temp_food_x_reg[18][7]_0\(0) => \temp_food_x_reg[18]_39\(1),
      \temp_food_x_reg[19][0]_0\ => snake_body_module_n_465,
      \temp_food_x_reg[19][7]_0\(2 downto 1) => \temp_food_x_reg[19]_41\(7 downto 6),
      \temp_food_x_reg[19][7]_0\(0) => \temp_food_x_reg[19]_41\(1),
      \temp_food_x_reg[1][0]_0\ => snake_body_module_n_477,
      \temp_food_x_reg[1][7]_0\(2 downto 1) => \temp_food_x_reg[1]_5\(7 downto 6),
      \temp_food_x_reg[1][7]_0\(0) => \temp_food_x_reg[1]_5\(1),
      \temp_food_x_reg[21][0]_0\(0) => snake_body_module_n_2,
      \temp_food_x_reg[21][5]_0\ => snake_collision_n_77,
      \temp_food_x_reg[21][7]_0\(4 downto 3) => \temp_food_x_reg[21]_45\(7 downto 6),
      \temp_food_x_reg[21][7]_0\(2) => \temp_food_x_reg[21]_45\(4),
      \temp_food_x_reg[21][7]_0\(1 downto 0) => \temp_food_x_reg[21]_45\(1 downto 0),
      \temp_food_x_reg[22][0]_0\(0) => snake_body_module_n_4,
      \temp_food_x_reg[22][5]_0\ => snake_collision_n_85,
      \temp_food_x_reg[22][7]_0\(4 downto 3) => \temp_food_x_reg[22]_47\(7 downto 6),
      \temp_food_x_reg[22][7]_0\(2) => \temp_food_x_reg[22]_47\(4),
      \temp_food_x_reg[22][7]_0\(1 downto 0) => \temp_food_x_reg[22]_47\(1 downto 0),
      \temp_food_x_reg[26][7]_0\(2 downto 1) => \temp_food_x_reg[26]_55\(7 downto 6),
      \temp_food_x_reg[26][7]_0\(0) => \temp_food_x_reg[26]_55\(1),
      \temp_food_x_reg[27][7]_0\(2 downto 1) => \temp_food_x_reg[27]_57\(7 downto 6),
      \temp_food_x_reg[27][7]_0\(0) => \temp_food_x_reg[27]_57\(1),
      \temp_food_x_reg[28][7]_0\(2 downto 1) => \temp_food_x_reg[28]_59\(7 downto 6),
      \temp_food_x_reg[28][7]_0\(0) => \temp_food_x_reg[28]_59\(1),
      \temp_food_x_reg[29][0]_0\(0) => snake_body_module_n_462,
      \temp_food_x_reg[29][5]_0\ => snake_collision_n_102,
      \temp_food_x_reg[29][7]_0\(4 downto 3) => \temp_food_x_reg[29]_61\(7 downto 6),
      \temp_food_x_reg[29][7]_0\(2) => \temp_food_x_reg[29]_61\(4),
      \temp_food_x_reg[29][7]_0\(1 downto 0) => \temp_food_x_reg[29]_61\(1 downto 0),
      \temp_food_x_reg[2][0]_0\ => snake_body_module_n_476,
      \temp_food_x_reg[2][7]_0\(2 downto 1) => \temp_food_x_reg[2]_7\(7 downto 6),
      \temp_food_x_reg[2][7]_0\(0) => \temp_food_x_reg[2]_7\(1),
      \temp_food_x_reg[31][0]_0\(0) => snake_body_module_n_0,
      \temp_food_x_reg[31][3]_0\ => snake_collision_n_5,
      \temp_food_x_reg[31][7]_0\(4 downto 3) => \temp_food_x_reg[31]_1\(7 downto 6),
      \temp_food_x_reg[31][7]_0\(2 downto 0) => \temp_food_x_reg[31]_1\(2 downto 0),
      \temp_food_x_reg[3][0]_0\(7 downto 0) => \^snake_x_out[0]\(7 downto 0),
      \temp_food_x_reg[5][0]_0\ => snake_body_module_n_475,
      \temp_food_x_reg[5][7]_0\(2 downto 1) => \temp_food_x_reg[5]_13\(7 downto 6),
      \temp_food_x_reg[5][7]_0\(0) => \temp_food_x_reg[5]_13\(1),
      \temp_food_x_reg[6][5]_0\ => snake_collision_n_60,
      \temp_food_x_reg[6][7]_0\(4 downto 3) => \temp_food_x_reg[6]_15\(7 downto 6),
      \temp_food_x_reg[6][7]_0\(2) => \temp_food_x_reg[6]_15\(4),
      \temp_food_x_reg[6][7]_0\(1 downto 0) => \temp_food_x_reg[6]_15\(1 downto 0),
      \temp_food_x_reg[7][0]_0\ => snake_body_module_n_473,
      \temp_food_x_reg[7][7]_0\(2 downto 1) => \temp_food_x_reg[7]_17\(7 downto 6),
      \temp_food_x_reg[7][7]_0\(0) => \temp_food_x_reg[7]_17\(1),
      \temp_food_y_reg[0][2]_0\(0) => \temp_food_y_reg[0]_2\(2),
      \temp_food_y_reg[10][2]_0\(0) => \temp_food_y_reg[10]_22\(2),
      \temp_food_y_reg[10][6]_0\(0) => size135_out,
      \temp_food_y_reg[15][6]_0\(6 downto 0) => \temp_food_y_reg[15]_32\(6 downto 0),
      \temp_food_y_reg[15][6]_1\(0) => size150_out,
      \temp_food_y_reg[17][2]_0\(0) => \temp_food_y_reg[17]_36\(2),
      \temp_food_y_reg[21][2]_0\(0) => \temp_food_y_reg[21]_44\(2),
      \temp_food_y_reg[22][2]_0\(0) => \temp_food_y_reg[22]_46\(2),
      \temp_food_y_reg[26][0]_0\ => snake_body_module_n_478,
      \temp_food_y_reg[27][0]_0\ => snake_body_module_n_479,
      \temp_food_y_reg[28][0]_0\ => snake_body_module_n_480,
      \temp_food_y_reg[29][2]_0\(0) => \temp_food_y_reg[29]_60\(2),
      \temp_food_y_reg[30][0]_0\(6 downto 0) => \^snake_y_out[0]\(6 downto 0),
      \temp_food_y_reg[6][2]_0\(0) => \temp_food_y_reg[6]_14\(2),
      \temp_food_y_reg[6][6]_0\(0) => size123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    input_dir : in STD_LOGIC_VECTOR ( 1 downto 0 );
    new_food_x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    new_food_y : in STD_LOGIC_VECTOR ( 6 downto 0 );
    food_received : in STD_LOGIC;
    food_valid_out : out STD_LOGIC;
    snake_x_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    snake_y_out : out STD_LOGIC_VECTOR ( 447 downto 0 );
    size_out : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top_0 : entity is "snake_game_top_0,snake_game_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top_0 : entity is "snake_game_top,Vivado 2018.3.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 resetn RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top
     port map (
      Q(6 downto 0) => snake_y_out(167 downto 161),
      clk => clk,
      food_received => food_received,
      food_valid_out => food_valid_out,
      input_dir(1 downto 0) => input_dir(1 downto 0),
      new_food_x(7 downto 0) => new_food_x(7 downto 0),
      new_food_y(6 downto 0) => new_food_y(6 downto 0),
      resetn => resetn,
      size_out(5 downto 0) => size_out(5 downto 0),
      snake_x_out(503 downto 0) => snake_x_out(511 downto 8),
      \snake_x_out[0]\(7 downto 0) => snake_x_out(7 downto 0),
      snake_y_out(412 downto 406) => snake_y_out(447 downto 441),
      snake_y_out(405 downto 224) => snake_y_out(433 downto 252),
      snake_y_out(223 downto 147) => snake_y_out(244 downto 168),
      snake_y_out(146 downto 126) => snake_y_out(160 downto 140),
      snake_y_out(125 downto 0) => snake_y_out(132 downto 7),
      \snake_y_out[0]\(6 downto 0) => snake_y_out(6 downto 0),
      \snake_y_reg[19][6]\(6 downto 0) => snake_y_out(139 downto 133),
      \snake_y_reg[35][6]\(6 downto 0) => snake_y_out(251 downto 245),
      \snake_y_reg[62][6]\(6 downto 0) => snake_y_out(440 downto 434)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_axi4_full is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 30 downto 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M_AXI_BREADY : out STD_LOGIC;
    M_AXI_AWVALID : out STD_LOGIC;
    M_AXI_WVALID : out STD_LOGIC;
    aresetn : in STD_LOGIC;
    M_AXI_BVALID : in STD_LOGIC;
    aclk : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    input_dir : in STD_LOGIC_VECTOR ( 1 downto 0 );
    go_signal_in : in STD_LOGIC;
    M_AXI_AWREADY : in STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_axi4_full;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_axi4_full is
  signal \FSM_sequential_snake_txn_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[0]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[0]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[0]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[1]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[1]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[1]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[1]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[1]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[1]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \^m_axi_awaddr\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^m_axi_awvalid\ : STD_LOGIC;
  signal \^m_axi_bready\ : STD_LOGIC;
  signal \^m_axi_wvalid\ : STD_LOGIC;
  signal axi_awvalid_i_1_n_0 : STD_LOGIC;
  signal axi_awvalid_i_2_n_0 : STD_LOGIC;
  signal axi_bready0 : STD_LOGIC;
  signal axi_wvalid_i_1_n_0 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal food_valid_out : STD_LOGIC;
  signal go_signal_ff : STD_LOGIC;
  signal go_signal_ff2 : STD_LOGIC;
  signal go_signal_pulse : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal size : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal slv_reg_payload : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \snake_address0_carry__0_n_0\ : STD_LOGIC;
  signal \snake_address0_carry__0_n_1\ : STD_LOGIC;
  signal \snake_address0_carry__0_n_2\ : STD_LOGIC;
  signal \snake_address0_carry__0_n_3\ : STD_LOGIC;
  signal \snake_address0_carry__1_n_0\ : STD_LOGIC;
  signal \snake_address0_carry__1_n_1\ : STD_LOGIC;
  signal \snake_address0_carry__1_n_2\ : STD_LOGIC;
  signal \snake_address0_carry__1_n_3\ : STD_LOGIC;
  signal \snake_address0_carry__2_n_0\ : STD_LOGIC;
  signal \snake_address0_carry__2_n_1\ : STD_LOGIC;
  signal \snake_address0_carry__2_n_2\ : STD_LOGIC;
  signal \snake_address0_carry__2_n_3\ : STD_LOGIC;
  signal \snake_address0_carry__3_n_0\ : STD_LOGIC;
  signal \snake_address0_carry__3_n_1\ : STD_LOGIC;
  signal \snake_address0_carry__3_n_2\ : STD_LOGIC;
  signal \snake_address0_carry__3_n_3\ : STD_LOGIC;
  signal \snake_address0_carry__4_n_0\ : STD_LOGIC;
  signal \snake_address0_carry__4_n_1\ : STD_LOGIC;
  signal \snake_address0_carry__4_n_2\ : STD_LOGIC;
  signal \snake_address0_carry__4_n_3\ : STD_LOGIC;
  signal \snake_address0_carry__5_n_0\ : STD_LOGIC;
  signal \snake_address0_carry__5_n_1\ : STD_LOGIC;
  signal \snake_address0_carry__5_n_2\ : STD_LOGIC;
  signal \snake_address0_carry__5_n_3\ : STD_LOGIC;
  signal \snake_address0_carry__6_n_2\ : STD_LOGIC;
  signal \snake_address0_carry__6_n_3\ : STD_LOGIC;
  signal snake_address0_carry_i_1_n_0 : STD_LOGIC;
  signal snake_address0_carry_n_0 : STD_LOGIC;
  signal snake_address0_carry_n_1 : STD_LOGIC;
  signal snake_address0_carry_n_2 : STD_LOGIC;
  signal snake_address0_carry_n_3 : STD_LOGIC;
  signal \snake_address[29]_i_1_n_0\ : STD_LOGIC;
  signal \snake_address[29]_i_2_n_0\ : STD_LOGIC;
  signal \snake_address[29]_i_3_n_0\ : STD_LOGIC;
  signal \snake_address[30]_i_1_n_0\ : STD_LOGIC;
  signal \snake_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \snake_address[31]_i_2_n_0\ : STD_LOGIC;
  signal snake_payload : STD_LOGIC;
  signal snake_txn_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal snake_x : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal \snake_x_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[100]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[101]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[102]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[103]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[104]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[105]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[106]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[107]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[108]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[109]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[10]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[110]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[111]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[112]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[113]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[114]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[115]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[116]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[117]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[118]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[119]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[11]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[120]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[121]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[122]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[123]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[124]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[125]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[126]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[127]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[128]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[129]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[12]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[130]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[131]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[132]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[133]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[134]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[135]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[136]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[137]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[138]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[139]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[13]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[140]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[141]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[142]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[143]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[144]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[145]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[146]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[147]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[148]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[149]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[14]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[150]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[151]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[152]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[153]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[154]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[155]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[156]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[157]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[158]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[159]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[15]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[160]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[161]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[162]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[163]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[164]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[165]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[166]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[167]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[168]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[169]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[16]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[170]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[171]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[172]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[173]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[174]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[175]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[176]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[177]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[178]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[179]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[17]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[180]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[181]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[182]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[183]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[184]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[185]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[186]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[187]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[188]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[189]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[18]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[190]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[191]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[192]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[193]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[194]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[195]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[196]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[197]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[198]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[199]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[19]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[1]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[200]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[201]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[202]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[203]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[204]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[205]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[206]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[207]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[208]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[209]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[20]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[210]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[211]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[212]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[213]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[214]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[215]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[216]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[217]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[218]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[219]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[21]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[220]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[221]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[222]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[223]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[224]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[225]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[226]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[227]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[228]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[229]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[22]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[230]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[231]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[232]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[233]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[234]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[235]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[236]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[237]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[238]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[239]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[23]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[240]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[241]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[242]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[243]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[244]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[245]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[246]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[247]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[248]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[249]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[24]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[250]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[251]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[252]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[253]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[254]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[255]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[256]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[257]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[258]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[259]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[25]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[260]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[261]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[262]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[263]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[264]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[265]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[266]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[267]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[268]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[269]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[26]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[270]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[271]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[272]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[273]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[274]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[275]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[276]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[277]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[278]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[279]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[27]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[280]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[281]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[282]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[283]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[284]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[285]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[286]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[287]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[288]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[289]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[28]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[290]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[291]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[292]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[293]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[294]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[295]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[296]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[297]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[298]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[299]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[29]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[2]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[300]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[301]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[302]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[303]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[304]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[305]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[306]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[307]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[308]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[309]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[30]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[310]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[311]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[312]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[313]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[314]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[315]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[316]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[317]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[318]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[319]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[31]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[320]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[321]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[322]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[323]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[324]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[325]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[326]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[327]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[328]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[329]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[32]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[330]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[331]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[332]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[333]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[334]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[335]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[336]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[337]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[338]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[339]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[33]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[340]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[341]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[342]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[343]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[344]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[345]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[346]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[347]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[348]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[349]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[34]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[350]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[351]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[352]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[353]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[354]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[355]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[356]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[357]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[358]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[359]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[35]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[360]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[361]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[362]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[363]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[364]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[365]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[366]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[367]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[368]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[369]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[36]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[370]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[371]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[372]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[373]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[374]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[375]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[376]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[377]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[378]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[379]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[37]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[380]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[381]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[382]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[383]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[384]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[385]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[386]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[387]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[388]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[389]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[38]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[390]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[391]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[392]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[393]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[394]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[395]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[396]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[397]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[398]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[399]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[39]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[3]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[400]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[401]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[402]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[403]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[404]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[405]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[406]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[407]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[408]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[409]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[40]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[410]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[411]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[412]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[413]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[414]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[415]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[416]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[417]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[418]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[419]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[41]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[420]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[421]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[422]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[423]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[424]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[425]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[426]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[427]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[428]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[429]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[42]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[430]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[431]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[432]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[433]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[434]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[435]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[436]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[437]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[438]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[439]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[43]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[440]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[441]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[442]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[443]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[444]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[445]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[446]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[447]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[448]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[449]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[44]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[450]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[451]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[452]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[453]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[454]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[455]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[456]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[457]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[458]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[459]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[45]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[460]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[461]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[462]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[463]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[464]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[465]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[466]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[467]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[468]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[469]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[46]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[470]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[471]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[472]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[473]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[474]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[475]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[476]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[477]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[478]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[479]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[47]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[480]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[481]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[482]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[483]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[484]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[485]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[486]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[487]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[488]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[489]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[48]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[490]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[491]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[492]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[493]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[494]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[495]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[496]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[497]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[498]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[499]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[49]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[4]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[500]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[501]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[502]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[503]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[50]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[51]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[52]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[53]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[54]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[55]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[56]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[57]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[58]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[59]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[5]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[60]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[61]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[62]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[63]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[64]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[65]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[66]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[67]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[68]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[69]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[6]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[70]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[71]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[72]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[73]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[74]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[75]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[76]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[77]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[78]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[79]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[7]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[80]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[81]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[82]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[83]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[84]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[85]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[86]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[87]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[88]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[89]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[8]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[90]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[91]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[92]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[93]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[94]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[95]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[96]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[97]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[98]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[99]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff[9]_i_1_n_0\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[0]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[100]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[101]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[102]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[103]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[104]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[105]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[106]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[107]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[108]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[109]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[10]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[110]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[111]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[112]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[113]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[114]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[115]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[116]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[117]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[118]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[119]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[11]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[120]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[121]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[122]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[123]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[124]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[125]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[126]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[127]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[128]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[129]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[12]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[130]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[131]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[132]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[133]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[134]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[135]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[136]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[137]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[138]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[139]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[13]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[140]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[141]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[142]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[143]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[144]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[145]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[146]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[147]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[148]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[149]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[14]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[150]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[151]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[152]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[153]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[154]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[155]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[156]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[157]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[158]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[159]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[15]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[160]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[161]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[162]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[163]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[164]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[165]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[166]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[167]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[168]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[169]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[16]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[170]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[171]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[172]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[173]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[174]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[175]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[176]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[177]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[178]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[179]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[17]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[180]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[181]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[182]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[183]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[184]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[185]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[186]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[187]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[188]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[189]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[18]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[190]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[191]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[192]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[193]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[194]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[195]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[196]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[197]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[198]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[199]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[19]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[1]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[200]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[201]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[202]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[203]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[204]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[205]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[206]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[207]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[208]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[209]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[20]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[210]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[211]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[212]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[213]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[214]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[215]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[216]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[217]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[218]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[219]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[21]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[220]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[221]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[222]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[223]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[224]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[225]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[226]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[227]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[228]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[229]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[22]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[230]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[231]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[232]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[233]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[234]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[235]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[236]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[237]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[238]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[239]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[23]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[240]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[241]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[242]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[243]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[244]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[245]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[246]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[247]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[248]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[249]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[24]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[250]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[251]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[252]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[253]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[254]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[255]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[256]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[257]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[258]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[259]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[25]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[260]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[261]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[262]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[263]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[264]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[265]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[266]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[267]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[268]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[269]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[26]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[270]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[271]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[272]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[273]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[274]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[275]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[276]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[277]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[278]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[279]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[27]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[280]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[281]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[282]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[283]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[284]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[285]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[286]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[287]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[288]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[289]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[28]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[290]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[291]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[292]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[293]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[294]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[295]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[296]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[297]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[298]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[299]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[29]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[2]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[300]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[301]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[302]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[303]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[304]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[305]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[306]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[307]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[308]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[309]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[30]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[310]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[311]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[312]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[313]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[314]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[315]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[316]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[317]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[318]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[319]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[31]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[320]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[321]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[322]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[323]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[324]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[325]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[326]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[327]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[328]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[329]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[32]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[330]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[331]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[332]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[333]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[334]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[335]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[336]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[337]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[338]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[339]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[33]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[340]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[341]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[342]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[343]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[344]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[345]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[346]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[347]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[348]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[349]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[34]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[350]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[351]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[352]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[353]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[354]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[355]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[356]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[357]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[358]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[359]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[35]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[360]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[361]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[362]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[363]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[364]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[365]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[366]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[367]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[368]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[369]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[36]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[370]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[371]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[372]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[373]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[374]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[375]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[376]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[377]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[378]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[379]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[37]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[380]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[381]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[382]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[383]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[384]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[385]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[386]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[387]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[388]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[389]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[38]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[390]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[391]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[392]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[393]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[394]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[395]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[396]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[397]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[398]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[399]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[39]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[3]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[400]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[401]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[402]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[403]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[404]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[405]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[406]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[407]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[408]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[409]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[40]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[410]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[411]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[412]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[413]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[414]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[415]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[416]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[417]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[418]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[419]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[41]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[420]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[421]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[422]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[423]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[424]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[425]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[426]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[427]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[428]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[429]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[42]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[430]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[431]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[432]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[433]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[434]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[435]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[436]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[437]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[438]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[439]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[43]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[440]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[441]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[442]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[443]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[444]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[445]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[446]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[447]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[448]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[449]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[44]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[450]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[451]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[452]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[453]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[454]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[455]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[456]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[457]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[458]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[459]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[45]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[460]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[461]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[462]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[463]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[464]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[465]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[466]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[467]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[468]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[469]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[46]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[470]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[471]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[472]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[473]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[474]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[475]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[476]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[477]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[478]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[479]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[47]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[480]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[481]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[482]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[483]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[484]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[485]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[486]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[487]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[488]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[489]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[48]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[490]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[491]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[492]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[493]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[494]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[495]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[496]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[497]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[498]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[499]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[49]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[4]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[500]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[501]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[502]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[503]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[504]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[505]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[506]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[507]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[508]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[509]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[50]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[510]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[511]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[51]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[52]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[53]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[54]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[55]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[56]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[57]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[58]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[59]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[5]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[60]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[61]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[62]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[63]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[64]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[65]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[66]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[67]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[68]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[69]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[6]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[70]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[71]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[72]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[73]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[74]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[75]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[76]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[77]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[78]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[79]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[7]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[80]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[81]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[82]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[83]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[84]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[85]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[86]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[87]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[88]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[89]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[8]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[90]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[91]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[92]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[93]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[94]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[95]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[96]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[97]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[98]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[99]\ : STD_LOGIC;
  signal \snake_x_ff_reg_n_0_[9]\ : STD_LOGIC;
  signal snake_y : STD_LOGIC_VECTOR ( 447 downto 0 );
  signal \snake_y_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[100]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[101]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[102]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[103]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[104]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[105]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[106]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[107]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[108]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[109]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[10]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[110]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[111]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[112]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[113]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[114]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[115]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[116]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[117]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[118]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[119]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[11]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[120]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[121]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[122]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[123]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[124]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[125]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[126]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[127]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[128]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[129]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[12]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[130]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[131]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[132]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[133]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[134]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[135]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[136]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[137]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[138]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[139]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[13]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[140]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[141]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[142]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[143]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[144]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[145]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[146]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[147]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[148]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[149]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[14]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[150]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[151]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[152]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[153]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[154]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[155]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[156]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[157]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[158]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[159]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[15]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[160]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[161]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[162]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[163]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[164]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[165]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[166]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[167]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[168]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[169]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[16]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[170]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[171]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[172]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[173]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[174]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[175]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[176]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[177]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[178]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[179]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[17]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[180]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[181]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[182]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[183]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[184]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[185]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[186]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[187]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[188]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[189]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[18]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[190]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[191]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[192]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[193]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[194]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[195]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[196]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[197]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[198]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[199]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[19]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[1]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[200]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[201]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[202]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[203]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[204]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[205]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[206]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[207]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[208]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[209]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[20]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[210]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[211]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[212]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[213]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[214]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[215]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[216]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[217]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[218]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[219]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[21]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[220]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[221]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[222]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[223]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[224]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[225]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[226]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[227]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[228]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[229]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[22]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[230]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[231]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[232]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[233]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[234]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[235]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[236]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[237]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[238]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[239]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[23]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[240]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[241]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[242]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[243]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[244]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[245]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[246]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[247]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[248]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[249]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[24]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[250]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[251]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[252]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[253]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[254]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[255]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[256]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[257]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[258]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[259]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[25]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[260]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[261]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[262]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[263]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[264]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[265]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[266]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[267]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[268]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[269]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[26]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[270]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[271]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[272]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[273]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[274]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[275]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[276]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[277]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[278]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[279]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[27]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[280]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[281]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[282]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[283]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[284]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[285]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[286]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[287]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[288]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[289]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[28]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[290]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[291]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[292]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[293]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[294]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[295]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[296]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[297]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[298]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[299]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[29]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[2]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[300]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[301]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[302]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[303]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[304]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[305]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[306]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[307]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[308]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[309]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[30]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[310]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[311]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[312]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[313]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[314]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[315]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[316]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[317]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[318]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[319]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[31]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[320]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[321]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[322]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[323]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[324]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[325]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[326]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[327]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[328]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[329]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[32]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[330]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[331]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[332]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[333]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[334]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[335]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[336]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[337]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[338]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[339]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[33]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[340]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[341]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[342]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[343]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[344]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[345]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[346]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[347]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[348]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[349]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[34]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[350]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[351]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[352]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[353]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[354]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[355]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[356]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[357]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[358]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[359]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[35]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[360]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[361]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[362]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[363]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[364]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[365]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[366]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[367]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[368]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[369]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[36]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[370]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[371]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[372]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[373]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[374]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[375]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[376]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[377]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[378]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[379]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[37]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[380]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[381]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[382]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[383]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[384]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[385]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[386]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[387]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[388]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[389]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[38]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[390]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[391]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[392]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[393]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[394]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[395]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[396]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[397]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[398]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[399]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[39]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[3]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[400]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[401]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[402]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[403]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[404]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[405]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[406]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[407]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[408]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[409]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[40]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[410]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[411]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[412]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[413]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[414]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[415]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[416]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[417]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[418]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[419]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[41]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[420]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[421]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[422]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[423]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[424]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[425]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[426]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[427]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[428]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[429]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[42]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[430]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[431]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[432]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[433]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[434]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[435]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[436]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[437]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[438]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[439]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[43]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[440]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[447]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[447]_i_2_n_0\ : STD_LOGIC;
  signal \snake_y_ff[447]_i_3_n_0\ : STD_LOGIC;
  signal \snake_y_ff[44]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[45]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[46]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[47]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[48]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[49]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[4]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[50]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[51]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[52]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[53]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[54]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[55]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[56]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[57]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[58]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[59]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[5]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[60]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[61]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[62]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[63]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[64]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[65]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[66]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[67]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[68]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[69]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[6]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[70]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[71]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[72]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[73]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[74]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[75]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[76]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[77]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[78]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[79]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[7]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[80]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[81]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[82]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[83]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[84]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[85]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[86]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[87]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[88]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[89]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[8]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[90]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[91]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[92]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[93]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[94]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[95]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[96]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[97]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[98]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[99]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff[9]_i_1_n_0\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[0]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[100]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[101]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[102]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[103]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[104]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[105]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[106]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[107]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[108]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[109]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[10]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[110]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[111]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[112]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[113]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[114]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[115]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[116]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[117]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[118]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[119]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[11]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[120]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[121]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[122]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[123]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[124]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[125]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[126]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[127]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[128]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[129]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[12]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[130]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[131]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[132]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[133]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[134]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[135]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[136]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[137]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[138]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[139]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[13]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[140]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[141]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[142]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[143]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[144]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[145]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[146]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[147]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[148]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[149]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[14]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[150]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[151]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[152]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[153]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[154]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[155]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[156]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[157]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[158]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[159]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[15]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[160]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[161]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[162]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[163]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[164]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[165]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[166]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[167]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[168]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[169]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[16]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[170]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[171]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[172]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[173]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[174]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[175]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[176]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[177]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[178]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[179]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[17]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[180]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[181]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[182]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[183]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[184]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[185]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[186]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[187]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[188]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[189]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[18]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[190]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[191]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[192]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[193]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[194]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[195]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[196]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[197]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[198]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[199]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[19]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[1]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[200]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[201]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[202]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[203]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[204]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[205]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[206]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[207]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[208]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[209]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[20]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[210]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[211]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[212]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[213]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[214]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[215]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[216]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[217]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[218]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[219]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[21]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[220]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[221]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[222]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[223]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[224]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[225]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[226]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[227]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[228]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[229]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[22]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[230]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[231]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[232]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[233]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[234]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[235]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[236]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[237]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[238]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[239]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[23]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[240]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[241]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[242]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[243]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[244]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[245]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[246]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[247]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[248]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[249]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[24]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[250]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[251]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[252]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[253]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[254]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[255]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[256]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[257]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[258]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[259]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[25]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[260]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[261]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[262]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[263]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[264]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[265]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[266]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[267]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[268]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[269]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[26]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[270]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[271]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[272]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[273]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[274]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[275]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[276]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[277]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[278]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[279]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[27]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[280]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[281]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[282]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[283]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[284]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[285]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[286]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[287]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[288]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[289]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[28]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[290]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[291]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[292]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[293]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[294]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[295]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[296]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[297]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[298]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[299]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[29]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[2]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[300]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[301]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[302]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[303]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[304]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[305]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[306]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[307]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[308]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[309]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[30]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[310]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[311]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[312]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[313]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[314]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[315]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[316]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[317]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[318]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[319]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[31]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[320]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[321]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[322]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[323]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[324]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[325]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[326]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[327]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[328]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[329]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[32]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[330]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[331]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[332]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[333]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[334]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[335]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[336]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[337]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[338]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[339]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[33]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[340]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[341]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[342]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[343]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[344]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[345]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[346]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[347]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[348]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[349]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[34]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[350]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[351]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[352]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[353]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[354]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[355]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[356]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[357]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[358]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[359]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[35]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[360]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[361]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[362]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[363]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[364]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[365]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[366]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[367]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[368]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[369]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[36]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[370]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[371]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[372]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[373]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[374]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[375]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[376]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[377]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[378]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[379]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[37]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[380]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[381]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[382]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[383]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[384]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[385]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[386]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[387]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[388]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[389]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[38]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[390]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[391]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[392]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[393]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[394]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[395]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[396]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[397]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[398]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[399]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[39]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[3]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[400]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[401]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[402]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[403]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[404]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[405]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[406]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[407]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[408]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[409]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[40]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[410]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[411]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[412]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[413]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[414]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[415]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[416]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[417]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[418]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[419]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[41]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[420]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[421]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[422]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[423]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[424]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[425]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[426]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[427]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[428]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[429]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[42]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[430]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[431]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[432]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[433]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[434]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[435]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[436]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[437]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[438]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[439]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[43]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[440]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[441]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[442]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[443]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[444]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[445]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[446]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[447]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[44]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[45]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[46]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[47]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[48]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[49]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[4]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[50]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[51]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[52]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[53]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[54]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[55]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[56]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[57]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[58]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[59]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[5]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[60]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[61]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[62]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[63]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[64]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[65]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[66]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[67]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[68]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[69]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[6]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[70]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[71]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[72]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[73]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[74]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[75]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[76]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[77]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[78]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[79]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[7]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[80]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[81]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[82]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[83]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[84]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[85]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[86]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[87]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[88]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[89]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[8]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[90]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[91]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[92]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[93]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[94]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[95]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[96]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[97]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[98]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[99]\ : STD_LOGIC;
  signal \snake_y_ff_reg_n_0_[9]\ : STD_LOGIC;
  signal write_count : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \write_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \write_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \write_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \write_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \write_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \write_count[6]_i_3_n_0\ : STD_LOGIC;
  signal \write_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[6]\ : STD_LOGIC;
  signal write_txn_pulse_i_1_n_0 : STD_LOGIC;
  signal write_txn_pulse_reg_n_0 : STD_LOGIC;
  signal NLW_slave_intf_slv_reg0_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_snake_address0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_snake_address0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_snake_txn_state[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \FSM_sequential_snake_txn_state[1]_i_1\ : label is "soft_lutpair38";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[0]\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[0]\ : label is "FSM_sequential_snake_txn_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[0]_rep\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[0]_rep\ : label is "FSM_sequential_snake_txn_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[0]_rep__0\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[0]_rep__0\ : label is "FSM_sequential_snake_txn_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[0]_rep__1\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[0]_rep__1\ : label is "FSM_sequential_snake_txn_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[0]_rep__2\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[0]_rep__2\ : label is "FSM_sequential_snake_txn_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[0]_rep__3\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[0]_rep__3\ : label is "FSM_sequential_snake_txn_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[0]_rep__4\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[0]_rep__4\ : label is "FSM_sequential_snake_txn_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[0]_rep__5\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[0]_rep__5\ : label is "FSM_sequential_snake_txn_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[0]_rep__6\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[0]_rep__6\ : label is "FSM_sequential_snake_txn_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[1]\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[1]\ : label is "FSM_sequential_snake_txn_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[1]_rep\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[1]_rep\ : label is "FSM_sequential_snake_txn_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[1]_rep__0\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[1]_rep__0\ : label is "FSM_sequential_snake_txn_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[1]_rep__1\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[1]_rep__1\ : label is "FSM_sequential_snake_txn_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[1]_rep__2\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[1]_rep__2\ : label is "FSM_sequential_snake_txn_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[1]_rep__3\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[1]_rep__3\ : label is "FSM_sequential_snake_txn_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[1]_rep__4\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[1]_rep__4\ : label is "FSM_sequential_snake_txn_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[1]_rep__5\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[1]_rep__5\ : label is "FSM_sequential_snake_txn_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_snake_txn_state_reg[1]_rep__6\ : label is "IDLE:00,WRITE_WAIT:10,INIT_WRITE:01";
  attribute ORIG_CELL_NAME of \FSM_sequential_snake_txn_state_reg[1]_rep__6\ : label is "FSM_sequential_snake_txn_state_reg[1]";
  attribute SOFT_HLUTNM of axi_awvalid_i_2 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of axi_wvalid_i_1 : label is "soft_lutpair44";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of slave_intf : label is "snake_game_slave_axi_0,snake_game_slave_axi,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of slave_intf : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of slave_intf : label is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of slave_intf : label is "snake_game_slave_axi,Vivado 2018.3.1";
  attribute SOFT_HLUTNM of \snake_payload[10]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \snake_payload[11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \snake_payload[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \snake_payload[13]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \snake_payload[14]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \snake_payload[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \snake_payload[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \snake_payload[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \snake_payload[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \snake_payload[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \snake_payload[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \snake_payload[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \snake_payload[8]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \snake_payload[9]_i_1\ : label is "soft_lutpair42";
  attribute CHECK_LICENSE_TYPE of snake_top : label is "snake_game_top_0,snake_game_top,{}";
  attribute DowngradeIPIdentifiedWarnings of snake_top : label is "yes";
  attribute IP_DEFINITION_SOURCE of snake_top : label is "package_project";
  attribute X_CORE_INFO of snake_top : label is "snake_game_top,Vivado 2018.3.1";
  attribute SOFT_HLUTNM of \snake_y_ff[447]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \write_count[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \write_count[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \write_count[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \write_count[5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of write_txn_pulse_i_1 : label is "soft_lutpair38";
begin
  M_AXI_AWADDR(30 downto 0) <= \^m_axi_awaddr\(30 downto 0);
  M_AXI_AWVALID <= \^m_axi_awvalid\;
  M_AXI_BREADY <= \^m_axi_bready\;
  M_AXI_WVALID <= \^m_axi_wvalid\;
\FSM_sequential_snake_txn_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F022"
    )
        port map (
      I0 => go_signal_ff,
      I1 => go_signal_ff2,
      I2 => M_AXI_BVALID,
      I3 => snake_txn_state(1),
      I4 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_snake_txn_state[0]_i_1_n_0\
    );
\FSM_sequential_snake_txn_state[0]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F022"
    )
        port map (
      I0 => go_signal_ff,
      I1 => go_signal_ff2,
      I2 => M_AXI_BVALID,
      I3 => snake_txn_state(1),
      I4 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_snake_txn_state[0]_rep_i_1_n_0\
    );
\FSM_sequential_snake_txn_state[0]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F022"
    )
        port map (
      I0 => go_signal_ff,
      I1 => go_signal_ff2,
      I2 => M_AXI_BVALID,
      I3 => snake_txn_state(1),
      I4 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_snake_txn_state[0]_rep_i_1__0_n_0\
    );
\FSM_sequential_snake_txn_state[0]_rep_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F022"
    )
        port map (
      I0 => go_signal_ff,
      I1 => go_signal_ff2,
      I2 => M_AXI_BVALID,
      I3 => snake_txn_state(1),
      I4 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_snake_txn_state[0]_rep_i_1__1_n_0\
    );
\FSM_sequential_snake_txn_state[0]_rep_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F022"
    )
        port map (
      I0 => go_signal_ff,
      I1 => go_signal_ff2,
      I2 => M_AXI_BVALID,
      I3 => snake_txn_state(1),
      I4 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_snake_txn_state[0]_rep_i_1__2_n_0\
    );
\FSM_sequential_snake_txn_state[0]_rep_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F022"
    )
        port map (
      I0 => go_signal_ff,
      I1 => go_signal_ff2,
      I2 => M_AXI_BVALID,
      I3 => snake_txn_state(1),
      I4 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_snake_txn_state[0]_rep_i_1__3_n_0\
    );
\FSM_sequential_snake_txn_state[0]_rep_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F022"
    )
        port map (
      I0 => go_signal_ff,
      I1 => go_signal_ff2,
      I2 => M_AXI_BVALID,
      I3 => snake_txn_state(1),
      I4 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_snake_txn_state[0]_rep_i_1__4_n_0\
    );
\FSM_sequential_snake_txn_state[0]_rep_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F022"
    )
        port map (
      I0 => go_signal_ff,
      I1 => go_signal_ff2,
      I2 => M_AXI_BVALID,
      I3 => snake_txn_state(1),
      I4 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_snake_txn_state[0]_rep_i_1__5_n_0\
    );
\FSM_sequential_snake_txn_state[0]_rep_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F022"
    )
        port map (
      I0 => go_signal_ff,
      I1 => go_signal_ff2,
      I2 => M_AXI_BVALID,
      I3 => snake_txn_state(1),
      I4 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_snake_txn_state[0]_rep_i_1__6_n_0\
    );
\FSM_sequential_snake_txn_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \snake_address[29]_i_3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      I2 => snake_txn_state(1),
      I3 => M_AXI_BVALID,
      O => \FSM_sequential_snake_txn_state[1]_i_1_n_0\
    );
\FSM_sequential_snake_txn_state[1]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \snake_address[29]_i_3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      I2 => snake_txn_state(1),
      I3 => M_AXI_BVALID,
      O => \FSM_sequential_snake_txn_state[1]_rep_i_1_n_0\
    );
\FSM_sequential_snake_txn_state[1]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \snake_address[29]_i_3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I2 => snake_txn_state(1),
      I3 => M_AXI_BVALID,
      O => \FSM_sequential_snake_txn_state[1]_rep_i_1__0_n_0\
    );
\FSM_sequential_snake_txn_state[1]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \snake_address[29]_i_3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I2 => snake_txn_state(1),
      I3 => M_AXI_BVALID,
      O => \FSM_sequential_snake_txn_state[1]_rep_i_1__1_n_0\
    );
\FSM_sequential_snake_txn_state[1]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \snake_address[29]_i_3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I2 => snake_txn_state(1),
      I3 => M_AXI_BVALID,
      O => \FSM_sequential_snake_txn_state[1]_rep_i_1__2_n_0\
    );
\FSM_sequential_snake_txn_state[1]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \snake_address[29]_i_3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I2 => snake_txn_state(1),
      I3 => M_AXI_BVALID,
      O => \FSM_sequential_snake_txn_state[1]_rep_i_1__3_n_0\
    );
\FSM_sequential_snake_txn_state[1]_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \snake_address[29]_i_3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I2 => snake_txn_state(1),
      I3 => M_AXI_BVALID,
      O => \FSM_sequential_snake_txn_state[1]_rep_i_1__4_n_0\
    );
\FSM_sequential_snake_txn_state[1]_rep_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \snake_address[29]_i_3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I2 => snake_txn_state(1),
      I3 => M_AXI_BVALID,
      O => \FSM_sequential_snake_txn_state[1]_rep_i_1__5_n_0\
    );
\FSM_sequential_snake_txn_state[1]_rep_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \snake_address[29]_i_3_n_0\,
      I1 => snake_txn_state(0),
      I2 => snake_txn_state(1),
      I3 => M_AXI_BVALID,
      O => \FSM_sequential_snake_txn_state[1]_rep_i_1__6_n_0\
    );
\FSM_sequential_snake_txn_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[0]_i_1_n_0\,
      Q => snake_txn_state(0),
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[0]_rep_i_1_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[0]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[0]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[0]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[0]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[0]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[0]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[0]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[0]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[1]_i_1_n_0\,
      Q => snake_txn_state(1),
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[1]_rep_i_1_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[1]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[1]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[1]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[1]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[1]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[1]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      R => axi_awvalid_i_1_n_0
    );
\FSM_sequential_snake_txn_state_reg[1]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_snake_txn_state[1]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      R => axi_awvalid_i_1_n_0
    );
axi_awvalid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => axi_awvalid_i_1_n_0
    );
axi_awvalid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => write_txn_pulse_reg_n_0,
      I1 => \^m_axi_awvalid\,
      I2 => M_AXI_AWREADY,
      O => axi_awvalid_i_2_n_0
    );
axi_awvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => axi_awvalid_i_2_n_0,
      Q => \^m_axi_awvalid\,
      R => axi_awvalid_i_1_n_0
    );
axi_bready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => M_AXI_BVALID,
      I1 => \^m_axi_bready\,
      O => axi_bready0
    );
axi_bready_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => axi_bready0,
      Q => \^m_axi_bready\,
      R => axi_awvalid_i_1_n_0
    );
axi_wvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => write_txn_pulse_reg_n_0,
      I1 => \^m_axi_wvalid\,
      I2 => M_AXI_WREADY,
      O => axi_wvalid_i_1_n_0
    );
axi_wvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => axi_wvalid_i_1_n_0,
      Q => \^m_axi_wvalid\,
      R => axi_awvalid_i_1_n_0
    );
go_signal_ff2_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => go_signal_ff,
      Q => go_signal_ff2,
      R => axi_awvalid_i_1_n_0
    );
go_signal_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => go_signal_in,
      Q => go_signal_ff,
      R => axi_awvalid_i_1_n_0
    );
slave_intf: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_slave_axi_0
     port map (
      S_AXI_ACLK => aclk,
      S_AXI_ARADDR(3 downto 0) => S_AXI_ARADDR(3 downto 0),
      S_AXI_ARESETN => aresetn,
      S_AXI_ARPROT(2 downto 0) => B"000",
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(3 downto 0) => S_AXI_AWADDR(3 downto 0),
      S_AXI_AWPROT(2 downto 0) => B"000",
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BRESP(1 downto 0) => S_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RRESP(1 downto 0) => S_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => S_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => S_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => S_AXI_WVALID,
      slv_reg0(31 downto 16) => NLW_slave_intf_slv_reg0_UNCONNECTED(31 downto 16),
      slv_reg0(15 downto 0) => slv_reg_payload(15 downto 0)
    );
snake_address0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => snake_address0_carry_n_0,
      CO(2) => snake_address0_carry_n_1,
      CO(1) => snake_address0_carry_n_2,
      CO(0) => snake_address0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^m_axi_awaddr\(1),
      DI(0) => '0',
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 2) => \^m_axi_awaddr\(3 downto 2),
      S(1) => snake_address0_carry_i_1_n_0,
      S(0) => \^m_axi_awaddr\(0)
    );
\snake_address0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => snake_address0_carry_n_0,
      CO(3) => \snake_address0_carry__0_n_0\,
      CO(2) => \snake_address0_carry__0_n_1\,
      CO(1) => \snake_address0_carry__0_n_2\,
      CO(0) => \snake_address0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => \^m_axi_awaddr\(7 downto 4)
    );
\snake_address0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_address0_carry__0_n_0\,
      CO(3) => \snake_address0_carry__1_n_0\,
      CO(2) => \snake_address0_carry__1_n_1\,
      CO(1) => \snake_address0_carry__1_n_2\,
      CO(0) => \snake_address0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => \^m_axi_awaddr\(11 downto 8)
    );
\snake_address0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_address0_carry__1_n_0\,
      CO(3) => \snake_address0_carry__2_n_0\,
      CO(2) => \snake_address0_carry__2_n_1\,
      CO(1) => \snake_address0_carry__2_n_2\,
      CO(0) => \snake_address0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => \^m_axi_awaddr\(15 downto 12)
    );
\snake_address0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_address0_carry__2_n_0\,
      CO(3) => \snake_address0_carry__3_n_0\,
      CO(2) => \snake_address0_carry__3_n_1\,
      CO(1) => \snake_address0_carry__3_n_2\,
      CO(0) => \snake_address0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => \^m_axi_awaddr\(19 downto 16)
    );
\snake_address0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_address0_carry__3_n_0\,
      CO(3) => \snake_address0_carry__4_n_0\,
      CO(2) => \snake_address0_carry__4_n_1\,
      CO(1) => \snake_address0_carry__4_n_2\,
      CO(0) => \snake_address0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => \^m_axi_awaddr\(23 downto 20)
    );
\snake_address0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_address0_carry__4_n_0\,
      CO(3) => \snake_address0_carry__5_n_0\,
      CO(2) => \snake_address0_carry__5_n_1\,
      CO(1) => \snake_address0_carry__5_n_2\,
      CO(0) => \snake_address0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => \^m_axi_awaddr\(27 downto 24)
    );
\snake_address0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \snake_address0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_snake_address0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \snake_address0_carry__6_n_2\,
      CO(0) => \snake_address0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_snake_address0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_awaddr\(30 downto 28)
    );
snake_address0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      O => snake_address0_carry_i_1_n_0
    );
\snake_address[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \write_count_reg_n_0_[0]\,
      I1 => \snake_address[31]_i_2_n_0\,
      I2 => \snake_address[29]_i_2_n_0\,
      O => \snake_address[29]_i_1_n_0\
    );
\snake_address[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I1 => snake_txn_state(0),
      I2 => \snake_address[29]_i_3_n_0\,
      I3 => aresetn,
      O => \snake_address[29]_i_2_n_0\
    );
\snake_address[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \write_count_reg_n_0_[6]\,
      I1 => \write_count_reg_n_0_[3]\,
      I2 => \write_count_reg_n_0_[1]\,
      I3 => \write_count_reg_n_0_[2]\,
      I4 => \write_count_reg_n_0_[5]\,
      I5 => \write_count_reg_n_0_[4]\,
      O => \snake_address[29]_i_3_n_0\
    );
\snake_address[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => data0(30),
      I1 => \write_count_reg_n_0_[0]\,
      I2 => \snake_address[31]_i_2_n_0\,
      I3 => \snake_address[29]_i_2_n_0\,
      I4 => \^m_axi_awaddr\(29),
      O => \snake_address[30]_i_1_n_0\
    );
\snake_address[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => data0(31),
      I1 => \write_count_reg_n_0_[0]\,
      I2 => \snake_address[31]_i_2_n_0\,
      I3 => \snake_address[29]_i_2_n_0\,
      I4 => \^m_axi_awaddr\(30),
      O => \snake_address[31]_i_1_n_0\
    );
\snake_address[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \write_count_reg_n_0_[3]\,
      I1 => \write_count_reg_n_0_[1]\,
      I2 => \write_count_reg_n_0_[2]\,
      I3 => \write_count_reg_n_0_[5]\,
      I4 => \write_count_reg_n_0_[4]\,
      I5 => \write_count_reg_n_0_[6]\,
      O => \snake_address[31]_i_2_n_0\
    );
\snake_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(10),
      Q => \^m_axi_awaddr\(9),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(11),
      Q => \^m_axi_awaddr\(10),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(12),
      Q => \^m_axi_awaddr\(11),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(13),
      Q => \^m_axi_awaddr\(12),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(14),
      Q => \^m_axi_awaddr\(13),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(15),
      Q => \^m_axi_awaddr\(14),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(16),
      Q => \^m_axi_awaddr\(15),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(17),
      Q => \^m_axi_awaddr\(16),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(18),
      Q => \^m_axi_awaddr\(17),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(19),
      Q => \^m_axi_awaddr\(18),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(1),
      Q => \^m_axi_awaddr\(0),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(20),
      Q => \^m_axi_awaddr\(19),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(21),
      Q => \^m_axi_awaddr\(20),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(22),
      Q => \^m_axi_awaddr\(21),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(23),
      Q => \^m_axi_awaddr\(22),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(24),
      Q => \^m_axi_awaddr\(23),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(25),
      Q => \^m_axi_awaddr\(24),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(26),
      Q => \^m_axi_awaddr\(25),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(27),
      Q => \^m_axi_awaddr\(26),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(28),
      Q => \^m_axi_awaddr\(27),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(29),
      Q => \^m_axi_awaddr\(28),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(2),
      Q => \^m_axi_awaddr\(1),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \snake_address[30]_i_1_n_0\,
      Q => \^m_axi_awaddr\(29),
      R => '0'
    );
\snake_address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \snake_address[31]_i_1_n_0\,
      Q => \^m_axi_awaddr\(30),
      R => '0'
    );
\snake_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(3),
      Q => \^m_axi_awaddr\(2),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(4),
      Q => \^m_axi_awaddr\(3),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(5),
      Q => \^m_axi_awaddr\(4),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(6),
      Q => \^m_axi_awaddr\(5),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(7),
      Q => \^m_axi_awaddr\(6),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(8),
      Q => \^m_axi_awaddr\(7),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_address[29]_i_2_n_0\,
      D => data0(9),
      Q => \^m_axi_awaddr\(8),
      R => \snake_address[29]_i_1_n_0\
    );
\snake_payload[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => food_valid_out,
      I1 => \write_count_reg_n_0_[0]\,
      I2 => size(0),
      I3 => \snake_address[31]_i_2_n_0\,
      I4 => \snake_y_ff_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\snake_payload[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \snake_x_ff_reg_n_0_[3]\,
      I1 => \snake_address[31]_i_2_n_0\,
      O => p_1_in(10)
    );
\snake_payload[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \snake_x_ff_reg_n_0_[4]\,
      I1 => \snake_address[31]_i_2_n_0\,
      O => p_1_in(11)
    );
\snake_payload[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \snake_x_ff_reg_n_0_[5]\,
      I1 => \snake_address[31]_i_2_n_0\,
      O => p_1_in(12)
    );
\snake_payload[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \snake_x_ff_reg_n_0_[6]\,
      I1 => \snake_address[31]_i_2_n_0\,
      O => p_1_in(13)
    );
\snake_payload[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \snake_address[29]_i_3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I2 => snake_txn_state(1),
      O => snake_payload
    );
\snake_payload[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \snake_x_ff_reg_n_0_[7]\,
      I1 => \snake_address[31]_i_2_n_0\,
      O => p_1_in(14)
    );
\snake_payload[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => size(1),
      I1 => \write_count_reg_n_0_[0]\,
      I2 => \snake_address[31]_i_2_n_0\,
      I3 => \snake_y_ff_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\snake_payload[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => size(2),
      I1 => \write_count_reg_n_0_[0]\,
      I2 => \snake_address[31]_i_2_n_0\,
      I3 => \snake_y_ff_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\snake_payload[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => size(3),
      I1 => \write_count_reg_n_0_[0]\,
      I2 => \snake_address[31]_i_2_n_0\,
      I3 => \snake_y_ff_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\snake_payload[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => size(4),
      I1 => \write_count_reg_n_0_[0]\,
      I2 => \snake_address[31]_i_2_n_0\,
      I3 => \snake_y_ff_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\snake_payload[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => size(5),
      I1 => \write_count_reg_n_0_[0]\,
      I2 => \snake_address[31]_i_2_n_0\,
      I3 => \snake_y_ff_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\snake_payload[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \snake_y_ff_reg_n_0_[6]\,
      I1 => \snake_address[31]_i_2_n_0\,
      O => p_1_in(6)
    );
\snake_payload[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \snake_x_ff_reg_n_0_[0]\,
      I1 => \snake_address[31]_i_2_n_0\,
      O => p_1_in(7)
    );
\snake_payload[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \snake_x_ff_reg_n_0_[1]\,
      I1 => \snake_address[31]_i_2_n_0\,
      O => p_1_in(8)
    );
\snake_payload[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \snake_x_ff_reg_n_0_[2]\,
      I1 => \snake_address[31]_i_2_n_0\,
      O => p_1_in(9)
    );
\snake_payload_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(0),
      Q => M_AXI_WDATA(0),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(10),
      Q => M_AXI_WDATA(10),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(11),
      Q => M_AXI_WDATA(11),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(12),
      Q => M_AXI_WDATA(12),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(13),
      Q => M_AXI_WDATA(13),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(14),
      Q => M_AXI_WDATA(14),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(1),
      Q => M_AXI_WDATA(1),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(2),
      Q => M_AXI_WDATA(2),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(3),
      Q => M_AXI_WDATA(3),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(4),
      Q => M_AXI_WDATA(4),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(5),
      Q => M_AXI_WDATA(5),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(6),
      Q => M_AXI_WDATA(6),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(7),
      Q => M_AXI_WDATA(7),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(8),
      Q => M_AXI_WDATA(8),
      R => axi_awvalid_i_1_n_0
    );
\snake_payload_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => snake_payload,
      D => p_1_in(9),
      Q => M_AXI_WDATA(9),
      R => axi_awvalid_i_1_n_0
    );
snake_top: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_top_0
     port map (
      clk => go_signal_pulse,
      food_received => slv_reg_payload(0),
      food_valid_out => food_valid_out,
      input_dir(1 downto 0) => input_dir(1 downto 0),
      new_food_x(7 downto 0) => slv_reg_payload(15 downto 8),
      new_food_y(6 downto 0) => slv_reg_payload(7 downto 1),
      resetn => aresetn,
      size_out(5 downto 0) => size(5 downto 0),
      snake_x_out(511 downto 0) => snake_x(511 downto 0),
      snake_y_out(447 downto 0) => snake_y(447 downto 0)
    );
snake_top_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_signal_ff,
      I1 => go_signal_ff2,
      O => go_signal_pulse
    );
\snake_x_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[8]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(0),
      O => \snake_x_ff[0]_i_1_n_0\
    );
\snake_x_ff[100]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[108]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(100),
      O => \snake_x_ff[100]_i_1_n_0\
    );
\snake_x_ff[101]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[109]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(101),
      O => \snake_x_ff[101]_i_1_n_0\
    );
\snake_x_ff[102]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[110]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(102),
      O => \snake_x_ff[102]_i_1_n_0\
    );
\snake_x_ff[103]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[111]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(103),
      O => \snake_x_ff[103]_i_1_n_0\
    );
\snake_x_ff[104]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[112]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(104),
      O => \snake_x_ff[104]_i_1_n_0\
    );
\snake_x_ff[105]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[113]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(105),
      O => \snake_x_ff[105]_i_1_n_0\
    );
\snake_x_ff[106]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[114]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(106),
      O => \snake_x_ff[106]_i_1_n_0\
    );
\snake_x_ff[107]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[115]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(107),
      O => \snake_x_ff[107]_i_1_n_0\
    );
\snake_x_ff[108]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[116]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(108),
      O => \snake_x_ff[108]_i_1_n_0\
    );
\snake_x_ff[109]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[117]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(109),
      O => \snake_x_ff[109]_i_1_n_0\
    );
\snake_x_ff[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[18]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(10),
      O => \snake_x_ff[10]_i_1_n_0\
    );
\snake_x_ff[110]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[118]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(110),
      O => \snake_x_ff[110]_i_1_n_0\
    );
\snake_x_ff[111]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[119]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(111),
      O => \snake_x_ff[111]_i_1_n_0\
    );
\snake_x_ff[112]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[120]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(112),
      O => \snake_x_ff[112]_i_1_n_0\
    );
\snake_x_ff[113]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[121]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(113),
      O => \snake_x_ff[113]_i_1_n_0\
    );
\snake_x_ff[114]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[122]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(114),
      O => \snake_x_ff[114]_i_1_n_0\
    );
\snake_x_ff[115]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[123]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(115),
      O => \snake_x_ff[115]_i_1_n_0\
    );
\snake_x_ff[116]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[124]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(116),
      O => \snake_x_ff[116]_i_1_n_0\
    );
\snake_x_ff[117]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[125]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(117),
      O => \snake_x_ff[117]_i_1_n_0\
    );
\snake_x_ff[118]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[126]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(118),
      O => \snake_x_ff[118]_i_1_n_0\
    );
\snake_x_ff[119]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[127]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(119),
      O => \snake_x_ff[119]_i_1_n_0\
    );
\snake_x_ff[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[19]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(11),
      O => \snake_x_ff[11]_i_1_n_0\
    );
\snake_x_ff[120]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[128]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(120),
      O => \snake_x_ff[120]_i_1_n_0\
    );
\snake_x_ff[121]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[129]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(121),
      O => \snake_x_ff[121]_i_1_n_0\
    );
\snake_x_ff[122]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[130]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(122),
      O => \snake_x_ff[122]_i_1_n_0\
    );
\snake_x_ff[123]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[131]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(123),
      O => \snake_x_ff[123]_i_1_n_0\
    );
\snake_x_ff[124]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[132]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(124),
      O => \snake_x_ff[124]_i_1_n_0\
    );
\snake_x_ff[125]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[133]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(125),
      O => \snake_x_ff[125]_i_1_n_0\
    );
\snake_x_ff[126]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[134]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(126),
      O => \snake_x_ff[126]_i_1_n_0\
    );
\snake_x_ff[127]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[135]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(127),
      O => \snake_x_ff[127]_i_1_n_0\
    );
\snake_x_ff[128]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[136]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(128),
      O => \snake_x_ff[128]_i_1_n_0\
    );
\snake_x_ff[129]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[137]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(129),
      O => \snake_x_ff[129]_i_1_n_0\
    );
\snake_x_ff[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[20]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(12),
      O => \snake_x_ff[12]_i_1_n_0\
    );
\snake_x_ff[130]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[138]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(130),
      O => \snake_x_ff[130]_i_1_n_0\
    );
\snake_x_ff[131]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[139]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(131),
      O => \snake_x_ff[131]_i_1_n_0\
    );
\snake_x_ff[132]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[140]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(132),
      O => \snake_x_ff[132]_i_1_n_0\
    );
\snake_x_ff[133]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[141]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(133),
      O => \snake_x_ff[133]_i_1_n_0\
    );
\snake_x_ff[134]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[142]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(134),
      O => \snake_x_ff[134]_i_1_n_0\
    );
\snake_x_ff[135]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[143]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(135),
      O => \snake_x_ff[135]_i_1_n_0\
    );
\snake_x_ff[136]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[144]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(136),
      O => \snake_x_ff[136]_i_1_n_0\
    );
\snake_x_ff[137]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[145]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(137),
      O => \snake_x_ff[137]_i_1_n_0\
    );
\snake_x_ff[138]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[146]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(138),
      O => \snake_x_ff[138]_i_1_n_0\
    );
\snake_x_ff[139]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[147]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(139),
      O => \snake_x_ff[139]_i_1_n_0\
    );
\snake_x_ff[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[21]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(13),
      O => \snake_x_ff[13]_i_1_n_0\
    );
\snake_x_ff[140]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[148]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(140),
      O => \snake_x_ff[140]_i_1_n_0\
    );
\snake_x_ff[141]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[149]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(141),
      O => \snake_x_ff[141]_i_1_n_0\
    );
\snake_x_ff[142]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[150]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(142),
      O => \snake_x_ff[142]_i_1_n_0\
    );
\snake_x_ff[143]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[151]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(143),
      O => \snake_x_ff[143]_i_1_n_0\
    );
\snake_x_ff[144]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[152]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(144),
      O => \snake_x_ff[144]_i_1_n_0\
    );
\snake_x_ff[145]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[153]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(145),
      O => \snake_x_ff[145]_i_1_n_0\
    );
\snake_x_ff[146]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[154]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(146),
      O => \snake_x_ff[146]_i_1_n_0\
    );
\snake_x_ff[147]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[155]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(147),
      O => \snake_x_ff[147]_i_1_n_0\
    );
\snake_x_ff[148]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[156]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(148),
      O => \snake_x_ff[148]_i_1_n_0\
    );
\snake_x_ff[149]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[157]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(149),
      O => \snake_x_ff[149]_i_1_n_0\
    );
\snake_x_ff[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[22]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(14),
      O => \snake_x_ff[14]_i_1_n_0\
    );
\snake_x_ff[150]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[158]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(150),
      O => \snake_x_ff[150]_i_1_n_0\
    );
\snake_x_ff[151]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[159]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(151),
      O => \snake_x_ff[151]_i_1_n_0\
    );
\snake_x_ff[152]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[160]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(152),
      O => \snake_x_ff[152]_i_1_n_0\
    );
\snake_x_ff[153]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[161]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(153),
      O => \snake_x_ff[153]_i_1_n_0\
    );
\snake_x_ff[154]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[162]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(154),
      O => \snake_x_ff[154]_i_1_n_0\
    );
\snake_x_ff[155]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[163]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(155),
      O => \snake_x_ff[155]_i_1_n_0\
    );
\snake_x_ff[156]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[164]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(156),
      O => \snake_x_ff[156]_i_1_n_0\
    );
\snake_x_ff[157]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[165]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(157),
      O => \snake_x_ff[157]_i_1_n_0\
    );
\snake_x_ff[158]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[166]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(158),
      O => \snake_x_ff[158]_i_1_n_0\
    );
\snake_x_ff[159]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[167]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(159),
      O => \snake_x_ff[159]_i_1_n_0\
    );
\snake_x_ff[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[23]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(15),
      O => \snake_x_ff[15]_i_1_n_0\
    );
\snake_x_ff[160]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[168]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(160),
      O => \snake_x_ff[160]_i_1_n_0\
    );
\snake_x_ff[161]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[169]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(161),
      O => \snake_x_ff[161]_i_1_n_0\
    );
\snake_x_ff[162]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[170]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(162),
      O => \snake_x_ff[162]_i_1_n_0\
    );
\snake_x_ff[163]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[171]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(163),
      O => \snake_x_ff[163]_i_1_n_0\
    );
\snake_x_ff[164]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[172]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(164),
      O => \snake_x_ff[164]_i_1_n_0\
    );
\snake_x_ff[165]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[173]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(165),
      O => \snake_x_ff[165]_i_1_n_0\
    );
\snake_x_ff[166]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[174]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(166),
      O => \snake_x_ff[166]_i_1_n_0\
    );
\snake_x_ff[167]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[175]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(167),
      O => \snake_x_ff[167]_i_1_n_0\
    );
\snake_x_ff[168]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[176]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(168),
      O => \snake_x_ff[168]_i_1_n_0\
    );
\snake_x_ff[169]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[177]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(169),
      O => \snake_x_ff[169]_i_1_n_0\
    );
\snake_x_ff[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[24]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(16),
      O => \snake_x_ff[16]_i_1_n_0\
    );
\snake_x_ff[170]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[178]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(170),
      O => \snake_x_ff[170]_i_1_n_0\
    );
\snake_x_ff[171]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[179]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(171),
      O => \snake_x_ff[171]_i_1_n_0\
    );
\snake_x_ff[172]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[180]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(172),
      O => \snake_x_ff[172]_i_1_n_0\
    );
\snake_x_ff[173]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[181]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(173),
      O => \snake_x_ff[173]_i_1_n_0\
    );
\snake_x_ff[174]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[182]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(174),
      O => \snake_x_ff[174]_i_1_n_0\
    );
\snake_x_ff[175]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[183]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(175),
      O => \snake_x_ff[175]_i_1_n_0\
    );
\snake_x_ff[176]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[184]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(176),
      O => \snake_x_ff[176]_i_1_n_0\
    );
\snake_x_ff[177]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[185]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(177),
      O => \snake_x_ff[177]_i_1_n_0\
    );
\snake_x_ff[178]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[186]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(178),
      O => \snake_x_ff[178]_i_1_n_0\
    );
\snake_x_ff[179]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[187]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(179),
      O => \snake_x_ff[179]_i_1_n_0\
    );
\snake_x_ff[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[25]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(17),
      O => \snake_x_ff[17]_i_1_n_0\
    );
\snake_x_ff[180]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[188]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(180),
      O => \snake_x_ff[180]_i_1_n_0\
    );
\snake_x_ff[181]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[189]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(181),
      O => \snake_x_ff[181]_i_1_n_0\
    );
\snake_x_ff[182]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[190]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(182),
      O => \snake_x_ff[182]_i_1_n_0\
    );
\snake_x_ff[183]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[191]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(183),
      O => \snake_x_ff[183]_i_1_n_0\
    );
\snake_x_ff[184]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[192]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(184),
      O => \snake_x_ff[184]_i_1_n_0\
    );
\snake_x_ff[185]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[193]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(185),
      O => \snake_x_ff[185]_i_1_n_0\
    );
\snake_x_ff[186]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[194]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(186),
      O => \snake_x_ff[186]_i_1_n_0\
    );
\snake_x_ff[187]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[195]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(187),
      O => \snake_x_ff[187]_i_1_n_0\
    );
\snake_x_ff[188]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[196]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(188),
      O => \snake_x_ff[188]_i_1_n_0\
    );
\snake_x_ff[189]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[197]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(189),
      O => \snake_x_ff[189]_i_1_n_0\
    );
\snake_x_ff[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[26]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(18),
      O => \snake_x_ff[18]_i_1_n_0\
    );
\snake_x_ff[190]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[198]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(190),
      O => \snake_x_ff[190]_i_1_n_0\
    );
\snake_x_ff[191]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[199]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(191),
      O => \snake_x_ff[191]_i_1_n_0\
    );
\snake_x_ff[192]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[200]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(192),
      O => \snake_x_ff[192]_i_1_n_0\
    );
\snake_x_ff[193]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[201]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(193),
      O => \snake_x_ff[193]_i_1_n_0\
    );
\snake_x_ff[194]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[202]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(194),
      O => \snake_x_ff[194]_i_1_n_0\
    );
\snake_x_ff[195]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[203]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(195),
      O => \snake_x_ff[195]_i_1_n_0\
    );
\snake_x_ff[196]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[204]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(196),
      O => \snake_x_ff[196]_i_1_n_0\
    );
\snake_x_ff[197]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[205]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(197),
      O => \snake_x_ff[197]_i_1_n_0\
    );
\snake_x_ff[198]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[206]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(198),
      O => \snake_x_ff[198]_i_1_n_0\
    );
\snake_x_ff[199]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[207]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(199),
      O => \snake_x_ff[199]_i_1_n_0\
    );
\snake_x_ff[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[27]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(19),
      O => \snake_x_ff[19]_i_1_n_0\
    );
\snake_x_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[9]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(1),
      O => \snake_x_ff[1]_i_1_n_0\
    );
\snake_x_ff[200]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[208]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(200),
      O => \snake_x_ff[200]_i_1_n_0\
    );
\snake_x_ff[201]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[209]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(201),
      O => \snake_x_ff[201]_i_1_n_0\
    );
\snake_x_ff[202]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[210]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(202),
      O => \snake_x_ff[202]_i_1_n_0\
    );
\snake_x_ff[203]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[211]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(203),
      O => \snake_x_ff[203]_i_1_n_0\
    );
\snake_x_ff[204]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[212]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(204),
      O => \snake_x_ff[204]_i_1_n_0\
    );
\snake_x_ff[205]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[213]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(205),
      O => \snake_x_ff[205]_i_1_n_0\
    );
\snake_x_ff[206]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[214]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(206),
      O => \snake_x_ff[206]_i_1_n_0\
    );
\snake_x_ff[207]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[215]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(207),
      O => \snake_x_ff[207]_i_1_n_0\
    );
\snake_x_ff[208]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[216]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(208),
      O => \snake_x_ff[208]_i_1_n_0\
    );
\snake_x_ff[209]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[217]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(209),
      O => \snake_x_ff[209]_i_1_n_0\
    );
\snake_x_ff[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[28]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(20),
      O => \snake_x_ff[20]_i_1_n_0\
    );
\snake_x_ff[210]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[218]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(210),
      O => \snake_x_ff[210]_i_1_n_0\
    );
\snake_x_ff[211]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[219]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(211),
      O => \snake_x_ff[211]_i_1_n_0\
    );
\snake_x_ff[212]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[220]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(212),
      O => \snake_x_ff[212]_i_1_n_0\
    );
\snake_x_ff[213]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[221]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(213),
      O => \snake_x_ff[213]_i_1_n_0\
    );
\snake_x_ff[214]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[222]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(214),
      O => \snake_x_ff[214]_i_1_n_0\
    );
\snake_x_ff[215]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[223]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(215),
      O => \snake_x_ff[215]_i_1_n_0\
    );
\snake_x_ff[216]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[224]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(216),
      O => \snake_x_ff[216]_i_1_n_0\
    );
\snake_x_ff[217]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[225]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(217),
      O => \snake_x_ff[217]_i_1_n_0\
    );
\snake_x_ff[218]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[226]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(218),
      O => \snake_x_ff[218]_i_1_n_0\
    );
\snake_x_ff[219]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[227]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(219),
      O => \snake_x_ff[219]_i_1_n_0\
    );
\snake_x_ff[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[29]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(21),
      O => \snake_x_ff[21]_i_1_n_0\
    );
\snake_x_ff[220]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[228]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(220),
      O => \snake_x_ff[220]_i_1_n_0\
    );
\snake_x_ff[221]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[229]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(221),
      O => \snake_x_ff[221]_i_1_n_0\
    );
\snake_x_ff[222]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[230]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(222),
      O => \snake_x_ff[222]_i_1_n_0\
    );
\snake_x_ff[223]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[231]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(223),
      O => \snake_x_ff[223]_i_1_n_0\
    );
\snake_x_ff[224]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[232]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(224),
      O => \snake_x_ff[224]_i_1_n_0\
    );
\snake_x_ff[225]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[233]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(225),
      O => \snake_x_ff[225]_i_1_n_0\
    );
\snake_x_ff[226]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[234]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(226),
      O => \snake_x_ff[226]_i_1_n_0\
    );
\snake_x_ff[227]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[235]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(227),
      O => \snake_x_ff[227]_i_1_n_0\
    );
\snake_x_ff[228]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[236]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(228),
      O => \snake_x_ff[228]_i_1_n_0\
    );
\snake_x_ff[229]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[237]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(229),
      O => \snake_x_ff[229]_i_1_n_0\
    );
\snake_x_ff[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[30]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(22),
      O => \snake_x_ff[22]_i_1_n_0\
    );
\snake_x_ff[230]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[238]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(230),
      O => \snake_x_ff[230]_i_1_n_0\
    );
\snake_x_ff[231]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[239]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(231),
      O => \snake_x_ff[231]_i_1_n_0\
    );
\snake_x_ff[232]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[240]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(232),
      O => \snake_x_ff[232]_i_1_n_0\
    );
\snake_x_ff[233]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[241]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(233),
      O => \snake_x_ff[233]_i_1_n_0\
    );
\snake_x_ff[234]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[242]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(234),
      O => \snake_x_ff[234]_i_1_n_0\
    );
\snake_x_ff[235]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[243]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(235),
      O => \snake_x_ff[235]_i_1_n_0\
    );
\snake_x_ff[236]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[244]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(236),
      O => \snake_x_ff[236]_i_1_n_0\
    );
\snake_x_ff[237]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[245]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(237),
      O => \snake_x_ff[237]_i_1_n_0\
    );
\snake_x_ff[238]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[246]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(238),
      O => \snake_x_ff[238]_i_1_n_0\
    );
\snake_x_ff[239]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[247]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(239),
      O => \snake_x_ff[239]_i_1_n_0\
    );
\snake_x_ff[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[31]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(23),
      O => \snake_x_ff[23]_i_1_n_0\
    );
\snake_x_ff[240]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[248]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(240),
      O => \snake_x_ff[240]_i_1_n_0\
    );
\snake_x_ff[241]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[249]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(241),
      O => \snake_x_ff[241]_i_1_n_0\
    );
\snake_x_ff[242]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[250]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(242),
      O => \snake_x_ff[242]_i_1_n_0\
    );
\snake_x_ff[243]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[251]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(243),
      O => \snake_x_ff[243]_i_1_n_0\
    );
\snake_x_ff[244]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[252]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(244),
      O => \snake_x_ff[244]_i_1_n_0\
    );
\snake_x_ff[245]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[253]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(245),
      O => \snake_x_ff[245]_i_1_n_0\
    );
\snake_x_ff[246]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[254]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(246),
      O => \snake_x_ff[246]_i_1_n_0\
    );
\snake_x_ff[247]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[255]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(247),
      O => \snake_x_ff[247]_i_1_n_0\
    );
\snake_x_ff[248]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[256]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(248),
      O => \snake_x_ff[248]_i_1_n_0\
    );
\snake_x_ff[249]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[257]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(249),
      O => \snake_x_ff[249]_i_1_n_0\
    );
\snake_x_ff[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[32]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(24),
      O => \snake_x_ff[24]_i_1_n_0\
    );
\snake_x_ff[250]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[258]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(250),
      O => \snake_x_ff[250]_i_1_n_0\
    );
\snake_x_ff[251]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[259]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(251),
      O => \snake_x_ff[251]_i_1_n_0\
    );
\snake_x_ff[252]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[260]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(252),
      O => \snake_x_ff[252]_i_1_n_0\
    );
\snake_x_ff[253]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[261]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(253),
      O => \snake_x_ff[253]_i_1_n_0\
    );
\snake_x_ff[254]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[262]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(254),
      O => \snake_x_ff[254]_i_1_n_0\
    );
\snake_x_ff[255]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[263]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(255),
      O => \snake_x_ff[255]_i_1_n_0\
    );
\snake_x_ff[256]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[264]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(256),
      O => \snake_x_ff[256]_i_1_n_0\
    );
\snake_x_ff[257]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[265]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(257),
      O => \snake_x_ff[257]_i_1_n_0\
    );
\snake_x_ff[258]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[266]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(258),
      O => \snake_x_ff[258]_i_1_n_0\
    );
\snake_x_ff[259]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[267]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(259),
      O => \snake_x_ff[259]_i_1_n_0\
    );
\snake_x_ff[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[33]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(25),
      O => \snake_x_ff[25]_i_1_n_0\
    );
\snake_x_ff[260]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[268]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(260),
      O => \snake_x_ff[260]_i_1_n_0\
    );
\snake_x_ff[261]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[269]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(261),
      O => \snake_x_ff[261]_i_1_n_0\
    );
\snake_x_ff[262]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[270]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(262),
      O => \snake_x_ff[262]_i_1_n_0\
    );
\snake_x_ff[263]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[271]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(263),
      O => \snake_x_ff[263]_i_1_n_0\
    );
\snake_x_ff[264]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[272]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(264),
      O => \snake_x_ff[264]_i_1_n_0\
    );
\snake_x_ff[265]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[273]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(265),
      O => \snake_x_ff[265]_i_1_n_0\
    );
\snake_x_ff[266]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[274]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(266),
      O => \snake_x_ff[266]_i_1_n_0\
    );
\snake_x_ff[267]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[275]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(267),
      O => \snake_x_ff[267]_i_1_n_0\
    );
\snake_x_ff[268]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[276]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(268),
      O => \snake_x_ff[268]_i_1_n_0\
    );
\snake_x_ff[269]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[277]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(269),
      O => \snake_x_ff[269]_i_1_n_0\
    );
\snake_x_ff[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[34]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(26),
      O => \snake_x_ff[26]_i_1_n_0\
    );
\snake_x_ff[270]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[278]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(270),
      O => \snake_x_ff[270]_i_1_n_0\
    );
\snake_x_ff[271]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[279]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(271),
      O => \snake_x_ff[271]_i_1_n_0\
    );
\snake_x_ff[272]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[280]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(272),
      O => \snake_x_ff[272]_i_1_n_0\
    );
\snake_x_ff[273]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[281]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(273),
      O => \snake_x_ff[273]_i_1_n_0\
    );
\snake_x_ff[274]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[282]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(274),
      O => \snake_x_ff[274]_i_1_n_0\
    );
\snake_x_ff[275]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[283]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(275),
      O => \snake_x_ff[275]_i_1_n_0\
    );
\snake_x_ff[276]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[284]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(276),
      O => \snake_x_ff[276]_i_1_n_0\
    );
\snake_x_ff[277]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[285]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(277),
      O => \snake_x_ff[277]_i_1_n_0\
    );
\snake_x_ff[278]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[286]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(278),
      O => \snake_x_ff[278]_i_1_n_0\
    );
\snake_x_ff[279]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[287]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(279),
      O => \snake_x_ff[279]_i_1_n_0\
    );
\snake_x_ff[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[35]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(27),
      O => \snake_x_ff[27]_i_1_n_0\
    );
\snake_x_ff[280]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[288]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(280),
      O => \snake_x_ff[280]_i_1_n_0\
    );
\snake_x_ff[281]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[289]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(281),
      O => \snake_x_ff[281]_i_1_n_0\
    );
\snake_x_ff[282]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[290]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(282),
      O => \snake_x_ff[282]_i_1_n_0\
    );
\snake_x_ff[283]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[291]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(283),
      O => \snake_x_ff[283]_i_1_n_0\
    );
\snake_x_ff[284]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[292]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(284),
      O => \snake_x_ff[284]_i_1_n_0\
    );
\snake_x_ff[285]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[293]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(285),
      O => \snake_x_ff[285]_i_1_n_0\
    );
\snake_x_ff[286]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[294]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(286),
      O => \snake_x_ff[286]_i_1_n_0\
    );
\snake_x_ff[287]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[295]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(287),
      O => \snake_x_ff[287]_i_1_n_0\
    );
\snake_x_ff[288]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[296]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(288),
      O => \snake_x_ff[288]_i_1_n_0\
    );
\snake_x_ff[289]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[297]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(289),
      O => \snake_x_ff[289]_i_1_n_0\
    );
\snake_x_ff[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[36]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(28),
      O => \snake_x_ff[28]_i_1_n_0\
    );
\snake_x_ff[290]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[298]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(290),
      O => \snake_x_ff[290]_i_1_n_0\
    );
\snake_x_ff[291]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[299]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(291),
      O => \snake_x_ff[291]_i_1_n_0\
    );
\snake_x_ff[292]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[300]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(292),
      O => \snake_x_ff[292]_i_1_n_0\
    );
\snake_x_ff[293]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[301]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(293),
      O => \snake_x_ff[293]_i_1_n_0\
    );
\snake_x_ff[294]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[302]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(294),
      O => \snake_x_ff[294]_i_1_n_0\
    );
\snake_x_ff[295]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[303]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(295),
      O => \snake_x_ff[295]_i_1_n_0\
    );
\snake_x_ff[296]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[304]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(296),
      O => \snake_x_ff[296]_i_1_n_0\
    );
\snake_x_ff[297]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[305]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(297),
      O => \snake_x_ff[297]_i_1_n_0\
    );
\snake_x_ff[298]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[306]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(298),
      O => \snake_x_ff[298]_i_1_n_0\
    );
\snake_x_ff[299]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[307]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(299),
      O => \snake_x_ff[299]_i_1_n_0\
    );
\snake_x_ff[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[37]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(29),
      O => \snake_x_ff[29]_i_1_n_0\
    );
\snake_x_ff[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[10]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(2),
      O => \snake_x_ff[2]_i_1_n_0\
    );
\snake_x_ff[300]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[308]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(300),
      O => \snake_x_ff[300]_i_1_n_0\
    );
\snake_x_ff[301]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[309]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(301),
      O => \snake_x_ff[301]_i_1_n_0\
    );
\snake_x_ff[302]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[310]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(302),
      O => \snake_x_ff[302]_i_1_n_0\
    );
\snake_x_ff[303]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[311]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(303),
      O => \snake_x_ff[303]_i_1_n_0\
    );
\snake_x_ff[304]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[312]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(304),
      O => \snake_x_ff[304]_i_1_n_0\
    );
\snake_x_ff[305]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[313]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(305),
      O => \snake_x_ff[305]_i_1_n_0\
    );
\snake_x_ff[306]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[314]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(306),
      O => \snake_x_ff[306]_i_1_n_0\
    );
\snake_x_ff[307]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[315]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(307),
      O => \snake_x_ff[307]_i_1_n_0\
    );
\snake_x_ff[308]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[316]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(308),
      O => \snake_x_ff[308]_i_1_n_0\
    );
\snake_x_ff[309]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[317]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(309),
      O => \snake_x_ff[309]_i_1_n_0\
    );
\snake_x_ff[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[38]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(30),
      O => \snake_x_ff[30]_i_1_n_0\
    );
\snake_x_ff[310]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[318]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(310),
      O => \snake_x_ff[310]_i_1_n_0\
    );
\snake_x_ff[311]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[319]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(311),
      O => \snake_x_ff[311]_i_1_n_0\
    );
\snake_x_ff[312]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[320]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(312),
      O => \snake_x_ff[312]_i_1_n_0\
    );
\snake_x_ff[313]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[321]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(313),
      O => \snake_x_ff[313]_i_1_n_0\
    );
\snake_x_ff[314]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[322]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(314),
      O => \snake_x_ff[314]_i_1_n_0\
    );
\snake_x_ff[315]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[323]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(315),
      O => \snake_x_ff[315]_i_1_n_0\
    );
\snake_x_ff[316]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[324]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(316),
      O => \snake_x_ff[316]_i_1_n_0\
    );
\snake_x_ff[317]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[325]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(317),
      O => \snake_x_ff[317]_i_1_n_0\
    );
\snake_x_ff[318]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[326]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(318),
      O => \snake_x_ff[318]_i_1_n_0\
    );
\snake_x_ff[319]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[327]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(319),
      O => \snake_x_ff[319]_i_1_n_0\
    );
\snake_x_ff[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[39]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(31),
      O => \snake_x_ff[31]_i_1_n_0\
    );
\snake_x_ff[320]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[328]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(320),
      O => \snake_x_ff[320]_i_1_n_0\
    );
\snake_x_ff[321]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[329]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(321),
      O => \snake_x_ff[321]_i_1_n_0\
    );
\snake_x_ff[322]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[330]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(322),
      O => \snake_x_ff[322]_i_1_n_0\
    );
\snake_x_ff[323]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[331]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(323),
      O => \snake_x_ff[323]_i_1_n_0\
    );
\snake_x_ff[324]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[332]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(324),
      O => \snake_x_ff[324]_i_1_n_0\
    );
\snake_x_ff[325]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[333]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(325),
      O => \snake_x_ff[325]_i_1_n_0\
    );
\snake_x_ff[326]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[334]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(326),
      O => \snake_x_ff[326]_i_1_n_0\
    );
\snake_x_ff[327]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[335]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(327),
      O => \snake_x_ff[327]_i_1_n_0\
    );
\snake_x_ff[328]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[336]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(328),
      O => \snake_x_ff[328]_i_1_n_0\
    );
\snake_x_ff[329]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[337]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(329),
      O => \snake_x_ff[329]_i_1_n_0\
    );
\snake_x_ff[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[40]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(32),
      O => \snake_x_ff[32]_i_1_n_0\
    );
\snake_x_ff[330]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[338]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(330),
      O => \snake_x_ff[330]_i_1_n_0\
    );
\snake_x_ff[331]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[339]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(331),
      O => \snake_x_ff[331]_i_1_n_0\
    );
\snake_x_ff[332]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[340]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(332),
      O => \snake_x_ff[332]_i_1_n_0\
    );
\snake_x_ff[333]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[341]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(333),
      O => \snake_x_ff[333]_i_1_n_0\
    );
\snake_x_ff[334]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[342]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(334),
      O => \snake_x_ff[334]_i_1_n_0\
    );
\snake_x_ff[335]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[343]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(335),
      O => \snake_x_ff[335]_i_1_n_0\
    );
\snake_x_ff[336]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[344]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(336),
      O => \snake_x_ff[336]_i_1_n_0\
    );
\snake_x_ff[337]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[345]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(337),
      O => \snake_x_ff[337]_i_1_n_0\
    );
\snake_x_ff[338]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[346]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(338),
      O => \snake_x_ff[338]_i_1_n_0\
    );
\snake_x_ff[339]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[347]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(339),
      O => \snake_x_ff[339]_i_1_n_0\
    );
\snake_x_ff[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[41]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(33),
      O => \snake_x_ff[33]_i_1_n_0\
    );
\snake_x_ff[340]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[348]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(340),
      O => \snake_x_ff[340]_i_1_n_0\
    );
\snake_x_ff[341]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[349]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(341),
      O => \snake_x_ff[341]_i_1_n_0\
    );
\snake_x_ff[342]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[350]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(342),
      O => \snake_x_ff[342]_i_1_n_0\
    );
\snake_x_ff[343]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[351]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(343),
      O => \snake_x_ff[343]_i_1_n_0\
    );
\snake_x_ff[344]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[352]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(344),
      O => \snake_x_ff[344]_i_1_n_0\
    );
\snake_x_ff[345]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[353]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(345),
      O => \snake_x_ff[345]_i_1_n_0\
    );
\snake_x_ff[346]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[354]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(346),
      O => \snake_x_ff[346]_i_1_n_0\
    );
\snake_x_ff[347]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[355]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(347),
      O => \snake_x_ff[347]_i_1_n_0\
    );
\snake_x_ff[348]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[356]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(348),
      O => \snake_x_ff[348]_i_1_n_0\
    );
\snake_x_ff[349]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[357]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(349),
      O => \snake_x_ff[349]_i_1_n_0\
    );
\snake_x_ff[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[42]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(34),
      O => \snake_x_ff[34]_i_1_n_0\
    );
\snake_x_ff[350]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[358]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(350),
      O => \snake_x_ff[350]_i_1_n_0\
    );
\snake_x_ff[351]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[359]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(351),
      O => \snake_x_ff[351]_i_1_n_0\
    );
\snake_x_ff[352]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[360]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(352),
      O => \snake_x_ff[352]_i_1_n_0\
    );
\snake_x_ff[353]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[361]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(353),
      O => \snake_x_ff[353]_i_1_n_0\
    );
\snake_x_ff[354]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[362]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(354),
      O => \snake_x_ff[354]_i_1_n_0\
    );
\snake_x_ff[355]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[363]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(355),
      O => \snake_x_ff[355]_i_1_n_0\
    );
\snake_x_ff[356]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[364]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(356),
      O => \snake_x_ff[356]_i_1_n_0\
    );
\snake_x_ff[357]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[365]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(357),
      O => \snake_x_ff[357]_i_1_n_0\
    );
\snake_x_ff[358]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[366]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(358),
      O => \snake_x_ff[358]_i_1_n_0\
    );
\snake_x_ff[359]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[367]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(359),
      O => \snake_x_ff[359]_i_1_n_0\
    );
\snake_x_ff[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[43]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(35),
      O => \snake_x_ff[35]_i_1_n_0\
    );
\snake_x_ff[360]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[368]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(360),
      O => \snake_x_ff[360]_i_1_n_0\
    );
\snake_x_ff[361]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[369]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(361),
      O => \snake_x_ff[361]_i_1_n_0\
    );
\snake_x_ff[362]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[370]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(362),
      O => \snake_x_ff[362]_i_1_n_0\
    );
\snake_x_ff[363]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[371]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(363),
      O => \snake_x_ff[363]_i_1_n_0\
    );
\snake_x_ff[364]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[372]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(364),
      O => \snake_x_ff[364]_i_1_n_0\
    );
\snake_x_ff[365]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[373]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(365),
      O => \snake_x_ff[365]_i_1_n_0\
    );
\snake_x_ff[366]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[374]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(366),
      O => \snake_x_ff[366]_i_1_n_0\
    );
\snake_x_ff[367]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[375]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(367),
      O => \snake_x_ff[367]_i_1_n_0\
    );
\snake_x_ff[368]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[376]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(368),
      O => \snake_x_ff[368]_i_1_n_0\
    );
\snake_x_ff[369]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[377]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(369),
      O => \snake_x_ff[369]_i_1_n_0\
    );
\snake_x_ff[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[44]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(36),
      O => \snake_x_ff[36]_i_1_n_0\
    );
\snake_x_ff[370]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[378]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(370),
      O => \snake_x_ff[370]_i_1_n_0\
    );
\snake_x_ff[371]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[379]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(371),
      O => \snake_x_ff[371]_i_1_n_0\
    );
\snake_x_ff[372]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[380]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(372),
      O => \snake_x_ff[372]_i_1_n_0\
    );
\snake_x_ff[373]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[381]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(373),
      O => \snake_x_ff[373]_i_1_n_0\
    );
\snake_x_ff[374]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[382]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(374),
      O => \snake_x_ff[374]_i_1_n_0\
    );
\snake_x_ff[375]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[383]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(375),
      O => \snake_x_ff[375]_i_1_n_0\
    );
\snake_x_ff[376]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[384]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(376),
      O => \snake_x_ff[376]_i_1_n_0\
    );
\snake_x_ff[377]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[385]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(377),
      O => \snake_x_ff[377]_i_1_n_0\
    );
\snake_x_ff[378]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[386]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(378),
      O => \snake_x_ff[378]_i_1_n_0\
    );
\snake_x_ff[379]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[387]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(379),
      O => \snake_x_ff[379]_i_1_n_0\
    );
\snake_x_ff[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[45]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(37),
      O => \snake_x_ff[37]_i_1_n_0\
    );
\snake_x_ff[380]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[388]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(380),
      O => \snake_x_ff[380]_i_1_n_0\
    );
\snake_x_ff[381]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[389]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(381),
      O => \snake_x_ff[381]_i_1_n_0\
    );
\snake_x_ff[382]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[390]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(382),
      O => \snake_x_ff[382]_i_1_n_0\
    );
\snake_x_ff[383]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[391]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(383),
      O => \snake_x_ff[383]_i_1_n_0\
    );
\snake_x_ff[384]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[392]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(384),
      O => \snake_x_ff[384]_i_1_n_0\
    );
\snake_x_ff[385]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[393]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(385),
      O => \snake_x_ff[385]_i_1_n_0\
    );
\snake_x_ff[386]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[394]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(386),
      O => \snake_x_ff[386]_i_1_n_0\
    );
\snake_x_ff[387]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[395]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(387),
      O => \snake_x_ff[387]_i_1_n_0\
    );
\snake_x_ff[388]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[396]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(388),
      O => \snake_x_ff[388]_i_1_n_0\
    );
\snake_x_ff[389]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[397]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(389),
      O => \snake_x_ff[389]_i_1_n_0\
    );
\snake_x_ff[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[46]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(38),
      O => \snake_x_ff[38]_i_1_n_0\
    );
\snake_x_ff[390]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[398]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(390),
      O => \snake_x_ff[390]_i_1_n_0\
    );
\snake_x_ff[391]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[399]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(391),
      O => \snake_x_ff[391]_i_1_n_0\
    );
\snake_x_ff[392]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[400]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(392),
      O => \snake_x_ff[392]_i_1_n_0\
    );
\snake_x_ff[393]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[401]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(393),
      O => \snake_x_ff[393]_i_1_n_0\
    );
\snake_x_ff[394]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[402]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(394),
      O => \snake_x_ff[394]_i_1_n_0\
    );
\snake_x_ff[395]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[403]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(395),
      O => \snake_x_ff[395]_i_1_n_0\
    );
\snake_x_ff[396]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[404]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(396),
      O => \snake_x_ff[396]_i_1_n_0\
    );
\snake_x_ff[397]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[405]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(397),
      O => \snake_x_ff[397]_i_1_n_0\
    );
\snake_x_ff[398]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[406]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(398),
      O => \snake_x_ff[398]_i_1_n_0\
    );
\snake_x_ff[399]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[407]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(399),
      O => \snake_x_ff[399]_i_1_n_0\
    );
\snake_x_ff[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[47]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(39),
      O => \snake_x_ff[39]_i_1_n_0\
    );
\snake_x_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[11]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(3),
      O => \snake_x_ff[3]_i_1_n_0\
    );
\snake_x_ff[400]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[408]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(400),
      O => \snake_x_ff[400]_i_1_n_0\
    );
\snake_x_ff[401]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[409]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(401),
      O => \snake_x_ff[401]_i_1_n_0\
    );
\snake_x_ff[402]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[410]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(402),
      O => \snake_x_ff[402]_i_1_n_0\
    );
\snake_x_ff[403]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[411]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(403),
      O => \snake_x_ff[403]_i_1_n_0\
    );
\snake_x_ff[404]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[412]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(404),
      O => \snake_x_ff[404]_i_1_n_0\
    );
\snake_x_ff[405]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[413]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(405),
      O => \snake_x_ff[405]_i_1_n_0\
    );
\snake_x_ff[406]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[414]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(406),
      O => \snake_x_ff[406]_i_1_n_0\
    );
\snake_x_ff[407]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[415]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(407),
      O => \snake_x_ff[407]_i_1_n_0\
    );
\snake_x_ff[408]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[416]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(408),
      O => \snake_x_ff[408]_i_1_n_0\
    );
\snake_x_ff[409]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[417]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(409),
      O => \snake_x_ff[409]_i_1_n_0\
    );
\snake_x_ff[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[48]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(40),
      O => \snake_x_ff[40]_i_1_n_0\
    );
\snake_x_ff[410]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[418]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(410),
      O => \snake_x_ff[410]_i_1_n_0\
    );
\snake_x_ff[411]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[419]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(411),
      O => \snake_x_ff[411]_i_1_n_0\
    );
\snake_x_ff[412]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[420]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(412),
      O => \snake_x_ff[412]_i_1_n_0\
    );
\snake_x_ff[413]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[421]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(413),
      O => \snake_x_ff[413]_i_1_n_0\
    );
\snake_x_ff[414]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[422]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(414),
      O => \snake_x_ff[414]_i_1_n_0\
    );
\snake_x_ff[415]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[423]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(415),
      O => \snake_x_ff[415]_i_1_n_0\
    );
\snake_x_ff[416]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[424]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(416),
      O => \snake_x_ff[416]_i_1_n_0\
    );
\snake_x_ff[417]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[425]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(417),
      O => \snake_x_ff[417]_i_1_n_0\
    );
\snake_x_ff[418]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[426]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(418),
      O => \snake_x_ff[418]_i_1_n_0\
    );
\snake_x_ff[419]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[427]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(419),
      O => \snake_x_ff[419]_i_1_n_0\
    );
\snake_x_ff[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[49]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(41),
      O => \snake_x_ff[41]_i_1_n_0\
    );
\snake_x_ff[420]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[428]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(420),
      O => \snake_x_ff[420]_i_1_n_0\
    );
\snake_x_ff[421]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[429]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(421),
      O => \snake_x_ff[421]_i_1_n_0\
    );
\snake_x_ff[422]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[430]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(422),
      O => \snake_x_ff[422]_i_1_n_0\
    );
\snake_x_ff[423]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[431]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(423),
      O => \snake_x_ff[423]_i_1_n_0\
    );
\snake_x_ff[424]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[432]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(424),
      O => \snake_x_ff[424]_i_1_n_0\
    );
\snake_x_ff[425]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[433]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(425),
      O => \snake_x_ff[425]_i_1_n_0\
    );
\snake_x_ff[426]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[434]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(426),
      O => \snake_x_ff[426]_i_1_n_0\
    );
\snake_x_ff[427]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[435]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(427),
      O => \snake_x_ff[427]_i_1_n_0\
    );
\snake_x_ff[428]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[436]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(428),
      O => \snake_x_ff[428]_i_1_n_0\
    );
\snake_x_ff[429]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[437]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(429),
      O => \snake_x_ff[429]_i_1_n_0\
    );
\snake_x_ff[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[50]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(42),
      O => \snake_x_ff[42]_i_1_n_0\
    );
\snake_x_ff[430]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[438]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(430),
      O => \snake_x_ff[430]_i_1_n_0\
    );
\snake_x_ff[431]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[439]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(431),
      O => \snake_x_ff[431]_i_1_n_0\
    );
\snake_x_ff[432]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[440]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(432),
      O => \snake_x_ff[432]_i_1_n_0\
    );
\snake_x_ff[433]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[441]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(433),
      O => \snake_x_ff[433]_i_1_n_0\
    );
\snake_x_ff[434]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[442]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(434),
      O => \snake_x_ff[434]_i_1_n_0\
    );
\snake_x_ff[435]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[443]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(435),
      O => \snake_x_ff[435]_i_1_n_0\
    );
\snake_x_ff[436]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[444]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(436),
      O => \snake_x_ff[436]_i_1_n_0\
    );
\snake_x_ff[437]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[445]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(437),
      O => \snake_x_ff[437]_i_1_n_0\
    );
\snake_x_ff[438]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[446]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(438),
      O => \snake_x_ff[438]_i_1_n_0\
    );
\snake_x_ff[439]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[447]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(439),
      O => \snake_x_ff[439]_i_1_n_0\
    );
\snake_x_ff[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[51]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(43),
      O => \snake_x_ff[43]_i_1_n_0\
    );
\snake_x_ff[440]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[448]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(440),
      O => \snake_x_ff[440]_i_1_n_0\
    );
\snake_x_ff[441]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[449]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(441),
      O => \snake_x_ff[441]_i_1_n_0\
    );
\snake_x_ff[442]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[450]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(442),
      O => \snake_x_ff[442]_i_1_n_0\
    );
\snake_x_ff[443]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[451]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(443),
      O => \snake_x_ff[443]_i_1_n_0\
    );
\snake_x_ff[444]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[452]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(444),
      O => \snake_x_ff[444]_i_1_n_0\
    );
\snake_x_ff[445]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[453]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(445),
      O => \snake_x_ff[445]_i_1_n_0\
    );
\snake_x_ff[446]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[454]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(446),
      O => \snake_x_ff[446]_i_1_n_0\
    );
\snake_x_ff[447]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[455]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(447),
      O => \snake_x_ff[447]_i_1_n_0\
    );
\snake_x_ff[448]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[456]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(448),
      O => \snake_x_ff[448]_i_1_n_0\
    );
\snake_x_ff[449]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[457]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(449),
      O => \snake_x_ff[449]_i_1_n_0\
    );
\snake_x_ff[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[52]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(44),
      O => \snake_x_ff[44]_i_1_n_0\
    );
\snake_x_ff[450]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[458]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(450),
      O => \snake_x_ff[450]_i_1_n_0\
    );
\snake_x_ff[451]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[459]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(451),
      O => \snake_x_ff[451]_i_1_n_0\
    );
\snake_x_ff[452]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[460]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(452),
      O => \snake_x_ff[452]_i_1_n_0\
    );
\snake_x_ff[453]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[461]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(453),
      O => \snake_x_ff[453]_i_1_n_0\
    );
\snake_x_ff[454]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[462]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(454),
      O => \snake_x_ff[454]_i_1_n_0\
    );
\snake_x_ff[455]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[463]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(455),
      O => \snake_x_ff[455]_i_1_n_0\
    );
\snake_x_ff[456]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[464]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(456),
      O => \snake_x_ff[456]_i_1_n_0\
    );
\snake_x_ff[457]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[465]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(457),
      O => \snake_x_ff[457]_i_1_n_0\
    );
\snake_x_ff[458]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[466]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(458),
      O => \snake_x_ff[458]_i_1_n_0\
    );
\snake_x_ff[459]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[467]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(459),
      O => \snake_x_ff[459]_i_1_n_0\
    );
\snake_x_ff[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[53]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(45),
      O => \snake_x_ff[45]_i_1_n_0\
    );
\snake_x_ff[460]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[468]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(460),
      O => \snake_x_ff[460]_i_1_n_0\
    );
\snake_x_ff[461]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[469]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(461),
      O => \snake_x_ff[461]_i_1_n_0\
    );
\snake_x_ff[462]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[470]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(462),
      O => \snake_x_ff[462]_i_1_n_0\
    );
\snake_x_ff[463]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[471]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(463),
      O => \snake_x_ff[463]_i_1_n_0\
    );
\snake_x_ff[464]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[472]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(464),
      O => \snake_x_ff[464]_i_1_n_0\
    );
\snake_x_ff[465]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[473]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(465),
      O => \snake_x_ff[465]_i_1_n_0\
    );
\snake_x_ff[466]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[474]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(466),
      O => \snake_x_ff[466]_i_1_n_0\
    );
\snake_x_ff[467]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[475]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(467),
      O => \snake_x_ff[467]_i_1_n_0\
    );
\snake_x_ff[468]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[476]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(468),
      O => \snake_x_ff[468]_i_1_n_0\
    );
\snake_x_ff[469]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[477]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(469),
      O => \snake_x_ff[469]_i_1_n_0\
    );
\snake_x_ff[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[54]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(46),
      O => \snake_x_ff[46]_i_1_n_0\
    );
\snake_x_ff[470]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[478]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(470),
      O => \snake_x_ff[470]_i_1_n_0\
    );
\snake_x_ff[471]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[479]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(471),
      O => \snake_x_ff[471]_i_1_n_0\
    );
\snake_x_ff[472]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[480]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(472),
      O => \snake_x_ff[472]_i_1_n_0\
    );
\snake_x_ff[473]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[481]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(473),
      O => \snake_x_ff[473]_i_1_n_0\
    );
\snake_x_ff[474]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[482]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(474),
      O => \snake_x_ff[474]_i_1_n_0\
    );
\snake_x_ff[475]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[483]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(475),
      O => \snake_x_ff[475]_i_1_n_0\
    );
\snake_x_ff[476]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[484]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(476),
      O => \snake_x_ff[476]_i_1_n_0\
    );
\snake_x_ff[477]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[485]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(477),
      O => \snake_x_ff[477]_i_1_n_0\
    );
\snake_x_ff[478]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[486]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(478),
      O => \snake_x_ff[478]_i_1_n_0\
    );
\snake_x_ff[479]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[487]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(479),
      O => \snake_x_ff[479]_i_1_n_0\
    );
\snake_x_ff[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[55]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(47),
      O => \snake_x_ff[47]_i_1_n_0\
    );
\snake_x_ff[480]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[488]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(480),
      O => \snake_x_ff[480]_i_1_n_0\
    );
\snake_x_ff[481]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[489]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(481),
      O => \snake_x_ff[481]_i_1_n_0\
    );
\snake_x_ff[482]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[490]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(482),
      O => \snake_x_ff[482]_i_1_n_0\
    );
\snake_x_ff[483]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[491]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(483),
      O => \snake_x_ff[483]_i_1_n_0\
    );
\snake_x_ff[484]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[492]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(484),
      O => \snake_x_ff[484]_i_1_n_0\
    );
\snake_x_ff[485]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[493]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(485),
      O => \snake_x_ff[485]_i_1_n_0\
    );
\snake_x_ff[486]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[494]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(486),
      O => \snake_x_ff[486]_i_1_n_0\
    );
\snake_x_ff[487]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[495]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(487),
      O => \snake_x_ff[487]_i_1_n_0\
    );
\snake_x_ff[488]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[496]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(488),
      O => \snake_x_ff[488]_i_1_n_0\
    );
\snake_x_ff[489]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[497]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(489),
      O => \snake_x_ff[489]_i_1_n_0\
    );
\snake_x_ff[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[56]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(48),
      O => \snake_x_ff[48]_i_1_n_0\
    );
\snake_x_ff[490]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[498]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(490),
      O => \snake_x_ff[490]_i_1_n_0\
    );
\snake_x_ff[491]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[499]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(491),
      O => \snake_x_ff[491]_i_1_n_0\
    );
\snake_x_ff[492]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[500]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(492),
      O => \snake_x_ff[492]_i_1_n_0\
    );
\snake_x_ff[493]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[501]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(493),
      O => \snake_x_ff[493]_i_1_n_0\
    );
\snake_x_ff[494]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[502]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(494),
      O => \snake_x_ff[494]_i_1_n_0\
    );
\snake_x_ff[495]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[503]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(495),
      O => \snake_x_ff[495]_i_1_n_0\
    );
\snake_x_ff[496]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[504]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(496),
      O => \snake_x_ff[496]_i_1_n_0\
    );
\snake_x_ff[497]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[505]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(497),
      O => \snake_x_ff[497]_i_1_n_0\
    );
\snake_x_ff[498]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[506]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(498),
      O => \snake_x_ff[498]_i_1_n_0\
    );
\snake_x_ff[499]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[507]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(499),
      O => \snake_x_ff[499]_i_1_n_0\
    );
\snake_x_ff[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[57]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(49),
      O => \snake_x_ff[49]_i_1_n_0\
    );
\snake_x_ff[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[12]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(4),
      O => \snake_x_ff[4]_i_1_n_0\
    );
\snake_x_ff[500]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[508]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(500),
      O => \snake_x_ff[500]_i_1_n_0\
    );
\snake_x_ff[501]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[509]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(501),
      O => \snake_x_ff[501]_i_1_n_0\
    );
\snake_x_ff[502]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[510]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(502),
      O => \snake_x_ff[502]_i_1_n_0\
    );
\snake_x_ff[503]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[511]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(503),
      O => \snake_x_ff[503]_i_1_n_0\
    );
\snake_x_ff[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[58]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(50),
      O => \snake_x_ff[50]_i_1_n_0\
    );
\snake_x_ff[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[59]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(51),
      O => \snake_x_ff[51]_i_1_n_0\
    );
\snake_x_ff[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[60]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(52),
      O => \snake_x_ff[52]_i_1_n_0\
    );
\snake_x_ff[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[61]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(53),
      O => \snake_x_ff[53]_i_1_n_0\
    );
\snake_x_ff[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[62]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(54),
      O => \snake_x_ff[54]_i_1_n_0\
    );
\snake_x_ff[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[63]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(55),
      O => \snake_x_ff[55]_i_1_n_0\
    );
\snake_x_ff[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[64]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(56),
      O => \snake_x_ff[56]_i_1_n_0\
    );
\snake_x_ff[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[65]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(57),
      O => \snake_x_ff[57]_i_1_n_0\
    );
\snake_x_ff[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[66]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(58),
      O => \snake_x_ff[58]_i_1_n_0\
    );
\snake_x_ff[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[67]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(59),
      O => \snake_x_ff[59]_i_1_n_0\
    );
\snake_x_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[13]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(5),
      O => \snake_x_ff[5]_i_1_n_0\
    );
\snake_x_ff[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[68]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(60),
      O => \snake_x_ff[60]_i_1_n_0\
    );
\snake_x_ff[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[69]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(61),
      O => \snake_x_ff[61]_i_1_n_0\
    );
\snake_x_ff[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[70]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(62),
      O => \snake_x_ff[62]_i_1_n_0\
    );
\snake_x_ff[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[71]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(63),
      O => \snake_x_ff[63]_i_1_n_0\
    );
\snake_x_ff[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[72]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(64),
      O => \snake_x_ff[64]_i_1_n_0\
    );
\snake_x_ff[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[73]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(65),
      O => \snake_x_ff[65]_i_1_n_0\
    );
\snake_x_ff[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[74]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(66),
      O => \snake_x_ff[66]_i_1_n_0\
    );
\snake_x_ff[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[75]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(67),
      O => \snake_x_ff[67]_i_1_n_0\
    );
\snake_x_ff[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[76]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(68),
      O => \snake_x_ff[68]_i_1_n_0\
    );
\snake_x_ff[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[77]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(69),
      O => \snake_x_ff[69]_i_1_n_0\
    );
\snake_x_ff[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[14]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(6),
      O => \snake_x_ff[6]_i_1_n_0\
    );
\snake_x_ff[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[78]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(70),
      O => \snake_x_ff[70]_i_1_n_0\
    );
\snake_x_ff[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[79]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(71),
      O => \snake_x_ff[71]_i_1_n_0\
    );
\snake_x_ff[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[80]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(72),
      O => \snake_x_ff[72]_i_1_n_0\
    );
\snake_x_ff[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[81]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(73),
      O => \snake_x_ff[73]_i_1_n_0\
    );
\snake_x_ff[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[82]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(74),
      O => \snake_x_ff[74]_i_1_n_0\
    );
\snake_x_ff[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[83]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(75),
      O => \snake_x_ff[75]_i_1_n_0\
    );
\snake_x_ff[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[84]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(76),
      O => \snake_x_ff[76]_i_1_n_0\
    );
\snake_x_ff[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[85]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(77),
      O => \snake_x_ff[77]_i_1_n_0\
    );
\snake_x_ff[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[86]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(78),
      O => \snake_x_ff[78]_i_1_n_0\
    );
\snake_x_ff[79]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[87]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(79),
      O => \snake_x_ff[79]_i_1_n_0\
    );
\snake_x_ff[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[15]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(7),
      O => \snake_x_ff[7]_i_1_n_0\
    );
\snake_x_ff[80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[88]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(80),
      O => \snake_x_ff[80]_i_1_n_0\
    );
\snake_x_ff[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[89]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(81),
      O => \snake_x_ff[81]_i_1_n_0\
    );
\snake_x_ff[82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[90]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(82),
      O => \snake_x_ff[82]_i_1_n_0\
    );
\snake_x_ff[83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[91]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(83),
      O => \snake_x_ff[83]_i_1_n_0\
    );
\snake_x_ff[84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[92]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(84),
      O => \snake_x_ff[84]_i_1_n_0\
    );
\snake_x_ff[85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[93]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(85),
      O => \snake_x_ff[85]_i_1_n_0\
    );
\snake_x_ff[86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[94]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(86),
      O => \snake_x_ff[86]_i_1_n_0\
    );
\snake_x_ff[87]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[95]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(87),
      O => \snake_x_ff[87]_i_1_n_0\
    );
\snake_x_ff[88]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[96]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(88),
      O => \snake_x_ff[88]_i_1_n_0\
    );
\snake_x_ff[89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[97]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(89),
      O => \snake_x_ff[89]_i_1_n_0\
    );
\snake_x_ff[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[16]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(8),
      O => \snake_x_ff[8]_i_1_n_0\
    );
\snake_x_ff[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[98]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(90),
      O => \snake_x_ff[90]_i_1_n_0\
    );
\snake_x_ff[91]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[99]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(91),
      O => \snake_x_ff[91]_i_1_n_0\
    );
\snake_x_ff[92]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[100]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(92),
      O => \snake_x_ff[92]_i_1_n_0\
    );
\snake_x_ff[93]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[101]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(93),
      O => \snake_x_ff[93]_i_1_n_0\
    );
\snake_x_ff[94]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__2_n_0\,
      I1 => \snake_x_ff_reg_n_0_[102]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__2_n_0\,
      I3 => snake_x(94),
      O => \snake_x_ff[94]_i_1_n_0\
    );
\snake_x_ff[95]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_x_ff_reg_n_0_[103]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_x(95),
      O => \snake_x_ff[95]_i_1_n_0\
    );
\snake_x_ff[96]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_x_ff_reg_n_0_[104]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(96),
      O => \snake_x_ff[96]_i_1_n_0\
    );
\snake_x_ff[97]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[105]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I3 => snake_x(97),
      O => \snake_x_ff[97]_i_1_n_0\
    );
\snake_x_ff[98]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[106]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(98),
      O => \snake_x_ff[98]_i_1_n_0\
    );
\snake_x_ff[99]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__3_n_0\,
      I1 => \snake_x_ff_reg_n_0_[107]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__1_n_0\,
      I3 => snake_x(99),
      O => \snake_x_ff[99]_i_1_n_0\
    );
\snake_x_ff[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__5_n_0\,
      I1 => \snake_x_ff_reg_n_0_[17]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__0_n_0\,
      I3 => snake_x(9),
      O => \snake_x_ff[9]_i_1_n_0\
    );
\snake_x_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[0]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[0]\,
      R => '0'
    );
\snake_x_ff_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[100]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[100]\,
      R => '0'
    );
\snake_x_ff_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[101]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[101]\,
      R => '0'
    );
\snake_x_ff_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[102]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[102]\,
      R => '0'
    );
\snake_x_ff_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[103]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[103]\,
      R => '0'
    );
\snake_x_ff_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[104]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[104]\,
      R => '0'
    );
\snake_x_ff_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[105]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[105]\,
      R => '0'
    );
\snake_x_ff_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[106]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[106]\,
      R => '0'
    );
\snake_x_ff_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[107]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[107]\,
      R => '0'
    );
\snake_x_ff_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[108]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[108]\,
      R => '0'
    );
\snake_x_ff_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[109]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[109]\,
      R => '0'
    );
\snake_x_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[10]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[10]\,
      R => '0'
    );
\snake_x_ff_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[110]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[110]\,
      R => '0'
    );
\snake_x_ff_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[111]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[111]\,
      R => '0'
    );
\snake_x_ff_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[112]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[112]\,
      R => '0'
    );
\snake_x_ff_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[113]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[113]\,
      R => '0'
    );
\snake_x_ff_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[114]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[114]\,
      R => '0'
    );
\snake_x_ff_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[115]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[115]\,
      R => '0'
    );
\snake_x_ff_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[116]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[116]\,
      R => '0'
    );
\snake_x_ff_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[117]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[117]\,
      R => '0'
    );
\snake_x_ff_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[118]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[118]\,
      R => '0'
    );
\snake_x_ff_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[119]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[119]\,
      R => '0'
    );
\snake_x_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[11]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[11]\,
      R => '0'
    );
\snake_x_ff_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[120]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[120]\,
      R => '0'
    );
\snake_x_ff_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[121]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[121]\,
      R => '0'
    );
\snake_x_ff_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[122]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[122]\,
      R => '0'
    );
\snake_x_ff_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[123]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[123]\,
      R => '0'
    );
\snake_x_ff_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[124]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[124]\,
      R => '0'
    );
\snake_x_ff_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[125]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[125]\,
      R => '0'
    );
\snake_x_ff_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[126]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[126]\,
      R => '0'
    );
\snake_x_ff_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[127]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[127]\,
      R => '0'
    );
\snake_x_ff_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[128]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[128]\,
      R => '0'
    );
\snake_x_ff_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[129]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[129]\,
      R => '0'
    );
\snake_x_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[12]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[12]\,
      R => '0'
    );
\snake_x_ff_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[130]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[130]\,
      R => '0'
    );
\snake_x_ff_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[131]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[131]\,
      R => '0'
    );
\snake_x_ff_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[132]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[132]\,
      R => '0'
    );
\snake_x_ff_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[133]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[133]\,
      R => '0'
    );
\snake_x_ff_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[134]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[134]\,
      R => '0'
    );
\snake_x_ff_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[135]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[135]\,
      R => '0'
    );
\snake_x_ff_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[136]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[136]\,
      R => '0'
    );
\snake_x_ff_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[137]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[137]\,
      R => '0'
    );
\snake_x_ff_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[138]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[138]\,
      R => '0'
    );
\snake_x_ff_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[139]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[139]\,
      R => '0'
    );
\snake_x_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[13]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[13]\,
      R => '0'
    );
\snake_x_ff_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[140]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[140]\,
      R => '0'
    );
\snake_x_ff_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[141]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[141]\,
      R => '0'
    );
\snake_x_ff_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[142]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[142]\,
      R => '0'
    );
\snake_x_ff_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[143]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[143]\,
      R => '0'
    );
\snake_x_ff_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[144]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[144]\,
      R => '0'
    );
\snake_x_ff_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[145]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[145]\,
      R => '0'
    );
\snake_x_ff_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[146]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[146]\,
      R => '0'
    );
\snake_x_ff_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[147]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[147]\,
      R => '0'
    );
\snake_x_ff_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[148]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[148]\,
      R => '0'
    );
\snake_x_ff_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[149]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[149]\,
      R => '0'
    );
\snake_x_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[14]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[14]\,
      R => '0'
    );
\snake_x_ff_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[150]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[150]\,
      R => '0'
    );
\snake_x_ff_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[151]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[151]\,
      R => '0'
    );
\snake_x_ff_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[152]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[152]\,
      R => '0'
    );
\snake_x_ff_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[153]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[153]\,
      R => '0'
    );
\snake_x_ff_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[154]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[154]\,
      R => '0'
    );
\snake_x_ff_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[155]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[155]\,
      R => '0'
    );
\snake_x_ff_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[156]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[156]\,
      R => '0'
    );
\snake_x_ff_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[157]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[157]\,
      R => '0'
    );
\snake_x_ff_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[158]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[158]\,
      R => '0'
    );
\snake_x_ff_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[159]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[159]\,
      R => '0'
    );
\snake_x_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[15]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[15]\,
      R => '0'
    );
\snake_x_ff_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[160]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[160]\,
      R => '0'
    );
\snake_x_ff_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[161]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[161]\,
      R => '0'
    );
\snake_x_ff_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[162]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[162]\,
      R => '0'
    );
\snake_x_ff_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[163]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[163]\,
      R => '0'
    );
\snake_x_ff_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[164]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[164]\,
      R => '0'
    );
\snake_x_ff_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[165]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[165]\,
      R => '0'
    );
\snake_x_ff_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[166]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[166]\,
      R => '0'
    );
\snake_x_ff_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[167]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[167]\,
      R => '0'
    );
\snake_x_ff_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[168]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[168]\,
      R => '0'
    );
\snake_x_ff_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[169]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[169]\,
      R => '0'
    );
\snake_x_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[16]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[16]\,
      R => '0'
    );
\snake_x_ff_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[170]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[170]\,
      R => '0'
    );
\snake_x_ff_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[171]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[171]\,
      R => '0'
    );
\snake_x_ff_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[172]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[172]\,
      R => '0'
    );
\snake_x_ff_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[173]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[173]\,
      R => '0'
    );
\snake_x_ff_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[174]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[174]\,
      R => '0'
    );
\snake_x_ff_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[175]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[175]\,
      R => '0'
    );
\snake_x_ff_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[176]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[176]\,
      R => '0'
    );
\snake_x_ff_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[177]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[177]\,
      R => '0'
    );
\snake_x_ff_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[178]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[178]\,
      R => '0'
    );
\snake_x_ff_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[179]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[179]\,
      R => '0'
    );
\snake_x_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[17]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[17]\,
      R => '0'
    );
\snake_x_ff_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[180]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[180]\,
      R => '0'
    );
\snake_x_ff_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[181]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[181]\,
      R => '0'
    );
\snake_x_ff_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[182]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[182]\,
      R => '0'
    );
\snake_x_ff_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[183]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[183]\,
      R => '0'
    );
\snake_x_ff_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[184]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[184]\,
      R => '0'
    );
\snake_x_ff_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[185]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[185]\,
      R => '0'
    );
\snake_x_ff_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[186]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[186]\,
      R => '0'
    );
\snake_x_ff_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[187]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[187]\,
      R => '0'
    );
\snake_x_ff_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[188]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[188]\,
      R => '0'
    );
\snake_x_ff_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[189]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[189]\,
      R => '0'
    );
\snake_x_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[18]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[18]\,
      R => '0'
    );
\snake_x_ff_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[190]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[190]\,
      R => '0'
    );
\snake_x_ff_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[191]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[191]\,
      R => '0'
    );
\snake_x_ff_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[192]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[192]\,
      R => '0'
    );
\snake_x_ff_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[193]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[193]\,
      R => '0'
    );
\snake_x_ff_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[194]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[194]\,
      R => '0'
    );
\snake_x_ff_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[195]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[195]\,
      R => '0'
    );
\snake_x_ff_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[196]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[196]\,
      R => '0'
    );
\snake_x_ff_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[197]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[197]\,
      R => '0'
    );
\snake_x_ff_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[198]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[198]\,
      R => '0'
    );
\snake_x_ff_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[199]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[199]\,
      R => '0'
    );
\snake_x_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[19]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[19]\,
      R => '0'
    );
\snake_x_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[1]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[1]\,
      R => '0'
    );
\snake_x_ff_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[200]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[200]\,
      R => '0'
    );
\snake_x_ff_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[201]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[201]\,
      R => '0'
    );
\snake_x_ff_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[202]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[202]\,
      R => '0'
    );
\snake_x_ff_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[203]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[203]\,
      R => '0'
    );
\snake_x_ff_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[204]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[204]\,
      R => '0'
    );
\snake_x_ff_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[205]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[205]\,
      R => '0'
    );
\snake_x_ff_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[206]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[206]\,
      R => '0'
    );
\snake_x_ff_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[207]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[207]\,
      R => '0'
    );
\snake_x_ff_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[208]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[208]\,
      R => '0'
    );
\snake_x_ff_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[209]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[209]\,
      R => '0'
    );
\snake_x_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[20]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[20]\,
      R => '0'
    );
\snake_x_ff_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[210]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[210]\,
      R => '0'
    );
\snake_x_ff_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[211]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[211]\,
      R => '0'
    );
\snake_x_ff_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[212]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[212]\,
      R => '0'
    );
\snake_x_ff_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[213]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[213]\,
      R => '0'
    );
\snake_x_ff_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[214]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[214]\,
      R => '0'
    );
\snake_x_ff_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[215]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[215]\,
      R => '0'
    );
\snake_x_ff_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[216]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[216]\,
      R => '0'
    );
\snake_x_ff_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[217]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[217]\,
      R => '0'
    );
\snake_x_ff_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[218]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[218]\,
      R => '0'
    );
\snake_x_ff_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[219]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[219]\,
      R => '0'
    );
\snake_x_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[21]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[21]\,
      R => '0'
    );
\snake_x_ff_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[220]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[220]\,
      R => '0'
    );
\snake_x_ff_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[221]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[221]\,
      R => '0'
    );
\snake_x_ff_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[222]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[222]\,
      R => '0'
    );
\snake_x_ff_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[223]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[223]\,
      R => '0'
    );
\snake_x_ff_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[224]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[224]\,
      R => '0'
    );
\snake_x_ff_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[225]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[225]\,
      R => '0'
    );
\snake_x_ff_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[226]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[226]\,
      R => '0'
    );
\snake_x_ff_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[227]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[227]\,
      R => '0'
    );
\snake_x_ff_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[228]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[228]\,
      R => '0'
    );
\snake_x_ff_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[229]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[229]\,
      R => '0'
    );
\snake_x_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[22]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[22]\,
      R => '0'
    );
\snake_x_ff_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[230]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[230]\,
      R => '0'
    );
\snake_x_ff_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[231]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[231]\,
      R => '0'
    );
\snake_x_ff_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[232]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[232]\,
      R => '0'
    );
\snake_x_ff_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[233]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[233]\,
      R => '0'
    );
\snake_x_ff_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[234]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[234]\,
      R => '0'
    );
\snake_x_ff_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[235]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[235]\,
      R => '0'
    );
\snake_x_ff_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[236]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[236]\,
      R => '0'
    );
\snake_x_ff_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[237]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[237]\,
      R => '0'
    );
\snake_x_ff_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[238]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[238]\,
      R => '0'
    );
\snake_x_ff_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[239]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[239]\,
      R => '0'
    );
\snake_x_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[23]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[23]\,
      R => '0'
    );
\snake_x_ff_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[240]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[240]\,
      R => '0'
    );
\snake_x_ff_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[241]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[241]\,
      R => '0'
    );
\snake_x_ff_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[242]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[242]\,
      R => '0'
    );
\snake_x_ff_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[243]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[243]\,
      R => '0'
    );
\snake_x_ff_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[244]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[244]\,
      R => '0'
    );
\snake_x_ff_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[245]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[245]\,
      R => '0'
    );
\snake_x_ff_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[246]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[246]\,
      R => '0'
    );
\snake_x_ff_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[247]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[247]\,
      R => '0'
    );
\snake_x_ff_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[248]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[248]\,
      R => '0'
    );
\snake_x_ff_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[249]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[249]\,
      R => '0'
    );
\snake_x_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[24]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[24]\,
      R => '0'
    );
\snake_x_ff_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[250]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[250]\,
      R => '0'
    );
\snake_x_ff_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[251]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[251]\,
      R => '0'
    );
\snake_x_ff_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[252]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[252]\,
      R => '0'
    );
\snake_x_ff_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[253]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[253]\,
      R => '0'
    );
\snake_x_ff_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[254]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[254]\,
      R => '0'
    );
\snake_x_ff_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[255]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[255]\,
      R => '0'
    );
\snake_x_ff_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[256]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[256]\,
      R => '0'
    );
\snake_x_ff_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[257]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[257]\,
      R => '0'
    );
\snake_x_ff_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[258]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[258]\,
      R => '0'
    );
\snake_x_ff_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[259]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[259]\,
      R => '0'
    );
\snake_x_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[25]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[25]\,
      R => '0'
    );
\snake_x_ff_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[260]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[260]\,
      R => '0'
    );
\snake_x_ff_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[261]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[261]\,
      R => '0'
    );
\snake_x_ff_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[262]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[262]\,
      R => '0'
    );
\snake_x_ff_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[263]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[263]\,
      R => '0'
    );
\snake_x_ff_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[264]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[264]\,
      R => '0'
    );
\snake_x_ff_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[265]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[265]\,
      R => '0'
    );
\snake_x_ff_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[266]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[266]\,
      R => '0'
    );
\snake_x_ff_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[267]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[267]\,
      R => '0'
    );
\snake_x_ff_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[268]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[268]\,
      R => '0'
    );
\snake_x_ff_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[269]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[269]\,
      R => '0'
    );
\snake_x_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[26]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[26]\,
      R => '0'
    );
\snake_x_ff_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[270]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[270]\,
      R => '0'
    );
\snake_x_ff_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[271]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[271]\,
      R => '0'
    );
\snake_x_ff_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[272]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[272]\,
      R => '0'
    );
\snake_x_ff_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[273]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[273]\,
      R => '0'
    );
\snake_x_ff_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[274]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[274]\,
      R => '0'
    );
\snake_x_ff_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[275]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[275]\,
      R => '0'
    );
\snake_x_ff_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[276]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[276]\,
      R => '0'
    );
\snake_x_ff_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[277]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[277]\,
      R => '0'
    );
\snake_x_ff_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[278]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[278]\,
      R => '0'
    );
\snake_x_ff_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[279]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[279]\,
      R => '0'
    );
\snake_x_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[27]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[27]\,
      R => '0'
    );
\snake_x_ff_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[280]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[280]\,
      R => '0'
    );
\snake_x_ff_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[281]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[281]\,
      R => '0'
    );
\snake_x_ff_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[282]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[282]\,
      R => '0'
    );
\snake_x_ff_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[283]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[283]\,
      R => '0'
    );
\snake_x_ff_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[284]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[284]\,
      R => '0'
    );
\snake_x_ff_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[285]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[285]\,
      R => '0'
    );
\snake_x_ff_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[286]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[286]\,
      R => '0'
    );
\snake_x_ff_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[287]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[287]\,
      R => '0'
    );
\snake_x_ff_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[288]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[288]\,
      R => '0'
    );
\snake_x_ff_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[289]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[289]\,
      R => '0'
    );
\snake_x_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[28]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[28]\,
      R => '0'
    );
\snake_x_ff_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[290]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[290]\,
      R => '0'
    );
\snake_x_ff_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[291]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[291]\,
      R => '0'
    );
\snake_x_ff_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[292]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[292]\,
      R => '0'
    );
\snake_x_ff_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[293]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[293]\,
      R => '0'
    );
\snake_x_ff_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[294]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[294]\,
      R => '0'
    );
\snake_x_ff_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[295]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[295]\,
      R => '0'
    );
\snake_x_ff_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[296]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[296]\,
      R => '0'
    );
\snake_x_ff_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[297]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[297]\,
      R => '0'
    );
\snake_x_ff_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[298]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[298]\,
      R => '0'
    );
\snake_x_ff_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[299]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[299]\,
      R => '0'
    );
\snake_x_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[29]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[29]\,
      R => '0'
    );
\snake_x_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[2]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[2]\,
      R => '0'
    );
\snake_x_ff_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[300]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[300]\,
      R => '0'
    );
\snake_x_ff_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[301]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[301]\,
      R => '0'
    );
\snake_x_ff_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[302]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[302]\,
      R => '0'
    );
\snake_x_ff_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[303]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[303]\,
      R => '0'
    );
\snake_x_ff_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[304]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[304]\,
      R => '0'
    );
\snake_x_ff_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[305]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[305]\,
      R => '0'
    );
\snake_x_ff_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[306]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[306]\,
      R => '0'
    );
\snake_x_ff_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[307]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[307]\,
      R => '0'
    );
\snake_x_ff_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[308]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[308]\,
      R => '0'
    );
\snake_x_ff_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[309]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[309]\,
      R => '0'
    );
\snake_x_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[30]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[30]\,
      R => '0'
    );
\snake_x_ff_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[310]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[310]\,
      R => '0'
    );
\snake_x_ff_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[311]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[311]\,
      R => '0'
    );
\snake_x_ff_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[312]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[312]\,
      R => '0'
    );
\snake_x_ff_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[313]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[313]\,
      R => '0'
    );
\snake_x_ff_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[314]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[314]\,
      R => '0'
    );
\snake_x_ff_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[315]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[315]\,
      R => '0'
    );
\snake_x_ff_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[316]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[316]\,
      R => '0'
    );
\snake_x_ff_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[317]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[317]\,
      R => '0'
    );
\snake_x_ff_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[318]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[318]\,
      R => '0'
    );
\snake_x_ff_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[319]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[319]\,
      R => '0'
    );
\snake_x_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[31]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[31]\,
      R => '0'
    );
\snake_x_ff_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[320]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[320]\,
      R => '0'
    );
\snake_x_ff_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[321]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[321]\,
      R => '0'
    );
\snake_x_ff_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[322]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[322]\,
      R => '0'
    );
\snake_x_ff_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[323]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[323]\,
      R => '0'
    );
\snake_x_ff_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[324]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[324]\,
      R => '0'
    );
\snake_x_ff_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[325]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[325]\,
      R => '0'
    );
\snake_x_ff_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[326]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[326]\,
      R => '0'
    );
\snake_x_ff_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[327]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[327]\,
      R => '0'
    );
\snake_x_ff_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[328]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[328]\,
      R => '0'
    );
\snake_x_ff_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[329]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[329]\,
      R => '0'
    );
\snake_x_ff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[32]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[32]\,
      R => '0'
    );
\snake_x_ff_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[330]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[330]\,
      R => '0'
    );
\snake_x_ff_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[331]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[331]\,
      R => '0'
    );
\snake_x_ff_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[332]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[332]\,
      R => '0'
    );
\snake_x_ff_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[333]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[333]\,
      R => '0'
    );
\snake_x_ff_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[334]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[334]\,
      R => '0'
    );
\snake_x_ff_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[335]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[335]\,
      R => '0'
    );
\snake_x_ff_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[336]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[336]\,
      R => '0'
    );
\snake_x_ff_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[337]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[337]\,
      R => '0'
    );
\snake_x_ff_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[338]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[338]\,
      R => '0'
    );
\snake_x_ff_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[339]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[339]\,
      R => '0'
    );
\snake_x_ff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[33]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[33]\,
      R => '0'
    );
\snake_x_ff_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[340]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[340]\,
      R => '0'
    );
\snake_x_ff_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[341]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[341]\,
      R => '0'
    );
\snake_x_ff_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[342]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[342]\,
      R => '0'
    );
\snake_x_ff_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[343]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[343]\,
      R => '0'
    );
\snake_x_ff_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[344]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[344]\,
      R => '0'
    );
\snake_x_ff_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[345]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[345]\,
      R => '0'
    );
\snake_x_ff_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[346]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[346]\,
      R => '0'
    );
\snake_x_ff_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[347]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[347]\,
      R => '0'
    );
\snake_x_ff_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[348]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[348]\,
      R => '0'
    );
\snake_x_ff_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[349]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[349]\,
      R => '0'
    );
\snake_x_ff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[34]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[34]\,
      R => '0'
    );
\snake_x_ff_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[350]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[350]\,
      R => '0'
    );
\snake_x_ff_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[351]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[351]\,
      R => '0'
    );
\snake_x_ff_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[352]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[352]\,
      R => '0'
    );
\snake_x_ff_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[353]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[353]\,
      R => '0'
    );
\snake_x_ff_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[354]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[354]\,
      R => '0'
    );
\snake_x_ff_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[355]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[355]\,
      R => '0'
    );
\snake_x_ff_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[356]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[356]\,
      R => '0'
    );
\snake_x_ff_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[357]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[357]\,
      R => '0'
    );
\snake_x_ff_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[358]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[358]\,
      R => '0'
    );
\snake_x_ff_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[359]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[359]\,
      R => '0'
    );
\snake_x_ff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[35]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[35]\,
      R => '0'
    );
\snake_x_ff_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[360]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[360]\,
      R => '0'
    );
\snake_x_ff_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[361]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[361]\,
      R => '0'
    );
\snake_x_ff_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[362]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[362]\,
      R => '0'
    );
\snake_x_ff_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[363]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[363]\,
      R => '0'
    );
\snake_x_ff_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[364]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[364]\,
      R => '0'
    );
\snake_x_ff_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[365]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[365]\,
      R => '0'
    );
\snake_x_ff_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[366]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[366]\,
      R => '0'
    );
\snake_x_ff_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[367]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[367]\,
      R => '0'
    );
\snake_x_ff_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[368]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[368]\,
      R => '0'
    );
\snake_x_ff_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[369]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[369]\,
      R => '0'
    );
\snake_x_ff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[36]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[36]\,
      R => '0'
    );
\snake_x_ff_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[370]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[370]\,
      R => '0'
    );
\snake_x_ff_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[371]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[371]\,
      R => '0'
    );
\snake_x_ff_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[372]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[372]\,
      R => '0'
    );
\snake_x_ff_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[373]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[373]\,
      R => '0'
    );
\snake_x_ff_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[374]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[374]\,
      R => '0'
    );
\snake_x_ff_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[375]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[375]\,
      R => '0'
    );
\snake_x_ff_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[376]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[376]\,
      R => '0'
    );
\snake_x_ff_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[377]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[377]\,
      R => '0'
    );
\snake_x_ff_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[378]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[378]\,
      R => '0'
    );
\snake_x_ff_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[379]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[379]\,
      R => '0'
    );
\snake_x_ff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[37]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[37]\,
      R => '0'
    );
\snake_x_ff_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[380]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[380]\,
      R => '0'
    );
\snake_x_ff_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[381]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[381]\,
      R => '0'
    );
\snake_x_ff_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[382]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[382]\,
      R => '0'
    );
\snake_x_ff_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[383]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[383]\,
      R => '0'
    );
\snake_x_ff_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[384]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[384]\,
      R => '0'
    );
\snake_x_ff_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[385]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[385]\,
      R => '0'
    );
\snake_x_ff_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[386]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[386]\,
      R => '0'
    );
\snake_x_ff_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[387]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[387]\,
      R => '0'
    );
\snake_x_ff_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[388]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[388]\,
      R => '0'
    );
\snake_x_ff_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[389]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[389]\,
      R => '0'
    );
\snake_x_ff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[38]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[38]\,
      R => '0'
    );
\snake_x_ff_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[390]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[390]\,
      R => '0'
    );
\snake_x_ff_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[391]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[391]\,
      R => '0'
    );
\snake_x_ff_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[392]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[392]\,
      R => '0'
    );
\snake_x_ff_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[393]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[393]\,
      R => '0'
    );
\snake_x_ff_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[394]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[394]\,
      R => '0'
    );
\snake_x_ff_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[395]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[395]\,
      R => '0'
    );
\snake_x_ff_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[396]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[396]\,
      R => '0'
    );
\snake_x_ff_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[397]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[397]\,
      R => '0'
    );
\snake_x_ff_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[398]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[398]\,
      R => '0'
    );
\snake_x_ff_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[399]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[399]\,
      R => '0'
    );
\snake_x_ff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[39]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[39]\,
      R => '0'
    );
\snake_x_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[3]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[3]\,
      R => '0'
    );
\snake_x_ff_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[400]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[400]\,
      R => '0'
    );
\snake_x_ff_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[401]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[401]\,
      R => '0'
    );
\snake_x_ff_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[402]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[402]\,
      R => '0'
    );
\snake_x_ff_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[403]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[403]\,
      R => '0'
    );
\snake_x_ff_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[404]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[404]\,
      R => '0'
    );
\snake_x_ff_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[405]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[405]\,
      R => '0'
    );
\snake_x_ff_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[406]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[406]\,
      R => '0'
    );
\snake_x_ff_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[407]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[407]\,
      R => '0'
    );
\snake_x_ff_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[408]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[408]\,
      R => '0'
    );
\snake_x_ff_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[409]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[409]\,
      R => '0'
    );
\snake_x_ff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[40]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[40]\,
      R => '0'
    );
\snake_x_ff_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[410]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[410]\,
      R => '0'
    );
\snake_x_ff_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[411]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[411]\,
      R => '0'
    );
\snake_x_ff_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[412]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[412]\,
      R => '0'
    );
\snake_x_ff_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[413]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[413]\,
      R => '0'
    );
\snake_x_ff_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[414]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[414]\,
      R => '0'
    );
\snake_x_ff_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[415]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[415]\,
      R => '0'
    );
\snake_x_ff_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[416]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[416]\,
      R => '0'
    );
\snake_x_ff_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[417]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[417]\,
      R => '0'
    );
\snake_x_ff_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[418]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[418]\,
      R => '0'
    );
\snake_x_ff_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[419]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[419]\,
      R => '0'
    );
\snake_x_ff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[41]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[41]\,
      R => '0'
    );
\snake_x_ff_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[420]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[420]\,
      R => '0'
    );
\snake_x_ff_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[421]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[421]\,
      R => '0'
    );
\snake_x_ff_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[422]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[422]\,
      R => '0'
    );
\snake_x_ff_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[423]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[423]\,
      R => '0'
    );
\snake_x_ff_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[424]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[424]\,
      R => '0'
    );
\snake_x_ff_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[425]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[425]\,
      R => '0'
    );
\snake_x_ff_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[426]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[426]\,
      R => '0'
    );
\snake_x_ff_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[427]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[427]\,
      R => '0'
    );
\snake_x_ff_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[428]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[428]\,
      R => '0'
    );
\snake_x_ff_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[429]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[429]\,
      R => '0'
    );
\snake_x_ff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[42]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[42]\,
      R => '0'
    );
\snake_x_ff_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[430]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[430]\,
      R => '0'
    );
\snake_x_ff_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[431]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[431]\,
      R => '0'
    );
\snake_x_ff_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[432]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[432]\,
      R => '0'
    );
\snake_x_ff_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[433]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[433]\,
      R => '0'
    );
\snake_x_ff_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[434]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[434]\,
      R => '0'
    );
\snake_x_ff_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[435]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[435]\,
      R => '0'
    );
\snake_x_ff_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[436]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[436]\,
      R => '0'
    );
\snake_x_ff_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[437]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[437]\,
      R => '0'
    );
\snake_x_ff_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[438]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[438]\,
      R => '0'
    );
\snake_x_ff_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[439]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[439]\,
      R => '0'
    );
\snake_x_ff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[43]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[43]\,
      R => '0'
    );
\snake_x_ff_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[440]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[440]\,
      R => '0'
    );
\snake_x_ff_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[441]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[441]\,
      R => '0'
    );
\snake_x_ff_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[442]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[442]\,
      R => '0'
    );
\snake_x_ff_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[443]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[443]\,
      R => '0'
    );
\snake_x_ff_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[444]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[444]\,
      R => '0'
    );
\snake_x_ff_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[445]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[445]\,
      R => '0'
    );
\snake_x_ff_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[446]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[446]\,
      R => '0'
    );
\snake_x_ff_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[447]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[447]\,
      R => '0'
    );
\snake_x_ff_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[448]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[448]\,
      R => '0'
    );
\snake_x_ff_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[449]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[449]\,
      R => '0'
    );
\snake_x_ff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[44]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[44]\,
      R => '0'
    );
\snake_x_ff_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[450]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[450]\,
      R => '0'
    );
\snake_x_ff_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[451]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[451]\,
      R => '0'
    );
\snake_x_ff_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[452]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[452]\,
      R => '0'
    );
\snake_x_ff_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[453]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[453]\,
      R => '0'
    );
\snake_x_ff_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[454]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[454]\,
      R => '0'
    );
\snake_x_ff_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[455]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[455]\,
      R => '0'
    );
\snake_x_ff_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[456]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[456]\,
      R => '0'
    );
\snake_x_ff_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[457]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[457]\,
      R => '0'
    );
\snake_x_ff_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[458]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[458]\,
      R => '0'
    );
\snake_x_ff_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[459]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[459]\,
      R => '0'
    );
\snake_x_ff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[45]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[45]\,
      R => '0'
    );
\snake_x_ff_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[460]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[460]\,
      R => '0'
    );
\snake_x_ff_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[461]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[461]\,
      R => '0'
    );
\snake_x_ff_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[462]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[462]\,
      R => '0'
    );
\snake_x_ff_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[463]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[463]\,
      R => '0'
    );
\snake_x_ff_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[464]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[464]\,
      R => '0'
    );
\snake_x_ff_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[465]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[465]\,
      R => '0'
    );
\snake_x_ff_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[466]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[466]\,
      R => '0'
    );
\snake_x_ff_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[467]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[467]\,
      R => '0'
    );
\snake_x_ff_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[468]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[468]\,
      R => '0'
    );
\snake_x_ff_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[469]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[469]\,
      R => '0'
    );
\snake_x_ff_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[46]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[46]\,
      R => '0'
    );
\snake_x_ff_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[470]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[470]\,
      R => '0'
    );
\snake_x_ff_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[471]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[471]\,
      R => '0'
    );
\snake_x_ff_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[472]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[472]\,
      R => '0'
    );
\snake_x_ff_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[473]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[473]\,
      R => '0'
    );
\snake_x_ff_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[474]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[474]\,
      R => '0'
    );
\snake_x_ff_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[475]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[475]\,
      R => '0'
    );
\snake_x_ff_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[476]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[476]\,
      R => '0'
    );
\snake_x_ff_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[477]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[477]\,
      R => '0'
    );
\snake_x_ff_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[478]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[478]\,
      R => '0'
    );
\snake_x_ff_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[479]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[479]\,
      R => '0'
    );
\snake_x_ff_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[47]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[47]\,
      R => '0'
    );
\snake_x_ff_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[480]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[480]\,
      R => '0'
    );
\snake_x_ff_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[481]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[481]\,
      R => '0'
    );
\snake_x_ff_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[482]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[482]\,
      R => '0'
    );
\snake_x_ff_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[483]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[483]\,
      R => '0'
    );
\snake_x_ff_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[484]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[484]\,
      R => '0'
    );
\snake_x_ff_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[485]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[485]\,
      R => '0'
    );
\snake_x_ff_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[486]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[486]\,
      R => '0'
    );
\snake_x_ff_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[487]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[487]\,
      R => '0'
    );
\snake_x_ff_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[488]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[488]\,
      R => '0'
    );
\snake_x_ff_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[489]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[489]\,
      R => '0'
    );
\snake_x_ff_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[48]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[48]\,
      R => '0'
    );
\snake_x_ff_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[490]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[490]\,
      R => '0'
    );
\snake_x_ff_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[491]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[491]\,
      R => '0'
    );
\snake_x_ff_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[492]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[492]\,
      R => '0'
    );
\snake_x_ff_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[493]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[493]\,
      R => '0'
    );
\snake_x_ff_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[494]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[494]\,
      R => '0'
    );
\snake_x_ff_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[495]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[495]\,
      R => '0'
    );
\snake_x_ff_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[496]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[496]\,
      R => '0'
    );
\snake_x_ff_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[497]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[497]\,
      R => '0'
    );
\snake_x_ff_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[498]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[498]\,
      R => '0'
    );
\snake_x_ff_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[499]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[499]\,
      R => '0'
    );
\snake_x_ff_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[49]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[49]\,
      R => '0'
    );
\snake_x_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[4]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[4]\,
      R => '0'
    );
\snake_x_ff_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[500]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[500]\,
      R => '0'
    );
\snake_x_ff_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[501]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[501]\,
      R => '0'
    );
\snake_x_ff_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[502]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[502]\,
      R => '0'
    );
\snake_x_ff_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[503]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[503]\,
      R => '0'
    );
\snake_x_ff_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_x(504),
      Q => \snake_x_ff_reg_n_0_[504]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_x_ff_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_x(505),
      Q => \snake_x_ff_reg_n_0_[505]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_x_ff_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_x(506),
      Q => \snake_x_ff_reg_n_0_[506]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_x_ff_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_x(507),
      Q => \snake_x_ff_reg_n_0_[507]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_x_ff_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_x(508),
      Q => \snake_x_ff_reg_n_0_[508]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_x_ff_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_x(509),
      Q => \snake_x_ff_reg_n_0_[509]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_x_ff_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[50]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[50]\,
      R => '0'
    );
\snake_x_ff_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_x(510),
      Q => \snake_x_ff_reg_n_0_[510]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_x_ff_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_x(511),
      Q => \snake_x_ff_reg_n_0_[511]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_x_ff_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[51]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[51]\,
      R => '0'
    );
\snake_x_ff_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[52]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[52]\,
      R => '0'
    );
\snake_x_ff_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[53]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[53]\,
      R => '0'
    );
\snake_x_ff_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[54]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[54]\,
      R => '0'
    );
\snake_x_ff_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[55]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[55]\,
      R => '0'
    );
\snake_x_ff_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[56]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[56]\,
      R => '0'
    );
\snake_x_ff_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[57]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[57]\,
      R => '0'
    );
\snake_x_ff_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[58]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[58]\,
      R => '0'
    );
\snake_x_ff_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[59]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[59]\,
      R => '0'
    );
\snake_x_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[5]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[5]\,
      R => '0'
    );
\snake_x_ff_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[60]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[60]\,
      R => '0'
    );
\snake_x_ff_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[61]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[61]\,
      R => '0'
    );
\snake_x_ff_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[62]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[62]\,
      R => '0'
    );
\snake_x_ff_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[63]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[63]\,
      R => '0'
    );
\snake_x_ff_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[64]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[64]\,
      R => '0'
    );
\snake_x_ff_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[65]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[65]\,
      R => '0'
    );
\snake_x_ff_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[66]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[66]\,
      R => '0'
    );
\snake_x_ff_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[67]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[67]\,
      R => '0'
    );
\snake_x_ff_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[68]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[68]\,
      R => '0'
    );
\snake_x_ff_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[69]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[69]\,
      R => '0'
    );
\snake_x_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[6]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[6]\,
      R => '0'
    );
\snake_x_ff_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[70]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[70]\,
      R => '0'
    );
\snake_x_ff_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[71]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[71]\,
      R => '0'
    );
\snake_x_ff_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[72]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[72]\,
      R => '0'
    );
\snake_x_ff_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[73]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[73]\,
      R => '0'
    );
\snake_x_ff_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[74]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[74]\,
      R => '0'
    );
\snake_x_ff_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[75]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[75]\,
      R => '0'
    );
\snake_x_ff_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[76]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[76]\,
      R => '0'
    );
\snake_x_ff_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[77]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[77]\,
      R => '0'
    );
\snake_x_ff_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[78]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[78]\,
      R => '0'
    );
\snake_x_ff_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[79]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[79]\,
      R => '0'
    );
\snake_x_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[7]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[7]\,
      R => '0'
    );
\snake_x_ff_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[80]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[80]\,
      R => '0'
    );
\snake_x_ff_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[81]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[81]\,
      R => '0'
    );
\snake_x_ff_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[82]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[82]\,
      R => '0'
    );
\snake_x_ff_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[83]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[83]\,
      R => '0'
    );
\snake_x_ff_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[84]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[84]\,
      R => '0'
    );
\snake_x_ff_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[85]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[85]\,
      R => '0'
    );
\snake_x_ff_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[86]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[86]\,
      R => '0'
    );
\snake_x_ff_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[87]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[87]\,
      R => '0'
    );
\snake_x_ff_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[88]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[88]\,
      R => '0'
    );
\snake_x_ff_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[89]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[89]\,
      R => '0'
    );
\snake_x_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[8]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[8]\,
      R => '0'
    );
\snake_x_ff_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[90]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[90]\,
      R => '0'
    );
\snake_x_ff_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[91]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[91]\,
      R => '0'
    );
\snake_x_ff_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[92]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[92]\,
      R => '0'
    );
\snake_x_ff_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[93]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[93]\,
      R => '0'
    );
\snake_x_ff_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[94]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[94]\,
      R => '0'
    );
\snake_x_ff_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[95]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[95]\,
      R => '0'
    );
\snake_x_ff_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[96]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[96]\,
      R => '0'
    );
\snake_x_ff_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[97]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[97]\,
      R => '0'
    );
\snake_x_ff_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[98]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[98]\,
      R => '0'
    );
\snake_x_ff_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[99]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[99]\,
      R => '0'
    );
\snake_x_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_x_ff[9]_i_1_n_0\,
      Q => \snake_x_ff_reg_n_0_[9]\,
      R => '0'
    );
\snake_y_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[7]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(0),
      O => \snake_y_ff[0]_i_1_n_0\
    );
\snake_y_ff[100]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[107]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(100),
      O => \snake_y_ff[100]_i_1_n_0\
    );
\snake_y_ff[101]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[108]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(101),
      O => \snake_y_ff[101]_i_1_n_0\
    );
\snake_y_ff[102]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[109]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(102),
      O => \snake_y_ff[102]_i_1_n_0\
    );
\snake_y_ff[103]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[110]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(103),
      O => \snake_y_ff[103]_i_1_n_0\
    );
\snake_y_ff[104]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[111]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(104),
      O => \snake_y_ff[104]_i_1_n_0\
    );
\snake_y_ff[105]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[112]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(105),
      O => \snake_y_ff[105]_i_1_n_0\
    );
\snake_y_ff[106]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[113]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(106),
      O => \snake_y_ff[106]_i_1_n_0\
    );
\snake_y_ff[107]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[114]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(107),
      O => \snake_y_ff[107]_i_1_n_0\
    );
\snake_y_ff[108]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[115]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(108),
      O => \snake_y_ff[108]_i_1_n_0\
    );
\snake_y_ff[109]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[116]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(109),
      O => \snake_y_ff[109]_i_1_n_0\
    );
\snake_y_ff[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[17]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(10),
      O => \snake_y_ff[10]_i_1_n_0\
    );
\snake_y_ff[110]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[117]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(110),
      O => \snake_y_ff[110]_i_1_n_0\
    );
\snake_y_ff[111]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[118]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(111),
      O => \snake_y_ff[111]_i_1_n_0\
    );
\snake_y_ff[112]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[119]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(112),
      O => \snake_y_ff[112]_i_1_n_0\
    );
\snake_y_ff[113]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[120]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(113),
      O => \snake_y_ff[113]_i_1_n_0\
    );
\snake_y_ff[114]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[121]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(114),
      O => \snake_y_ff[114]_i_1_n_0\
    );
\snake_y_ff[115]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[122]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(115),
      O => \snake_y_ff[115]_i_1_n_0\
    );
\snake_y_ff[116]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[123]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(116),
      O => \snake_y_ff[116]_i_1_n_0\
    );
\snake_y_ff[117]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[124]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(117),
      O => \snake_y_ff[117]_i_1_n_0\
    );
\snake_y_ff[118]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[125]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(118),
      O => \snake_y_ff[118]_i_1_n_0\
    );
\snake_y_ff[119]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[126]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(119),
      O => \snake_y_ff[119]_i_1_n_0\
    );
\snake_y_ff[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[18]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(11),
      O => \snake_y_ff[11]_i_1_n_0\
    );
\snake_y_ff[120]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[127]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(120),
      O => \snake_y_ff[120]_i_1_n_0\
    );
\snake_y_ff[121]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[128]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(121),
      O => \snake_y_ff[121]_i_1_n_0\
    );
\snake_y_ff[122]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[129]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(122),
      O => \snake_y_ff[122]_i_1_n_0\
    );
\snake_y_ff[123]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[130]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(123),
      O => \snake_y_ff[123]_i_1_n_0\
    );
\snake_y_ff[124]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[131]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(124),
      O => \snake_y_ff[124]_i_1_n_0\
    );
\snake_y_ff[125]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[132]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(125),
      O => \snake_y_ff[125]_i_1_n_0\
    );
\snake_y_ff[126]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[133]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(126),
      O => \snake_y_ff[126]_i_1_n_0\
    );
\snake_y_ff[127]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[134]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(127),
      O => \snake_y_ff[127]_i_1_n_0\
    );
\snake_y_ff[128]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[135]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(128),
      O => \snake_y_ff[128]_i_1_n_0\
    );
\snake_y_ff[129]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[136]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(129),
      O => \snake_y_ff[129]_i_1_n_0\
    );
\snake_y_ff[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[19]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(12),
      O => \snake_y_ff[12]_i_1_n_0\
    );
\snake_y_ff[130]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[137]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(130),
      O => \snake_y_ff[130]_i_1_n_0\
    );
\snake_y_ff[131]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[138]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(131),
      O => \snake_y_ff[131]_i_1_n_0\
    );
\snake_y_ff[132]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[139]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(132),
      O => \snake_y_ff[132]_i_1_n_0\
    );
\snake_y_ff[133]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[140]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(133),
      O => \snake_y_ff[133]_i_1_n_0\
    );
\snake_y_ff[134]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[141]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(134),
      O => \snake_y_ff[134]_i_1_n_0\
    );
\snake_y_ff[135]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[142]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(135),
      O => \snake_y_ff[135]_i_1_n_0\
    );
\snake_y_ff[136]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[143]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(136),
      O => \snake_y_ff[136]_i_1_n_0\
    );
\snake_y_ff[137]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[144]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(137),
      O => \snake_y_ff[137]_i_1_n_0\
    );
\snake_y_ff[138]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[145]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(138),
      O => \snake_y_ff[138]_i_1_n_0\
    );
\snake_y_ff[139]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[146]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(139),
      O => \snake_y_ff[139]_i_1_n_0\
    );
\snake_y_ff[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_y_ff_reg_n_0_[20]\,
      I2 => snake_txn_state(1),
      I3 => snake_y(13),
      O => \snake_y_ff[13]_i_1_n_0\
    );
\snake_y_ff[140]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[147]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(140),
      O => \snake_y_ff[140]_i_1_n_0\
    );
\snake_y_ff[141]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[148]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(141),
      O => \snake_y_ff[141]_i_1_n_0\
    );
\snake_y_ff[142]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[149]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(142),
      O => \snake_y_ff[142]_i_1_n_0\
    );
\snake_y_ff[143]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[150]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(143),
      O => \snake_y_ff[143]_i_1_n_0\
    );
\snake_y_ff[144]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[151]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(144),
      O => \snake_y_ff[144]_i_1_n_0\
    );
\snake_y_ff[145]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[152]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(145),
      O => \snake_y_ff[145]_i_1_n_0\
    );
\snake_y_ff[146]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[153]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(146),
      O => \snake_y_ff[146]_i_1_n_0\
    );
\snake_y_ff[147]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[154]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(147),
      O => \snake_y_ff[147]_i_1_n_0\
    );
\snake_y_ff[148]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[155]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(148),
      O => \snake_y_ff[148]_i_1_n_0\
    );
\snake_y_ff[149]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[156]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(149),
      O => \snake_y_ff[149]_i_1_n_0\
    );
\snake_y_ff[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[21]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(14),
      O => \snake_y_ff[14]_i_1_n_0\
    );
\snake_y_ff[150]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[157]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(150),
      O => \snake_y_ff[150]_i_1_n_0\
    );
\snake_y_ff[151]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[158]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(151),
      O => \snake_y_ff[151]_i_1_n_0\
    );
\snake_y_ff[152]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[159]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(152),
      O => \snake_y_ff[152]_i_1_n_0\
    );
\snake_y_ff[153]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[160]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(153),
      O => \snake_y_ff[153]_i_1_n_0\
    );
\snake_y_ff[154]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[161]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(154),
      O => \snake_y_ff[154]_i_1_n_0\
    );
\snake_y_ff[155]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[162]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(155),
      O => \snake_y_ff[155]_i_1_n_0\
    );
\snake_y_ff[156]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[163]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(156),
      O => \snake_y_ff[156]_i_1_n_0\
    );
\snake_y_ff[157]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[164]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(157),
      O => \snake_y_ff[157]_i_1_n_0\
    );
\snake_y_ff[158]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[165]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(158),
      O => \snake_y_ff[158]_i_1_n_0\
    );
\snake_y_ff[159]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[166]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(159),
      O => \snake_y_ff[159]_i_1_n_0\
    );
\snake_y_ff[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[22]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(15),
      O => \snake_y_ff[15]_i_1_n_0\
    );
\snake_y_ff[160]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[167]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(160),
      O => \snake_y_ff[160]_i_1_n_0\
    );
\snake_y_ff[161]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[168]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(161),
      O => \snake_y_ff[161]_i_1_n_0\
    );
\snake_y_ff[162]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[169]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(162),
      O => \snake_y_ff[162]_i_1_n_0\
    );
\snake_y_ff[163]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[170]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(163),
      O => \snake_y_ff[163]_i_1_n_0\
    );
\snake_y_ff[164]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[171]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(164),
      O => \snake_y_ff[164]_i_1_n_0\
    );
\snake_y_ff[165]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[172]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(165),
      O => \snake_y_ff[165]_i_1_n_0\
    );
\snake_y_ff[166]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[173]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(166),
      O => \snake_y_ff[166]_i_1_n_0\
    );
\snake_y_ff[167]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[174]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(167),
      O => \snake_y_ff[167]_i_1_n_0\
    );
\snake_y_ff[168]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[175]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(168),
      O => \snake_y_ff[168]_i_1_n_0\
    );
\snake_y_ff[169]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[176]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(169),
      O => \snake_y_ff[169]_i_1_n_0\
    );
\snake_y_ff[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[23]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(16),
      O => \snake_y_ff[16]_i_1_n_0\
    );
\snake_y_ff[170]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[177]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(170),
      O => \snake_y_ff[170]_i_1_n_0\
    );
\snake_y_ff[171]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[178]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(171),
      O => \snake_y_ff[171]_i_1_n_0\
    );
\snake_y_ff[172]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[179]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(172),
      O => \snake_y_ff[172]_i_1_n_0\
    );
\snake_y_ff[173]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[180]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(173),
      O => \snake_y_ff[173]_i_1_n_0\
    );
\snake_y_ff[174]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[181]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(174),
      O => \snake_y_ff[174]_i_1_n_0\
    );
\snake_y_ff[175]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[182]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(175),
      O => \snake_y_ff[175]_i_1_n_0\
    );
\snake_y_ff[176]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[183]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(176),
      O => \snake_y_ff[176]_i_1_n_0\
    );
\snake_y_ff[177]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[184]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(177),
      O => \snake_y_ff[177]_i_1_n_0\
    );
\snake_y_ff[178]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[185]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(178),
      O => \snake_y_ff[178]_i_1_n_0\
    );
\snake_y_ff[179]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[186]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(179),
      O => \snake_y_ff[179]_i_1_n_0\
    );
\snake_y_ff[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[24]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(17),
      O => \snake_y_ff[17]_i_1_n_0\
    );
\snake_y_ff[180]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[187]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(180),
      O => \snake_y_ff[180]_i_1_n_0\
    );
\snake_y_ff[181]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[188]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(181),
      O => \snake_y_ff[181]_i_1_n_0\
    );
\snake_y_ff[182]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[189]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(182),
      O => \snake_y_ff[182]_i_1_n_0\
    );
\snake_y_ff[183]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[190]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(183),
      O => \snake_y_ff[183]_i_1_n_0\
    );
\snake_y_ff[184]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[191]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(184),
      O => \snake_y_ff[184]_i_1_n_0\
    );
\snake_y_ff[185]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[192]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(185),
      O => \snake_y_ff[185]_i_1_n_0\
    );
\snake_y_ff[186]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[193]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(186),
      O => \snake_y_ff[186]_i_1_n_0\
    );
\snake_y_ff[187]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[194]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(187),
      O => \snake_y_ff[187]_i_1_n_0\
    );
\snake_y_ff[188]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[195]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(188),
      O => \snake_y_ff[188]_i_1_n_0\
    );
\snake_y_ff[189]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[196]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(189),
      O => \snake_y_ff[189]_i_1_n_0\
    );
\snake_y_ff[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[25]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(18),
      O => \snake_y_ff[18]_i_1_n_0\
    );
\snake_y_ff[190]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[197]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(190),
      O => \snake_y_ff[190]_i_1_n_0\
    );
\snake_y_ff[191]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[198]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(191),
      O => \snake_y_ff[191]_i_1_n_0\
    );
\snake_y_ff[192]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[199]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(192),
      O => \snake_y_ff[192]_i_1_n_0\
    );
\snake_y_ff[193]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[200]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(193),
      O => \snake_y_ff[193]_i_1_n_0\
    );
\snake_y_ff[194]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[201]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(194),
      O => \snake_y_ff[194]_i_1_n_0\
    );
\snake_y_ff[195]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[202]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(195),
      O => \snake_y_ff[195]_i_1_n_0\
    );
\snake_y_ff[196]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[203]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(196),
      O => \snake_y_ff[196]_i_1_n_0\
    );
\snake_y_ff[197]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[204]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(197),
      O => \snake_y_ff[197]_i_1_n_0\
    );
\snake_y_ff[198]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[205]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(198),
      O => \snake_y_ff[198]_i_1_n_0\
    );
\snake_y_ff[199]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[206]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(199),
      O => \snake_y_ff[199]_i_1_n_0\
    );
\snake_y_ff[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[26]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(19),
      O => \snake_y_ff[19]_i_1_n_0\
    );
\snake_y_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[8]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(1),
      O => \snake_y_ff[1]_i_1_n_0\
    );
\snake_y_ff[200]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[207]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(200),
      O => \snake_y_ff[200]_i_1_n_0\
    );
\snake_y_ff[201]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[208]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(201),
      O => \snake_y_ff[201]_i_1_n_0\
    );
\snake_y_ff[202]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[209]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(202),
      O => \snake_y_ff[202]_i_1_n_0\
    );
\snake_y_ff[203]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[210]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(203),
      O => \snake_y_ff[203]_i_1_n_0\
    );
\snake_y_ff[204]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[211]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(204),
      O => \snake_y_ff[204]_i_1_n_0\
    );
\snake_y_ff[205]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[212]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(205),
      O => \snake_y_ff[205]_i_1_n_0\
    );
\snake_y_ff[206]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[213]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(206),
      O => \snake_y_ff[206]_i_1_n_0\
    );
\snake_y_ff[207]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[214]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(207),
      O => \snake_y_ff[207]_i_1_n_0\
    );
\snake_y_ff[208]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[215]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(208),
      O => \snake_y_ff[208]_i_1_n_0\
    );
\snake_y_ff[209]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[216]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(209),
      O => \snake_y_ff[209]_i_1_n_0\
    );
\snake_y_ff[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_y_ff_reg_n_0_[27]\,
      I2 => snake_txn_state(1),
      I3 => snake_y(20),
      O => \snake_y_ff[20]_i_1_n_0\
    );
\snake_y_ff[210]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[217]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(210),
      O => \snake_y_ff[210]_i_1_n_0\
    );
\snake_y_ff[211]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[218]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(211),
      O => \snake_y_ff[211]_i_1_n_0\
    );
\snake_y_ff[212]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[219]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(212),
      O => \snake_y_ff[212]_i_1_n_0\
    );
\snake_y_ff[213]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[220]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(213),
      O => \snake_y_ff[213]_i_1_n_0\
    );
\snake_y_ff[214]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[221]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(214),
      O => \snake_y_ff[214]_i_1_n_0\
    );
\snake_y_ff[215]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[222]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(215),
      O => \snake_y_ff[215]_i_1_n_0\
    );
\snake_y_ff[216]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[223]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(216),
      O => \snake_y_ff[216]_i_1_n_0\
    );
\snake_y_ff[217]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[224]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(217),
      O => \snake_y_ff[217]_i_1_n_0\
    );
\snake_y_ff[218]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[225]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(218),
      O => \snake_y_ff[218]_i_1_n_0\
    );
\snake_y_ff[219]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[226]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(219),
      O => \snake_y_ff[219]_i_1_n_0\
    );
\snake_y_ff[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[28]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(21),
      O => \snake_y_ff[21]_i_1_n_0\
    );
\snake_y_ff[220]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[227]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(220),
      O => \snake_y_ff[220]_i_1_n_0\
    );
\snake_y_ff[221]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[228]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(221),
      O => \snake_y_ff[221]_i_1_n_0\
    );
\snake_y_ff[222]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[229]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(222),
      O => \snake_y_ff[222]_i_1_n_0\
    );
\snake_y_ff[223]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[230]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(223),
      O => \snake_y_ff[223]_i_1_n_0\
    );
\snake_y_ff[224]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[231]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(224),
      O => \snake_y_ff[224]_i_1_n_0\
    );
\snake_y_ff[225]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[232]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(225),
      O => \snake_y_ff[225]_i_1_n_0\
    );
\snake_y_ff[226]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[233]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(226),
      O => \snake_y_ff[226]_i_1_n_0\
    );
\snake_y_ff[227]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[234]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(227),
      O => \snake_y_ff[227]_i_1_n_0\
    );
\snake_y_ff[228]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[235]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(228),
      O => \snake_y_ff[228]_i_1_n_0\
    );
\snake_y_ff[229]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[236]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(229),
      O => \snake_y_ff[229]_i_1_n_0\
    );
\snake_y_ff[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[29]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(22),
      O => \snake_y_ff[22]_i_1_n_0\
    );
\snake_y_ff[230]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[237]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(230),
      O => \snake_y_ff[230]_i_1_n_0\
    );
\snake_y_ff[231]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[238]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(231),
      O => \snake_y_ff[231]_i_1_n_0\
    );
\snake_y_ff[232]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[239]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(232),
      O => \snake_y_ff[232]_i_1_n_0\
    );
\snake_y_ff[233]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[240]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(233),
      O => \snake_y_ff[233]_i_1_n_0\
    );
\snake_y_ff[234]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[241]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(234),
      O => \snake_y_ff[234]_i_1_n_0\
    );
\snake_y_ff[235]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[242]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(235),
      O => \snake_y_ff[235]_i_1_n_0\
    );
\snake_y_ff[236]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[243]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(236),
      O => \snake_y_ff[236]_i_1_n_0\
    );
\snake_y_ff[237]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[244]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(237),
      O => \snake_y_ff[237]_i_1_n_0\
    );
\snake_y_ff[238]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[245]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(238),
      O => \snake_y_ff[238]_i_1_n_0\
    );
\snake_y_ff[239]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[246]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(239),
      O => \snake_y_ff[239]_i_1_n_0\
    );
\snake_y_ff[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[30]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(23),
      O => \snake_y_ff[23]_i_1_n_0\
    );
\snake_y_ff[240]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[247]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(240),
      O => \snake_y_ff[240]_i_1_n_0\
    );
\snake_y_ff[241]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[248]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(241),
      O => \snake_y_ff[241]_i_1_n_0\
    );
\snake_y_ff[242]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[249]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(242),
      O => \snake_y_ff[242]_i_1_n_0\
    );
\snake_y_ff[243]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[250]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(243),
      O => \snake_y_ff[243]_i_1_n_0\
    );
\snake_y_ff[244]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[251]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(244),
      O => \snake_y_ff[244]_i_1_n_0\
    );
\snake_y_ff[245]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[252]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(245),
      O => \snake_y_ff[245]_i_1_n_0\
    );
\snake_y_ff[246]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[253]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(246),
      O => \snake_y_ff[246]_i_1_n_0\
    );
\snake_y_ff[247]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[254]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(247),
      O => \snake_y_ff[247]_i_1_n_0\
    );
\snake_y_ff[248]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[255]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(248),
      O => \snake_y_ff[248]_i_1_n_0\
    );
\snake_y_ff[249]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[256]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(249),
      O => \snake_y_ff[249]_i_1_n_0\
    );
\snake_y_ff[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[31]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(24),
      O => \snake_y_ff[24]_i_1_n_0\
    );
\snake_y_ff[250]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[257]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(250),
      O => \snake_y_ff[250]_i_1_n_0\
    );
\snake_y_ff[251]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[258]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(251),
      O => \snake_y_ff[251]_i_1_n_0\
    );
\snake_y_ff[252]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[259]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(252),
      O => \snake_y_ff[252]_i_1_n_0\
    );
\snake_y_ff[253]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[260]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(253),
      O => \snake_y_ff[253]_i_1_n_0\
    );
\snake_y_ff[254]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[261]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(254),
      O => \snake_y_ff[254]_i_1_n_0\
    );
\snake_y_ff[255]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[262]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(255),
      O => \snake_y_ff[255]_i_1_n_0\
    );
\snake_y_ff[256]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[263]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(256),
      O => \snake_y_ff[256]_i_1_n_0\
    );
\snake_y_ff[257]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[264]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(257),
      O => \snake_y_ff[257]_i_1_n_0\
    );
\snake_y_ff[258]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[265]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(258),
      O => \snake_y_ff[258]_i_1_n_0\
    );
\snake_y_ff[259]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[266]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(259),
      O => \snake_y_ff[259]_i_1_n_0\
    );
\snake_y_ff[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[32]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(25),
      O => \snake_y_ff[25]_i_1_n_0\
    );
\snake_y_ff[260]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[267]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(260),
      O => \snake_y_ff[260]_i_1_n_0\
    );
\snake_y_ff[261]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[268]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(261),
      O => \snake_y_ff[261]_i_1_n_0\
    );
\snake_y_ff[262]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[269]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(262),
      O => \snake_y_ff[262]_i_1_n_0\
    );
\snake_y_ff[263]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[270]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(263),
      O => \snake_y_ff[263]_i_1_n_0\
    );
\snake_y_ff[264]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[271]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(264),
      O => \snake_y_ff[264]_i_1_n_0\
    );
\snake_y_ff[265]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[272]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(265),
      O => \snake_y_ff[265]_i_1_n_0\
    );
\snake_y_ff[266]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[273]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(266),
      O => \snake_y_ff[266]_i_1_n_0\
    );
\snake_y_ff[267]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[274]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(267),
      O => \snake_y_ff[267]_i_1_n_0\
    );
\snake_y_ff[268]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[275]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(268),
      O => \snake_y_ff[268]_i_1_n_0\
    );
\snake_y_ff[269]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[276]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(269),
      O => \snake_y_ff[269]_i_1_n_0\
    );
\snake_y_ff[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[33]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(26),
      O => \snake_y_ff[26]_i_1_n_0\
    );
\snake_y_ff[270]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[277]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(270),
      O => \snake_y_ff[270]_i_1_n_0\
    );
\snake_y_ff[271]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[278]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(271),
      O => \snake_y_ff[271]_i_1_n_0\
    );
\snake_y_ff[272]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[279]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(272),
      O => \snake_y_ff[272]_i_1_n_0\
    );
\snake_y_ff[273]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[280]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(273),
      O => \snake_y_ff[273]_i_1_n_0\
    );
\snake_y_ff[274]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[281]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(274),
      O => \snake_y_ff[274]_i_1_n_0\
    );
\snake_y_ff[275]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[282]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(275),
      O => \snake_y_ff[275]_i_1_n_0\
    );
\snake_y_ff[276]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[283]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(276),
      O => \snake_y_ff[276]_i_1_n_0\
    );
\snake_y_ff[277]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[284]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(277),
      O => \snake_y_ff[277]_i_1_n_0\
    );
\snake_y_ff[278]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[285]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(278),
      O => \snake_y_ff[278]_i_1_n_0\
    );
\snake_y_ff[279]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[286]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(279),
      O => \snake_y_ff[279]_i_1_n_0\
    );
\snake_y_ff[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[34]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(27),
      O => \snake_y_ff[27]_i_1_n_0\
    );
\snake_y_ff[280]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[287]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(280),
      O => \snake_y_ff[280]_i_1_n_0\
    );
\snake_y_ff[281]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[288]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(281),
      O => \snake_y_ff[281]_i_1_n_0\
    );
\snake_y_ff[282]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[289]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(282),
      O => \snake_y_ff[282]_i_1_n_0\
    );
\snake_y_ff[283]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[290]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(283),
      O => \snake_y_ff[283]_i_1_n_0\
    );
\snake_y_ff[284]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[291]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(284),
      O => \snake_y_ff[284]_i_1_n_0\
    );
\snake_y_ff[285]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[292]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(285),
      O => \snake_y_ff[285]_i_1_n_0\
    );
\snake_y_ff[286]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[293]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(286),
      O => \snake_y_ff[286]_i_1_n_0\
    );
\snake_y_ff[287]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[294]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(287),
      O => \snake_y_ff[287]_i_1_n_0\
    );
\snake_y_ff[288]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[295]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(288),
      O => \snake_y_ff[288]_i_1_n_0\
    );
\snake_y_ff[289]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[296]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(289),
      O => \snake_y_ff[289]_i_1_n_0\
    );
\snake_y_ff[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[35]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(28),
      O => \snake_y_ff[28]_i_1_n_0\
    );
\snake_y_ff[290]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[297]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(290),
      O => \snake_y_ff[290]_i_1_n_0\
    );
\snake_y_ff[291]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[298]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(291),
      O => \snake_y_ff[291]_i_1_n_0\
    );
\snake_y_ff[292]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[299]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(292),
      O => \snake_y_ff[292]_i_1_n_0\
    );
\snake_y_ff[293]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[300]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(293),
      O => \snake_y_ff[293]_i_1_n_0\
    );
\snake_y_ff[294]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[301]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(294),
      O => \snake_y_ff[294]_i_1_n_0\
    );
\snake_y_ff[295]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[302]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(295),
      O => \snake_y_ff[295]_i_1_n_0\
    );
\snake_y_ff[296]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[303]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(296),
      O => \snake_y_ff[296]_i_1_n_0\
    );
\snake_y_ff[297]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[304]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(297),
      O => \snake_y_ff[297]_i_1_n_0\
    );
\snake_y_ff[298]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[305]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(298),
      O => \snake_y_ff[298]_i_1_n_0\
    );
\snake_y_ff[299]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[306]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(299),
      O => \snake_y_ff[299]_i_1_n_0\
    );
\snake_y_ff[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[36]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(29),
      O => \snake_y_ff[29]_i_1_n_0\
    );
\snake_y_ff[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[9]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(2),
      O => \snake_y_ff[2]_i_1_n_0\
    );
\snake_y_ff[300]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[307]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(300),
      O => \snake_y_ff[300]_i_1_n_0\
    );
\snake_y_ff[301]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[308]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(301),
      O => \snake_y_ff[301]_i_1_n_0\
    );
\snake_y_ff[302]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[309]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(302),
      O => \snake_y_ff[302]_i_1_n_0\
    );
\snake_y_ff[303]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[310]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(303),
      O => \snake_y_ff[303]_i_1_n_0\
    );
\snake_y_ff[304]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[311]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(304),
      O => \snake_y_ff[304]_i_1_n_0\
    );
\snake_y_ff[305]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[312]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(305),
      O => \snake_y_ff[305]_i_1_n_0\
    );
\snake_y_ff[306]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[313]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(306),
      O => \snake_y_ff[306]_i_1_n_0\
    );
\snake_y_ff[307]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[314]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(307),
      O => \snake_y_ff[307]_i_1_n_0\
    );
\snake_y_ff[308]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[315]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(308),
      O => \snake_y_ff[308]_i_1_n_0\
    );
\snake_y_ff[309]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[316]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(309),
      O => \snake_y_ff[309]_i_1_n_0\
    );
\snake_y_ff[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[37]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(30),
      O => \snake_y_ff[30]_i_1_n_0\
    );
\snake_y_ff[310]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[317]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(310),
      O => \snake_y_ff[310]_i_1_n_0\
    );
\snake_y_ff[311]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[318]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(311),
      O => \snake_y_ff[311]_i_1_n_0\
    );
\snake_y_ff[312]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[319]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(312),
      O => \snake_y_ff[312]_i_1_n_0\
    );
\snake_y_ff[313]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[320]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(313),
      O => \snake_y_ff[313]_i_1_n_0\
    );
\snake_y_ff[314]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[321]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(314),
      O => \snake_y_ff[314]_i_1_n_0\
    );
\snake_y_ff[315]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[322]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(315),
      O => \snake_y_ff[315]_i_1_n_0\
    );
\snake_y_ff[316]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[323]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(316),
      O => \snake_y_ff[316]_i_1_n_0\
    );
\snake_y_ff[317]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[324]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(317),
      O => \snake_y_ff[317]_i_1_n_0\
    );
\snake_y_ff[318]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[325]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(318),
      O => \snake_y_ff[318]_i_1_n_0\
    );
\snake_y_ff[319]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[326]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(319),
      O => \snake_y_ff[319]_i_1_n_0\
    );
\snake_y_ff[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[38]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(31),
      O => \snake_y_ff[31]_i_1_n_0\
    );
\snake_y_ff[320]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[327]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(320),
      O => \snake_y_ff[320]_i_1_n_0\
    );
\snake_y_ff[321]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[328]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(321),
      O => \snake_y_ff[321]_i_1_n_0\
    );
\snake_y_ff[322]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[329]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(322),
      O => \snake_y_ff[322]_i_1_n_0\
    );
\snake_y_ff[323]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[330]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(323),
      O => \snake_y_ff[323]_i_1_n_0\
    );
\snake_y_ff[324]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[331]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(324),
      O => \snake_y_ff[324]_i_1_n_0\
    );
\snake_y_ff[325]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[332]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(325),
      O => \snake_y_ff[325]_i_1_n_0\
    );
\snake_y_ff[326]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[333]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(326),
      O => \snake_y_ff[326]_i_1_n_0\
    );
\snake_y_ff[327]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[334]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(327),
      O => \snake_y_ff[327]_i_1_n_0\
    );
\snake_y_ff[328]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[335]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(328),
      O => \snake_y_ff[328]_i_1_n_0\
    );
\snake_y_ff[329]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[336]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(329),
      O => \snake_y_ff[329]_i_1_n_0\
    );
\snake_y_ff[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[39]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(32),
      O => \snake_y_ff[32]_i_1_n_0\
    );
\snake_y_ff[330]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[337]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(330),
      O => \snake_y_ff[330]_i_1_n_0\
    );
\snake_y_ff[331]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[338]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(331),
      O => \snake_y_ff[331]_i_1_n_0\
    );
\snake_y_ff[332]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[339]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(332),
      O => \snake_y_ff[332]_i_1_n_0\
    );
\snake_y_ff[333]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[340]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(333),
      O => \snake_y_ff[333]_i_1_n_0\
    );
\snake_y_ff[334]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[341]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(334),
      O => \snake_y_ff[334]_i_1_n_0\
    );
\snake_y_ff[335]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[342]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(335),
      O => \snake_y_ff[335]_i_1_n_0\
    );
\snake_y_ff[336]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[343]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(336),
      O => \snake_y_ff[336]_i_1_n_0\
    );
\snake_y_ff[337]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[344]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(337),
      O => \snake_y_ff[337]_i_1_n_0\
    );
\snake_y_ff[338]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[345]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(338),
      O => \snake_y_ff[338]_i_1_n_0\
    );
\snake_y_ff[339]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[346]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(339),
      O => \snake_y_ff[339]_i_1_n_0\
    );
\snake_y_ff[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[40]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(33),
      O => \snake_y_ff[33]_i_1_n_0\
    );
\snake_y_ff[340]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[347]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(340),
      O => \snake_y_ff[340]_i_1_n_0\
    );
\snake_y_ff[341]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[348]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(341),
      O => \snake_y_ff[341]_i_1_n_0\
    );
\snake_y_ff[342]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[349]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(342),
      O => \snake_y_ff[342]_i_1_n_0\
    );
\snake_y_ff[343]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[350]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(343),
      O => \snake_y_ff[343]_i_1_n_0\
    );
\snake_y_ff[344]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[351]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(344),
      O => \snake_y_ff[344]_i_1_n_0\
    );
\snake_y_ff[345]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[352]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(345),
      O => \snake_y_ff[345]_i_1_n_0\
    );
\snake_y_ff[346]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[353]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(346),
      O => \snake_y_ff[346]_i_1_n_0\
    );
\snake_y_ff[347]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[354]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(347),
      O => \snake_y_ff[347]_i_1_n_0\
    );
\snake_y_ff[348]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[355]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(348),
      O => \snake_y_ff[348]_i_1_n_0\
    );
\snake_y_ff[349]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[356]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(349),
      O => \snake_y_ff[349]_i_1_n_0\
    );
\snake_y_ff[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[41]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(34),
      O => \snake_y_ff[34]_i_1_n_0\
    );
\snake_y_ff[350]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[357]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(350),
      O => \snake_y_ff[350]_i_1_n_0\
    );
\snake_y_ff[351]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[358]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(351),
      O => \snake_y_ff[351]_i_1_n_0\
    );
\snake_y_ff[352]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[359]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(352),
      O => \snake_y_ff[352]_i_1_n_0\
    );
\snake_y_ff[353]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[360]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(353),
      O => \snake_y_ff[353]_i_1_n_0\
    );
\snake_y_ff[354]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[361]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(354),
      O => \snake_y_ff[354]_i_1_n_0\
    );
\snake_y_ff[355]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[362]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(355),
      O => \snake_y_ff[355]_i_1_n_0\
    );
\snake_y_ff[356]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[363]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(356),
      O => \snake_y_ff[356]_i_1_n_0\
    );
\snake_y_ff[357]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[364]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(357),
      O => \snake_y_ff[357]_i_1_n_0\
    );
\snake_y_ff[358]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[365]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(358),
      O => \snake_y_ff[358]_i_1_n_0\
    );
\snake_y_ff[359]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[366]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(359),
      O => \snake_y_ff[359]_i_1_n_0\
    );
\snake_y_ff[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[42]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(35),
      O => \snake_y_ff[35]_i_1_n_0\
    );
\snake_y_ff[360]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[367]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(360),
      O => \snake_y_ff[360]_i_1_n_0\
    );
\snake_y_ff[361]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[368]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(361),
      O => \snake_y_ff[361]_i_1_n_0\
    );
\snake_y_ff[362]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[369]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(362),
      O => \snake_y_ff[362]_i_1_n_0\
    );
\snake_y_ff[363]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[370]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(363),
      O => \snake_y_ff[363]_i_1_n_0\
    );
\snake_y_ff[364]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[371]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(364),
      O => \snake_y_ff[364]_i_1_n_0\
    );
\snake_y_ff[365]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[372]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(365),
      O => \snake_y_ff[365]_i_1_n_0\
    );
\snake_y_ff[366]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[373]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(366),
      O => \snake_y_ff[366]_i_1_n_0\
    );
\snake_y_ff[367]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[374]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(367),
      O => \snake_y_ff[367]_i_1_n_0\
    );
\snake_y_ff[368]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[375]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(368),
      O => \snake_y_ff[368]_i_1_n_0\
    );
\snake_y_ff[369]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[376]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(369),
      O => \snake_y_ff[369]_i_1_n_0\
    );
\snake_y_ff[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[43]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(36),
      O => \snake_y_ff[36]_i_1_n_0\
    );
\snake_y_ff[370]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[377]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(370),
      O => \snake_y_ff[370]_i_1_n_0\
    );
\snake_y_ff[371]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[378]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(371),
      O => \snake_y_ff[371]_i_1_n_0\
    );
\snake_y_ff[372]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[379]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(372),
      O => \snake_y_ff[372]_i_1_n_0\
    );
\snake_y_ff[373]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[380]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(373),
      O => \snake_y_ff[373]_i_1_n_0\
    );
\snake_y_ff[374]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[381]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(374),
      O => \snake_y_ff[374]_i_1_n_0\
    );
\snake_y_ff[375]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[382]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(375),
      O => \snake_y_ff[375]_i_1_n_0\
    );
\snake_y_ff[376]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[383]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(376),
      O => \snake_y_ff[376]_i_1_n_0\
    );
\snake_y_ff[377]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[384]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(377),
      O => \snake_y_ff[377]_i_1_n_0\
    );
\snake_y_ff[378]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[385]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(378),
      O => \snake_y_ff[378]_i_1_n_0\
    );
\snake_y_ff[379]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[386]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(379),
      O => \snake_y_ff[379]_i_1_n_0\
    );
\snake_y_ff[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[44]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(37),
      O => \snake_y_ff[37]_i_1_n_0\
    );
\snake_y_ff[380]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[387]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(380),
      O => \snake_y_ff[380]_i_1_n_0\
    );
\snake_y_ff[381]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[388]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(381),
      O => \snake_y_ff[381]_i_1_n_0\
    );
\snake_y_ff[382]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[389]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(382),
      O => \snake_y_ff[382]_i_1_n_0\
    );
\snake_y_ff[383]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[390]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(383),
      O => \snake_y_ff[383]_i_1_n_0\
    );
\snake_y_ff[384]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[391]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(384),
      O => \snake_y_ff[384]_i_1_n_0\
    );
\snake_y_ff[385]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[392]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(385),
      O => \snake_y_ff[385]_i_1_n_0\
    );
\snake_y_ff[386]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[393]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(386),
      O => \snake_y_ff[386]_i_1_n_0\
    );
\snake_y_ff[387]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[394]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(387),
      O => \snake_y_ff[387]_i_1_n_0\
    );
\snake_y_ff[388]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[395]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(388),
      O => \snake_y_ff[388]_i_1_n_0\
    );
\snake_y_ff[389]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[396]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(389),
      O => \snake_y_ff[389]_i_1_n_0\
    );
\snake_y_ff[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[45]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(38),
      O => \snake_y_ff[38]_i_1_n_0\
    );
\snake_y_ff[390]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[397]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(390),
      O => \snake_y_ff[390]_i_1_n_0\
    );
\snake_y_ff[391]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[398]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(391),
      O => \snake_y_ff[391]_i_1_n_0\
    );
\snake_y_ff[392]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[399]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(392),
      O => \snake_y_ff[392]_i_1_n_0\
    );
\snake_y_ff[393]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[400]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(393),
      O => \snake_y_ff[393]_i_1_n_0\
    );
\snake_y_ff[394]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[401]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(394),
      O => \snake_y_ff[394]_i_1_n_0\
    );
\snake_y_ff[395]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[402]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(395),
      O => \snake_y_ff[395]_i_1_n_0\
    );
\snake_y_ff[396]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[403]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(396),
      O => \snake_y_ff[396]_i_1_n_0\
    );
\snake_y_ff[397]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[404]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(397),
      O => \snake_y_ff[397]_i_1_n_0\
    );
\snake_y_ff[398]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[405]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(398),
      O => \snake_y_ff[398]_i_1_n_0\
    );
\snake_y_ff[399]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[406]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(399),
      O => \snake_y_ff[399]_i_1_n_0\
    );
\snake_y_ff[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[46]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(39),
      O => \snake_y_ff[39]_i_1_n_0\
    );
\snake_y_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[10]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(3),
      O => \snake_y_ff[3]_i_1_n_0\
    );
\snake_y_ff[400]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[407]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(400),
      O => \snake_y_ff[400]_i_1_n_0\
    );
\snake_y_ff[401]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[408]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(401),
      O => \snake_y_ff[401]_i_1_n_0\
    );
\snake_y_ff[402]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[409]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(402),
      O => \snake_y_ff[402]_i_1_n_0\
    );
\snake_y_ff[403]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[410]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(403),
      O => \snake_y_ff[403]_i_1_n_0\
    );
\snake_y_ff[404]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[411]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(404),
      O => \snake_y_ff[404]_i_1_n_0\
    );
\snake_y_ff[405]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[412]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(405),
      O => \snake_y_ff[405]_i_1_n_0\
    );
\snake_y_ff[406]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[413]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(406),
      O => \snake_y_ff[406]_i_1_n_0\
    );
\snake_y_ff[407]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[414]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(407),
      O => \snake_y_ff[407]_i_1_n_0\
    );
\snake_y_ff[408]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[415]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(408),
      O => \snake_y_ff[408]_i_1_n_0\
    );
\snake_y_ff[409]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[416]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(409),
      O => \snake_y_ff[409]_i_1_n_0\
    );
\snake_y_ff[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[47]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(40),
      O => \snake_y_ff[40]_i_1_n_0\
    );
\snake_y_ff[410]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[417]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(410),
      O => \snake_y_ff[410]_i_1_n_0\
    );
\snake_y_ff[411]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[418]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(411),
      O => \snake_y_ff[411]_i_1_n_0\
    );
\snake_y_ff[412]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[419]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(412),
      O => \snake_y_ff[412]_i_1_n_0\
    );
\snake_y_ff[413]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[420]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(413),
      O => \snake_y_ff[413]_i_1_n_0\
    );
\snake_y_ff[414]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[421]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(414),
      O => \snake_y_ff[414]_i_1_n_0\
    );
\snake_y_ff[415]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[422]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(415),
      O => \snake_y_ff[415]_i_1_n_0\
    );
\snake_y_ff[416]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[423]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(416),
      O => \snake_y_ff[416]_i_1_n_0\
    );
\snake_y_ff[417]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[424]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(417),
      O => \snake_y_ff[417]_i_1_n_0\
    );
\snake_y_ff[418]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[425]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(418),
      O => \snake_y_ff[418]_i_1_n_0\
    );
\snake_y_ff[419]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[426]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(419),
      O => \snake_y_ff[419]_i_1_n_0\
    );
\snake_y_ff[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[48]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(41),
      O => \snake_y_ff[41]_i_1_n_0\
    );
\snake_y_ff[420]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[427]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(420),
      O => \snake_y_ff[420]_i_1_n_0\
    );
\snake_y_ff[421]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[428]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(421),
      O => \snake_y_ff[421]_i_1_n_0\
    );
\snake_y_ff[422]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[429]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(422),
      O => \snake_y_ff[422]_i_1_n_0\
    );
\snake_y_ff[423]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[430]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(423),
      O => \snake_y_ff[423]_i_1_n_0\
    );
\snake_y_ff[424]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[431]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(424),
      O => \snake_y_ff[424]_i_1_n_0\
    );
\snake_y_ff[425]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[432]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(425),
      O => \snake_y_ff[425]_i_1_n_0\
    );
\snake_y_ff[426]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[433]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(426),
      O => \snake_y_ff[426]_i_1_n_0\
    );
\snake_y_ff[427]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[434]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(427),
      O => \snake_y_ff[427]_i_1_n_0\
    );
\snake_y_ff[428]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[435]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(428),
      O => \snake_y_ff[428]_i_1_n_0\
    );
\snake_y_ff[429]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[436]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(429),
      O => \snake_y_ff[429]_i_1_n_0\
    );
\snake_y_ff[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[49]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(42),
      O => \snake_y_ff[42]_i_1_n_0\
    );
\snake_y_ff[430]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[437]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(430),
      O => \snake_y_ff[430]_i_1_n_0\
    );
\snake_y_ff[431]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[438]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(431),
      O => \snake_y_ff[431]_i_1_n_0\
    );
\snake_y_ff[432]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[439]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(432),
      O => \snake_y_ff[432]_i_1_n_0\
    );
\snake_y_ff[433]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[440]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(433),
      O => \snake_y_ff[433]_i_1_n_0\
    );
\snake_y_ff[434]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[441]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(434),
      O => \snake_y_ff[434]_i_1_n_0\
    );
\snake_y_ff[435]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[442]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(435),
      O => \snake_y_ff[435]_i_1_n_0\
    );
\snake_y_ff[436]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[443]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(436),
      O => \snake_y_ff[436]_i_1_n_0\
    );
\snake_y_ff[437]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[444]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(437),
      O => \snake_y_ff[437]_i_1_n_0\
    );
\snake_y_ff[438]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[445]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(438),
      O => \snake_y_ff[438]_i_1_n_0\
    );
\snake_y_ff[439]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[446]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(439),
      O => \snake_y_ff[439]_i_1_n_0\
    );
\snake_y_ff[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[50]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(43),
      O => \snake_y_ff[43]_i_1_n_0\
    );
\snake_y_ff[440]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[447]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(440),
      O => \snake_y_ff[440]_i_1_n_0\
    );
\snake_y_ff[447]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[1]_rep_n_0\,
      I1 => \snake_y_ff[447]_i_2_n_0\,
      O => \snake_y_ff[447]_i_1_n_0\
    );
\snake_y_ff[447]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5575000000000000"
    )
        port map (
      I0 => \snake_address[31]_i_2_n_0\,
      I1 => snake_txn_state(1),
      I2 => go_signal_ff,
      I3 => go_signal_ff2,
      I4 => \snake_y_ff[447]_i_3_n_0\,
      I5 => aresetn,
      O => \snake_y_ff[447]_i_2_n_0\
    );
\snake_y_ff[447]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F20002"
    )
        port map (
      I0 => go_signal_ff,
      I1 => go_signal_ff2,
      I2 => snake_txn_state(1),
      I3 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      I4 => M_AXI_BVALID,
      O => \snake_y_ff[447]_i_3_n_0\
    );
\snake_y_ff[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[51]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(44),
      O => \snake_y_ff[44]_i_1_n_0\
    );
\snake_y_ff[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[52]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(45),
      O => \snake_y_ff[45]_i_1_n_0\
    );
\snake_y_ff[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[53]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(46),
      O => \snake_y_ff[46]_i_1_n_0\
    );
\snake_y_ff[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[54]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(47),
      O => \snake_y_ff[47]_i_1_n_0\
    );
\snake_y_ff[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[55]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(48),
      O => \snake_y_ff[48]_i_1_n_0\
    );
\snake_y_ff[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[56]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(49),
      O => \snake_y_ff[49]_i_1_n_0\
    );
\snake_y_ff[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[11]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(4),
      O => \snake_y_ff[4]_i_1_n_0\
    );
\snake_y_ff[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[57]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(50),
      O => \snake_y_ff[50]_i_1_n_0\
    );
\snake_y_ff[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[58]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(51),
      O => \snake_y_ff[51]_i_1_n_0\
    );
\snake_y_ff[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[59]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(52),
      O => \snake_y_ff[52]_i_1_n_0\
    );
\snake_y_ff[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[60]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(53),
      O => \snake_y_ff[53]_i_1_n_0\
    );
\snake_y_ff[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[61]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(54),
      O => \snake_y_ff[54]_i_1_n_0\
    );
\snake_y_ff[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[62]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(55),
      O => \snake_y_ff[55]_i_1_n_0\
    );
\snake_y_ff[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[63]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(56),
      O => \snake_y_ff[56]_i_1_n_0\
    );
\snake_y_ff[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[64]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(57),
      O => \snake_y_ff[57]_i_1_n_0\
    );
\snake_y_ff[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[65]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(58),
      O => \snake_y_ff[58]_i_1_n_0\
    );
\snake_y_ff[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[66]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(59),
      O => \snake_y_ff[59]_i_1_n_0\
    );
\snake_y_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[12]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(5),
      O => \snake_y_ff[5]_i_1_n_0\
    );
\snake_y_ff[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[67]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(60),
      O => \snake_y_ff[60]_i_1_n_0\
    );
\snake_y_ff[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[68]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(61),
      O => \snake_y_ff[61]_i_1_n_0\
    );
\snake_y_ff[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[69]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(62),
      O => \snake_y_ff[62]_i_1_n_0\
    );
\snake_y_ff[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[70]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(63),
      O => \snake_y_ff[63]_i_1_n_0\
    );
\snake_y_ff[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[71]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(64),
      O => \snake_y_ff[64]_i_1_n_0\
    );
\snake_y_ff[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[72]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(65),
      O => \snake_y_ff[65]_i_1_n_0\
    );
\snake_y_ff[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[73]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(66),
      O => \snake_y_ff[66]_i_1_n_0\
    );
\snake_y_ff[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[74]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(67),
      O => \snake_y_ff[67]_i_1_n_0\
    );
\snake_y_ff[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[75]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(68),
      O => \snake_y_ff[68]_i_1_n_0\
    );
\snake_y_ff[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[76]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(69),
      O => \snake_y_ff[69]_i_1_n_0\
    );
\snake_y_ff[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__6_n_0\,
      I1 => \snake_y_ff_reg_n_0_[13]\,
      I2 => snake_txn_state(1),
      I3 => snake_y(6),
      O => \snake_y_ff[6]_i_1_n_0\
    );
\snake_y_ff[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[77]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(70),
      O => \snake_y_ff[70]_i_1_n_0\
    );
\snake_y_ff[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[78]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(71),
      O => \snake_y_ff[71]_i_1_n_0\
    );
\snake_y_ff[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[79]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(72),
      O => \snake_y_ff[72]_i_1_n_0\
    );
\snake_y_ff[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[80]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(73),
      O => \snake_y_ff[73]_i_1_n_0\
    );
\snake_y_ff[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[81]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(74),
      O => \snake_y_ff[74]_i_1_n_0\
    );
\snake_y_ff[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[82]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(75),
      O => \snake_y_ff[75]_i_1_n_0\
    );
\snake_y_ff[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[83]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(76),
      O => \snake_y_ff[76]_i_1_n_0\
    );
\snake_y_ff[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[84]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(77),
      O => \snake_y_ff[77]_i_1_n_0\
    );
\snake_y_ff[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[85]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(78),
      O => \snake_y_ff[78]_i_1_n_0\
    );
\snake_y_ff[79]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[86]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(79),
      O => \snake_y_ff[79]_i_1_n_0\
    );
\snake_y_ff[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[14]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(7),
      O => \snake_y_ff[7]_i_1_n_0\
    );
\snake_y_ff[80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[87]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(80),
      O => \snake_y_ff[80]_i_1_n_0\
    );
\snake_y_ff[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[88]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(81),
      O => \snake_y_ff[81]_i_1_n_0\
    );
\snake_y_ff[82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[89]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(82),
      O => \snake_y_ff[82]_i_1_n_0\
    );
\snake_y_ff[83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[90]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(83),
      O => \snake_y_ff[83]_i_1_n_0\
    );
\snake_y_ff[84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[91]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(84),
      O => \snake_y_ff[84]_i_1_n_0\
    );
\snake_y_ff[85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[92]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(85),
      O => \snake_y_ff[85]_i_1_n_0\
    );
\snake_y_ff[86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[93]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(86),
      O => \snake_y_ff[86]_i_1_n_0\
    );
\snake_y_ff[87]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[94]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(87),
      O => \snake_y_ff[87]_i_1_n_0\
    );
\snake_y_ff[88]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[95]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(88),
      O => \snake_y_ff[88]_i_1_n_0\
    );
\snake_y_ff[89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[96]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(89),
      O => \snake_y_ff[89]_i_1_n_0\
    );
\snake_y_ff[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[15]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(8),
      O => \snake_y_ff[8]_i_1_n_0\
    );
\snake_y_ff[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[97]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(90),
      O => \snake_y_ff[90]_i_1_n_0\
    );
\snake_y_ff[91]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[98]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(91),
      O => \snake_y_ff[91]_i_1_n_0\
    );
\snake_y_ff[92]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[99]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(92),
      O => \snake_y_ff[92]_i_1_n_0\
    );
\snake_y_ff[93]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[100]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(93),
      O => \snake_y_ff[93]_i_1_n_0\
    );
\snake_y_ff[94]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[101]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(94),
      O => \snake_y_ff[94]_i_1_n_0\
    );
\snake_y_ff[95]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__0_n_0\,
      I1 => \snake_y_ff_reg_n_0_[102]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__4_n_0\,
      I3 => snake_y(95),
      O => \snake_y_ff[95]_i_1_n_0\
    );
\snake_y_ff[96]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I1 => \snake_y_ff_reg_n_0_[103]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => snake_y(96),
      O => \snake_y_ff[96]_i_1_n_0\
    );
\snake_y_ff[97]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[104]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(97),
      O => \snake_y_ff[97]_i_1_n_0\
    );
\snake_y_ff[98]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => snake_txn_state(0),
      I1 => \snake_y_ff_reg_n_0_[105]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__6_n_0\,
      I3 => snake_y(98),
      O => \snake_y_ff[98]_i_1_n_0\
    );
\snake_y_ff[99]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[106]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(99),
      O => \snake_y_ff[99]_i_1_n_0\
    );
\snake_y_ff[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4540"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[0]_rep_n_0\,
      I1 => \snake_y_ff_reg_n_0_[16]\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__5_n_0\,
      I3 => snake_y(9),
      O => \snake_y_ff[9]_i_1_n_0\
    );
\snake_y_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[0]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[0]\,
      R => '0'
    );
\snake_y_ff_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[100]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[100]\,
      R => '0'
    );
\snake_y_ff_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[101]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[101]\,
      R => '0'
    );
\snake_y_ff_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[102]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[102]\,
      R => '0'
    );
\snake_y_ff_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[103]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[103]\,
      R => '0'
    );
\snake_y_ff_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[104]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[104]\,
      R => '0'
    );
\snake_y_ff_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[105]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[105]\,
      R => '0'
    );
\snake_y_ff_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[106]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[106]\,
      R => '0'
    );
\snake_y_ff_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[107]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[107]\,
      R => '0'
    );
\snake_y_ff_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[108]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[108]\,
      R => '0'
    );
\snake_y_ff_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[109]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[109]\,
      R => '0'
    );
\snake_y_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[10]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[10]\,
      R => '0'
    );
\snake_y_ff_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[110]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[110]\,
      R => '0'
    );
\snake_y_ff_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[111]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[111]\,
      R => '0'
    );
\snake_y_ff_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[112]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[112]\,
      R => '0'
    );
\snake_y_ff_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[113]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[113]\,
      R => '0'
    );
\snake_y_ff_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[114]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[114]\,
      R => '0'
    );
\snake_y_ff_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[115]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[115]\,
      R => '0'
    );
\snake_y_ff_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[116]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[116]\,
      R => '0'
    );
\snake_y_ff_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[117]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[117]\,
      R => '0'
    );
\snake_y_ff_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[118]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[118]\,
      R => '0'
    );
\snake_y_ff_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[119]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[119]\,
      R => '0'
    );
\snake_y_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[11]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[11]\,
      R => '0'
    );
\snake_y_ff_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[120]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[120]\,
      R => '0'
    );
\snake_y_ff_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[121]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[121]\,
      R => '0'
    );
\snake_y_ff_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[122]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[122]\,
      R => '0'
    );
\snake_y_ff_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[123]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[123]\,
      R => '0'
    );
\snake_y_ff_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[124]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[124]\,
      R => '0'
    );
\snake_y_ff_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[125]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[125]\,
      R => '0'
    );
\snake_y_ff_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[126]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[126]\,
      R => '0'
    );
\snake_y_ff_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[127]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[127]\,
      R => '0'
    );
\snake_y_ff_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[128]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[128]\,
      R => '0'
    );
\snake_y_ff_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[129]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[129]\,
      R => '0'
    );
\snake_y_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[12]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[12]\,
      R => '0'
    );
\snake_y_ff_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[130]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[130]\,
      R => '0'
    );
\snake_y_ff_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[131]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[131]\,
      R => '0'
    );
\snake_y_ff_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[132]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[132]\,
      R => '0'
    );
\snake_y_ff_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[133]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[133]\,
      R => '0'
    );
\snake_y_ff_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[134]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[134]\,
      R => '0'
    );
\snake_y_ff_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[135]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[135]\,
      R => '0'
    );
\snake_y_ff_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[136]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[136]\,
      R => '0'
    );
\snake_y_ff_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[137]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[137]\,
      R => '0'
    );
\snake_y_ff_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[138]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[138]\,
      R => '0'
    );
\snake_y_ff_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[139]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[139]\,
      R => '0'
    );
\snake_y_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[13]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[13]\,
      R => '0'
    );
\snake_y_ff_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[140]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[140]\,
      R => '0'
    );
\snake_y_ff_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[141]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[141]\,
      R => '0'
    );
\snake_y_ff_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[142]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[142]\,
      R => '0'
    );
\snake_y_ff_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[143]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[143]\,
      R => '0'
    );
\snake_y_ff_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[144]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[144]\,
      R => '0'
    );
\snake_y_ff_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[145]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[145]\,
      R => '0'
    );
\snake_y_ff_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[146]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[146]\,
      R => '0'
    );
\snake_y_ff_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[147]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[147]\,
      R => '0'
    );
\snake_y_ff_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[148]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[148]\,
      R => '0'
    );
\snake_y_ff_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[149]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[149]\,
      R => '0'
    );
\snake_y_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[14]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[14]\,
      R => '0'
    );
\snake_y_ff_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[150]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[150]\,
      R => '0'
    );
\snake_y_ff_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[151]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[151]\,
      R => '0'
    );
\snake_y_ff_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[152]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[152]\,
      R => '0'
    );
\snake_y_ff_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[153]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[153]\,
      R => '0'
    );
\snake_y_ff_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[154]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[154]\,
      R => '0'
    );
\snake_y_ff_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[155]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[155]\,
      R => '0'
    );
\snake_y_ff_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[156]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[156]\,
      R => '0'
    );
\snake_y_ff_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[157]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[157]\,
      R => '0'
    );
\snake_y_ff_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[158]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[158]\,
      R => '0'
    );
\snake_y_ff_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[159]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[159]\,
      R => '0'
    );
\snake_y_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[15]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[15]\,
      R => '0'
    );
\snake_y_ff_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[160]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[160]\,
      R => '0'
    );
\snake_y_ff_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[161]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[161]\,
      R => '0'
    );
\snake_y_ff_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[162]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[162]\,
      R => '0'
    );
\snake_y_ff_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[163]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[163]\,
      R => '0'
    );
\snake_y_ff_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[164]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[164]\,
      R => '0'
    );
\snake_y_ff_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[165]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[165]\,
      R => '0'
    );
\snake_y_ff_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[166]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[166]\,
      R => '0'
    );
\snake_y_ff_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[167]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[167]\,
      R => '0'
    );
\snake_y_ff_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[168]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[168]\,
      R => '0'
    );
\snake_y_ff_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[169]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[169]\,
      R => '0'
    );
\snake_y_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[16]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[16]\,
      R => '0'
    );
\snake_y_ff_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[170]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[170]\,
      R => '0'
    );
\snake_y_ff_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[171]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[171]\,
      R => '0'
    );
\snake_y_ff_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[172]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[172]\,
      R => '0'
    );
\snake_y_ff_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[173]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[173]\,
      R => '0'
    );
\snake_y_ff_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[174]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[174]\,
      R => '0'
    );
\snake_y_ff_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[175]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[175]\,
      R => '0'
    );
\snake_y_ff_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[176]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[176]\,
      R => '0'
    );
\snake_y_ff_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[177]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[177]\,
      R => '0'
    );
\snake_y_ff_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[178]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[178]\,
      R => '0'
    );
\snake_y_ff_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[179]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[179]\,
      R => '0'
    );
\snake_y_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[17]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[17]\,
      R => '0'
    );
\snake_y_ff_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[180]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[180]\,
      R => '0'
    );
\snake_y_ff_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[181]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[181]\,
      R => '0'
    );
\snake_y_ff_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[182]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[182]\,
      R => '0'
    );
\snake_y_ff_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[183]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[183]\,
      R => '0'
    );
\snake_y_ff_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[184]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[184]\,
      R => '0'
    );
\snake_y_ff_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[185]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[185]\,
      R => '0'
    );
\snake_y_ff_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[186]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[186]\,
      R => '0'
    );
\snake_y_ff_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[187]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[187]\,
      R => '0'
    );
\snake_y_ff_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[188]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[188]\,
      R => '0'
    );
\snake_y_ff_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[189]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[189]\,
      R => '0'
    );
\snake_y_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[18]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[18]\,
      R => '0'
    );
\snake_y_ff_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[190]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[190]\,
      R => '0'
    );
\snake_y_ff_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[191]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[191]\,
      R => '0'
    );
\snake_y_ff_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[192]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[192]\,
      R => '0'
    );
\snake_y_ff_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[193]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[193]\,
      R => '0'
    );
\snake_y_ff_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[194]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[194]\,
      R => '0'
    );
\snake_y_ff_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[195]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[195]\,
      R => '0'
    );
\snake_y_ff_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[196]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[196]\,
      R => '0'
    );
\snake_y_ff_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[197]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[197]\,
      R => '0'
    );
\snake_y_ff_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[198]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[198]\,
      R => '0'
    );
\snake_y_ff_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[199]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[199]\,
      R => '0'
    );
\snake_y_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[19]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[19]\,
      R => '0'
    );
\snake_y_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[1]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[1]\,
      R => '0'
    );
\snake_y_ff_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[200]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[200]\,
      R => '0'
    );
\snake_y_ff_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[201]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[201]\,
      R => '0'
    );
\snake_y_ff_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[202]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[202]\,
      R => '0'
    );
\snake_y_ff_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[203]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[203]\,
      R => '0'
    );
\snake_y_ff_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[204]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[204]\,
      R => '0'
    );
\snake_y_ff_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[205]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[205]\,
      R => '0'
    );
\snake_y_ff_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[206]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[206]\,
      R => '0'
    );
\snake_y_ff_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[207]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[207]\,
      R => '0'
    );
\snake_y_ff_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[208]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[208]\,
      R => '0'
    );
\snake_y_ff_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[209]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[209]\,
      R => '0'
    );
\snake_y_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[20]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[20]\,
      R => '0'
    );
\snake_y_ff_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[210]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[210]\,
      R => '0'
    );
\snake_y_ff_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[211]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[211]\,
      R => '0'
    );
\snake_y_ff_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[212]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[212]\,
      R => '0'
    );
\snake_y_ff_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[213]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[213]\,
      R => '0'
    );
\snake_y_ff_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[214]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[214]\,
      R => '0'
    );
\snake_y_ff_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[215]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[215]\,
      R => '0'
    );
\snake_y_ff_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[216]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[216]\,
      R => '0'
    );
\snake_y_ff_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[217]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[217]\,
      R => '0'
    );
\snake_y_ff_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[218]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[218]\,
      R => '0'
    );
\snake_y_ff_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[219]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[219]\,
      R => '0'
    );
\snake_y_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[21]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[21]\,
      R => '0'
    );
\snake_y_ff_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[220]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[220]\,
      R => '0'
    );
\snake_y_ff_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[221]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[221]\,
      R => '0'
    );
\snake_y_ff_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[222]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[222]\,
      R => '0'
    );
\snake_y_ff_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[223]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[223]\,
      R => '0'
    );
\snake_y_ff_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[224]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[224]\,
      R => '0'
    );
\snake_y_ff_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[225]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[225]\,
      R => '0'
    );
\snake_y_ff_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[226]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[226]\,
      R => '0'
    );
\snake_y_ff_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[227]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[227]\,
      R => '0'
    );
\snake_y_ff_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[228]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[228]\,
      R => '0'
    );
\snake_y_ff_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[229]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[229]\,
      R => '0'
    );
\snake_y_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[22]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[22]\,
      R => '0'
    );
\snake_y_ff_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[230]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[230]\,
      R => '0'
    );
\snake_y_ff_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[231]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[231]\,
      R => '0'
    );
\snake_y_ff_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[232]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[232]\,
      R => '0'
    );
\snake_y_ff_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[233]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[233]\,
      R => '0'
    );
\snake_y_ff_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[234]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[234]\,
      R => '0'
    );
\snake_y_ff_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[235]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[235]\,
      R => '0'
    );
\snake_y_ff_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[236]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[236]\,
      R => '0'
    );
\snake_y_ff_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[237]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[237]\,
      R => '0'
    );
\snake_y_ff_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[238]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[238]\,
      R => '0'
    );
\snake_y_ff_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[239]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[239]\,
      R => '0'
    );
\snake_y_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[23]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[23]\,
      R => '0'
    );
\snake_y_ff_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[240]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[240]\,
      R => '0'
    );
\snake_y_ff_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[241]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[241]\,
      R => '0'
    );
\snake_y_ff_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[242]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[242]\,
      R => '0'
    );
\snake_y_ff_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[243]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[243]\,
      R => '0'
    );
\snake_y_ff_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[244]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[244]\,
      R => '0'
    );
\snake_y_ff_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[245]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[245]\,
      R => '0'
    );
\snake_y_ff_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[246]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[246]\,
      R => '0'
    );
\snake_y_ff_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[247]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[247]\,
      R => '0'
    );
\snake_y_ff_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[248]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[248]\,
      R => '0'
    );
\snake_y_ff_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[249]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[249]\,
      R => '0'
    );
\snake_y_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[24]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[24]\,
      R => '0'
    );
\snake_y_ff_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[250]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[250]\,
      R => '0'
    );
\snake_y_ff_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[251]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[251]\,
      R => '0'
    );
\snake_y_ff_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[252]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[252]\,
      R => '0'
    );
\snake_y_ff_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[253]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[253]\,
      R => '0'
    );
\snake_y_ff_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[254]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[254]\,
      R => '0'
    );
\snake_y_ff_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[255]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[255]\,
      R => '0'
    );
\snake_y_ff_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[256]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[256]\,
      R => '0'
    );
\snake_y_ff_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[257]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[257]\,
      R => '0'
    );
\snake_y_ff_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[258]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[258]\,
      R => '0'
    );
\snake_y_ff_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[259]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[259]\,
      R => '0'
    );
\snake_y_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[25]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[25]\,
      R => '0'
    );
\snake_y_ff_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[260]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[260]\,
      R => '0'
    );
\snake_y_ff_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[261]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[261]\,
      R => '0'
    );
\snake_y_ff_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[262]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[262]\,
      R => '0'
    );
\snake_y_ff_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[263]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[263]\,
      R => '0'
    );
\snake_y_ff_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[264]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[264]\,
      R => '0'
    );
\snake_y_ff_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[265]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[265]\,
      R => '0'
    );
\snake_y_ff_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[266]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[266]\,
      R => '0'
    );
\snake_y_ff_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[267]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[267]\,
      R => '0'
    );
\snake_y_ff_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[268]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[268]\,
      R => '0'
    );
\snake_y_ff_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[269]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[269]\,
      R => '0'
    );
\snake_y_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[26]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[26]\,
      R => '0'
    );
\snake_y_ff_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[270]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[270]\,
      R => '0'
    );
\snake_y_ff_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[271]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[271]\,
      R => '0'
    );
\snake_y_ff_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[272]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[272]\,
      R => '0'
    );
\snake_y_ff_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[273]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[273]\,
      R => '0'
    );
\snake_y_ff_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[274]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[274]\,
      R => '0'
    );
\snake_y_ff_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[275]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[275]\,
      R => '0'
    );
\snake_y_ff_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[276]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[276]\,
      R => '0'
    );
\snake_y_ff_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[277]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[277]\,
      R => '0'
    );
\snake_y_ff_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[278]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[278]\,
      R => '0'
    );
\snake_y_ff_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[279]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[279]\,
      R => '0'
    );
\snake_y_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[27]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[27]\,
      R => '0'
    );
\snake_y_ff_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[280]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[280]\,
      R => '0'
    );
\snake_y_ff_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[281]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[281]\,
      R => '0'
    );
\snake_y_ff_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[282]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[282]\,
      R => '0'
    );
\snake_y_ff_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[283]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[283]\,
      R => '0'
    );
\snake_y_ff_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[284]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[284]\,
      R => '0'
    );
\snake_y_ff_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[285]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[285]\,
      R => '0'
    );
\snake_y_ff_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[286]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[286]\,
      R => '0'
    );
\snake_y_ff_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[287]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[287]\,
      R => '0'
    );
\snake_y_ff_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[288]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[288]\,
      R => '0'
    );
\snake_y_ff_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[289]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[289]\,
      R => '0'
    );
\snake_y_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[28]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[28]\,
      R => '0'
    );
\snake_y_ff_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[290]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[290]\,
      R => '0'
    );
\snake_y_ff_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[291]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[291]\,
      R => '0'
    );
\snake_y_ff_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[292]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[292]\,
      R => '0'
    );
\snake_y_ff_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[293]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[293]\,
      R => '0'
    );
\snake_y_ff_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[294]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[294]\,
      R => '0'
    );
\snake_y_ff_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[295]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[295]\,
      R => '0'
    );
\snake_y_ff_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[296]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[296]\,
      R => '0'
    );
\snake_y_ff_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[297]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[297]\,
      R => '0'
    );
\snake_y_ff_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[298]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[298]\,
      R => '0'
    );
\snake_y_ff_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[299]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[299]\,
      R => '0'
    );
\snake_y_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[29]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[29]\,
      R => '0'
    );
\snake_y_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[2]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[2]\,
      R => '0'
    );
\snake_y_ff_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[300]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[300]\,
      R => '0'
    );
\snake_y_ff_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[301]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[301]\,
      R => '0'
    );
\snake_y_ff_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[302]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[302]\,
      R => '0'
    );
\snake_y_ff_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[303]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[303]\,
      R => '0'
    );
\snake_y_ff_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[304]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[304]\,
      R => '0'
    );
\snake_y_ff_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[305]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[305]\,
      R => '0'
    );
\snake_y_ff_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[306]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[306]\,
      R => '0'
    );
\snake_y_ff_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[307]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[307]\,
      R => '0'
    );
\snake_y_ff_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[308]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[308]\,
      R => '0'
    );
\snake_y_ff_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[309]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[309]\,
      R => '0'
    );
\snake_y_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[30]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[30]\,
      R => '0'
    );
\snake_y_ff_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[310]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[310]\,
      R => '0'
    );
\snake_y_ff_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[311]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[311]\,
      R => '0'
    );
\snake_y_ff_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[312]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[312]\,
      R => '0'
    );
\snake_y_ff_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[313]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[313]\,
      R => '0'
    );
\snake_y_ff_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[314]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[314]\,
      R => '0'
    );
\snake_y_ff_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[315]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[315]\,
      R => '0'
    );
\snake_y_ff_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[316]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[316]\,
      R => '0'
    );
\snake_y_ff_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[317]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[317]\,
      R => '0'
    );
\snake_y_ff_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[318]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[318]\,
      R => '0'
    );
\snake_y_ff_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[319]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[319]\,
      R => '0'
    );
\snake_y_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[31]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[31]\,
      R => '0'
    );
\snake_y_ff_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[320]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[320]\,
      R => '0'
    );
\snake_y_ff_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[321]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[321]\,
      R => '0'
    );
\snake_y_ff_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[322]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[322]\,
      R => '0'
    );
\snake_y_ff_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[323]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[323]\,
      R => '0'
    );
\snake_y_ff_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[324]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[324]\,
      R => '0'
    );
\snake_y_ff_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[325]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[325]\,
      R => '0'
    );
\snake_y_ff_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[326]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[326]\,
      R => '0'
    );
\snake_y_ff_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[327]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[327]\,
      R => '0'
    );
\snake_y_ff_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[328]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[328]\,
      R => '0'
    );
\snake_y_ff_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[329]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[329]\,
      R => '0'
    );
\snake_y_ff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[32]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[32]\,
      R => '0'
    );
\snake_y_ff_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[330]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[330]\,
      R => '0'
    );
\snake_y_ff_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[331]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[331]\,
      R => '0'
    );
\snake_y_ff_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[332]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[332]\,
      R => '0'
    );
\snake_y_ff_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[333]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[333]\,
      R => '0'
    );
\snake_y_ff_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[334]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[334]\,
      R => '0'
    );
\snake_y_ff_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[335]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[335]\,
      R => '0'
    );
\snake_y_ff_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[336]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[336]\,
      R => '0'
    );
\snake_y_ff_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[337]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[337]\,
      R => '0'
    );
\snake_y_ff_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[338]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[338]\,
      R => '0'
    );
\snake_y_ff_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[339]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[339]\,
      R => '0'
    );
\snake_y_ff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[33]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[33]\,
      R => '0'
    );
\snake_y_ff_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[340]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[340]\,
      R => '0'
    );
\snake_y_ff_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[341]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[341]\,
      R => '0'
    );
\snake_y_ff_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[342]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[342]\,
      R => '0'
    );
\snake_y_ff_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[343]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[343]\,
      R => '0'
    );
\snake_y_ff_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[344]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[344]\,
      R => '0'
    );
\snake_y_ff_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[345]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[345]\,
      R => '0'
    );
\snake_y_ff_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[346]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[346]\,
      R => '0'
    );
\snake_y_ff_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[347]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[347]\,
      R => '0'
    );
\snake_y_ff_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[348]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[348]\,
      R => '0'
    );
\snake_y_ff_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[349]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[349]\,
      R => '0'
    );
\snake_y_ff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[34]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[34]\,
      R => '0'
    );
\snake_y_ff_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[350]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[350]\,
      R => '0'
    );
\snake_y_ff_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[351]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[351]\,
      R => '0'
    );
\snake_y_ff_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[352]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[352]\,
      R => '0'
    );
\snake_y_ff_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[353]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[353]\,
      R => '0'
    );
\snake_y_ff_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[354]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[354]\,
      R => '0'
    );
\snake_y_ff_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[355]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[355]\,
      R => '0'
    );
\snake_y_ff_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[356]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[356]\,
      R => '0'
    );
\snake_y_ff_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[357]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[357]\,
      R => '0'
    );
\snake_y_ff_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[358]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[358]\,
      R => '0'
    );
\snake_y_ff_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[359]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[359]\,
      R => '0'
    );
\snake_y_ff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[35]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[35]\,
      R => '0'
    );
\snake_y_ff_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[360]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[360]\,
      R => '0'
    );
\snake_y_ff_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[361]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[361]\,
      R => '0'
    );
\snake_y_ff_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[362]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[362]\,
      R => '0'
    );
\snake_y_ff_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[363]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[363]\,
      R => '0'
    );
\snake_y_ff_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[364]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[364]\,
      R => '0'
    );
\snake_y_ff_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[365]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[365]\,
      R => '0'
    );
\snake_y_ff_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[366]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[366]\,
      R => '0'
    );
\snake_y_ff_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[367]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[367]\,
      R => '0'
    );
\snake_y_ff_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[368]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[368]\,
      R => '0'
    );
\snake_y_ff_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[369]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[369]\,
      R => '0'
    );
\snake_y_ff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[36]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[36]\,
      R => '0'
    );
\snake_y_ff_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[370]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[370]\,
      R => '0'
    );
\snake_y_ff_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[371]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[371]\,
      R => '0'
    );
\snake_y_ff_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[372]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[372]\,
      R => '0'
    );
\snake_y_ff_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[373]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[373]\,
      R => '0'
    );
\snake_y_ff_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[374]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[374]\,
      R => '0'
    );
\snake_y_ff_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[375]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[375]\,
      R => '0'
    );
\snake_y_ff_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[376]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[376]\,
      R => '0'
    );
\snake_y_ff_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[377]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[377]\,
      R => '0'
    );
\snake_y_ff_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[378]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[378]\,
      R => '0'
    );
\snake_y_ff_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[379]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[379]\,
      R => '0'
    );
\snake_y_ff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[37]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[37]\,
      R => '0'
    );
\snake_y_ff_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[380]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[380]\,
      R => '0'
    );
\snake_y_ff_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[381]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[381]\,
      R => '0'
    );
\snake_y_ff_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[382]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[382]\,
      R => '0'
    );
\snake_y_ff_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[383]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[383]\,
      R => '0'
    );
\snake_y_ff_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[384]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[384]\,
      R => '0'
    );
\snake_y_ff_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[385]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[385]\,
      R => '0'
    );
\snake_y_ff_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[386]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[386]\,
      R => '0'
    );
\snake_y_ff_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[387]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[387]\,
      R => '0'
    );
\snake_y_ff_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[388]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[388]\,
      R => '0'
    );
\snake_y_ff_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[389]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[389]\,
      R => '0'
    );
\snake_y_ff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[38]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[38]\,
      R => '0'
    );
\snake_y_ff_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[390]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[390]\,
      R => '0'
    );
\snake_y_ff_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[391]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[391]\,
      R => '0'
    );
\snake_y_ff_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[392]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[392]\,
      R => '0'
    );
\snake_y_ff_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[393]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[393]\,
      R => '0'
    );
\snake_y_ff_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[394]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[394]\,
      R => '0'
    );
\snake_y_ff_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[395]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[395]\,
      R => '0'
    );
\snake_y_ff_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[396]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[396]\,
      R => '0'
    );
\snake_y_ff_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[397]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[397]\,
      R => '0'
    );
\snake_y_ff_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[398]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[398]\,
      R => '0'
    );
\snake_y_ff_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[399]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[399]\,
      R => '0'
    );
\snake_y_ff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[39]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[39]\,
      R => '0'
    );
\snake_y_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[3]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[3]\,
      R => '0'
    );
\snake_y_ff_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[400]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[400]\,
      R => '0'
    );
\snake_y_ff_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[401]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[401]\,
      R => '0'
    );
\snake_y_ff_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[402]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[402]\,
      R => '0'
    );
\snake_y_ff_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[403]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[403]\,
      R => '0'
    );
\snake_y_ff_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[404]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[404]\,
      R => '0'
    );
\snake_y_ff_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[405]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[405]\,
      R => '0'
    );
\snake_y_ff_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[406]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[406]\,
      R => '0'
    );
\snake_y_ff_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[407]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[407]\,
      R => '0'
    );
\snake_y_ff_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[408]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[408]\,
      R => '0'
    );
\snake_y_ff_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[409]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[409]\,
      R => '0'
    );
\snake_y_ff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[40]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[40]\,
      R => '0'
    );
\snake_y_ff_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[410]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[410]\,
      R => '0'
    );
\snake_y_ff_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[411]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[411]\,
      R => '0'
    );
\snake_y_ff_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[412]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[412]\,
      R => '0'
    );
\snake_y_ff_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[413]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[413]\,
      R => '0'
    );
\snake_y_ff_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[414]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[414]\,
      R => '0'
    );
\snake_y_ff_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[415]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[415]\,
      R => '0'
    );
\snake_y_ff_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[416]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[416]\,
      R => '0'
    );
\snake_y_ff_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[417]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[417]\,
      R => '0'
    );
\snake_y_ff_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[418]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[418]\,
      R => '0'
    );
\snake_y_ff_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[419]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[419]\,
      R => '0'
    );
\snake_y_ff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[41]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[41]\,
      R => '0'
    );
\snake_y_ff_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[420]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[420]\,
      R => '0'
    );
\snake_y_ff_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[421]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[421]\,
      R => '0'
    );
\snake_y_ff_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[422]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[422]\,
      R => '0'
    );
\snake_y_ff_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[423]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[423]\,
      R => '0'
    );
\snake_y_ff_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[424]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[424]\,
      R => '0'
    );
\snake_y_ff_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[425]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[425]\,
      R => '0'
    );
\snake_y_ff_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[426]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[426]\,
      R => '0'
    );
\snake_y_ff_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[427]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[427]\,
      R => '0'
    );
\snake_y_ff_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[428]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[428]\,
      R => '0'
    );
\snake_y_ff_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[429]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[429]\,
      R => '0'
    );
\snake_y_ff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[42]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[42]\,
      R => '0'
    );
\snake_y_ff_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[430]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[430]\,
      R => '0'
    );
\snake_y_ff_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[431]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[431]\,
      R => '0'
    );
\snake_y_ff_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[432]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[432]\,
      R => '0'
    );
\snake_y_ff_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[433]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[433]\,
      R => '0'
    );
\snake_y_ff_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[434]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[434]\,
      R => '0'
    );
\snake_y_ff_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[435]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[435]\,
      R => '0'
    );
\snake_y_ff_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[436]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[436]\,
      R => '0'
    );
\snake_y_ff_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[437]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[437]\,
      R => '0'
    );
\snake_y_ff_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[438]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[438]\,
      R => '0'
    );
\snake_y_ff_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[439]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[439]\,
      R => '0'
    );
\snake_y_ff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[43]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[43]\,
      R => '0'
    );
\snake_y_ff_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[440]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[440]\,
      R => '0'
    );
\snake_y_ff_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_y(441),
      Q => \snake_y_ff_reg_n_0_[441]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_y_ff_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_y(442),
      Q => \snake_y_ff_reg_n_0_[442]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_y_ff_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_y(443),
      Q => \snake_y_ff_reg_n_0_[443]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_y_ff_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_y(444),
      Q => \snake_y_ff_reg_n_0_[444]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_y_ff_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_y(445),
      Q => \snake_y_ff_reg_n_0_[445]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_y_ff_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_y(446),
      Q => \snake_y_ff_reg_n_0_[446]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_y_ff_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => snake_y(447),
      Q => \snake_y_ff_reg_n_0_[447]\,
      R => \snake_y_ff[447]_i_1_n_0\
    );
\snake_y_ff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[44]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[44]\,
      R => '0'
    );
\snake_y_ff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[45]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[45]\,
      R => '0'
    );
\snake_y_ff_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[46]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[46]\,
      R => '0'
    );
\snake_y_ff_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[47]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[47]\,
      R => '0'
    );
\snake_y_ff_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[48]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[48]\,
      R => '0'
    );
\snake_y_ff_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[49]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[49]\,
      R => '0'
    );
\snake_y_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[4]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[4]\,
      R => '0'
    );
\snake_y_ff_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[50]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[50]\,
      R => '0'
    );
\snake_y_ff_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[51]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[51]\,
      R => '0'
    );
\snake_y_ff_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[52]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[52]\,
      R => '0'
    );
\snake_y_ff_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[53]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[53]\,
      R => '0'
    );
\snake_y_ff_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[54]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[54]\,
      R => '0'
    );
\snake_y_ff_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[55]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[55]\,
      R => '0'
    );
\snake_y_ff_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[56]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[56]\,
      R => '0'
    );
\snake_y_ff_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[57]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[57]\,
      R => '0'
    );
\snake_y_ff_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[58]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[58]\,
      R => '0'
    );
\snake_y_ff_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[59]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[59]\,
      R => '0'
    );
\snake_y_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[5]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[5]\,
      R => '0'
    );
\snake_y_ff_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[60]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[60]\,
      R => '0'
    );
\snake_y_ff_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[61]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[61]\,
      R => '0'
    );
\snake_y_ff_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[62]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[62]\,
      R => '0'
    );
\snake_y_ff_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[63]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[63]\,
      R => '0'
    );
\snake_y_ff_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[64]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[64]\,
      R => '0'
    );
\snake_y_ff_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[65]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[65]\,
      R => '0'
    );
\snake_y_ff_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[66]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[66]\,
      R => '0'
    );
\snake_y_ff_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[67]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[67]\,
      R => '0'
    );
\snake_y_ff_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[68]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[68]\,
      R => '0'
    );
\snake_y_ff_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[69]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[69]\,
      R => '0'
    );
\snake_y_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[6]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[6]\,
      R => '0'
    );
\snake_y_ff_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[70]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[70]\,
      R => '0'
    );
\snake_y_ff_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[71]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[71]\,
      R => '0'
    );
\snake_y_ff_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[72]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[72]\,
      R => '0'
    );
\snake_y_ff_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[73]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[73]\,
      R => '0'
    );
\snake_y_ff_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[74]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[74]\,
      R => '0'
    );
\snake_y_ff_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[75]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[75]\,
      R => '0'
    );
\snake_y_ff_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[76]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[76]\,
      R => '0'
    );
\snake_y_ff_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[77]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[77]\,
      R => '0'
    );
\snake_y_ff_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[78]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[78]\,
      R => '0'
    );
\snake_y_ff_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[79]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[79]\,
      R => '0'
    );
\snake_y_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[7]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[7]\,
      R => '0'
    );
\snake_y_ff_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[80]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[80]\,
      R => '0'
    );
\snake_y_ff_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[81]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[81]\,
      R => '0'
    );
\snake_y_ff_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[82]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[82]\,
      R => '0'
    );
\snake_y_ff_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[83]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[83]\,
      R => '0'
    );
\snake_y_ff_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[84]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[84]\,
      R => '0'
    );
\snake_y_ff_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[85]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[85]\,
      R => '0'
    );
\snake_y_ff_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[86]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[86]\,
      R => '0'
    );
\snake_y_ff_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[87]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[87]\,
      R => '0'
    );
\snake_y_ff_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[88]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[88]\,
      R => '0'
    );
\snake_y_ff_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[89]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[89]\,
      R => '0'
    );
\snake_y_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[8]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[8]\,
      R => '0'
    );
\snake_y_ff_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[90]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[90]\,
      R => '0'
    );
\snake_y_ff_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[91]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[91]\,
      R => '0'
    );
\snake_y_ff_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[92]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[92]\,
      R => '0'
    );
\snake_y_ff_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[93]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[93]\,
      R => '0'
    );
\snake_y_ff_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[94]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[94]\,
      R => '0'
    );
\snake_y_ff_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[95]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[95]\,
      R => '0'
    );
\snake_y_ff_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[96]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[96]\,
      R => '0'
    );
\snake_y_ff_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[97]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[97]\,
      R => '0'
    );
\snake_y_ff_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[98]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[98]\,
      R => '0'
    );
\snake_y_ff_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[99]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[99]\,
      R => '0'
    );
\snake_y_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \snake_y_ff[447]_i_2_n_0\,
      D => \snake_y_ff[9]_i_1_n_0\,
      Q => \snake_y_ff_reg_n_0_[9]\,
      R => '0'
    );
\write_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \write_count_reg_n_0_[0]\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      O => \write_count[0]_i_1_n_0\
    );
\write_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I1 => \write_count_reg_n_0_[1]\,
      I2 => \write_count_reg_n_0_[0]\,
      I3 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      O => \write_count[1]_i_1_n_0\
    );
\write_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I2 => \write_count_reg_n_0_[2]\,
      I3 => \write_count_reg_n_0_[0]\,
      I4 => \write_count_reg_n_0_[1]\,
      O => \write_count[2]_i_1_n_0\
    );
\write_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \write_count_reg_n_0_[3]\,
      I1 => \write_count_reg_n_0_[1]\,
      I2 => \write_count_reg_n_0_[0]\,
      I3 => \write_count_reg_n_0_[2]\,
      I4 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I5 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      O => write_count(3)
    );
\write_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I2 => \write_count_reg_n_0_[4]\,
      I3 => \write_count[6]_i_3_n_0\,
      O => \write_count[4]_i_1_n_0\
    );
\write_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41440000"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I1 => \write_count_reg_n_0_[5]\,
      I2 => \write_count[6]_i_3_n_0\,
      I3 => \write_count_reg_n_0_[4]\,
      I4 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      O => \write_count[5]_i_1_n_0\
    );
\write_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040704"
    )
        port map (
      I0 => \snake_address[29]_i_3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I2 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I3 => go_signal_ff,
      I4 => go_signal_ff2,
      O => \write_count[6]_i_1_n_0\
    );
\write_count[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040044040404040"
    )
        port map (
      I0 => \FSM_sequential_snake_txn_state_reg[1]_rep__3_n_0\,
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__1_n_0\,
      I2 => \write_count_reg_n_0_[6]\,
      I3 => \write_count_reg_n_0_[4]\,
      I4 => \write_count[6]_i_3_n_0\,
      I5 => \write_count_reg_n_0_[5]\,
      O => \write_count[6]_i_2_n_0\
    );
\write_count[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \write_count_reg_n_0_[3]\,
      I1 => \write_count_reg_n_0_[1]\,
      I2 => \write_count_reg_n_0_[0]\,
      I3 => \write_count_reg_n_0_[2]\,
      O => \write_count[6]_i_3_n_0\
    );
\write_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \write_count[6]_i_1_n_0\,
      D => \write_count[0]_i_1_n_0\,
      Q => \write_count_reg_n_0_[0]\,
      R => axi_awvalid_i_1_n_0
    );
\write_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \write_count[6]_i_1_n_0\,
      D => \write_count[1]_i_1_n_0\,
      Q => \write_count_reg_n_0_[1]\,
      R => axi_awvalid_i_1_n_0
    );
\write_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \write_count[6]_i_1_n_0\,
      D => \write_count[2]_i_1_n_0\,
      Q => \write_count_reg_n_0_[2]\,
      R => axi_awvalid_i_1_n_0
    );
\write_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \write_count[6]_i_1_n_0\,
      D => write_count(3),
      Q => \write_count_reg_n_0_[3]\,
      R => axi_awvalid_i_1_n_0
    );
\write_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \write_count[6]_i_1_n_0\,
      D => \write_count[4]_i_1_n_0\,
      Q => \write_count_reg_n_0_[4]\,
      R => axi_awvalid_i_1_n_0
    );
\write_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \write_count[6]_i_1_n_0\,
      D => \write_count[5]_i_1_n_0\,
      Q => \write_count_reg_n_0_[5]\,
      R => axi_awvalid_i_1_n_0
    );
\write_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \write_count[6]_i_1_n_0\,
      D => \write_count[6]_i_2_n_0\,
      Q => \write_count_reg_n_0_[6]\,
      R => axi_awvalid_i_1_n_0
    );
write_txn_pulse_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD04"
    )
        port map (
      I0 => snake_txn_state(1),
      I1 => \FSM_sequential_snake_txn_state_reg[0]_rep__4_n_0\,
      I2 => \snake_address[29]_i_3_n_0\,
      I3 => write_txn_pulse_reg_n_0,
      O => write_txn_pulse_i_1_n_0
    );
write_txn_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => write_txn_pulse_i_1_n_0,
      Q => write_txn_pulse_reg_n_0,
      R => axi_awvalid_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    go_signal_in : in STD_LOGIC;
    input_dir : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_AWVALID : out STD_LOGIC;
    M_AXI_AWREADY : in STD_LOGIC;
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_WVALID : out STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    M_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_BVALID : in STD_LOGIC;
    M_AXI_BREADY : out STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_snake_game_axi4_full_0_1,snake_game_axi4_full,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "snake_game_axi4_full,Vivado 2018.3.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^m_axi_wdata\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of M_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of M_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of M_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of M_AXI_BREADY : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of M_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of M_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of S_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of S_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of S_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of S_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of S_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of S_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of S_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of S_AXI_RREADY : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of S_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of S_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF M_AXI:S_AXI, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of M_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of M_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of M_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of S_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of S_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of S_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of S_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of S_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of S_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of S_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  M_AXI_AWADDR(31 downto 1) <= \^m_axi_awaddr\(31 downto 1);
  M_AXI_AWADDR(0) <= \<const0>\;
  M_AXI_WDATA(31) <= \<const0>\;
  M_AXI_WDATA(30) <= \<const0>\;
  M_AXI_WDATA(29) <= \<const0>\;
  M_AXI_WDATA(28) <= \<const0>\;
  M_AXI_WDATA(27) <= \<const0>\;
  M_AXI_WDATA(26) <= \<const0>\;
  M_AXI_WDATA(25) <= \<const0>\;
  M_AXI_WDATA(24) <= \<const0>\;
  M_AXI_WDATA(23) <= \<const0>\;
  M_AXI_WDATA(22) <= \<const0>\;
  M_AXI_WDATA(21) <= \<const0>\;
  M_AXI_WDATA(20) <= \<const0>\;
  M_AXI_WDATA(19) <= \<const0>\;
  M_AXI_WDATA(18) <= \<const0>\;
  M_AXI_WDATA(17) <= \<const0>\;
  M_AXI_WDATA(16) <= \<const0>\;
  M_AXI_WDATA(15) <= \<const0>\;
  M_AXI_WDATA(14 downto 0) <= \^m_axi_wdata\(14 downto 0);
  M_AXI_WSTRB(3) <= \<const1>\;
  M_AXI_WSTRB(2) <= \<const1>\;
  M_AXI_WSTRB(1) <= \<const1>\;
  M_AXI_WSTRB(0) <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_snake_game_axi4_full
     port map (
      M_AXI_AWADDR(30 downto 0) => \^m_axi_awaddr\(31 downto 1),
      M_AXI_AWREADY => M_AXI_AWREADY,
      M_AXI_AWVALID => M_AXI_AWVALID,
      M_AXI_BREADY => M_AXI_BREADY,
      M_AXI_BVALID => M_AXI_BVALID,
      M_AXI_WDATA(14 downto 0) => \^m_axi_wdata\(14 downto 0),
      M_AXI_WREADY => M_AXI_WREADY,
      M_AXI_WVALID => M_AXI_WVALID,
      S_AXI_ARADDR(3 downto 0) => S_AXI_ARADDR(3 downto 0),
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(3 downto 0) => S_AXI_AWADDR(3 downto 0),
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BRESP(1 downto 0) => S_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RRESP(1 downto 0) => S_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => S_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => S_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => S_AXI_WVALID,
      aclk => aclk,
      aresetn => aresetn,
      go_signal_in => go_signal_in,
      input_dir(1 downto 0) => input_dir(1 downto 0)
    );
end STRUCTURE;
