V3 9
FL C:/Users/James/Documents/Xlink_projects/lab6_projects/d4_16en.vhd 2018/02/22.09:37:16 P.20131013
EN work/d4_16en 1519752752 \
      FL C:/Users/James/Documents/Xlink_projects/lab6_projects/d4_16en.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/d4_16en/Behavioral 1519752753 \
      FL C:/Users/James/Documents/Xlink_projects/lab6_projects/d4_16en.vhd \
      EN work/d4_16en 1519752752
FL C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment1/lab6_experiment1_decimalDecoder.vhf 2018/02/24.18:14:52 P.20131013
EN work/lab6_experiment1_decimalDecoder 1519752754 \
      FL C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment1/lab6_experiment1_decimalDecoder.vhf \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/lab6_experiment1_decimalDecoder/BEHAVIORAL 1519752755 \
      FL C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment1/lab6_experiment1_decimalDecoder.vhf \
      EN work/lab6_experiment1_decimalDecoder 1519752754 CP d4_16en CP AND2
