// SPDX-License-Identifier: GPL-2.0
/*
 * Samsung Exynos Generic Board Source (for mobile devices)
 *
 * Copyright (c) 2025 Kaustabh Chakraborty <kauschluss@disroot.org>
 */

#include <asm/armv8/mmu.h>
#include <asm/io.h>
#include <blk.h>
#include <bootflow.h>
#include <ctype.h>
#include <dm/ofnode.h>
#include <efi.h>
#include <efi_loader.h>
#include <env.h>
#include <errno.h>
#include <init.h>
#include <linux/arm-smccc.h>
#include <linux/sizes.h>
#include <lmb.h>
#include <part.h>
#include <stdbool.h>
#include <string.h>
#include <ufs.h>

DECLARE_GLOBAL_DATA_PTR;

#define ZUMAPRO_DECON0_BASE			0x19470000
#define ZUMAPRO_DECON_HW_SW_TRIG_CONTROL	0x30
#define ZUMAPRO_WDT_CL0_BASE			0x10060000
#define ZUMAPRO_WDT_CL1_BASE			0x10070000
#define ZUMAPRO_WDT_WTCON			0x00
#define ZUMAPRO_WDT_DISABLE_MASK		((1 << 5) | (1 << 2))
#define ZUMAPRO_SIMPLEFB_BASE			0xfac00000
#define ZUMAPRO_SIMPLEFB_SIZE			SZ_16M

#define lmb_alloc(size, addr) \
	lmb_alloc_mem(LMB_MEM_ALLOC_ANY, SZ_2M, addr, size, LMB_NONE)

struct efi_fw_image fw_images[] = {
	{
		.fw_name = u"UBOOT_BOOT_PARTITION",
		.image_index = 1,
	},
};

struct efi_capsule_update_info update_info = {
	.dfu_string = NULL,
	.images = fw_images,
	.num_images = ARRAY_SIZE(fw_images),
};

/*
 * The memory mapping includes all DRAM banks, along with the
 * peripheral block, and a sentinel at the end. This is filled in
 * dynamically.
 */
static struct mm_region exynos_mem_map[CONFIG_NR_DRAM_BANKS + 5] = {
	{
		/* Peripheral MMIO block */
		.virt = 0x10000000UL,
		.phys = 0x10000000UL,
		.size = 0x10000000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN,
	},
	{
		/* Additional MMIO block for top-level CMU and related registers */
		.virt = 0x20000000UL,
		.phys = 0x20000000UL,
		.size = 0x10000000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN,
	},
	{
		.virt = 0xa0000000UL,
		.phys = 0xa0000000UL,
		.size = 0x10000000UL,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
			 PTE_BLOCK_INNER_SHARE,
	},
	{
		/* Live simplefb scanout buffer left by earlier boot stages */
		.virt = ZUMAPRO_SIMPLEFB_BASE,
		.phys = ZUMAPRO_SIMPLEFB_BASE,
		.size = ZUMAPRO_SIMPLEFB_SIZE,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
			 PTE_BLOCK_INNER_SHARE,
	},
};

struct mm_region *mem_map = exynos_mem_map;

#define EXYNOS_STATIC_MAP_COUNT 4

static bool exynos_addr_in_dram(phys_addr_t addr, ulong size)
{
	int i;

	for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
		phys_addr_t start = gd->bd->bi_dram[i].start;
		phys_size_t len = gd->bd->bi_dram[i].size;

		if (!len)
			continue;
		if (addr >= start && addr + size <= start + len)
			return true;
	}

	return false;
}

static const char *exynos_prev_bl_get_bootargs(void)
{
	phys_addr_t prev_bl_fdt_addr = get_prev_bl_fdt_addr();
	void *prev_bl_fdt_base = (void *)prev_bl_fdt_addr;
	int chosen_node_offset, ret;
	const struct fdt_property *bootargs_prop;

	if (!prev_bl_fdt_addr ||
	    !IS_ALIGNED(prev_bl_fdt_addr, 8) ||
	    !exynos_addr_in_dram(prev_bl_fdt_addr, SZ_4K))
		return NULL;

	ret = fdt_check_header(prev_bl_fdt_base);
	if (ret < 0) {
		log_err("%s: FDT is invalid (FDT_ERR %d)\n", __func__, ret);
		return NULL;
	}

	ret = fdt_path_offset(prev_bl_fdt_base, "/chosen");
	chosen_node_offset = ret;
	if (ret < 0) {
		log_err("%s: /chosen node not found (FDT_ERR %d)\n", __func__,
			ret);
		return NULL;
	}

	bootargs_prop = fdt_get_property(prev_bl_fdt_base, chosen_node_offset,
					 "bootargs", &ret);
	if (!bootargs_prop) {
		log_err("%s: /chosen/bootargs property not found (FDT_ERR %d)\n",
			__func__, ret);
		return NULL;
	}

	return bootargs_prop->data;
}

static void exynos_parse_dram_banks(const void *fdt_base)
{
	u64 mem_addr, mem_size = 0;
	u32 na, ns, i;
	int index = EXYNOS_STATIC_MAP_COUNT;
	int offset;

	if (fdt_check_header(fdt_base) < 0)
		return;

	/* #address-cells and #size-cells as defined in the fdt root. */
	na = fdt_address_cells(fdt_base, 0);
	ns = fdt_size_cells(fdt_base, 0);

	fdt_for_each_subnode(offset, fdt_base, 0) {
		if (strncmp(fdt_get_name(fdt_base, offset, NULL), "memory", 6))
			continue;

		for (i = 0; ; i++) {
			if (index > CONFIG_NR_DRAM_BANKS)
				break;

			mem_addr = fdtdec_get_addr_size_fixed(fdt_base, offset,
							      "reg", i, na, ns,
							      &mem_size, false);
			if (mem_addr == FDT_ADDR_T_NONE)
				break;

			if (!mem_size)
				continue;

			mem_map[index].phys = mem_addr;
			mem_map[index].virt = mem_addr;
			mem_map[index].size = mem_size;
			mem_map[index].attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
					       PTE_BLOCK_INNER_SHARE;
			index++;
		}
	}
}

static bool exynos_is_google_zumapro(void)
{
	ofnode root = ofnode_root();

	return ofnode_device_is_compatible(root, "google,zumapro") ||
	       ofnode_device_is_compatible(root, "google,zumapro-komodo") ||
	       ofnode_device_is_compatible(root, "google,komodo");
}

static void exynos_google_zumapro_early_init(void)
{
	u32 val;

	/*
	 * Keep the display pipeline writable if earlier boot stages already
	 * configured scanout, and stop both cluster watchdogs from resetting
	 * the board during bring-up.
	 */
	writel(0x3061, (void *)(ZUMAPRO_DECON0_BASE +
				 ZUMAPRO_DECON_HW_SW_TRIG_CONTROL));

	val = readl((void *)(ZUMAPRO_WDT_CL0_BASE + ZUMAPRO_WDT_WTCON));
	val &= ~ZUMAPRO_WDT_DISABLE_MASK;
	writel(val, (void *)(ZUMAPRO_WDT_CL0_BASE + ZUMAPRO_WDT_WTCON));

	val = readl((void *)(ZUMAPRO_WDT_CL1_BASE + ZUMAPRO_WDT_WTCON));
	val &= ~ZUMAPRO_WDT_DISABLE_MASK;
	writel(val, (void *)(ZUMAPRO_WDT_CL1_BASE + ZUMAPRO_WDT_WTCON));
}

static void exynos_env_setup(void)
{
	const char *bootargs = exynos_prev_bl_get_bootargs();
	phys_addr_t prev_bl_fdt_addr = get_prev_bl_fdt_addr();
	const char *dev_compatible, *soc_compatible;
	char *ptr;
	char buf[128];
	int nr_compatibles;
	int offset;
	int ret;

	if (bootargs) {
		/* Read the cmdline property which stores the serial number. */
		ret = cmdline_get_arg(bootargs, "androidboot.serialno", &offset);
		if (ret > 0) {
			strlcpy(buf, bootargs + offset, ret);
			env_set("serial#", buf);
		}
	}

	if (prev_bl_fdt_addr)
		env_set_hex("fdt_addr_r", prev_bl_fdt_addr);

	nr_compatibles = ofnode_read_string_count(ofnode_root(), "compatible");
	if (nr_compatibles < 2) {
		log_warning("%s: expected 2 or more compatible strings\n",
			    __func__);
		return;
	}

	ret = ofnode_read_string_index(ofnode_root(), "compatible",
				       nr_compatibles - 1, &soc_compatible);
	if (ret) {
		log_warning("%s: failed to read SoC compatible\n",
			    __func__);
		return;
	}

	ret = ofnode_read_string_index(ofnode_root(), "compatible", 0,
				       &dev_compatible);
	if (ret) {
		log_warning("%s: failed to read device compatible\n",
			    __func__);
		return;
	}

	/* <manufacturer>,<soc> => platform = <soc> */
	ptr = strchr(soc_compatible, ',');
	if (ptr)
		soc_compatible = ptr + 1;
	env_set("platform", soc_compatible);

	/* <manufacturer>,<codename> => board = <manufacturer>-<codename> */
	strlcpy(buf, dev_compatible, sizeof(buf) - 1);
	ptr = strchr(buf, ',');
	if (ptr)
		*ptr = '-';
	env_set("board", buf);

	/*
	 * NOTE: Board name usually goes as <manufacturer>-<codename>, but
	 * upstream device trees for Exynos SoCs are <soc>-<codename>.
	 * Extraction of <codename> from the board name is required.
	 */
	ptr = strchr(dev_compatible, ',');
	if (ptr)
		dev_compatible = ptr + 1;

	/* EFI booting requires the path to correct DTB, specify it here. */
	snprintf(buf, sizeof(buf), "exynos/%s-%s.dtb", soc_compatible,
		 dev_compatible);
	env_set("fdtfile", buf);
}

static int exynos_blk_env_setup(void)
{
	const char *blk_ifname;
	int blk_dev = 0;
	struct blk_desc *blk_desc;
	struct disk_partition info = {0};
	unsigned long largest_part_start = 0, largest_part_size = 0;
	static char dfu_string[32];
	int i;

	blk_ifname = "mmc";
	blk_desc = blk_get_dev(blk_ifname, blk_dev);
	if (!blk_desc) {
		log_err("%s: required mmc device not available\n", __func__);
		return -ENODEV;
	}

	for (i = 1; i < CONFIG_EFI_PARTITION_ENTRIES_NUMBERS; i++) {
		if (part_get_info(blk_desc, i, &info))
			continue;

		if (!update_info.dfu_string &&
		    !strncasecmp(info.name, "boot", strlen("boot"))) {
			snprintf(dfu_string, sizeof(dfu_string),
				 "mmc %d=u-boot.bin part %d %d", blk_dev,
				 blk_dev, i);
			update_info.dfu_string = dfu_string;
		}

		if (info.start > largest_part_size) {
			largest_part_start = info.start;
			largest_part_size = info.size;
		}
	}

	if (largest_part_size) {
		env_set("blkmap_blk_ifname", blk_ifname);
		env_set_ulong("blkmap_blk_dev", blk_dev);
		env_set_ulong("blkmap_blk_nr", largest_part_start);
		env_set_hex("blkmap_size_r", largest_part_size);
	} else {
		log_warning("%s: no qualified partition for blkmap, skipping\n",
			    __func__);
	}

	return 0;
}

static int exynos_fastboot_setup(void)
{
	struct blk_desc *blk_dev;
	struct disk_partition info = {0};
	char buf[128];
	phys_addr_t addr;
	int offset, i, j;

	/* Allocate and define buffer address for fastboot interface. */
	if (lmb_alloc(CONFIG_FASTBOOT_BUF_SIZE, &addr)) {
		log_err("%s: failed to allocate fastboot buffer\n", __func__);
		return -ENOMEM;
	}
	env_set_hex("fastboot_addr_r", addr);

	blk_dev = blk_get_dev("mmc", CONFIG_FASTBOOT_FLASH_MMC_DEV);
	if (!blk_dev) {
		log_err("%s: required mmc device not available\n", __func__);
		return -ENODEV;
	}

	strcpy(buf, "fastboot_partition_alias_");
	offset = strlen(buf);

	for (i = 1; i < CONFIG_EFI_PARTITION_ENTRIES_NUMBERS; i++) {
		if (part_get_info(blk_dev, i, &info))
			continue;

		/*
		 * The partition name must be lowercase (stored in buf[]),
		 * as is expected in all fastboot partitions ...
		 */
		strlcpy(buf + offset, info.name, sizeof(buf) - offset);
		for (j = offset; buf[j]; j++)
			buf[j] = tolower(buf[j]);
		if (!strcmp(buf + offset, info.name))
			continue;
		/*
		 * ... However, if that isn't the case, a fastboot
		 * partition alias must be defined to establish it.
		 */
		env_set(buf, info.name);
	}

	return 0;
}

int board_fdt_blob_setup(void **fdtp)
{
	/* If internal FDT is not available, use the external FDT instead. */
	if (fdt_check_header(*fdtp))
		*fdtp = (void *)get_prev_bl_fdt_addr();

	return 0;
}

int timer_init(void)
{
	ofnode timer_node;

	/*
	 * In a lot of Exynos devices, the previous bootloader does not
	 * set CNTFRQ_EL0 properly. However, the timer node in
	 * devicetree has the correct frequency, use that instead.
	 */
	timer_node = ofnode_by_compatible(ofnode_null(), "arm,armv8-timer");
	gd->arch.timer_rate_hz = ofnode_read_u32_default(timer_node,
							 "clock-frequency", 0);

	return 0;
}

int board_early_init_f(void)
{
	if (exynos_is_google_zumapro())
		exynos_google_zumapro_early_init();

	exynos_parse_dram_banks(gd->fdt_blob);

	return 0;
}

int dram_init(void)
{
	unsigned int i;

	/* Select the largest RAM bank for U-Boot. */
	for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
		if (gd->ram_size < mem_map[i + EXYNOS_STATIC_MAP_COUNT].size) {
			gd->ram_base = mem_map[i + EXYNOS_STATIC_MAP_COUNT].phys;
			gd->ram_size = mem_map[i + EXYNOS_STATIC_MAP_COUNT].size;
		}
	}

	return 0;
}

int dram_init_banksize(void)
{
	unsigned int i;

	for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
		gd->bd->bi_dram[i].start = mem_map[i + EXYNOS_STATIC_MAP_COUNT].phys;
		gd->bd->bi_dram[i].size = mem_map[i + EXYNOS_STATIC_MAP_COUNT].size;
	}

	return 0;
}

int board_init(void)
{
	return 0;
}

int misc_init_r(void)
{
	int ret;

	exynos_env_setup();

	ret = exynos_blk_env_setup();
	if (ret)
		log_warning("%s: block env setup skipped (%d)\n", __func__, ret);

	ret = exynos_fastboot_setup();
	if (ret)
		log_warning("%s: fastboot setup skipped (%d)\n", __func__, ret);

	return 0;
}

/*
 * ABL and U-Boot both drive the UFS controller with FMP descriptor type 3, i.e.
 * a 128-byte PRDT stride. Linux's exynos-ufshc gives up on FMP early on this
 * SoC and keeps writing standard 16-byte PRDT entries, so unless the descriptor
 * type is put back the controller reads every segment after the first from the
 * wrong offset and faults on the system bus (IS.SBFES) on the first
 * multi-segment transfer -- which makes the root filesystem unreadable.
 *
 * FMPSECURITY0 lives in the secure UFSP block, so this survives both HCE reset
 * and unbinding the driver; the SMC is the only way back.
 */
#define SMC_CMD_FMP_SECURITY			\
	ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64, \
			   ARM_SMCCC_OWNER_SIP, 0x1810)
#define SMU_EMBEDDED				0
#define CFG_DESCTYPE_0				0

static void exynos_ufs_fmp_restore_desctype(void)
{
	struct arm_smccc_res res;

	arm_smccc_smc(SMC_CMD_FMP_SECURITY, 0, SMU_EMBEDDED, CFG_DESCTYPE_0,
		      0, 0, 0, 0, &res);
	if (res.a0)
		log_warning("%s: FMP_SECURITY(DESCTYPE_0) failed: %ld\n",
			    __func__, res.a0);
}

void board_quiesce_devices(void)
{
	ufs_stop_all();
	exynos_ufs_fmp_restore_desctype();
}
