// Seed: 115365504
module module_0;
  assign module_1.id_6 = 0;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign (supply0, pull1) id_3[1] = id_9;
  assign id_4 = id_7;
  assign id_3[1 : 1] = (id_8);
  module_0 modCall_1 ();
  assign id_9 = 1;
  assign id_6 = 1;
endmodule
