/* Generated by Yosys 0.17+41 (git sha1 c525b5f91, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter (clk_TMR_2, clk_TMR_1, clk_TMR_0, rolling_over_TMR_0, reset_TMR_1, increment_TMR_2, increment_TMR_1, count_TMR_0, count_TMR_2, count_TMR_1, increment_TMR_0, reset_TMR_2, reset_TMR_0, rolling_over_TMR_1, rolling_over_TMR_2);
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:84.12-84.14" *)
  wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:84.12-84.14" *)
  wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:84.12-84.14" *)
  wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:84.16-84.18" *)
  wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:84.16-84.18" *)
  wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:84.16-84.18" *)
  wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:78.16-78.18" *)
  wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:78.16-78.18" *)
  wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 ;
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:78.16-78.18" *)
  wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 ;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27.7-27.28" *)
  wire \$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 ;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27.7-27.28" *)
  wire \$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 ;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27.7-27.28" *)
  wire \$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18" *)
  wire [18:0] \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18" *)
  wire [18:0] \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18" *)
  wire [18:0] \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.23-112.24" *)
  wire [18:0] \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.23-112.24" *)
  wire [18:0] \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.23-112.24" *)
  wire [18:0] \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27" *)
  wire [18:0] \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27" *)
  wire [18:0] \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27" *)
  wire [18:0] \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 19" *)
  wire [19:0] \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 19" *)
  wire [19:0] \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 19" *)
  wire [19:0] \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "19" *)
  wire [19:0] \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "19" *)
  wire [19:0] \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "19" *)
  wire [19:0] \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 ;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:18.19-18.22" *)
  input clk_TMR_0;
  wire clk_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:18.19-18.22" *)
  input clk_TMR_1;
  wire clk_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:18.19-18.22" *)
  input clk_TMR_2;
  wire clk_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:22.36-22.41" *)
  output [18:0] count_TMR_0;
  wire [18:0] count_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:22.36-22.41" *)
  output [18:0] count_TMR_1;
  wire [18:0] count_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:22.36-22.41" *)
  output [18:0] count_TMR_2;
  wire [18:0] count_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:20.19-20.28" *)
  input increment_TMR_0;
  wire increment_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:20.19-20.28" *)
  input increment_TMR_1;
  wire increment_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:20.19-20.28" *)
  input increment_TMR_2;
  wire increment_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:19.19-19.24" *)
  input reset_TMR_0;
  wire reset_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:19.19-19.24" *)
  input reset_TMR_1;
  wire reset_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:19.19-19.24" *)
  input reset_TMR_2;
  wire reset_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:21.15-21.27" *)
  output rolling_over_TMR_0;
  wire rolling_over_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:21.15-21.27" *)
  output rolling_over_TMR_1;
  wire rolling_over_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:21.15-21.27" *)
  output rolling_over_TMR_2;
  wire rolling_over_TMR_2;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _000_ (
    .I0(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [4]),
    .I1(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [0]),
    .I2(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [1]),
    .I3(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [2]),
    .I4(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [3]),
    .O(rolling_over_TMR_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _001_ (
    .I0(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [4]),
    .I1(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [0]),
    .I2(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [1]),
    .I3(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [2]),
    .I4(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [3]),
    .O(rolling_over_TMR_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _002_ (
    .I0(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [4]),
    .I1(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [0]),
    .I2(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [1]),
    .I3(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [2]),
    .I4(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [3]),
    .O(rolling_over_TMR_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _003_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 ),
    .S(count_TMR_0[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _004_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 ),
    .S(count_TMR_1[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _005_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 ),
    .S(count_TMR_2[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _006_ (
    .I0(count_TMR_0[0]),
    .I1(count_TMR_0[1]),
    .I2(count_TMR_0[2]),
    .I3(count_TMR_0[3]),
    .I4(count_TMR_0[4]),
    .I5(count_TMR_0[15]),
    .O(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _007_ (
    .I0(count_TMR_1[0]),
    .I1(count_TMR_1[1]),
    .I2(count_TMR_1[2]),
    .I3(count_TMR_1[3]),
    .I4(count_TMR_1[4]),
    .I5(count_TMR_1[15]),
    .O(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _008_ (
    .I0(count_TMR_2[0]),
    .I1(count_TMR_2[1]),
    .I2(count_TMR_2[2]),
    .I3(count_TMR_2[3]),
    .I4(count_TMR_2[4]),
    .I5(count_TMR_2[15]),
    .O(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _009_ (
    .I0(1'h0),
    .I1(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 ),
    .O(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 ),
    .S(count_TMR_0[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _010_ (
    .I0(1'h0),
    .I1(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 ),
    .O(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 ),
    .S(count_TMR_1[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _011_ (
    .I0(1'h0),
    .I1(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 ),
    .O(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 ),
    .S(count_TMR_2[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _012_ (
    .I0(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 ),
    .I1(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 ),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [4]),
    .S(count_TMR_0[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _013_ (
    .I0(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 ),
    .I1(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 ),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [4]),
    .S(count_TMR_1[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _014_ (
    .I0(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 ),
    .I1(\$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 ),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [4]),
    .S(count_TMR_2[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _015_ (
    .I0(count_TMR_0[5]),
    .I1(count_TMR_0[8]),
    .I2(count_TMR_0[17]),
    .I3(count_TMR_0[18]),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _016_ (
    .I0(count_TMR_1[5]),
    .I1(count_TMR_1[8]),
    .I2(count_TMR_1[17]),
    .I3(count_TMR_1[18]),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _017_ (
    .I0(count_TMR_2[5]),
    .I1(count_TMR_2[8]),
    .I2(count_TMR_2[17]),
    .I3(count_TMR_2[18]),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _018_ (
    .I0(count_TMR_0[11]),
    .I1(count_TMR_0[12]),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _019_ (
    .I0(count_TMR_1[11]),
    .I1(count_TMR_1[12]),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _020_ (
    .I0(count_TMR_2[11]),
    .I1(count_TMR_2[12]),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _021_ (
    .I0(count_TMR_0[14]),
    .I1(increment_TMR_0),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _022_ (
    .I0(count_TMR_1[14]),
    .I1(increment_TMR_1),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _023_ (
    .I0(count_TMR_2[14]),
    .I1(increment_TMR_2),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _024_ (
    .I0(count_TMR_0[6]),
    .I1(count_TMR_0[7]),
    .I2(count_TMR_0[9]),
    .I3(count_TMR_0[10]),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _025_ (
    .I0(count_TMR_1[6]),
    .I1(count_TMR_1[7]),
    .I2(count_TMR_1[9]),
    .I3(count_TMR_1[10]),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _026_ (
    .I0(count_TMR_2[6]),
    .I1(count_TMR_2[7]),
    .I2(count_TMR_2[9]),
    .I3(count_TMR_2[10]),
    .O(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff80000000)
  ) _027_ (
    .I0(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [0]),
    .I1(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [1]),
    .I2(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [2]),
    .I3(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [3]),
    .I4(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [4]),
    .I5(reset_TMR_0),
    .O(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff80000000)
  ) _028_ (
    .I0(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [0]),
    .I1(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [1]),
    .I2(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [2]),
    .I3(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [3]),
    .I4(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [4]),
    .I5(reset_TMR_1),
    .O(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff80000000)
  ) _029_ (
    .I0(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [0]),
    .I1(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [1]),
    .I2(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [2]),
    .I3(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [3]),
    .I4(\$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [4]),
    .I5(reset_TMR_2),
    .O(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _030_ (
    .I(count_TMR_0[0]),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _031_ (
    .I(count_TMR_1[0]),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _032_ (
    .I(count_TMR_2[0]),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _033_ (
    .CI(1'h0),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [3:0]),
    .S({ count_TMR_0[3:1], \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _034_ (
    .CI(1'h0),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [3:0]),
    .S({ count_TMR_1[3:1], \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _035_ (
    .CI(1'h0),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [3:0]),
    .S({ count_TMR_2[3:1], \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _036_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [3]),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [7:4]),
    .S(count_TMR_0[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _037_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [3]),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [7:4]),
    .S(count_TMR_1[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _038_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [3]),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [7:4]),
    .S(count_TMR_2[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _039_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [7]),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [11:8]),
    .S(count_TMR_0[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _040_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [7]),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [11:8]),
    .S(count_TMR_1[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _041_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [7]),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [11:8]),
    .S(count_TMR_2[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _042_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [11]),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [15:12]),
    .S(count_TMR_0[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _043_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [11]),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [15:12]),
    .S(count_TMR_1[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _044_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [11]),
    .CO(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [15:12]),
    .S(count_TMR_2[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _045_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [15]),
    .CO({ \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [19], \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [18:16] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [19], \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [18:16] }),
    .S({ 1'h0, count_TMR_0[18:16] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _046_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [15]),
    .CO({ \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [19], \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [18:16] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [19], \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [18:16] }),
    .S({ 1'h0, count_TMR_1[18:16] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _047_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [15]),
    .CO({ \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [19], \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [18:16] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [19], \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [18:16] }),
    .S({ 1'h0, count_TMR_2[18:16] })
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _048_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [0]),
    .Q(count_TMR_0[0]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _049_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [0]),
    .Q(count_TMR_1[0]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _050_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [0]),
    .Q(count_TMR_2[0]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _051_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [1]),
    .Q(count_TMR_0[1]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _052_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [1]),
    .Q(count_TMR_1[1]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _053_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [1]),
    .Q(count_TMR_2[1]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _054_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [2]),
    .Q(count_TMR_0[2]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _055_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [2]),
    .Q(count_TMR_1[2]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _056_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [2]),
    .Q(count_TMR_2[2]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _057_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [3]),
    .Q(count_TMR_0[3]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _058_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [3]),
    .Q(count_TMR_1[3]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _059_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [3]),
    .Q(count_TMR_2[3]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _060_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [4]),
    .Q(count_TMR_0[4]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _061_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [4]),
    .Q(count_TMR_1[4]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _062_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [4]),
    .Q(count_TMR_2[4]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _063_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [5]),
    .Q(count_TMR_0[5]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _064_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [5]),
    .Q(count_TMR_1[5]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _065_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [5]),
    .Q(count_TMR_2[5]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _066_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [6]),
    .Q(count_TMR_0[6]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _067_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [6]),
    .Q(count_TMR_1[6]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _068_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [6]),
    .Q(count_TMR_2[6]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _069_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [7]),
    .Q(count_TMR_0[7]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _070_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [7]),
    .Q(count_TMR_1[7]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _071_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [7]),
    .Q(count_TMR_2[7]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _072_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [8]),
    .Q(count_TMR_0[8]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _073_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [8]),
    .Q(count_TMR_1[8]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _074_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [8]),
    .Q(count_TMR_2[8]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _075_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [9]),
    .Q(count_TMR_0[9]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _076_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [9]),
    .Q(count_TMR_1[9]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _077_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [9]),
    .Q(count_TMR_2[9]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _078_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [10]),
    .Q(count_TMR_0[10]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _079_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [10]),
    .Q(count_TMR_1[10]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _080_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [10]),
    .Q(count_TMR_2[10]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _081_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [11]),
    .Q(count_TMR_0[11]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _082_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [11]),
    .Q(count_TMR_1[11]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _083_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [11]),
    .Q(count_TMR_2[11]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _084_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [12]),
    .Q(count_TMR_0[12]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _085_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [12]),
    .Q(count_TMR_1[12]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _086_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [12]),
    .Q(count_TMR_2[12]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _087_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [13]),
    .Q(count_TMR_0[13]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _088_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [13]),
    .Q(count_TMR_1[13]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _089_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [13]),
    .Q(count_TMR_2[13]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _090_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [14]),
    .Q(count_TMR_0[14]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _091_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [14]),
    .Q(count_TMR_1[14]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _092_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [14]),
    .Q(count_TMR_2[14]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _093_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [15]),
    .Q(count_TMR_0[15]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _094_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [15]),
    .Q(count_TMR_1[15]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _095_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [15]),
    .Q(count_TMR_2[15]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _096_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [16]),
    .Q(count_TMR_0[16]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _097_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [16]),
    .Q(count_TMR_1[16]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _098_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [16]),
    .Q(count_TMR_2[16]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _099_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [17]),
    .Q(count_TMR_0[17]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _100_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [17]),
    .Q(count_TMR_1[17]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _101_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [17]),
    .Q(count_TMR_2[17]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _102_ (
    .C(clk_TMR_0),
    .CE(increment_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [18]),
    .Q(count_TMR_0[18]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _103_ (
    .C(clk_TMR_1),
    .CE(increment_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [18]),
    .Q(count_TMR_1[18]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _104_ (
    .C(clk_TMR_2),
    .CE(increment_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [18]),
    .Q(count_TMR_2[18]),
    .R(\$abc$2738$logic_or$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/mod_counter.sv:27$32_Y_TMR_2 )
  );
  assign \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0 [5] = reset_TMR_0;
  assign \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1 [5] = reset_TMR_1;
  assign \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2 [5] = reset_TMR_2;
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [1] = count_TMR_0[1];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [1] = count_TMR_1[1];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [1] = count_TMR_2[1];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [2] = count_TMR_0[2];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [2] = count_TMR_1[2];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [2] = count_TMR_2[2];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [3] = count_TMR_0[3];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [3] = count_TMR_1[3];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [3] = count_TMR_2[3];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [4] = count_TMR_0[4];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [4] = count_TMR_1[4];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [4] = count_TMR_2[4];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [5] = count_TMR_0[5];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [5] = count_TMR_1[5];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [5] = count_TMR_2[5];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [6] = count_TMR_0[6];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [6] = count_TMR_1[6];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [6] = count_TMR_2[6];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [7] = count_TMR_0[7];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [7] = count_TMR_1[7];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [7] = count_TMR_2[7];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [8] = count_TMR_0[8];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [8] = count_TMR_1[8];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [8] = count_TMR_2[8];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [9] = count_TMR_0[9];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [9] = count_TMR_1[9];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [9] = count_TMR_2[9];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [10] = count_TMR_0[10];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [10] = count_TMR_1[10];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [10] = count_TMR_2[10];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [11] = count_TMR_0[11];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [11] = count_TMR_1[11];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [11] = count_TMR_2[11];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [12] = count_TMR_0[12];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [12] = count_TMR_1[12];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [12] = count_TMR_2[12];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [13] = count_TMR_0[13];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [13] = count_TMR_1[13];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [13] = count_TMR_2[13];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [14] = count_TMR_0[14];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [14] = count_TMR_1[14];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [14] = count_TMR_2[14];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [15] = count_TMR_0[15];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [15] = count_TMR_1[15];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [15] = count_TMR_2[15];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [16] = count_TMR_0[16];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [16] = count_TMR_1[16];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [16] = count_TMR_2[16];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [17] = count_TMR_0[17];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [17] = count_TMR_1[17];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [17] = count_TMR_2[17];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0 [18] = count_TMR_0[18];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1 [18] = count_TMR_1[18];
  assign \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2 [18] = count_TMR_2[18];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [0] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [0] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [0] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [1] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [1] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [1] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [2] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [2] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [2] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [3] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [3] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [3] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [4] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [4] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [4] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [5] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [5] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [5] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [6] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [6] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [6] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [7] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [7];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [7] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [7];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [7] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [7];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [8] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [8];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [8] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [8];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [8] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [8];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [9] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [9];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [9] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [9];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [9] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [9];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [10] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [10];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [10] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [10];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [10] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [10];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [11] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [11];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [11] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [11];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [11] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [11];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [12] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [12];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [12] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [12];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [12] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [12];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [13] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [13];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [13] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [13];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [13] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [13];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [14] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [14];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [14] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [14];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [14] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [14];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [15] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [15];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [15] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [15];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [15] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [15];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [16] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [16];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [16] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [16];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [16] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [16];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [17] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [17];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [17] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [17];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [17] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [17];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0 [18] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0 [18];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1 [18] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1 [18];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2 [18] = \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2 [18];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [0] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [0] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [0] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [1] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [1] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [1] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [2] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [2] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [2] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [3] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [3] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [3] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [4] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [4] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [4] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [5] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [5] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [5] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [6] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [6] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [6] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [7] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [7];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [7] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [7];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [7] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [7];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [8] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [8];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [8] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [8];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [8] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [8];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [9] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [9];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [9] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [9];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [9] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [9];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [10] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [10];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [10] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [10];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [10] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [10];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [11] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [11];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [11] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [11];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [11] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [11];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [12] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [12];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [12] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [12];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [12] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [12];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [13] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [13];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [13] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [13];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [13] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [13];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [14] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [14];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [14] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [14];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [14] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [14];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [15] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [15];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [15] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [15];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [15] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [15];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [16] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [16];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [16] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [16];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [16] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [16];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [17] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [17];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [17] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [17];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [17] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [17];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0 [18] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0 [18];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1 [18] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1 [18];
  assign \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2 [18] = \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2 [18];
endmodule

module debounce(clk_TMR_2, clk_TMR_1, noisy_TMR_2, noisy_TMR_1, noisy_TMR_0, reset_TMR_2, reset_TMR_1, reset_TMR_0, clk_TMR_0, debounced_TMR_0, debounced_TMR_2, debounced_TMR_1);
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_0 ;
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_1 ;
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_2 ;
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_0 ;
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_1 ;
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_2 ;
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_0 ;
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_1 ;
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_2 ;
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_0 ;
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_1 ;
  wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_2 ;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:17.19-17.22" *)
  input clk_TMR_0;
  wire clk_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:17.19-17.22" *)
  input clk_TMR_1;
  wire clk_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:17.19-17.22" *)
  input clk_TMR_2;
  wire clk_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:22.11-22.19" *)
  wire clrTimer_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:22.11-22.19" *)
  wire clrTimer_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:22.11-22.19" *)
  wire clrTimer_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:25.17-25.22" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18" *)
  wire [18:0] count_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:25.17-25.22" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18" *)
  wire [18:0] count_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:25.17-25.22" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18" *)
  wire [18:0] count_TMR_2;
  (* onehot = 32'd1 *)
  wire [3:0] cs_TMR_0;
  (* onehot = 32'd1 *)
  wire [3:0] cs_TMR_1;
  (* onehot = 32'd1 *)
  wire [3:0] cs_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:18.18-18.27" *)
  output debounced_TMR_0;
  wire debounced_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:18.18-18.27" *)
  output debounced_TMR_1;
  wire debounced_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:18.18-18.27" *)
  output debounced_TMR_2;
  wire debounced_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:17.31-17.36" *)
  input noisy_TMR_0;
  wire noisy_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:17.31-17.36" *)
  input noisy_TMR_1;
  wire noisy_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:17.31-17.36" *)
  input noisy_TMR_2;
  wire noisy_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:17.24-17.29" *)
  input reset_TMR_0;
  wire reset_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:17.24-17.29" *)
  input reset_TMR_1;
  wire reset_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:17.24-17.29" *)
  input reset_TMR_2;
  wire reset_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:22.21-22.30" *)
  wire timerDone_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:22.21-22.30" *)
  wire timerDone_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:22.21-22.30" *)
  wire timerDone_TMR_2;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000fff800000000)
  ) _00_ (
    .I0(cs_TMR_0[2]),
    .I1(timerDone_TMR_0),
    .I2(cs_TMR_0[3]),
    .I3(cs_TMR_0[1]),
    .I4(reset_TMR_0),
    .I5(noisy_TMR_0),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000fff800000000)
  ) _01_ (
    .I0(cs_TMR_1[2]),
    .I1(timerDone_TMR_1),
    .I2(cs_TMR_1[3]),
    .I3(cs_TMR_1[1]),
    .I4(reset_TMR_1),
    .I5(noisy_TMR_1),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000fff800000000)
  ) _02_ (
    .I0(cs_TMR_2[2]),
    .I1(timerDone_TMR_2),
    .I2(cs_TMR_2[3]),
    .I3(cs_TMR_2[1]),
    .I4(reset_TMR_2),
    .I5(noisy_TMR_2),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd15990784)
  ) _03_ (
    .I0(timerDone_TMR_0),
    .I1(cs_TMR_0[2]),
    .I2(cs_TMR_0[0]),
    .I3(reset_TMR_0),
    .I4(noisy_TMR_0),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd15990784)
  ) _04_ (
    .I0(timerDone_TMR_1),
    .I1(cs_TMR_1[2]),
    .I2(cs_TMR_1[0]),
    .I3(reset_TMR_1),
    .I4(noisy_TMR_1),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd15990784)
  ) _05_ (
    .I0(timerDone_TMR_2),
    .I1(cs_TMR_2[2]),
    .I2(cs_TMR_2[0]),
    .I3(reset_TMR_2),
    .I4(noisy_TMR_2),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd244)
  ) _06_ (
    .I0(timerDone_TMR_0),
    .I1(cs_TMR_0[3]),
    .I2(cs_TMR_0[1]),
    .I3(reset_TMR_0),
    .I4(noisy_TMR_0),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd244)
  ) _07_ (
    .I0(timerDone_TMR_1),
    .I1(cs_TMR_1[3]),
    .I2(cs_TMR_1[1]),
    .I3(reset_TMR_1),
    .I4(noisy_TMR_1),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd244)
  ) _08_ (
    .I0(timerDone_TMR_2),
    .I1(cs_TMR_2[3]),
    .I2(cs_TMR_2[1]),
    .I3(reset_TMR_2),
    .I4(noisy_TMR_2),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff0f0f0f08)
  ) _09_ (
    .I0(timerDone_TMR_0),
    .I1(cs_TMR_0[3]),
    .I2(noisy_TMR_0),
    .I3(cs_TMR_0[0]),
    .I4(cs_TMR_0[2]),
    .I5(reset_TMR_0),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff0f0f0f08)
  ) _10_ (
    .I0(timerDone_TMR_1),
    .I1(cs_TMR_1[3]),
    .I2(noisy_TMR_1),
    .I3(cs_TMR_1[0]),
    .I4(cs_TMR_1[2]),
    .I5(reset_TMR_1),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff0f0f0f08)
  ) _11_ (
    .I0(timerDone_TMR_2),
    .I1(cs_TMR_2[3]),
    .I2(noisy_TMR_2),
    .I3(cs_TMR_2[0]),
    .I4(cs_TMR_2[2]),
    .I5(reset_TMR_2),
    .O(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _12_ (
    .I0(cs_TMR_0[2]),
    .I1(cs_TMR_0[3]),
    .I2(reset_TMR_0),
    .O(clrTimer_TMR_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _13_ (
    .I0(cs_TMR_1[2]),
    .I1(cs_TMR_1[3]),
    .I2(reset_TMR_1),
    .O(clrTimer_TMR_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _14_ (
    .I0(cs_TMR_2[2]),
    .I1(cs_TMR_2[3]),
    .I2(reset_TMR_2),
    .O(clrTimer_TMR_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0e)
  ) _15_ (
    .I0(cs_TMR_0[3]),
    .I1(cs_TMR_0[1]),
    .I2(reset_TMR_0),
    .O(debounced_TMR_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0e)
  ) _16_ (
    .I0(cs_TMR_1[3]),
    .I1(cs_TMR_1[1]),
    .I2(reset_TMR_1),
    .O(debounced_TMR_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0e)
  ) _17_ (
    .I0(cs_TMR_2[3]),
    .I1(cs_TMR_2[1]),
    .I2(reset_TMR_2),
    .O(debounced_TMR_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _18_ (
    .C(clk_TMR_0),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_0 ),
    .Q(cs_TMR_0[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _19_ (
    .C(clk_TMR_1),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_1 ),
    .Q(cs_TMR_1[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _20_ (
    .C(clk_TMR_2),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_2 ),
    .Q(cs_TMR_2[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _21_ (
    .C(clk_TMR_0),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_0 ),
    .Q(cs_TMR_0[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _22_ (
    .C(clk_TMR_1),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_1 ),
    .Q(cs_TMR_1[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _23_ (
    .C(clk_TMR_2),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_2 ),
    .Q(cs_TMR_2[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _24_ (
    .C(clk_TMR_0),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_0 ),
    .Q(cs_TMR_0[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _25_ (
    .C(clk_TMR_1),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_1 ),
    .Q(cs_TMR_1[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _26_ (
    .C(clk_TMR_2),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_2 ),
    .Q(cs_TMR_2[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _27_ (
    .C(clk_TMR_0),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_0 ),
    .Q(cs_TMR_0[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _28_ (
    .C(clk_TMR_1),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_1 ),
    .Q(cs_TMR_1[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _29_ (
    .C(clk_TMR_2),
    .CE(1'h1),
    .D(\$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_2 ),
    .Q(cs_TMR_2[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce.sv:86.31-86.121" *)
  \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter  timer (
    .clk_TMR_0(clk_TMR_0),
    .clk_TMR_1(clk_TMR_1),
    .clk_TMR_2(clk_TMR_2),
    .count_TMR_0(count_TMR_0),
    .count_TMR_1(count_TMR_1),
    .count_TMR_2(count_TMR_2),
    .increment_TMR_0(1'h1),
    .increment_TMR_1(1'h1),
    .increment_TMR_2(1'h1),
    .reset_TMR_0(clrTimer_TMR_0),
    .reset_TMR_1(clrTimer_TMR_1),
    .reset_TMR_2(clrTimer_TMR_2),
    .rolling_over_TMR_0(timerDone_TMR_0),
    .rolling_over_TMR_1(timerDone_TMR_1),
    .rolling_over_TMR_2(timerDone_TMR_2)
  );
endmodule

(* top =  1  *)
module debounce_top(clk, reset, increment, debouncedOutput, noisyOutput);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:30.21-30.22" *)
  wire _015_;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:30.21-30.22" *)
  wire _016_;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:29.5-30.37" *)
  wire \$0\buttonPush[0:0]_TMR_0 ;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:29.5-30.37" *)
  wire \$0\buttonPush[0:0]_TMR_1 ;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:29.5-30.37" *)
  wire \$0\buttonPush[0:0]_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_2 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_0 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_1 ;
  wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_2 ;
  wire \$abc$2754$iopadmap$debouncedOutput[0]_TMR_0 ;
  wire \$abc$2754$iopadmap$debouncedOutput[0]_TMR_1 ;
  wire \$abc$2754$iopadmap$debouncedOutput[0]_TMR_2 ;
  wire \$abc$2754$iopadmap$debouncedOutput[1]_TMR_0 ;
  wire \$abc$2754$iopadmap$debouncedOutput[1]_TMR_1 ;
  wire \$abc$2754$iopadmap$debouncedOutput[1]_TMR_2 ;
  wire \$abc$2754$iopadmap$debouncedOutput[2]_TMR_0 ;
  wire \$abc$2754$iopadmap$debouncedOutput[2]_TMR_1 ;
  wire \$abc$2754$iopadmap$debouncedOutput[2]_TMR_2 ;
  wire \$abc$2754$iopadmap$debouncedOutput[3]_TMR_0 ;
  wire \$abc$2754$iopadmap$debouncedOutput[3]_TMR_1 ;
  wire \$abc$2754$iopadmap$debouncedOutput[3]_TMR_2 ;
  wire \$abc$2754$iopadmap$debouncedOutput[4]_TMR_0 ;
  wire \$abc$2754$iopadmap$debouncedOutput[4]_TMR_1 ;
  wire \$abc$2754$iopadmap$debouncedOutput[4]_TMR_2 ;
  wire \$abc$2754$iopadmap$debouncedOutput[5]_TMR_0 ;
  wire \$abc$2754$iopadmap$debouncedOutput[5]_TMR_1 ;
  wire \$abc$2754$iopadmap$debouncedOutput[5]_TMR_2 ;
  wire \$abc$2754$iopadmap$debouncedOutput[6]_TMR_0 ;
  wire \$abc$2754$iopadmap$debouncedOutput[6]_TMR_1 ;
  wire \$abc$2754$iopadmap$debouncedOutput[6]_TMR_2 ;
  wire \$abc$2754$iopadmap$noisyOutput[0]_TMR_0 ;
  wire \$abc$2754$iopadmap$noisyOutput[0]_TMR_1 ;
  wire \$abc$2754$iopadmap$noisyOutput[0]_TMR_2 ;
  wire \$abc$2754$iopadmap$noisyOutput[1]_TMR_0 ;
  wire \$abc$2754$iopadmap$noisyOutput[1]_TMR_1 ;
  wire \$abc$2754$iopadmap$noisyOutput[1]_TMR_2 ;
  wire \$abc$2754$iopadmap$noisyOutput[2]_TMR_0 ;
  wire \$abc$2754$iopadmap$noisyOutput[2]_TMR_1 ;
  wire \$abc$2754$iopadmap$noisyOutput[2]_TMR_2 ;
  wire \$abc$2754$iopadmap$noisyOutput[3]_TMR_0 ;
  wire \$abc$2754$iopadmap$noisyOutput[3]_TMR_1 ;
  wire \$abc$2754$iopadmap$noisyOutput[3]_TMR_2 ;
  wire \$abc$2754$iopadmap$noisyOutput[4]_TMR_0 ;
  wire \$abc$2754$iopadmap$noisyOutput[4]_TMR_1 ;
  wire \$abc$2754$iopadmap$noisyOutput[4]_TMR_2 ;
  wire \$abc$2754$iopadmap$noisyOutput[5]_TMR_0 ;
  wire \$abc$2754$iopadmap$noisyOutput[5]_TMR_1 ;
  wire \$abc$2754$iopadmap$noisyOutput[5]_TMR_2 ;
  wire \$abc$2754$iopadmap$noisyOutput[6]_TMR_0 ;
  wire \$abc$2754$iopadmap$noisyOutput[6]_TMR_1 ;
  wire \$abc$2754$iopadmap$noisyOutput[6]_TMR_2 ;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34.39-34.45" *)
  wire \$abc$2754$not$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34$4_Y_TMR_0 ;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34.39-34.45" *)
  wire \$abc$2754$not$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34$4_Y_TMR_1 ;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34.39-34.45" *)
  wire \$abc$2754$not$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34$4_Y_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27" *)
  wire [6:0] \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "7" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_2 ;
  wire \$iopadmap$clk_TMR_0 ;
  wire \$iopadmap$clk_TMR_1 ;
  wire \$iopadmap$clk_TMR_2 ;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.11-25.13" *)
  wire F1_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.11-25.13" *)
  wire F1_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.11-25.13" *)
  wire F1_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.15-25.17" *)
  wire F2_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.15-25.17" *)
  wire F2_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.15-25.17" *)
  wire F2_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.19-25.21" *)
  wire F3_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.19-25.21" *)
  wire F3_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.19-25.21" *)
  wire F3_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.23-25.25" *)
  wire F4_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.23-25.25" *)
  wire F4_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.23-25.25" *)
  wire F4_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:23.16-23.26" *)
  wire [1:0] buttonPush_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:23.16-23.26" *)
  wire [1:0] buttonPush_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:23.16-23.26" *)
  wire [1:0] buttonPush_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:17.22-17.25" *)
  input clk;
  wire clk;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:26.16-26.30" *)
  wire [6:0] debouncedCount_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:26.16-26.30" *)
  wire [6:0] debouncedCount_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:26.16-26.30" *)
  wire [6:0] debouncedCount_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:18.20-18.35" *)
  output [6:0] debouncedOutput;
  wire [6:0] debouncedOutput;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:24.11-24.24" *)
  wire debouncedPush_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:24.11-24.24" *)
  wire debouncedPush_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:24.11-24.24" *)
  wire debouncedPush_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:17.34-17.43" *)
  input increment;
  wire increment;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:26.32-26.42" *)
  wire [6:0] noisyCount_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:26.32-26.42" *)
  wire [6:0] noisyCount_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:26.32-26.42" *)
  wire [6:0] noisyCount_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:18.37-18.48" *)
  output [6:0] noisyOutput;
  wire [6:0] noisyOutput;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.27-25.33" *)
  wire pulse1_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.27-25.33" *)
  wire pulse1_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.27-25.33" *)
  wire pulse1_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.35-25.41" *)
  wire pulse2_TMR_0;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.35-25.41" *)
  wire pulse2_TMR_1;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:25.35-25.41" *)
  wire pulse2_TMR_2;
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:17.27-17.32" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _017_ (
    .I0(F2_TMR_0),
    .I1(F1_TMR_0),
    .O(pulse1_TMR_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _018_ (
    .I0(F2_TMR_1),
    .I1(F1_TMR_1),
    .O(pulse1_TMR_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _019_ (
    .I0(F2_TMR_2),
    .I1(F1_TMR_2),
    .O(pulse1_TMR_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _020_ (
    .I0(F4_TMR_0),
    .I1(F3_TMR_0),
    .O(pulse2_TMR_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _021_ (
    .I0(F4_TMR_1),
    .I1(F3_TMR_1),
    .O(pulse2_TMR_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _022_ (
    .I0(F4_TMR_2),
    .I1(F3_TMR_2),
    .O(pulse2_TMR_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _023_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _024_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _025_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _026_ (
    .I(debouncedCount_TMR_0[0]),
    .O(\$abc$2754$iopadmap$debouncedOutput[0]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _027_ (
    .I(debouncedCount_TMR_1[0]),
    .O(\$abc$2754$iopadmap$debouncedOutput[0]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _028_ (
    .I(debouncedCount_TMR_2[0]),
    .O(\$abc$2754$iopadmap$debouncedOutput[0]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _029_ (
    .I(_016_),
    .O(\$0\buttonPush[0:0]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _030_ (
    .I(_016_),
    .O(\$0\buttonPush[0:0]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _031_ (
    .I(_016_),
    .O(\$0\buttonPush[0:0]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _032_ (
    .I(debouncedCount_TMR_0[4]),
    .O(\$abc$2754$iopadmap$debouncedOutput[4]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _033_ (
    .I(debouncedCount_TMR_1[4]),
    .O(\$abc$2754$iopadmap$debouncedOutput[4]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _034_ (
    .I(debouncedCount_TMR_2[4]),
    .O(\$abc$2754$iopadmap$debouncedOutput[4]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _035_ (
    .I(noisyCount_TMR_0[2]),
    .O(\$abc$2754$iopadmap$noisyOutput[2]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _036_ (
    .I(noisyCount_TMR_1[2]),
    .O(\$abc$2754$iopadmap$noisyOutput[2]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _037_ (
    .I(noisyCount_TMR_2[2]),
    .O(\$abc$2754$iopadmap$noisyOutput[2]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _038_ (
    .I(noisyCount_TMR_0[3]),
    .O(\$abc$2754$iopadmap$noisyOutput[3]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _039_ (
    .I(noisyCount_TMR_1[3]),
    .O(\$abc$2754$iopadmap$noisyOutput[3]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _040_ (
    .I(noisyCount_TMR_2[3]),
    .O(\$abc$2754$iopadmap$noisyOutput[3]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _041_ (
    .I(noisyCount_TMR_0[4]),
    .O(\$abc$2754$iopadmap$noisyOutput[4]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _042_ (
    .I(noisyCount_TMR_1[4]),
    .O(\$abc$2754$iopadmap$noisyOutput[4]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _043_ (
    .I(noisyCount_TMR_2[4]),
    .O(\$abc$2754$iopadmap$noisyOutput[4]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _044_ (
    .I(noisyCount_TMR_0[5]),
    .O(\$abc$2754$iopadmap$noisyOutput[5]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _045_ (
    .I(noisyCount_TMR_1[5]),
    .O(\$abc$2754$iopadmap$noisyOutput[5]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _046_ (
    .I(noisyCount_TMR_2[5]),
    .O(\$abc$2754$iopadmap$noisyOutput[5]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _047_ (
    .I(noisyCount_TMR_0[0]),
    .O(\$abc$2754$iopadmap$noisyOutput[0]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _048_ (
    .I(noisyCount_TMR_1[0]),
    .O(\$abc$2754$iopadmap$noisyOutput[0]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _049_ (
    .I(noisyCount_TMR_2[0]),
    .O(\$abc$2754$iopadmap$noisyOutput[0]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _050_ (
    .I(noisyCount_TMR_0[1]),
    .O(\$abc$2754$iopadmap$noisyOutput[1]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _051_ (
    .I(noisyCount_TMR_1[1]),
    .O(\$abc$2754$iopadmap$noisyOutput[1]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _052_ (
    .I(noisyCount_TMR_2[1]),
    .O(\$abc$2754$iopadmap$noisyOutput[1]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _053_ (
    .I(noisyCount_TMR_0[6]),
    .O(\$abc$2754$iopadmap$noisyOutput[6]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _054_ (
    .I(noisyCount_TMR_1[6]),
    .O(\$abc$2754$iopadmap$noisyOutput[6]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _055_ (
    .I(noisyCount_TMR_2[6]),
    .O(\$abc$2754$iopadmap$noisyOutput[6]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _056_ (
    .I(debouncedCount_TMR_0[1]),
    .O(\$abc$2754$iopadmap$debouncedOutput[1]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _057_ (
    .I(debouncedCount_TMR_1[1]),
    .O(\$abc$2754$iopadmap$debouncedOutput[1]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _058_ (
    .I(debouncedCount_TMR_2[1]),
    .O(\$abc$2754$iopadmap$debouncedOutput[1]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _059_ (
    .I(debouncedCount_TMR_0[2]),
    .O(\$abc$2754$iopadmap$debouncedOutput[2]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _060_ (
    .I(debouncedCount_TMR_1[2]),
    .O(\$abc$2754$iopadmap$debouncedOutput[2]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _061_ (
    .I(debouncedCount_TMR_2[2]),
    .O(\$abc$2754$iopadmap$debouncedOutput[2]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _062_ (
    .I(debouncedCount_TMR_0[3]),
    .O(\$abc$2754$iopadmap$debouncedOutput[3]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _063_ (
    .I(debouncedCount_TMR_1[3]),
    .O(\$abc$2754$iopadmap$debouncedOutput[3]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _064_ (
    .I(debouncedCount_TMR_2[3]),
    .O(\$abc$2754$iopadmap$debouncedOutput[3]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _065_ (
    .I(debouncedCount_TMR_0[5]),
    .O(\$abc$2754$iopadmap$debouncedOutput[5]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _066_ (
    .I(debouncedCount_TMR_1[5]),
    .O(\$abc$2754$iopadmap$debouncedOutput[5]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _067_ (
    .I(debouncedCount_TMR_2[5]),
    .O(\$abc$2754$iopadmap$debouncedOutput[5]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _068_ (
    .I(debouncedCount_TMR_0[6]),
    .O(\$abc$2754$iopadmap$debouncedOutput[6]_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _069_ (
    .I(debouncedCount_TMR_1[6]),
    .O(\$abc$2754$iopadmap$debouncedOutput[6]_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _070_ (
    .I(debouncedCount_TMR_2[6]),
    .O(\$abc$2754$iopadmap$debouncedOutput[6]_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _071_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _072_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _073_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _074_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _075_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _076_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _077_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _078_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _079_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _080_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _081_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _082_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _083_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _084_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _085_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _086_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _087_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _088_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _089_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _090_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _091_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _092_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _093_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _094_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _095_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _096_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _097_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _098_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _099_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _100_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _101_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _102_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _103_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _104_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _105_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _106_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _107_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _108_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _109_ (
    .I(_015_),
    .O(\$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _110_ (
    .I(_015_),
    .O(\$abc$2754$not$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34$4_Y_TMR_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _111_ (
    .I(_015_),
    .O(\$abc$2754$not$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34$4_Y_TMR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _112_ (
    .I(_015_),
    .O(\$abc$2754$not$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34$4_Y_TMR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _113_ (
    .CI(1'h0),
    .CO(\$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 [3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [3:0]),
    .S({ debouncedCount_TMR_0[3:1], \$abc$2754$iopadmap$debouncedOutput[0]_TMR_0  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _114_ (
    .CI(1'h0),
    .CO(\$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 [3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [3:0]),
    .S({ debouncedCount_TMR_1[3:1], \$abc$2754$iopadmap$debouncedOutput[0]_TMR_1  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _115_ (
    .CI(1'h0),
    .CO(\$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 [3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [3:0]),
    .S({ debouncedCount_TMR_2[3:1], \$abc$2754$iopadmap$debouncedOutput[0]_TMR_2  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _116_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 [3]),
    .CO({ \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_0 [7], \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 [6:4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_0 [7], \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [6:4] }),
    .S({ 1'h0, debouncedCount_TMR_0[6:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _117_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 [3]),
    .CO({ \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_1 [7], \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 [6:4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_1 [7], \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [6:4] }),
    .S({ 1'h0, debouncedCount_TMR_1[6:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _118_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 [3]),
    .CO({ \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_2 [7], \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 [6:4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_2 [7], \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [6:4] }),
    .S({ 1'h0, debouncedCount_TMR_2[6:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _119_ (
    .CI(1'h0),
    .CO(\$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0 [3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [3:0]),
    .S({ noisyCount_TMR_0[3:1], \$abc$2754$iopadmap$noisyOutput[0]_TMR_0  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _120_ (
    .CI(1'h0),
    .CO(\$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1 [3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [3:0]),
    .S({ noisyCount_TMR_1[3:1], \$abc$2754$iopadmap$noisyOutput[0]_TMR_1  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _121_ (
    .CI(1'h0),
    .CO(\$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2 [3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [3:0]),
    .S({ noisyCount_TMR_2[3:1], \$abc$2754$iopadmap$noisyOutput[0]_TMR_2  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _122_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0 [3]),
    .CO({ \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_0 [7], \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0 [6:4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_0 [7], \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [6:4] }),
    .S({ 1'h0, noisyCount_TMR_0[6:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _123_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1 [3]),
    .CO({ \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_1 [7], \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1 [6:4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_1 [7], \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [6:4] }),
    .S({ 1'h0, noisyCount_TMR_1[6:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _124_ (
    .CI(\$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2 [3]),
    .CO({ \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_2 [7], \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2 [6:4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_2 [7], \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [6:4] }),
    .S({ 1'h0, noisyCount_TMR_2[6:4] })
  );
  BUFG _125_ (
    .I(_000_),
    .O(\$iopadmap$clk_TMR_0 )
  );
  BUFG _126_ (
    .I(_000_),
    .O(\$iopadmap$clk_TMR_1 )
  );
  BUFG _127_ (
    .I(_000_),
    .O(\$iopadmap$clk_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _128_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse2_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [0]),
    .Q(noisyCount_TMR_0[0]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _129_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse2_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [0]),
    .Q(noisyCount_TMR_1[0]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _130_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse2_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [0]),
    .Q(noisyCount_TMR_2[0]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _131_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse2_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [1]),
    .Q(noisyCount_TMR_0[1]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _132_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse2_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [1]),
    .Q(noisyCount_TMR_1[1]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _133_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse2_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [1]),
    .Q(noisyCount_TMR_2[1]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _134_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse2_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [2]),
    .Q(noisyCount_TMR_0[2]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _135_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse2_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [2]),
    .Q(noisyCount_TMR_1[2]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _136_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse2_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [2]),
    .Q(noisyCount_TMR_2[2]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _137_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse2_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [3]),
    .Q(noisyCount_TMR_0[3]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _138_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse2_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [3]),
    .Q(noisyCount_TMR_1[3]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _139_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse2_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [3]),
    .Q(noisyCount_TMR_2[3]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _140_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse2_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [4]),
    .Q(noisyCount_TMR_0[4]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _141_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse2_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [4]),
    .Q(noisyCount_TMR_1[4]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _142_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse2_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [4]),
    .Q(noisyCount_TMR_2[4]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _143_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse2_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [5]),
    .Q(noisyCount_TMR_0[5]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _144_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse2_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [5]),
    .Q(noisyCount_TMR_1[5]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _145_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse2_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [5]),
    .Q(noisyCount_TMR_2[5]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _146_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse2_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [6]),
    .Q(noisyCount_TMR_0[6]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _147_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse2_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [6]),
    .Q(noisyCount_TMR_1[6]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _148_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse2_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [6]),
    .Q(noisyCount_TMR_2[6]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:57.5-58.18|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _149_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(1'h1),
    .D(F3_TMR_0),
    .Q(F4_TMR_0),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:57.5-58.18|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _150_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(1'h1),
    .D(F3_TMR_1),
    .Q(F4_TMR_1),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:57.5-58.18|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _151_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(1'h1),
    .D(F3_TMR_2),
    .Q(F4_TMR_2),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:55.5-56.29|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _152_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(1'h1),
    .D(buttonPush_TMR_0[1]),
    .Q(F3_TMR_0),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:55.5-56.29|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _153_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(1'h1),
    .D(buttonPush_TMR_1[1]),
    .Q(F3_TMR_1),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:55.5-56.29|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _154_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(1'h1),
    .D(buttonPush_TMR_2[1]),
    .Q(F3_TMR_2),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _155_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse1_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [0]),
    .Q(debouncedCount_TMR_0[0]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _156_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse1_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [0]),
    .Q(debouncedCount_TMR_1[0]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _157_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse1_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [0]),
    .Q(debouncedCount_TMR_2[0]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _158_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse1_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [1]),
    .Q(debouncedCount_TMR_0[1]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _159_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse1_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [1]),
    .Q(debouncedCount_TMR_1[1]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _160_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse1_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [1]),
    .Q(debouncedCount_TMR_2[1]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _161_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse1_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [2]),
    .Q(debouncedCount_TMR_0[2]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _162_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse1_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [2]),
    .Q(debouncedCount_TMR_1[2]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _163_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse1_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [2]),
    .Q(debouncedCount_TMR_2[2]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _164_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse1_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [3]),
    .Q(debouncedCount_TMR_0[3]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _165_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse1_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [3]),
    .Q(debouncedCount_TMR_1[3]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _166_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse1_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [3]),
    .Q(debouncedCount_TMR_2[3]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _167_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse1_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [4]),
    .Q(debouncedCount_TMR_0[4]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _168_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse1_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [4]),
    .Q(debouncedCount_TMR_1[4]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _169_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse1_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [4]),
    .Q(debouncedCount_TMR_2[4]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _170_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse1_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [5]),
    .Q(debouncedCount_TMR_0[5]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _171_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse1_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [5]),
    .Q(debouncedCount_TMR_1[5]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _172_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse1_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [5]),
    .Q(debouncedCount_TMR_2[5]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _173_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(pulse1_TMR_0),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [6]),
    .Q(debouncedCount_TMR_0[6]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_0 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _174_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(pulse1_TMR_1),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [6]),
    .Q(debouncedCount_TMR_1[6]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_1 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _175_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(pulse1_TMR_2),
    .D(\$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [6]),
    .Q(debouncedCount_TMR_2[6]),
    .R(\$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_2 )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:39.5-40.18|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _176_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(1'h1),
    .D(F1_TMR_0),
    .Q(F2_TMR_0),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:39.5-40.18|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _177_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(1'h1),
    .D(F1_TMR_1),
    .Q(F2_TMR_1),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:39.5-40.18|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _178_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(1'h1),
    .D(F1_TMR_2),
    .Q(F2_TMR_2),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:37.5-38.29|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _179_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(1'h1),
    .D(debouncedPush_TMR_0),
    .Q(F1_TMR_0),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:37.5-38.29|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _180_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(1'h1),
    .D(debouncedPush_TMR_1),
    .Q(F1_TMR_1),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:37.5-38.29|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _181_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(1'h1),
    .D(debouncedPush_TMR_2),
    .Q(F1_TMR_2),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:31.5-32.40|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _182_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(1'h1),
    .D(buttonPush_TMR_0[0]),
    .Q(buttonPush_TMR_0[1]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:31.5-32.40|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _183_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(1'h1),
    .D(buttonPush_TMR_1[0]),
    .Q(buttonPush_TMR_1[1]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:31.5-32.40|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _184_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(1'h1),
    .D(buttonPush_TMR_2[0]),
    .Q(buttonPush_TMR_2[1]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:29.5-30.37|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _185_ (
    .C(\$iopadmap$clk_TMR_0 ),
    .CE(1'h1),
    .D(\$0\buttonPush[0:0]_TMR_0 ),
    .Q(buttonPush_TMR_0[0]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:29.5-30.37|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _186_ (
    .C(\$iopadmap$clk_TMR_1 ),
    .CE(1'h1),
    .D(\$0\buttonPush[0:0]_TMR_1 ),
    .Q(buttonPush_TMR_1[0]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:29.5-30.37|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _187_ (
    .C(\$iopadmap$clk_TMR_2 ),
    .CE(1'h1),
    .D(\$0\buttonPush[0:0]_TMR_2 ),
    .Q(buttonPush_TMR_2[0]),
    .R(1'h0)
  );
  (* keep = 32'd1 *)
  IBUF _188_ (
    .I(clk),
    .O(_000_)
  );
  (* keep = 32'd1 *)
  OBUF _189_ (
    .I(_007_),
    .O(debouncedOutput[0])
  );
  (* keep = 32'd1 *)
  OBUF _190_ (
    .I(_001_),
    .O(debouncedOutput[1])
  );
  (* keep = 32'd1 *)
  OBUF _191_ (
    .I(_002_),
    .O(debouncedOutput[2])
  );
  (* keep = 32'd1 *)
  OBUF _192_ (
    .I(_003_),
    .O(debouncedOutput[3])
  );
  (* keep = 32'd1 *)
  OBUF _193_ (
    .I(_004_),
    .O(debouncedOutput[4])
  );
  (* keep = 32'd1 *)
  OBUF _194_ (
    .I(_005_),
    .O(debouncedOutput[5])
  );
  (* keep = 32'd1 *)
  OBUF _195_ (
    .I(_006_),
    .O(debouncedOutput[6])
  );
  (* keep = 32'd1 *)
  IBUF _196_ (
    .I(increment),
    .O(_016_)
  );
  (* keep = 32'd1 *)
  OBUF _197_ (
    .I(_014_),
    .O(noisyOutput[0])
  );
  (* keep = 32'd1 *)
  OBUF _198_ (
    .I(_008_),
    .O(noisyOutput[1])
  );
  (* keep = 32'd1 *)
  OBUF _199_ (
    .I(_009_),
    .O(noisyOutput[2])
  );
  (* keep = 32'd1 *)
  OBUF _200_ (
    .I(_010_),
    .O(noisyOutput[3])
  );
  (* keep = 32'd1 *)
  OBUF _201_ (
    .I(_011_),
    .O(noisyOutput[4])
  );
  (* keep = 32'd1 *)
  OBUF _202_ (
    .I(_012_),
    .O(noisyOutput[5])
  );
  (* keep = 32'd1 *)
  OBUF _203_ (
    .I(_013_),
    .O(noisyOutput[6])
  );
  (* keep = 32'd1 *)
  IBUF _204_ (
    .I(reset),
    .O(_015_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.debouncedOutput_1_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$debouncedOutput[1]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$debouncedOutput[1]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$debouncedOutput[1]_TMR_0 ),
    .O(_001_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.debouncedOutput_2_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$debouncedOutput[2]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$debouncedOutput[2]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$debouncedOutput[2]_TMR_0 ),
    .O(_002_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.debouncedOutput_3_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$debouncedOutput[3]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$debouncedOutput[3]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$debouncedOutput[3]_TMR_0 ),
    .O(_003_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.debouncedOutput_4_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$debouncedOutput[4]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$debouncedOutput[4]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$debouncedOutput[4]_TMR_0 ),
    .O(_004_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.debouncedOutput_5_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$debouncedOutput[5]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$debouncedOutput[5]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$debouncedOutput[5]_TMR_0 ),
    .O(_005_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.debouncedOutput_6_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$debouncedOutput[6]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$debouncedOutput[6]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$debouncedOutput[6]_TMR_0 ),
    .O(_006_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.debouncedOutput_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$debouncedOutput[0]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$debouncedOutput[0]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$debouncedOutput[0]_TMR_0 ),
    .O(_007_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.noisyOutput_1_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$noisyOutput[1]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$noisyOutput[1]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$noisyOutput[1]_TMR_0 ),
    .O(_008_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.noisyOutput_2_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$noisyOutput[2]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$noisyOutput[2]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$noisyOutput[2]_TMR_0 ),
    .O(_009_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.noisyOutput_3_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$noisyOutput[3]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$noisyOutput[3]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$noisyOutput[3]_TMR_0 ),
    .O(_010_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.noisyOutput_4_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$noisyOutput[4]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$noisyOutput[4]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$noisyOutput[4]_TMR_0 ),
    .O(_011_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.noisyOutput_5_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$noisyOutput[5]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$noisyOutput[5]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$noisyOutput[5]_TMR_0 ),
    .O(_012_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.noisyOutput_6_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$noisyOutput[6]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$noisyOutput[6]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$noisyOutput[6]_TMR_0 ),
    .O(_013_)
  );
  LUT3 #(
    .INIT(8'he8)
  ) \$iopadmap$debounce_top.noisyOutput_I_RED_VOTER  (
    .I0(\$abc$2754$iopadmap$noisyOutput[0]_TMR_2 ),
    .I1(\$abc$2754$iopadmap$noisyOutput[0]_TMR_1 ),
    .I2(\$abc$2754$iopadmap$noisyOutput[0]_TMR_0 ),
    .O(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34.11-34.95" *)
  debounce debouncer (
    .clk_TMR_0(\$iopadmap$clk_TMR_0 ),
    .clk_TMR_1(\$iopadmap$clk_TMR_1 ),
    .clk_TMR_2(\$iopadmap$clk_TMR_2 ),
    .debounced_TMR_0(debouncedPush_TMR_0),
    .debounced_TMR_1(debouncedPush_TMR_1),
    .debounced_TMR_2(debouncedPush_TMR_2),
    .noisy_TMR_0(buttonPush_TMR_0[1]),
    .noisy_TMR_1(buttonPush_TMR_1[1]),
    .noisy_TMR_2(buttonPush_TMR_2[1]),
    .reset_TMR_0(\$abc$2754$not$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34$4_Y_TMR_0 ),
    .reset_TMR_1(\$abc$2754$not$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34$4_Y_TMR_1 ),
    .reset_TMR_2(\$abc$2754$not$/home/jacobb00/yosys_plugins/yosys-f4pga-plugins/yosys_help_test/counter/debounce_top.sv:34$4_Y_TMR_2 )
  );
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_0 [0] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_1 [0] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_2 [0] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_0 [1] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_1 [1] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_2 [1] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_0 [2] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_1 [2] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_2 [2] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_0 [3] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_1 [3] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_2 [3] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_0 [4] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_1 [4] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_2 [4] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_0 [5] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_1 [5] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_2 [5] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_0 [6] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_1 [6] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_2 [6] = \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_0 [0] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_1 [0] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_2 [0] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_0 [1] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_1 [1] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_2 [1] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_0 [2] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_1 [2] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_2 [2] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_0 [3] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_1 [3] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_2 [3] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_0 [4] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_1 [4] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_2 [4] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_0 [5] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_1 [5] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_2 [5] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_0 [6] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_1 [6] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_2 [6] = \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_0 [0] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_1 [0] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_2 [0] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_0 [1] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_1 [1] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_2 [1] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_0 [2] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_1 [2] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_2 [2] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_0 [3] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_1 [3] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_2 [3] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_0 [4] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_1 [4] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_2 [4] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_0 [5] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_1 [5] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_2 [5] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_0 [6] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_1 [6] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_2 [6] = \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_0 [0] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_1 [0] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_2 [0] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [0];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_0 [1] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_1 [1] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_2 [1] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [1];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_0 [2] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_1 [2] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_2 [2] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [2];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_0 [3] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_1 [3] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_2 [3] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [3];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_0 [4] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_1 [4] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_2 [4] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [4];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_0 [5] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_1 [5] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_2 [5] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [5];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_0 [6] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_1 [6] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1 [6];
  assign \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_2 [6] = \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2 [6];
endmodule
