Analysis & Synthesis report for Counter
Mon May 30 09:50:05 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |Counter|keyscan:inst1|state
 10. State Machine - |Counter|keyscan:inst1|four_state
 11. State Machine - |Counter|keyscan:inst1|scan_state
 12. State Machine - |Counter|processor:inst5|sign_flg
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for keyscan:inst1|altsyncram:WideOr8_rtl_0|altsyncram_2gv:auto_generated
 20. Parameter Settings for User Entity Instance: drive_tube:inst
 21. Parameter Settings for User Entity Instance: processor:inst5
 22. Parameter Settings for User Entity Instance: keyscan:inst1
 23. Parameter Settings for User Entity Instance: sign_reg:inst3
 24. Parameter Settings for User Entity Instance: voidce_brcst:inst4
 25. Parameter Settings for Inferred Entity Instance: keyscan:inst1|altsyncram:WideOr8_rtl_0
 26. Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Mod1
 27. Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Div2
 28. Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Mod2
 29. Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Div3
 30. Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Mod3
 32. Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Div4
 33. Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Mod4
 34. Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Mod0
 35. Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Div1
 36. Parameter Settings for Inferred Entity Instance: processor:inst5|lpm_mult:Mult1
 37. Parameter Settings for Inferred Entity Instance: processor:inst5|lpm_mult:Mult0
 38. Parameter Settings for Inferred Entity Instance: processor:inst5|lpm_divide:Div1
 39. Parameter Settings for Inferred Entity Instance: number_reg:inst2|lpm_divide:Div0
 40. Parameter Settings for Inferred Entity Instance: processor:inst5|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: number_reg:inst2|lpm_divide:Mod0
 42. altsyncram Parameter Settings by Entity Instance
 43. lpm_mult Parameter Settings by Entity Instance
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 30 09:50:05 2022        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; Counter                                      ;
; Top-level Entity Name              ; Counter                                      ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 3,294                                        ;
;     Total combinational functions  ; 3,270                                        ;
;     Dedicated logic registers      ; 259                                          ;
; Total registers                    ; 259                                          ;
; Total pins                         ; 27                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 1,280                                        ;
; Embedded Multiplier 9-bit elements ; 6                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C5T144C7        ;                    ;
; Top-level entity name                                        ; Counter            ; Counter            ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                               ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------+
; Counter.bdf                      ; yes             ; User Block Diagram/Schematic File  ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/Counter.bdf                ;
; keyscan.v                        ; yes             ; User Verilog HDL File              ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/keyscan.v                  ;
; number_reg.v                     ; yes             ; User Verilog HDL File              ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/number_reg.v               ;
; sign_reg.v                       ; yes             ; User Verilog HDL File              ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/sign_reg.v                 ;
; drive_tube.v                     ; yes             ; User Verilog HDL File              ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/drive_tube.v               ;
; processor.v                      ; yes             ; User Verilog HDL File              ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/processor.v                ;
; voice_brcst.v                    ; yes             ; User Verilog HDL File              ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/voice_brcst.v              ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf                                             ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                                                ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc                                             ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                                              ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                                                 ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                                                 ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                                               ;
; altqpram.inc                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                                               ;
; db/altsyncram_2gv.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/altsyncram_2gv.tdf      ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/abs_divider.inc                                            ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;
; db/lpm_divide_v7m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_v7m.tdf      ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/sign_div_unsign_6nh.tdf ;
; db/alt_u_div_e5f.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/alt_u_div_e5f.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/add_sub_mkc.tdf         ;
; db/lpm_divide_rfm.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_rfm.tdf      ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/sign_div_unsign_5nh.tdf ;
; db/alt_u_div_c5f.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/alt_u_div_c5f.tdf       ;
; db/lpm_divide_r7m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_r7m.tdf      ;
; db/sign_div_unsign_2nh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/sign_div_unsign_2nh.tdf ;
; db/alt_u_div_65f.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/alt_u_div_65f.tdf       ;
; db/lpm_divide_dem.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_dem.tdf      ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/sign_div_unsign_nlh.tdf ;
; db/alt_u_div_g2f.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/alt_u_div_g2f.tdf       ;
; db/lpm_divide_vfm.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_vfm.tdf      ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/sign_div_unsign_9nh.tdf ;
; db/alt_u_div_k5f.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/alt_u_div_k5f.tdf       ;
; db/lpm_divide_h6m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_h6m.tdf      ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/sign_div_unsign_olh.tdf ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/alt_u_div_i2f.tdf       ;
; db/lpm_divide_0dm.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_0dm.tdf      ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/sign_div_unsign_akh.tdf ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/alt_u_div_mve.tdf       ;
; db/lpm_divide_e6m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_e6m.tdf      ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/sign_div_unsign_llh.tdf ;
; db/alt_u_div_c2f.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/alt_u_div_c2f.tdf       ;
; db/lpm_divide_28m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_28m.tdf      ;
; db/lpm_divide_2gm.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_2gm.tdf      ;
; db/sign_div_unsign_cnh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/sign_div_unsign_cnh.tdf ;
; db/alt_u_div_q5f.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/alt_u_div_q5f.tdf       ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf                                               ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;
; multcore.inc                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/multcore.inc                                               ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc                                               ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc                                               ;
; db/mult_ru01.tdf                 ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/mult_ru01.tdf           ;
; db/mult_qu01.tdf                 ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/mult_qu01.tdf           ;
; db/lpm_divide_ofm.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_ofm.tdf      ;
; db/lpm_divide_nfm.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_nfm.tdf      ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/sign_div_unsign_1nh.tdf ;
; db/alt_u_div_45f.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/alt_u_div_45f.tdf       ;
; db/lpm_divide_g6m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/db/lpm_divide_g6m.tdf      ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 3,294                    ;
;                                             ;                          ;
; Total combinational functions               ; 3270                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1022                     ;
;     -- 3 input functions                    ; 1118                     ;
;     -- <=2 input functions                  ; 1130                     ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 2204                     ;
;     -- arithmetic mode                      ; 1066                     ;
;                                             ;                          ;
; Total registers                             ; 259                      ;
;     -- Dedicated logic registers            ; 259                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 27                       ;
; Total memory bits                           ; 1280                     ;
; Embedded Multiplier 9-bit elements          ; 6                        ;
; Maximum fan-out node                        ; processor:inst5|countiue ;
; Maximum fan-out                             ; 277                      ;
; Total fan-out                               ; 10419                    ;
; Average fan-out                             ; 2.92                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Counter                                  ; 3270 (1)          ; 259 (0)      ; 1280        ; 6            ; 0       ; 3         ; 27   ; 0            ; |Counter                                                                                                                                       ; work         ;
;    |drive_tube:inst|                      ; 121 (121)         ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|drive_tube:inst                                                                                                                       ; work         ;
;    |keyscan:inst1|                        ; 126 (126)         ; 75 (75)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|keyscan:inst1                                                                                                                         ; work         ;
;       |altsyncram:WideOr8_rtl_0|          ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|keyscan:inst1|altsyncram:WideOr8_rtl_0                                                                                                ; work         ;
;          |altsyncram_2gv:auto_generated|  ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|keyscan:inst1|altsyncram:WideOr8_rtl_0|altsyncram_2gv:auto_generated                                                                  ; work         ;
;    |number_reg:inst2|                     ; 355 (208)         ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|number_reg:inst2                                                                                                                      ; work         ;
;       |lpm_divide:Div0|                   ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|number_reg:inst2|lpm_divide:Div0                                                                                                      ; work         ;
;          |lpm_divide_dem:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|number_reg:inst2|lpm_divide:Div0|lpm_divide_dem:auto_generated                                                                        ; work         ;
;             |sign_div_unsign_nlh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|number_reg:inst2|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                                            ; work         ;
;                |alt_u_div_g2f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|number_reg:inst2|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider                      ; work         ;
;       |lpm_divide:Mod0|                   ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|number_reg:inst2|lpm_divide:Mod0                                                                                                      ; work         ;
;          |lpm_divide_g6m:auto_generated|  ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|number_reg:inst2|lpm_divide:Mod0|lpm_divide_g6m:auto_generated                                                                        ; work         ;
;             |sign_div_unsign_nlh:divider| ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|number_reg:inst2|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider                                            ; work         ;
;                |alt_u_div_g2f:divider|    ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|number_reg:inst2|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider                      ; work         ;
;    |processor:inst5|                      ; 642 (172)         ; 39 (39)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Counter|processor:inst5                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|processor:inst5|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_nfm:auto_generated|  ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|processor:inst5|lpm_divide:Div0|lpm_divide_nfm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_1nh:divider| ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|processor:inst5|lpm_divide:Div0|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider                                             ; work         ;
;                |alt_u_div_45f:divider|    ; 119 (118)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|processor:inst5|lpm_divide:Div0|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider                       ; work         ;
;                   |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|processor:inst5|lpm_divide:Div0|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_mkc:add_sub_1 ; work         ;
;       |lpm_divide:Div1|                   ; 349 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|processor:inst5|lpm_divide:Div1                                                                                                       ; work         ;
;          |lpm_divide_ofm:auto_generated|  ; 349 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|processor:inst5|lpm_divide:Div1|lpm_divide_ofm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_2nh:divider| ; 349 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|processor:inst5|lpm_divide:Div1|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider                                             ; work         ;
;                |alt_u_div_65f:divider|    ; 349 (349)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|processor:inst5|lpm_divide:Div1|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider                       ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Counter|processor:inst5|lpm_mult:Mult0                                                                                                        ; work         ;
;          |mult_qu01:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Counter|processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated                                                                               ; work         ;
;       |lpm_mult:Mult1|                    ; 2 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Counter|processor:inst5|lpm_mult:Mult1                                                                                                        ; work         ;
;          |mult_ru01:auto_generated|       ; 2 (2)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Counter|processor:inst5|lpm_mult:Mult1|mult_ru01:auto_generated                                                                               ; work         ;
;    |sign_reg:inst3|                       ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|sign_reg:inst3                                                                                                                        ; work         ;
;    |voidce_brcst:inst4|                   ; 2020 (223)        ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4                                                                                                                    ; work         ;
;       |lpm_divide:Div0|                   ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div0                                                                                                    ; work         ;
;          |lpm_divide_vfm:auto_generated|  ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div0|lpm_divide_vfm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                          ; work         ;
;                |alt_u_div_k5f:divider|    ; 142 (142)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                    ; work         ;
;       |lpm_divide:Div1|                   ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div1                                                                                                    ; work         ;
;          |lpm_divide_2gm:auto_generated|  ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div1|lpm_divide_2gm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_cnh:divider| ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                                          ; work         ;
;                |alt_u_div_q5f:divider|    ; 125 (125)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider                    ; work         ;
;       |lpm_divide:Div2|                   ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div2                                                                                                    ; work         ;
;          |lpm_divide_rfm:auto_generated|  ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div2|lpm_divide_rfm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_5nh:divider| ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider                                          ; work         ;
;                |alt_u_div_c5f:divider|    ; 127 (127)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider                    ; work         ;
;       |lpm_divide:Div3|                   ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div3                                                                                                    ; work         ;
;          |lpm_divide_dem:auto_generated|  ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div3|lpm_divide_dem:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_nlh:divider| ; 72 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div3|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                                          ; work         ;
;                |alt_u_div_g2f:divider|    ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div3|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider                    ; work         ;
;       |lpm_divide:Div4|                   ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div4                                                                                                    ; work         ;
;          |lpm_divide_0dm:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                                          ; work         ;
;                |alt_u_div_mve:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider                    ; work         ;
;       |lpm_divide:Mod0|                   ; 177 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod0                                                                                                    ; work         ;
;          |lpm_divide_28m:auto_generated|  ; 177 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod0|lpm_divide_28m:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 177 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider                                          ; work         ;
;                |alt_u_div_k5f:divider|    ; 177 (177)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                    ; work         ;
;       |lpm_divide:Mod1|                   ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod1                                                                                                    ; work         ;
;          |lpm_divide_v7m:auto_generated|  ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_6nh:divider| ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider                                          ; work         ;
;                |alt_u_div_e5f:divider|    ; 282 (282)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_e5f:divider                    ; work         ;
;       |lpm_divide:Mod2|                   ; 334 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod2                                                                                                    ; work         ;
;          |lpm_divide_r7m:auto_generated|  ; 334 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_2nh:divider| ; 334 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider                                          ; work         ;
;                |alt_u_div_65f:divider|    ; 334 (334)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider                    ; work         ;
;       |lpm_divide:Mod3|                   ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod3                                                                                                    ; work         ;
;          |lpm_divide_h6m:auto_generated|  ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_olh:divider| ; 273 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider                                          ; work         ;
;                |alt_u_div_i2f:divider|    ; 273 (273)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider                    ; work         ;
;       |lpm_divide:Mod4|                   ; 222 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod4                                                                                                    ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 222 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod4|lpm_divide_e6m:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_llh:divider| ; 222 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                          ; work         ;
;                |alt_u_div_c2f:divider|    ; 222 (222)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                    ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+
; Name                                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                      ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+
; keyscan:inst1|altsyncram:WideOr8_rtl_0|altsyncram_2gv:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 5            ; --           ; --           ; 1280 ; Counter.Counter0.rtl.mif ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Counter|keyscan:inst1|state                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1111 ; state.1110 ; state.1101 ; state.1100 ; state.1011 ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1011 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1100 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1101 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Counter|keyscan:inst1|four_state                                                         ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; four_state.0000 ; four_state.1000 ; four_state.0100 ; four_state.0010 ; four_state.0001 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; four_state.0000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; four_state.0001 ; 1               ; 0               ; 0               ; 0               ; 1               ;
; four_state.0010 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; four_state.0100 ; 1               ; 0               ; 1               ; 0               ; 0               ;
; four_state.1000 ; 1               ; 1               ; 0               ; 0               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |Counter|keyscan:inst1|scan_state ;
+-----------------+---------------------------------+
; Name            ; scan_state.0001                 ;
+-----------------+---------------------------------+
; scan_state.0000 ; 0                               ;
; scan_state.0001 ; 1                               ;
+-----------------+---------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Counter|processor:inst5|sign_flg                                                                         ;
+-------------------+--------------+----------------+-------------------+-------------------+----------------+--------------+
; Name              ; sign_flg.111 ; sign_flg.reset ; sign_flg.division ; sign_flg.multiply ; sign_flg.minus ; sign_flg.add ;
+-------------------+--------------+----------------+-------------------+-------------------+----------------+--------------+
; sign_flg.add      ; 0            ; 0              ; 0                 ; 0                 ; 0              ; 0            ;
; sign_flg.minus    ; 0            ; 0              ; 0                 ; 0                 ; 1              ; 1            ;
; sign_flg.multiply ; 0            ; 0              ; 0                 ; 1                 ; 0              ; 1            ;
; sign_flg.division ; 0            ; 0              ; 1                 ; 0                 ; 0              ; 1            ;
; sign_flg.reset    ; 0            ; 1              ; 0                 ; 0                 ; 0              ; 1            ;
; sign_flg.111      ; 1            ; 0              ; 0                 ; 0                 ; 0              ; 1            ;
+-------------------+--------------+----------------+-------------------+-------------------+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal            ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------+------------------------+
; drive_tube:inst|duan_reg[6]                        ; drive_tube:inst|duan_reg[6]~13 ; yes                    ;
; drive_tube:inst|duan_reg[5]                        ; drive_tube:inst|duan_reg[6]~13 ; yes                    ;
; drive_tube:inst|duan_reg[4]                        ; drive_tube:inst|duan_reg[6]~13 ; yes                    ;
; drive_tube:inst|duan_reg[3]                        ; drive_tube:inst|duan_reg[6]~13 ; yes                    ;
; drive_tube:inst|duan_reg[2]                        ; drive_tube:inst|duan_reg[6]~13 ; yes                    ;
; drive_tube:inst|duan_reg[1]                        ; drive_tube:inst|duan_reg[6]~13 ; yes                    ;
; drive_tube:inst|duan_reg[0]                        ; drive_tube:inst|duan_reg[6]~13 ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                                ;                        ;
+----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; keyscan:inst1|state~22                 ; Lost fanout        ;
; keyscan:inst1|state~23                 ; Lost fanout        ;
; keyscan:inst1|state~24                 ; Lost fanout        ;
; keyscan:inst1|state~25                 ; Lost fanout        ;
; keyscan:inst1|scan_state~12            ; Lost fanout        ;
; keyscan:inst1|scan_state~13            ; Lost fanout        ;
; keyscan:inst1|scan_state~14            ; Lost fanout        ;
; processor:inst5|sign_flg~24            ; Lost fanout        ;
; processor:inst5|sign_flg~25            ; Lost fanout        ;
; processor:inst5|sign_flg~26            ; Lost fanout        ;
; processor:inst5|sign_flg.reset         ; Lost fanout        ;
; processor:inst5|sign_flg.111           ; Lost fanout        ;
; Total Number of Removed Registers = 12 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 259   ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 152   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; voidce_brcst:inst4|r_value[4]           ; 5       ;
; voidce_brcst:inst4|equal_[3]            ; 36      ;
; voidce_brcst:inst4|equal_[2]            ; 23      ;
; voidce_brcst:inst4|equal_[0]            ; 20      ;
; voidce_brcst:inst4|equal_[1]            ; 28      ;
; voidce_brcst:inst4|r_value[0]           ; 13      ;
; processor:inst5|display_sign[2]         ; 8       ;
; processor:inst5|display_sign[1]         ; 7       ;
; processor:inst5|display_sign[0]         ; 7       ;
; keyscan:inst1|real_number[4]            ; 9       ;
; keyscan:inst1|real_number[0]            ; 18      ;
; sign_reg:inst3|out_sign[2]              ; 11      ;
; sign_reg:inst3|out_sign[1]              ; 10      ;
; sign_reg:inst3|out_sign[0]              ; 21      ;
; keyscan:inst1|number_reg[4]             ; 3       ;
; keyscan:inst1|number_reg1[4]            ; 1       ;
; keyscan:inst1|number_reg[0]             ; 3       ;
; keyscan:inst1|number_reg1[0]            ; 1       ;
; Total number of inverted registers = 18 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                ;
+----------------------------+-------------------------+------+
; Register Name              ; Megafunction            ; Type ;
+----------------------------+-------------------------+------+
; keyscan:inst1|numberout[0] ; keyscan:inst1|WideOr8~0 ; ROM  ;
; keyscan:inst1|numberout[1] ; keyscan:inst1|WideOr8~0 ; ROM  ;
; keyscan:inst1|numberout[2] ; keyscan:inst1|WideOr8~0 ; ROM  ;
; keyscan:inst1|numberout[3] ; keyscan:inst1|WideOr8~0 ; ROM  ;
; keyscan:inst1|numberout[4] ; keyscan:inst1|WideOr8~0 ; ROM  ;
+----------------------------+-------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Counter|keyscan:inst1|scancode[3]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Counter|voidce_brcst:inst4|i[27]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Counter|keyscan:inst1|number_reg[2]          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Counter|processor:inst5|num_msk[4]           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |Counter|number_reg:inst2|statu[6]            ;
; 15:1               ; 3 bits    ; 30 LEs        ; 21 LEs               ; 9 LEs                  ; Yes        ; |Counter|drive_tube:inst|duan_statu[3]        ;
; 17:1               ; 9 bits    ; 99 LEs        ; 36 LEs               ; 63 LEs                 ; Yes        ; |Counter|processor:inst5|r_number[13]         ;
; 17:1               ; 10 bits   ; 110 LEs       ; 60 LEs               ; 50 LEs                 ; Yes        ; |Counter|processor:inst5|r_number[0]          ;
; 34:1               ; 7 bits    ; 154 LEs       ; 49 LEs               ; 105 LEs                ; Yes        ; |Counter|number_reg:inst2|out_d_number[5]     ;
; 23:1               ; 2 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |Counter|voidce_brcst:inst4|r_value[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Counter|voidce_brcst:inst4|voice_choice_Y[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Counter|keyscan:inst1|four_state~7           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Counter|keyscan:inst1|t~87                   ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |Counter|processor:inst5|sign_flg~5           ;
; 12:1               ; 6 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; No         ; |Counter|drive_tube:inst|duan_reg[2]~4        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for keyscan:inst1|altsyncram:WideOr8_rtl_0|altsyncram_2gv:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drive_tube:inst        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; TIMER          ; 00000000000000001100001101010000 ; Unsigned Binary ;
; zero           ; 00111111                         ; Unsigned Binary ;
; one            ; 00000110                         ; Unsigned Binary ;
; two            ; 01011011                         ; Unsigned Binary ;
; three          ; 01001111                         ; Unsigned Binary ;
; four           ; 01100110                         ; Unsigned Binary ;
; five           ; 01101101                         ; Unsigned Binary ;
; six            ; 01111101                         ; Unsigned Binary ;
; seven          ; 00000111                         ; Unsigned Binary ;
; eight          ; 01111111                         ; Unsigned Binary ;
; nine           ; 01101111                         ; Unsigned Binary ;
; add            ; 01110000                         ; Unsigned Binary ;
; minus          ; 01000000                         ; Unsigned Binary ;
; multiply       ; 01110110                         ; Unsigned Binary ;
; division       ; 01001001                         ; Unsigned Binary ;
; reset          ; 00111111                         ; Unsigned Binary ;
; equal          ; 01000001                         ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; add            ; 000   ; Unsigned Binary                     ;
; minus          ; 001   ; Unsigned Binary                     ;
; multiply       ; 010   ; Unsigned Binary                     ;
; division       ; 011   ; Unsigned Binary                     ;
; reset          ; 100   ; Unsigned Binary                     ;
; equal          ; 101   ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyscan:inst1          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; TIMER          ; 00000000000001111010000100100000 ; Unsigned Binary ;
; OK             ; 1                                ; Unsigned Binary ;
; NO             ; 0                                ; Unsigned Binary ;
; NoKeyIsPressed ; 10001                            ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_reg:inst3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; add            ; 000   ; Unsigned Binary                    ;
; minus          ; 001   ; Unsigned Binary                    ;
; multiply       ; 010   ; Unsigned Binary                    ;
; division       ; 011   ; Unsigned Binary                    ;
; reset          ; 100   ; Unsigned Binary                    ;
; equal          ; 101   ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: voidce_brcst:inst4 ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; TIMER          ; 20000000 ; Unsigned Integer                    ;
; zero           ; 11110    ; Unsigned Binary                     ;
; one            ; 11101    ; Unsigned Binary                     ;
; two            ; 11100    ; Unsigned Binary                     ;
; three          ; 11011    ; Unsigned Binary                     ;
; four           ; 11010    ; Unsigned Binary                     ;
; five           ; 11001    ; Unsigned Binary                     ;
; six            ; 11000    ; Unsigned Binary                     ;
; seven          ; 10111    ; Unsigned Binary                     ;
; eight          ; 10110    ; Unsigned Binary                     ;
; nine           ; 10101    ; Unsigned Binary                     ;
; add            ; 10100    ; Unsigned Binary                     ;
; minus          ; 10011    ; Unsigned Binary                     ;
; multiply       ; 10010    ; Unsigned Binary                     ;
; division       ; 10001    ; Unsigned Binary                     ;
; reset          ; 10000    ; Unsigned Binary                     ;
; equal          ; 01111    ; Unsigned Binary                     ;
; tens           ; 01110    ; Unsigned Binary                     ;
; hundreds       ; 01101    ; Unsigned Binary                     ;
; thousand       ; 01100    ; Unsigned Binary                     ;
; ten_thousand   ; 01011    ; Unsigned Binary                     ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyscan:inst1|altsyncram:WideOr8_rtl_0 ;
+------------------------------------+--------------------------+-------------------------+
; Parameter Name                     ; Value                    ; Type                    ;
+------------------------------------+--------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                 ;
; OPERATION_MODE                     ; ROM                      ; Untyped                 ;
; WIDTH_A                            ; 5                        ; Untyped                 ;
; WIDTHAD_A                          ; 8                        ; Untyped                 ;
; NUMWORDS_A                         ; 256                      ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                 ;
; WIDTH_B                            ; 1                        ; Untyped                 ;
; WIDTHAD_B                          ; 1                        ; Untyped                 ;
; NUMWORDS_B                         ; 1                        ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                 ;
; BYTE_SIZE                          ; 8                        ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                 ;
; INIT_FILE                          ; Counter.Counter0.rtl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II               ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_2gv           ; Untyped                 ;
+------------------------------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_v7m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_rfm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_r7m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_dem ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 17             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_vfm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 7              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_h6m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_e6m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                   ;
; LPM_WIDTHD             ; 17             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_28m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: voidce_brcst:inst4|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                   ;
; LPM_WIDTHD             ; 14             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_2gm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:inst5|lpm_mult:Mult1   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20         ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 30         ; Untyped             ;
; LPM_WIDTHR                                     ; 30         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ru01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:inst5|lpm_mult:Mult0   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qu01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:inst5|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_ofm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: number_reg:inst2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_dem ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:inst5|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_nfm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: number_reg:inst2|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_g6m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; keyscan:inst1|altsyncram:WideOr8_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                    ;
;     -- WIDTH_A                            ; 5                                      ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 2                              ;
; Entity Instance                       ; processor:inst5|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 20                             ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 30                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; processor:inst5|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                             ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 20                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 30 09:49:46 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter
Info: Found 1 design units, including 1 entities, in source file Counter.bdf
    Info: Found entity 1: Counter
Info: Found 1 design units, including 1 entities, in source file keyscan.v
    Info: Found entity 1: keyscan
Info: Found 1 design units, including 1 entities, in source file number_reg.v
    Info: Found entity 1: number_reg
Info: Found 1 design units, including 1 entities, in source file sign_reg.v
    Info: Found entity 1: sign_reg
Info: Found 1 design units, including 1 entities, in source file drive_tube.v
    Info: Found entity 1: drive_tube
Info: Found 1 design units, including 1 entities, in source file processor.v
    Info: Found entity 1: processor
Info: Found 1 design units, including 1 entities, in source file voice_brcst.v
    Info: Found entity 1: voidce_brcst
Info: Elaborating entity "Counter" for the top level hierarchy
Info: Elaborating entity "drive_tube" for hierarchy "drive_tube:inst"
Warning (10230): Verilog HDL assignment warning at drive_tube.v(41): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at drive_tube.v(42): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at drive_tube.v(43): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at drive_tube.v(44): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at drive_tube.v(45): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at drive_tube.v(46): truncated value with size 20 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at drive_tube.v(95): variable "sign" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at drive_tube.v(96): variable "duan_statu" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at drive_tube.v(96): incomplete case statement has no default case item
Warning (10235): Verilog HDL Always Construct warning at drive_tube.v(111): variable "duan_statu" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at drive_tube.v(112): variable "sign" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at drive_tube.v(112): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at drive_tube.v(94): inferring latch(es) for variable "duan_reg", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "duan_reg[0]" at drive_tube.v(94)
Info (10041): Inferred latch for "duan_reg[1]" at drive_tube.v(94)
Info (10041): Inferred latch for "duan_reg[2]" at drive_tube.v(94)
Info (10041): Inferred latch for "duan_reg[3]" at drive_tube.v(94)
Info (10041): Inferred latch for "duan_reg[4]" at drive_tube.v(94)
Info (10041): Inferred latch for "duan_reg[5]" at drive_tube.v(94)
Info (10041): Inferred latch for "duan_reg[6]" at drive_tube.v(94)
Info (10041): Inferred latch for "duan_reg[7]" at drive_tube.v(94)
Info: Elaborating entity "processor" for hierarchy "processor:inst5"
Warning (10036): Verilog HDL or VHDL warning at processor.v(20): object "r_number2" assigned a value but never read
Info: Elaborating entity "keyscan" for hierarchy "keyscan:inst1"
Warning (10230): Verilog HDL assignment warning at keyscan.v(58): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(59): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(60): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(61): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(63): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(64): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(65): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(66): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(68): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(69): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(70): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(71): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(73): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(74): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(75): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at keyscan.v(76): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "number_reg" for hierarchy "number_reg:inst2"
Info: Elaborating entity "sign_reg" for hierarchy "sign_reg:inst3"
Info: Elaborating entity "voidce_brcst" for hierarchy "voidce_brcst:inst4"
Warning (10230): Verilog HDL assignment warning at voice_brcst.v(35): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at voice_brcst.v(36): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at voice_brcst.v(37): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at voice_brcst.v(38): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at voice_brcst.v(39): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at voice_brcst.v(40): truncated value with size 20 to match size of target (4)
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "keyscan:inst1|WideOr8~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 5
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to Counter.Counter0.rtl.mif
Info: Inferred 16 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "voidce_brcst:inst4|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "voidce_brcst:inst4|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "voidce_brcst:inst4|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "voidce_brcst:inst4|Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "voidce_brcst:inst4|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "voidce_brcst:inst4|Mod3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "voidce_brcst:inst4|Div4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "voidce_brcst:inst4|Mod4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "voidce_brcst:inst4|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "voidce_brcst:inst4|Div1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "processor:inst5|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "processor:inst5|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processor:inst5|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "number_reg:inst2|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processor:inst5|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "number_reg:inst2|Mod0"
Info: Elaborated megafunction instantiation "keyscan:inst1|altsyncram:WideOr8_rtl_0"
Info: Instantiated megafunction "keyscan:inst1|altsyncram:WideOr8_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "5"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "Counter.Counter0.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2gv.tdf
    Info: Found entity 1: altsyncram_2gv
Info: Elaborated megafunction instantiation "voidce_brcst:inst4|lpm_divide:Mod1"
Info: Instantiated megafunction "voidce_brcst:inst4|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_v7m.tdf
    Info: Found entity 1: lpm_divide_v7m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info: Found entity 1: sign_div_unsign_6nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e5f.tdf
    Info: Found entity 1: alt_u_div_e5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "voidce_brcst:inst4|lpm_divide:Div2"
Info: Instantiated megafunction "voidce_brcst:inst4|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf
    Info: Found entity 1: lpm_divide_rfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf
    Info: Found entity 1: alt_u_div_c5f
Info: Elaborated megafunction instantiation "voidce_brcst:inst4|lpm_divide:Mod2"
Info: Instantiated megafunction "voidce_brcst:inst4|lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_r7m.tdf
    Info: Found entity 1: lpm_divide_r7m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info: Found entity 1: sign_div_unsign_2nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_65f.tdf
    Info: Found entity 1: alt_u_div_65f
Info: Elaborated megafunction instantiation "voidce_brcst:inst4|lpm_divide:Div3"
Info: Instantiated megafunction "voidce_brcst:inst4|lpm_divide:Div3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf
    Info: Found entity 1: lpm_divide_dem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info: Found entity 1: sign_div_unsign_nlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info: Found entity 1: alt_u_div_g2f
Info: Elaborated megafunction instantiation "voidce_brcst:inst4|lpm_divide:Div0"
Info: Instantiated megafunction "voidce_brcst:inst4|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "17"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf
    Info: Found entity 1: lpm_divide_vfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Elaborated megafunction instantiation "voidce_brcst:inst4|lpm_divide:Mod3"
Info: Instantiated megafunction "voidce_brcst:inst4|lpm_divide:Mod3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf
    Info: Found entity 1: lpm_divide_h6m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info: Found entity 1: alt_u_div_i2f
Info: Elaborated megafunction instantiation "voidce_brcst:inst4|lpm_divide:Div4"
Info: Instantiated megafunction "voidce_brcst:inst4|lpm_divide:Div4" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info: Found entity 1: lpm_divide_0dm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info: Found entity 1: sign_div_unsign_akh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info: Found entity 1: alt_u_div_mve
Info: Elaborated megafunction instantiation "voidce_brcst:inst4|lpm_divide:Mod4"
Info: Instantiated megafunction "voidce_brcst:inst4|lpm_divide:Mod4" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_e6m.tdf
    Info: Found entity 1: lpm_divide_e6m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info: Found entity 1: sign_div_unsign_llh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf
    Info: Found entity 1: alt_u_div_c2f
Info: Elaborated megafunction instantiation "voidce_brcst:inst4|lpm_divide:Mod0"
Info: Instantiated megafunction "voidce_brcst:inst4|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "17"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf
    Info: Found entity 1: lpm_divide_28m
Info: Elaborated megafunction instantiation "voidce_brcst:inst4|lpm_divide:Div1"
Info: Instantiated megafunction "voidce_brcst:inst4|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "17"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf
    Info: Found entity 1: lpm_divide_2gm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info: Found entity 1: sign_div_unsign_cnh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf
    Info: Found entity 1: alt_u_div_q5f
Info: Elaborated megafunction instantiation "processor:inst5|lpm_mult:Mult1"
Info: Instantiated megafunction "processor:inst5|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "20"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "30"
    Info: Parameter "LPM_WIDTHR" = "30"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_ru01.tdf
    Info: Found entity 1: mult_ru01
Info: Elaborated megafunction instantiation "processor:inst5|lpm_mult:Mult0"
Info: Instantiated megafunction "processor:inst5|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "20"
    Info: Parameter "LPM_WIDTHR" = "20"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_qu01.tdf
    Info: Found entity 1: mult_qu01
Info: Elaborated megafunction instantiation "processor:inst5|lpm_divide:Div1"
Info: Instantiated megafunction "processor:inst5|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ofm.tdf
    Info: Found entity 1: lpm_divide_ofm
Info: Elaborated megafunction instantiation "number_reg:inst2|lpm_divide:Div0"
Info: Instantiated megafunction "number_reg:inst2|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "processor:inst5|lpm_divide:Div0"
Info: Instantiated megafunction "processor:inst5|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nfm.tdf
    Info: Found entity 1: lpm_divide_nfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info: Found entity 1: sign_div_unsign_1nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_45f.tdf
    Info: Found entity 1: alt_u_div_45f
Info: Elaborated megafunction instantiation "number_reg:inst2|lpm_divide:Mod0"
Info: Instantiated megafunction "number_reg:inst2|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf
    Info: Found entity 1: lpm_divide_g6m
Info: Ignored 6 buffer(s)
    Info: Ignored 6 SOFT buffer(s)
Warning: Latch drive_tube:inst|duan_reg[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal drive_tube:inst|duan_statu[0]
Warning: Latch drive_tube:inst|duan_reg[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal processor:inst5|display_sign[2]
Warning: Latch drive_tube:inst|duan_reg[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal drive_tube:inst|duan_statu[0]
Warning: Latch drive_tube:inst|duan_reg[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal drive_tube:inst|duan_statu[2]
Warning: Latch drive_tube:inst|duan_reg[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal drive_tube:inst|duan_statu[0]
Warning: Latch drive_tube:inst|duan_reg[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal processor:inst5|display_sign[2]
Warning: Latch drive_tube:inst|duan_reg[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal processor:inst5|display_sign[2]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "enable" is stuck at VCC
    Warning (13410): Pin "duan_reg[7]" is stuck at GND
Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below.
    Info: Register "keyscan:inst1|state~22" lost all its fanouts during netlist optimizations.
    Info: Register "keyscan:inst1|state~23" lost all its fanouts during netlist optimizations.
    Info: Register "keyscan:inst1|state~24" lost all its fanouts during netlist optimizations.
    Info: Register "keyscan:inst1|state~25" lost all its fanouts during netlist optimizations.
    Info: Register "keyscan:inst1|scan_state~12" lost all its fanouts during netlist optimizations.
    Info: Register "keyscan:inst1|scan_state~13" lost all its fanouts during netlist optimizations.
    Info: Register "keyscan:inst1|scan_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "processor:inst5|sign_flg~24" lost all its fanouts during netlist optimizations.
    Info: Register "processor:inst5|sign_flg~25" lost all its fanouts during netlist optimizations.
    Info: Register "processor:inst5|sign_flg~26" lost all its fanouts during netlist optimizations.
    Info: Register "processor:inst5|sign_flg.reset" lost all its fanouts during netlist optimizations.
    Info: Register "processor:inst5|sign_flg.111" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/Counter.map.smsg
Info: Implemented 3345 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 21 output pins
    Info: Implemented 3307 logic cells
    Info: Implemented 5 RAM segments
    Info: Implemented 6 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 273 megabytes
    Info: Processing ended: Mon May 30 09:50:05 2022
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/Counter.map.smsg.


