Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jan  4 08:36:52 2020
| Host         : DESKTOP-GOBJLFG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    94 |
| Unused register locations in slices containing registers |   492 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |             256 |          107 |
| No           | Yes                   | No                     |              20 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             648 |          213 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------+---------------------------------+------------------+----------------+
|          Clock Signal          |             Enable Signal            |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------------+--------------------------------------+---------------------------------+------------------+----------------+
|  u_setting/remainTime_reg[7]_P |                                      | u_setting/remainTime_reg[7]_C   |                1 |              1 |
|  clk_out                       | u4/currentRound[7]_P_i_1_n_0         | score/currentRound_reg[5]_P     |                1 |              1 |
|  clk_out                       | u4/currentRound[7]_P_i_1_n_0         | score/currentRound_reg[1]_P     |                1 |              1 |
|  score/currentRound_reg[3]_P   |                                      | score/currentRound_reg[3]_C_0   |                1 |              1 |
|  score/currentRound_reg[4]_P   |                                      | score/currentRound_reg[4]_C_0   |                1 |              1 |
|  score/currentRound_reg[2]_P   |                                      | score/currentRound_reg[2]_C_0   |                1 |              1 |
|  score/currentRound_reg[5]_P   |                                      | score/currentRound_reg[5]_C_0   |                1 |              1 |
|  score/currentRound_reg[1]_P   |                                      | score/currentRound_reg[1]_C     |                1 |              1 |
|  score/currentRound_reg[6]_P_0 |                                      | score/currentRound_reg[6]_C     |                1 |              1 |
|  score/currentRound_reg[0]_P   |                                      | score/currentRound_reg[0]_C     |                1 |              1 |
|  score/currentRound_reg[7]_P_0 |                                      | score/currentRound_reg[7]_C     |                1 |              1 |
|  clk_out                       |                                      | score/currentRound_reg[1]_C     |                1 |              1 |
|  u_setting/remainTime_reg[1]_P |                                      | u_setting/remainTime_reg[1]_C   |                1 |              1 |
|  u_setting/remainTime_reg[4]_P |                                      | u_setting/remainTime_reg[4]_C   |                1 |              1 |
|  u_setting/remainTime_reg[5]_P |                                      | u_setting/remainTime_reg[5]_C   |                1 |              1 |
|  u_setting/remainTime_reg[6]_P |                                      | u_setting/remainTime_reg[6]_C   |                1 |              1 |
|  u_setting/remainTime_reg[3]_P |                                      | u_setting/remainTime_reg[3]_C   |                1 |              1 |
|  u_setting/remainTime_reg[0]_P |                                      | u_setting/remainTime_reg[0]_C   |                1 |              1 |
|  u_setting/remainTime_reg[2]_P |                                      | u_setting/remainTime_reg[2]_C   |                1 |              1 |
|  clk_out                       | u4/currentRound[7]_P_i_1_n_0         | score/currentRound_reg[6]_P_0   |                1 |              1 |
|  clk_out                       | u4/currentRound[7]_P_i_1_n_0         | score/currentRound_reg[0]_P     |                1 |              1 |
|  clk_out                       |                                      | score/currentRound_reg[5]_C_0   |                1 |              1 |
|  clk_out                       | u4/currentRound[7]_P_i_1_n_0         | score/currentRound_reg[7]_P_0   |                1 |              1 |
|  clk_out                       |                                      | score/currentRound_reg[0]_C     |                1 |              1 |
|  clk_out                       |                                      | score/currentRound_reg[4]_C_0   |                1 |              1 |
|  clk_out                       |                                      | score/currentRound_reg[7]_C     |                1 |              1 |
|  clk_out                       |                                      | score/currentRound_reg[3]_C_0   |                1 |              1 |
|  clk_out                       |                                      | score/currentRound_reg[6]_C     |                1 |              1 |
|  clk_out                       |                                      | score/currentRound_reg[2]_C_0   |                1 |              1 |
|  clk_IBUF_BUFG                 |                                      |                                 |                1 |              1 |
|  clk_out                       |                                      | u_setting/remainTime_reg[2]_C   |                1 |              1 |
|  clk_out                       |                                      | u_setting/remainTime_reg[1]_C   |                1 |              1 |
|  clk_out                       |                                      | u_setting/remainTime_reg[4]_C   |                1 |              1 |
|  clk_out                       |                                      | u_setting/remainTime_reg[6]_C   |                1 |              1 |
|  clk_out                       |                                      | u_setting/remainTime_reg[0]_C   |                1 |              1 |
|  clk_out                       |                                      | u_setting/remainTime_reg[3]_C   |                1 |              1 |
|  clk_out                       |                                      | u_setting/remainTime_reg[7]_C   |                1 |              1 |
|  clk_out                       |                                      | u_setting/remainTime_reg[5]_C   |                1 |              1 |
|  clk_out                       | u3/remainTime_reg[7]_P               | u_setting/remainTime_reg[7]_P   |                1 |              1 |
|  clk_out                       | u3/remainTime_reg[7]_P               | u_setting/remainTime_reg[1]_P   |                1 |              1 |
|  clk_out                       | u3/remainTime_reg[7]_P               | u_setting/remainTime_reg[4]_P   |                1 |              1 |
|  clk_out                       | u3/remainTime_reg[7]_P               | u_setting/remainTime_reg[5]_P   |                1 |              1 |
|  clk_out                       | u3/remainTime_reg[7]_P               | u_setting/remainTime_reg[6]_P   |                1 |              1 |
|  clk_out                       | u3/remainTime_reg[7]_P               | u_setting/remainTime_reg[3]_P   |                1 |              1 |
|  clk_out                       | u3/remainTime_reg[7]_P               | u_setting/remainTime_reg[0]_P   |                1 |              1 |
|  clk_out                       | u3/remainTime_reg[7]_P               | u_setting/remainTime_reg[2]_P   |                1 |              1 |
|  clk_out                       | u4/currentRound[7]_P_i_1_n_0         | score/currentRound_reg[3]_P     |                1 |              1 |
|  clk_out                       | u4/currentRound[7]_P_i_1_n_0         | score/currentRound_reg[4]_P     |                1 |              1 |
|  clk_out                       | u4/currentRound[7]_P_i_1_n_0         | score/currentRound_reg[2]_P     |                1 |              1 |
|  uuu/CLK                       |                                      | score/delay_add1_reg[1]_0       |                1 |              2 |
|  clk_IBUF_BUFG                 |                                      | score/people_two_reg[31]_0      |                2 |              2 |
|  u4/u0/CLK                     |                                      | u_setting/u1/key_value_reg[3]_0 |                1 |              3 |
|  delayAdd                      | u3/people_three_reg[0][0]            | u_setting/u1/key_value_reg[3]_0 |                3 |              3 |
|  delayAdd                      | u3/positive_scores3_reg[7][0]        | u_setting/u1/key_value_reg[3]_0 |                1 |              4 |
|  score/E[0]                    |                                      | score/people_two_reg[1]_0       |                1 |              4 |
|  delayAdd                      | u3/negtive_scores3_reg[7][0]         | u4/u0/cnt_reg[0]_0              |                1 |              4 |
|  delayAdd                      | u3/people_three_reg[0][0]            | score/people_two_reg[31]_0      |                3 |              4 |
|  delayAdd                      | u3/positive_scores2_reg[7][0]        | u4/u0/cnt_reg[0]_0              |                1 |              4 |
|  delayAdd                      | u3/positive_scores2_reg[7][0]        | u_setting/u1/key_value_reg[3]_0 |                1 |              4 |
|  delayAdd                      | u3/positive_scores4_reg[7][0]        | u4/u0/cnt_reg[0]_0              |                1 |              4 |
|  delayAdd                      | u3/positive_scores4_reg[7][0]        | u_setting/u1/key_value_reg[3]_0 |                1 |              4 |
|  delayAdd                      | u3/positive_scores1_reg[7][0]        | u4/u0/cnt_reg[0]_0              |                1 |              4 |
|  delayAdd                      | u3/positive_scores1_reg[7][0]        | u_setting/u1/key_value_reg[3]_0 |                1 |              4 |
|  delayAdd                      | u3/negtive_scores1_reg[7][0]         | u_setting/u1/key_value_reg[3]_0 |                1 |              4 |
|  delayAdd                      | u3/negtive_scores1_reg[7][0]         | u4/u0/cnt_reg[0]_0              |                1 |              4 |
|  delayAdd                      | u3/negtive_scores3_reg[7][0]         | u_setting/u1/key_value_reg[3]_0 |                1 |              4 |
|  delayAdd                      | u3/negtive_scores2_reg[7][0]         | u_setting/u1/key_value_reg[3]_0 |                1 |              4 |
|  delayAdd                      | u3/negtive_scores2_reg[7][0]         | u4/u0/cnt_reg[0]_0              |                1 |              4 |
|  delayAdd                      | u3/negtive_scores4_reg[7][0]         | u_setting/u1/key_value_reg[3]_0 |                1 |              4 |
|  delayAdd                      | u3/negtive_scores4_reg[7][0]         | u4/u0/cnt_reg[0]_0              |                1 |              4 |
|  delayAdd                      | u3/positive_scores3_reg[7][0]        | u4/u0/cnt_reg[0]_0              |                1 |              4 |
|  clk_IBUF_BUFG                 | u_setting/u1/points_deduce_reg[0][0] | u_setting/u1/key_value_reg[3]_0 |                2 |              4 |
|  clk_IBUF_BUFG                 | u3/lock_people[3]_i_1_n_0            | u_setting/u1/key_value_reg[3]_0 |                2 |              4 |
|  clk_IBUF_BUFG                 | u_setting/u1/key_value               | u_setting/u1/key_value_reg[3]_0 |                1 |              4 |
|  clk_IBUF_BUFG                 | u_setting/u1/points_add_reg[0][0]    | u_setting/u1/key_value_reg[3]_0 |                1 |              4 |
|  u4/seg_out_reg[6]_i_2_n_0     |                                      |                                 |                5 |              7 |
|  clk_IBUF_BUFG                 | u_setting/u1/col_data_r[3]_i_1_n_0   | score/delay_add1_reg[1]_0       |                2 |              8 |
|  delayAdd                      | u3/roundNumber_reg[7][0]             | score/people_two_reg[1]_0       |                4 |              8 |
|  clk_IBUF_BUFG                 | u_setting/u1/col_data[3]_i_1_n_0     | score/delay_add1_reg[1]_0       |                3 |              8 |
|  clk_IBUF_BUFG                 | u_setting/u1/E[0]                    | u_setting/u1/key_value_reg[3]_0 |                3 |              8 |
|  clk_IBUF_BUFG                 | u_setting/u1/tran_flag               | u_setting/u1/key_value_reg[3]_0 |                5 |              8 |
|  clk_out                       |                                      | u_setting/u1/key_value_reg[3]_0 |                4 |              8 |
|  uuuu/u2/ringSelect_reg        |                                      | u_setting/u1/key_value_reg[3]_0 |                2 |             12 |
|  clk_IBUF_BUFG                 |                                      | u_setting/u1/key_value_reg[3]_0 |               13 |             32 |
|  clk_IBUF_BUFG                 |                                      | score/people_two_reg[1]_0       |               10 |             34 |
|  delayAdd                      | u3/people_three_reg[0][0]            | score/delay_add1_reg[1]_0       |               13 |             51 |
|  clk_IBUF_BUFG                 |                                      | score/delay_add1_reg[1]_0       |               22 |             57 |
|  delayAdd                      | u3/people_three_reg[0][0]            | score/people_one[127]_i_3_n_0   |               16 |             64 |
|  delayAdd                      | u3/people_three_reg[0][0]            | score/people_one[126]_i_1_n_0   |               20 |             64 |
|  delayAdd                      | u3/people_three_reg[0][0]            | score/people_three[127]_i_1_n_0 |               16 |             64 |
|  delayAdd                      | u3/people_three_reg[0][0]            | score/people_three[126]_i_1_n_0 |               21 |             64 |
|  delayAdd                      | u3/people_three_reg[0][0]            | score/people_two_reg[1]_0       |               29 |             76 |
|  clk_IBUF_BUFG                 |                                      | u4/u0/cnt_reg[0]_0              |               36 |             90 |
|  delayAdd                      | u3/people_three_reg[0][0]            | score/people_two[126]_i_1_n_0   |               37 |            122 |
+--------------------------------+--------------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    49 |
| 2      |                     2 |
| 3      |                     2 |
| 4      |                    22 |
| 7      |                     1 |
| 8      |                     6 |
| 12     |                     1 |
| 16+    |                    11 |
+--------+-----------------------+


