
---------- Begin Simulation Statistics ----------
final_tick                               130079376500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 418505                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665704                       # Number of bytes of host memory used
host_op_rate                                   418520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   238.95                       # Real time elapsed on the host
host_tick_rate                              544388250                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.130079                       # Number of seconds simulated
sim_ticks                                130079376500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.601588                       # CPI: cycles per instruction
system.cpu.discardedOps                         21229                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       145003460                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.384381                       # IPC: instructions per cycle
system.cpu.numCycles                        260158753                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995350     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892285     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115883     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003630                       # Class of committed instruction
system.cpu.tickCycles                       115155293                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       727613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1471779                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11665                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       787443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          169                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1575566                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            169                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606596                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604486                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               823                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602557                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601400                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.807985                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     566                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                173                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              200                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47244565                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47244565                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47244603                       # number of overall hits
system.cpu.dcache.overall_hits::total        47244603                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1550636                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1550636                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1550650                       # number of overall misses
system.cpu.dcache.overall_misses::total       1550650                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 141983115000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 141983115000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 141983115000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 141983115000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795201                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795201                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795253                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795253                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031778                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031779                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 91564.438721                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91564.438721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 91563.612034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91563.612034                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       775213                       # number of writebacks
system.cpu.dcache.writebacks::total            775213                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       763212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       763212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       763212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       763212                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       787424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       787424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       787433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       787433                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  72140635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  72140635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  72141407000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  72141407000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016137                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016137                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016137                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016137                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91615.997861                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91615.997861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91615.930498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91615.930498                       # average overall mshr miss latency
system.cpu.dcache.replacements                 786921                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35679336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35679336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        23338                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23338                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    535844000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    535844000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22960.150827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22960.150827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    512017500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    512017500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21945.801723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21945.801723                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11565229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11565229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1527298                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1527298                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 141447271000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 141447271000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092527                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092527                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92612.752063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92612.752063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       763205                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       763205                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       764093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       764093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  71628618000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  71628618000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93743.324438                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93743.324438                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.269231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.269231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       771500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       771500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85722.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85722.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.709933                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48032064                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            787433                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.998287                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.709933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49582714                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49582714                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49674696                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097085                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161185                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      4246318                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4246318                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4246318                       # number of overall hits
system.cpu.icache.overall_hits::total         4246318                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          691                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            691                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          691                       # number of overall misses
system.cpu.icache.overall_misses::total           691                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33458000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33458000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33458000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33458000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4247009                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4247009                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4247009                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4247009                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000163                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000163                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000163                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000163                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48419.681621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48419.681621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48419.681621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48419.681621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          521                       # number of writebacks
system.cpu.icache.writebacks::total               521                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          691                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          691                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          691                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          691                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32767000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32767000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47419.681621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47419.681621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47419.681621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47419.681621                       # average overall mshr miss latency
system.cpu.icache.replacements                    521                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4246318                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4246318                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          691                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           691                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33458000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33458000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4247009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4247009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48419.681621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48419.681621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          691                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          691                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32767000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32767000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47419.681621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47419.681621                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           169.979963                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4247009                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               691                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6146.178003                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   169.979963                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.663984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.663984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4247700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4247700                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 130079376500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   100003630                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  358                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                43597                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43955                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 358                       # number of overall hits
system.l2.overall_hits::.cpu.data               43597                       # number of overall hits
system.l2.overall_hits::total                   43955                       # number of overall hits
system.l2.demand_misses::.cpu.inst                333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             743836                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744169                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               333                       # number of overall misses
system.l2.overall_misses::.cpu.data            743836                       # number of overall misses
system.l2.overall_misses::total                744169                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  69940411500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      69968202500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27791000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  69940411500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     69968202500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              691                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           787433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               788124                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             691                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          787433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              788124                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.481910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.944634                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.944228                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.481910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.944634                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.944228                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83456.456456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94026.655741                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94021.925799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83456.456456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94026.655741                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94021.925799                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              727389                       # number of writebacks
system.l2.writebacks::total                    727389                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        743833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744166                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       743833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744166                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24461000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  62501865000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  62526326000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24461000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  62501865000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  62526326000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.481910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.944630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.944225                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.481910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.944630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.944225                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73456.456456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84026.743906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84022.013905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73456.456456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84026.743906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84022.013905                       # average overall mshr miss latency
system.l2.replacements                         727782                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       775213                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           775213                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       775213                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       775213                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          493                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              493                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          493                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          493                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             20335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20335                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743758                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  69933426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   69933426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        764093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            764093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.973387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.973387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94027.124414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94027.124414                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  62495846000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  62495846000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.973387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.973387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84027.124414                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84027.124414                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27791000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27791000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.481910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.481910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83456.456456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83456.456456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24461000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24461000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.481910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.481910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73456.456456                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73456.456456                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           78                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              78                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6985500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6985500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89557.692308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89557.692308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           75                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           75                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80253.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80253.333333                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16219.913534                       # Cycle average of tags in use
system.l2.tags.total_refs                     1563898                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744166                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.101545                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         7.394540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16212.518994                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989985                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13255374                       # Number of tag accesses
system.l2.tags.data_accesses                 13255374                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1454778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000353203500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        80900                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        80900                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2926766                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1377889                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744166                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     727389                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488332                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1454778                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488332                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1454778                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  79259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  79531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  80912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  81276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  80900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  80900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        80900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.397132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.982864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.418906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        80899    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         80900                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        80900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.982188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.980235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.259442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1024      1.27%      1.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      0.10%      1.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            79410     98.16%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      0.10%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              303      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         80900                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95253248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93105792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    732.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    715.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  130079356000                       # Total gap between requests
system.mem_ctrls.avgGap                      88395.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95210624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93104576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 327676.847374802688                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 731942499.739764571190                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 715752016.231412291527                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1454778                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19899000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  59906852250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2993118144750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29878.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40269.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2057439.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95210624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95253248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93105792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93105792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          333                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       743833                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         744166                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       727389                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        727389                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       327677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    731942500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        732270177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       327677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       327677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    715761364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       715761364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    715761364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       327677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    731942500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1448031541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488332                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1454759                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        92998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        90886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        90934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        90908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        90898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        90888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        90946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        90993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        90882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        90880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             32020526250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7441660000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        59926751250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21514.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40264.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1322525                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1292326                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.86                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       328239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   573.842743                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   379.061358                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   421.454258                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         6838      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       131808     40.16%     42.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10505      3.20%     45.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8598      2.62%     48.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8604      2.62%     50.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8345      2.54%     53.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         8104      2.47%     55.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         8336      2.54%     58.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       137101     41.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       328239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95253248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93104576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              732.270177                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              715.752016                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1171295580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       622558365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5313459480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3797424720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10268175840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30394531800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  24355085760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   75922531545                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   583.663095                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  61906996500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4343560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  63828820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1172338020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       623108640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5313231000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3796417260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10268175840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30282390000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  24449520960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   75905181720                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   583.529717                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  62156058250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4343560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  63579758250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       727389                       # Transaction distribution
system.membus.trans_dist::CleanEvict              224                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743758                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           408                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2215945                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2215945                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188359040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188359040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744166                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744166    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744166                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7511934000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6922684750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             24031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1502602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          521                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           764093                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          764093                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           691                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23340                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1903                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2361787                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2363690                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       155136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    200018688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              200173824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          727782                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93105792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1515906                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007807                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.088013                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1504071     99.22%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11835      0.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1515906                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 130079376500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2339251000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1727500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1968583997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
