5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (define3.vcd) 2 -o (define3.cdd) 2 -v (define3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 define3.v 1 26 1 
2 1 9 9 9 120012 2 1 1008 0 0 4 1 e
2 2 9 9 9 b000e 1 0 1008 0 0 32 16 a 0
2 3 9 9 9 b0012 3 6 1208 1 2 4 18 0 f 5 1 8 2
2 4 9 9 9 70007 0 1 1410 0 0 4 1 d
2 5 9 9 9 70012 3 35 a 3 4
2 6 10 10 10 130013 2 1 1008 0 0 4 1 e
2 7 10 10 10 b000f 1 0 a1008 0 0 4 16 a 0
2 8 10 10 10 b0013 3 6 1208 6 7 4 18 0 f 5 1 8 2
2 9 10 10 10 70007 0 1 1410 0 0 4 1 c
2 10 10 10 10 70013 3 35 a 8 9
2 11 11 11 11 130013 2 1 1008 0 0 4 1 e
2 12 11 11 11 b000f 1 0 a1008 0 0 4 16 a 0
2 13 11 11 11 b0013 3 6 1208 11 12 4 18 0 f 5 1 8 2
2 14 11 11 11 70007 0 1 1410 0 0 4 1 b
2 15 11 11 11 70013 3 35 a 13 14
2 16 12 12 12 120012 2 1 1008 0 0 4 1 e
2 17 12 12 12 b000e 1 0 1008 0 0 32 16 a 0
2 18 12 12 12 b0012 3 6 1208 16 17 4 18 0 f 5 1 8 2
2 19 12 12 12 70007 0 1 1410 0 0 4 1 a
2 20 12 12 12 70012 3 35 a 18 19
1 a 1 6 6000f 1 0 3 0 4 17 f f 0 1 0 0
1 b 2 6 60012 1 0 3 0 4 17 f f 0 1 0 0
1 c 3 6 60015 1 0 3 0 4 17 f f 0 1 0 0
1 d 4 6 60018 1 0 3 0 4 17 f f 0 1 0 0
1 e 5 7 7000f 1 0 3 0 4 17 0 f 0 1 0 0
4 5 f 5 5 5
4 10 f 10 10 10
4 15 f 15 15 15
4 20 f 20 20 20
3 1 main.u$0 "main.u$0" 0 define3.v 14 24 1 
