INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized opened at Mon Aug 08 23:06:04 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.161 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.167 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.305 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.99 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.208 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 2.84 sec.
Execute   set_part xc7z020-clg484-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.196 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 1.1.0 
Execute   set_clock_uncertainty 1.25 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'dnn/dnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dnn/dnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted dnn/dnn.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "dnn/dnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp" 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E dnn/dnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp
Command       clang done; 2.344 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.399 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp"  -o "D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/useless.bc
Command       clang done; 2.81 sec.
INFO-FLOW: Done: GCC PP time: 6.6 seconds per iteration
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp std=gnu++98 -directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/.systemc_flag -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.382 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp std=gnu++98 -directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/all.directive.json -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.331 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/xilinx-dataflow-lawyer.dnn.pp.0.cpp.diag.yml D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/xilinx-dataflow-lawyer.dnn.pp.0.cpp.out.log 2> D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/xilinx-dataflow-lawyer.dnn.pp.0.cpp.err.log 
Command       ap_eval done; 1.215 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/tidy-3.1.dnn.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/tidy-3.1.dnn.pp.0.cpp.out.log 2> D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/tidy-3.1.dnn.pp.0.cpp.err.log 
Command         ap_eval done; 2.764 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         ap_source done; 0.142 sec.
Execute         ap_eval exec -ignorestderr D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/xilinx-legacy-rewriter.dnn.pp.0.cpp.out.log 2> D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/xilinx-legacy-rewriter.dnn.pp.0.cpp.err.log 
Command         ap_eval done; 1.269 sec.
Command       tidy_31 done; 4.312 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.689 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.bc" 
INFO-FLOW: exec D:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Softwares/Xilinx/Vivado/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.bc
Command       clang done; 2.895 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/dnn.g.bc -hls-opt -except-internalize DNN_u -LD:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.g 
Command       llvm-ld done; 12.232 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 184.516 ; gain = 115.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 184.516 ; gain = 115.773
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.pp.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.438 sec.
Execute         llvm-ld D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Softwares/Xilinx/Vivado/Vivado/2019.1/win64/lib -lfloatconversion -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.485 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top DNN_u -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.g.0.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.233 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 184.516 ; gain = 115.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.g.1.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_u' (dnn/dnn.cpp:144) automatically.
INFO: [XFORM 203-602] Inlining function 'normalize_u' into 'DNN_u' (dnn/dnn.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'L2_u' into 'DNN_u' (dnn/dnn.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'L3_u' into 'DNN_u' (dnn/dnn.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_u' into 'DNN_u' (dnn/dnn.cpp:217) automatically.
Command         transform done; 1.758 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.g.2.prechk.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 184.516 ; gain = 115.773
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.g.1.bc to D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.o.1.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'DNN_out.V.data' (dnn/dnn.cpp:188) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'LS_stream.V.data' (dnn/dnn.cpp:188) into a 64-bit variable.
INFO: [XFORM 203-602] Inlining function 'ReLU' into 'L2_u' (dnn/dnn.cpp:144) automatically.
INFO: [XFORM 203-602] Inlining function 'normalize_u' into 'DNN_u' (dnn/dnn.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'L2_u' into 'DNN_u' (dnn/dnn.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'L3_u' into 'DNN_u' (dnn/dnn.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'denormalize_u' into 'DNN_u' (dnn/dnn.cpp:217) automatically.
Command         transform done; 2.019 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.o.1.tmp.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.202 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 184.516 ; gain = 115.773
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.o.2.bc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'reconstruct_complex_u' to 'reconstruct_complex_' (dnn/dnn.cpp:169)
Command         transform done; 1.963 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:47 . Memory (MB): peak = 184.516 ; gain = 115.773
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.287 sec.
Command     elaborate done; 41.81 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'DNN_u' ...
Execute       ap_set_top_model DNN_u 
WARNING: [SYN 201-103] Legalizing function name 'reconstruct_complex_' to 'reconstruct_complex_s'.
Execute       get_model_list DNN_u -filter all-wo-channel -topdown 
Execute       preproc_iomode -model DNN_u 
Execute       preproc_iomode -model reconstruct_complex_ 
Execute       preproc_iomode -model separate_complex_u 
Execute       get_model_list DNN_u -filter all-wo-channel 
INFO-FLOW: Model list for configure: separate_complex_u reconstruct_complex_ DNN_u
INFO-FLOW: Configuring Module : separate_complex_u ...
Execute       set_default_model separate_complex_u 
Execute       apply_spec_resource_limit separate_complex_u 
INFO-FLOW: Configuring Module : reconstruct_complex_ ...
Execute       set_default_model reconstruct_complex_ 
Execute       apply_spec_resource_limit reconstruct_complex_ 
INFO-FLOW: Configuring Module : DNN_u ...
Execute       set_default_model DNN_u 
Execute       apply_spec_resource_limit DNN_u 
INFO-FLOW: Model list for preprocess: separate_complex_u reconstruct_complex_ DNN_u
INFO-FLOW: Preprocessing Module: separate_complex_u ...
Execute       set_default_model separate_complex_u 
Execute       cdfg_preprocess -model separate_complex_u 
Execute       rtl_gen_preprocess separate_complex_u 
INFO-FLOW: Preprocessing Module: reconstruct_complex_ ...
Execute       set_default_model reconstruct_complex_ 
Execute       cdfg_preprocess -model reconstruct_complex_ 
Execute       rtl_gen_preprocess reconstruct_complex_ 
INFO-FLOW: Preprocessing Module: DNN_u ...
Execute       set_default_model DNN_u 
Execute       cdfg_preprocess -model DNN_u 
Execute       rtl_gen_preprocess DNN_u 
INFO-FLOW: Model list for synthesis: separate_complex_u reconstruct_complex_ DNN_u
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'separate_complex_u' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model separate_complex_u 
Execute       schedule -model separate_complex_u 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.267 sec.
INFO: [HLS 200-111]  Elapsed time: 47.671 seconds; current allocated memory: 130.786 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.sched.adb -f 
INFO-FLOW: Finish scheduling separate_complex_u.
Execute       set_default_model separate_complex_u 
Execute       bind -model separate_complex_u 
BIND OPTION: model=separate_complex_u
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 131.019 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.verbose.bind.rpt 
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.bind.adb -f 
INFO-FLOW: Finish binding separate_complex_u.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reconstruct_complex_ 
Execute       schedule -model reconstruct_complex_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 131.089 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.verbose.sched.rpt 
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.sched.adb -f 
INFO-FLOW: Finish scheduling reconstruct_complex_.
Execute       set_default_model reconstruct_complex_ 
Execute       bind -model reconstruct_complex_ 
BIND OPTION: model=reconstruct_complex_
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 131.187 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.verbose.bind.rpt 
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.bind.adb -f 
INFO-FLOW: Finish binding reconstruct_complex_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_u' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_u 
Execute       schedule -model DNN_u 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 131.634 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.verbose.sched.rpt 
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_u.
Execute       set_default_model DNN_u 
Execute       bind -model DNN_u 
BIND OPTION: model=DNN_u
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 132.208 MB.
Execute       syn_report -verbosereport -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.verbose.bind.rpt 
Command       syn_report done; 0.178 sec.
Execute       db_write -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.bind.adb -f 
INFO-FLOW: Finish binding DNN_u.
Execute       get_model_list DNN_u -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess separate_complex_u 
Execute       rtl_gen_preprocess reconstruct_complex_ 
Execute       rtl_gen_preprocess DNN_u 
INFO-FLOW: Model list for RTL generation: separate_complex_u reconstruct_complex_ DNN_u
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'separate_complex_u' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model separate_complex_u -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'separate_complex_u'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 132.395 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.rtl_wrap.cfg.tcl 
Execute       gen_rtl separate_complex_u -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/systemc/separate_complex_u -synmodules separate_complex_u reconstruct_complex_ DNN_u 
Execute       gen_rtl separate_complex_u -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/vhdl/separate_complex_u 
Execute       gen_rtl separate_complex_u -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/verilog/separate_complex_u 
Execute       syn_report -csynth -model separate_complex_u -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/report/separate_complex_u_csynth.rpt 
Execute       syn_report -rtlxml -model separate_complex_u -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/report/separate_complex_u_csynth.xml 
Execute       syn_report -verbosereport -model separate_complex_u -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.verbose.rpt 
Execute       db_write -model separate_complex_u -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.adb 
Execute       gen_tb_info separate_complex_u -p D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstruct_complex_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model reconstruct_complex_ -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstruct_complex_s'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 132.641 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.rtl_wrap.cfg.tcl 
Execute       gen_rtl reconstruct_complex_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/systemc/reconstruct_complex_s -synmodules separate_complex_u reconstruct_complex_ DNN_u 
Execute       gen_rtl reconstruct_complex_ -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/vhdl/reconstruct_complex_s 
Execute       gen_rtl reconstruct_complex_ -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/verilog/reconstruct_complex_s 
Execute       syn_report -csynth -model reconstruct_complex_ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/report/reconstruct_complex_s_csynth.rpt 
Execute       syn_report -rtlxml -model reconstruct_complex_ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/report/reconstruct_complex_s_csynth.xml 
Execute       syn_report -verbosereport -model reconstruct_complex_ -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.verbose.rpt 
Execute       db_write -model reconstruct_complex_ -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.adb 
Execute       gen_tb_info reconstruct_complex_ -p D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_u' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_u -vendor xilinx -mg_file D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_u/LS_stream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_u/LS_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_u/DNN_out_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN_u/DNN_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DNN_u' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'DNN_u_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DNN_u_faddfsub_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_u_fmul_32ns_32ns_32_4_max_dsp_1' to 'DNN_u_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_u_fdiv_32ns_32ns_32_16_1' to 'DNN_u_fdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DNN_u_fcmp_32ns_32ns_1_2_1' to 'DNN_u_fcmp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DNN_u_faddfsub_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_u_fcmp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_u_fdiv_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DNN_u_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_u'.
Command       create_rtl_model done; 0.335 sec.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 134.230 MB.
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_u -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/systemc/DNN_u -synmodules separate_complex_u reconstruct_complex_ DNN_u 
Execute       gen_rtl DNN_u -istop -style xilinx -f -lang vhdl -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/vhdl/DNN_u 
Execute       gen_rtl DNN_u -istop -style xilinx -f -lang vlog -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/verilog/DNN_u 
Execute       syn_report -csynth -model DNN_u -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/report/DNN_u_csynth.rpt 
Execute       syn_report -rtlxml -model DNN_u -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/syn/report/DNN_u_csynth.xml 
Execute       syn_report -verbosereport -model DNN_u -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.verbose.rpt 
Command       syn_report done; 0.186 sec.
Execute       db_write -model DNN_u -f -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.adb 
Command       db_write done; 0.157 sec.
Execute       gen_tb_info DNN_u -p D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u 
Execute       export_constraint_db -f -tool general -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.constraint.tcl 
Execute       syn_report -designview -model DNN_u -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.design.xml 
Command       syn_report done; 0.103 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model DNN_u -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model DNN_u -o D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks DNN_u 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain DNN_u 
INFO-FLOW: Model list for RTL component generation: separate_complex_u reconstruct_complex_ DNN_u
INFO-FLOW: Handling components in module [separate_complex_u] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.compgen.tcl 
INFO-FLOW: Handling components in module [reconstruct_complex_s] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.compgen.tcl 
INFO-FLOW: Handling components in module [DNN_u] ... 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.compgen.tcl 
INFO-FLOW: Found component DNN_u_faddfsub_32bkb.
INFO-FLOW: Append model DNN_u_faddfsub_32bkb
INFO-FLOW: Found component DNN_u_fmul_32ns_3cud.
INFO-FLOW: Append model DNN_u_fmul_32ns_3cud
INFO-FLOW: Found component DNN_u_fdiv_32ns_3dEe.
INFO-FLOW: Append model DNN_u_fdiv_32ns_3dEe
INFO-FLOW: Found component DNN_u_fcmp_32ns_3eOg.
INFO-FLOW: Append model DNN_u_fcmp_32ns_3eOg
INFO-FLOW: Found component DNN_u_mean_in.
INFO-FLOW: Append model DNN_u_mean_in
INFO-FLOW: Found component DNN_u_std_in.
INFO-FLOW: Append model DNN_u_std_in
INFO-FLOW: Found component DNN_u_L1_BIAS.
INFO-FLOW: Append model DNN_u_L1_BIAS
INFO-FLOW: Found component DNN_u_L1_WEIGHTS.
INFO-FLOW: Append model DNN_u_L1_WEIGHTS
INFO-FLOW: Found component DNN_u_L2_BIAS.
INFO-FLOW: Append model DNN_u_L2_BIAS
INFO-FLOW: Found component DNN_u_L2_WEIGHTS.
INFO-FLOW: Append model DNN_u_L2_WEIGHTS
INFO-FLOW: Found component DNN_u_std_o.
INFO-FLOW: Append model DNN_u_std_o
INFO-FLOW: Found component DNN_u_mean_o.
INFO-FLOW: Append model DNN_u_mean_o
INFO-FLOW: Found component DNN_u_LS_data.
INFO-FLOW: Append model DNN_u_LS_data
INFO-FLOW: Found component DNN_u_norm_LS_data.
INFO-FLOW: Append model DNN_u_norm_LS_data
INFO-FLOW: Found component DNN_u_y_L2.
INFO-FLOW: Append model DNN_u_y_L2
INFO-FLOW: Found component DNN_u_denorm_DNN.
INFO-FLOW: Append model DNN_u_denorm_DNN
INFO-FLOW: Append model separate_complex_u
INFO-FLOW: Append model reconstruct_complex_s
INFO-FLOW: Append model DNN_u
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: DNN_u_faddfsub_32bkb DNN_u_fmul_32ns_3cud DNN_u_fdiv_32ns_3dEe DNN_u_fcmp_32ns_3eOg DNN_u_mean_in DNN_u_std_in DNN_u_L1_BIAS DNN_u_L1_WEIGHTS DNN_u_L2_BIAS DNN_u_L2_WEIGHTS DNN_u_std_o DNN_u_mean_o DNN_u_LS_data DNN_u_norm_LS_data DNN_u_y_L2 DNN_u_denorm_DNN separate_complex_u reconstruct_complex_s DNN_u
INFO-FLOW: To file: write model DNN_u_faddfsub_32bkb
INFO-FLOW: To file: write model DNN_u_fmul_32ns_3cud
INFO-FLOW: To file: write model DNN_u_fdiv_32ns_3dEe
INFO-FLOW: To file: write model DNN_u_fcmp_32ns_3eOg
INFO-FLOW: To file: write model DNN_u_mean_in
INFO-FLOW: To file: write model DNN_u_std_in
INFO-FLOW: To file: write model DNN_u_L1_BIAS
INFO-FLOW: To file: write model DNN_u_L1_WEIGHTS
INFO-FLOW: To file: write model DNN_u_L2_BIAS
INFO-FLOW: To file: write model DNN_u_L2_WEIGHTS
INFO-FLOW: To file: write model DNN_u_std_o
INFO-FLOW: To file: write model DNN_u_mean_o
INFO-FLOW: To file: write model DNN_u_LS_data
INFO-FLOW: To file: write model DNN_u_norm_LS_data
INFO-FLOW: To file: write model DNN_u_y_L2
INFO-FLOW: To file: write model DNN_u_denorm_DNN
INFO-FLOW: To file: write model separate_complex_u
INFO-FLOW: To file: write model reconstruct_complex_s
INFO-FLOW: To file: write model DNN_u
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.144 sec.
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.105 sec.
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.46 sec.
Command       ap_source done; 0.466 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_u_mean_in_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_u_std_in_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_u_L1_BIAS_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_u_L1_WEIGHTS_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_u_L2_BIAS_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_u_L2_WEIGHTS_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_u_std_o_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_u_mean_o_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_u_LS_data_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_u_norm_LS_data_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_u_y_L2_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_u_denorm_DNN_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 2.731 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.149 sec.
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.309 sec.
Command       ap_source done; 0.312 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DNN_u xml_exists=0
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.compgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.constraint.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=19 #gSsdmPorts=8
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.rtl_wrap.cfg.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.compgen.dataonly.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.constraint.tcl 
Execute       sc_get_clocks DNN_u 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/impl/misc/DNN_u_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/impl/misc/DNN_u_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/impl/misc/DNN_u_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/impl/misc/DNN_u_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/separate_complex_u.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/reconstruct_complex_s.tbgen.tcl 
Execute       source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/DNN_u.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:01 . Memory (MB): peak = 208.395 ; gain = 139.652
INFO: [VHDL 208-304] Generating VHDL RTL for DNN_u.
INFO: [VLOG 209-307] Generating Verilog RTL for DNN_u.
Command     autosyn done; 13.694 sec.
Command   csynth_design done; 55.536 sec.
Command ap_source done; 58.682 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized opened at Tue Aug 09 18:24:37 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source done; 0.142 sec.
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.25 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.448 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.14 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.748 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Command         ap_source done; 0.127 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.145 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.263 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.855 sec.
Command     ap_source done; 0.869 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.103 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 9.57 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 0.253 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.322 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 10.185 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 12.494 sec.
Execute   csim_design -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.405 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 39.324 sec.
Command ap_source done; error code: 1; 51.952 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized opened at Tue Aug 09 18:31:20 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.112 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.209 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.105 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.411 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.233 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.494 sec.
Command     ap_source done; 0.499 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 4.722 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 0.136 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.202 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 5.203 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 6.609 sec.
Execute   csim_design -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.457 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 21.068 sec.
Command ap_source done; error code: 1; 27.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized opened at Fri Aug 12 12:25:03 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.102 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.277 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Command         ap_source done; 0.138 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.306 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.745 sec.
Command     ap_source done; 0.755 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.146 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 6.43 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 0.236 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.308 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 6.974 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 8.371 sec.
Execute   csim_design -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
Command     ap_source done; 0.111 sec.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Command     is_encrypted done; 0.185 sec.
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.703 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 43.971 sec.
Command ap_source done; 52.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized opened at Fri Aug 12 12:31:08 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.104 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.253 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.223 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.404 sec.
Command     ap_source done; 0.41 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 3.16 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.113 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 3.478 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 4.399 sec.
Execute   csim_design -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.84 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 18.474 sec.
Command ap_source done; 22.907 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized opened at Fri Aug 12 13:53:32 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.109 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.202 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.172 sec.
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.504 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.238 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.604 sec.
Command     ap_source done; 0.61 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 3.697 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 0.201 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.258 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 4.161 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 5.676 sec.
Execute   csim_design -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.61 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 15.059 sec.
Command ap_source done; error code: 1; 20.804 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized opened at Fri Aug 12 13:54:42 +0530 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.226 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.262 sec.
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.461 sec.
Command     ap_source done; 0.472 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.101 sec.
Execute     source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Softwares/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 3.363 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 3.887 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Command     config_export done; 0.121 sec.
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.1.0 
Command   open_solution done; 4.973 sec.
Execute   csim_design -quiet 
Execute     source D:/IIIT-D/Channel_Estimation/HLS/dnn/unoptimized/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn_tb.cpp 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.h 
Execute     is_encrypted D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     is_xip D:/IIIT-D/Channel_Estimation/HLS/dnn/dnn.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.204 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.091 sec.
Command ap_source done; error code: 1; 7.152 sec.
Execute cleanup_all 
