cd /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c;                                                                \
questa-2023.4 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log                                                                                             \
+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
Reading pref.tcl

# 2023.4

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb" 
# Start time: 13:14:22 on Jan 17,2025
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.redmule_mesh_pkg(fast)
# Loading work.redmule_tile_tb_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.redmule_tile_pkg(fast)
# Loading work.redmule_mesh_tb_pkg(fast)
# Loading work.redmule_mesh_tb(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.redmule_tile(fast)
# Loading work.axi_to_obi(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.hci_core_fifo(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_demux(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__3)
# Loading work.tc_sram_impl(fast)
# Loading work.onehot_to_bin(fast)
# Loading work.rr_arb_tree(fast__5)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__2)
# Loading work.spill_register(fast__4)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__6)
# Loading work.spill_register(fast__7)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.redmule_tile(fast__1)
# Loading work.redmule_tile(fast__2)
# Loading work.redmule_tile(fast__3)
# Loading work.redmule_tile(fast__4)
# Loading work.redmule_tile(fast__5)
# Loading work.redmule_tile(fast__6)
# Loading work.redmule_tile(fast__7)
# Loading work.redmule_tile(fast__8)
# Loading work.redmule_tile(fast__9)
# Loading work.redmule_tile(fast__10)
# Loading work.redmule_tile(fast__11)
# Loading work.redmule_tile(fast__12)
# Loading work.redmule_tile(fast__13)
# Loading work.redmule_tile(fast__14)
# Loading work.redmule_tile(fast__15)
# Loading work.redmule_tile(fast__16)
# Loading work.redmule_tile(fast__17)
# Loading work.redmule_tile(fast__18)
# Loading work.redmule_tile(fast__19)
# Loading work.redmule_tile(fast__20)
# Loading work.redmule_tile(fast__21)
# Loading work.redmule_tile(fast__22)
# Loading work.redmule_tile(fast__23)
# Loading work.redmule_tile(fast__24)
# Loading work.redmule_tile(fast__25)
# Loading work.redmule_tile(fast__26)
# Loading work.redmule_tile(fast__27)
# Loading work.redmule_tile(fast__28)
# Loading work.redmule_tile(fast__29)
# Loading work.redmule_tile(fast__30)
# Loading work.redmule_tile(fast__31)
# Loading work.redmule_tile(fast__32)
# Loading work.redmule_tile(fast__33)
# Loading work.redmule_tile(fast__34)
# Loading work.redmule_tile(fast__35)
# Loading work.redmule_tile(fast__36)
# Loading work.redmule_tile(fast__37)
# Loading work.redmule_tile(fast__38)
# Loading work.redmule_tile(fast__39)
# Loading work.redmule_tile(fast__40)
# Loading work.redmule_tile(fast__41)
# Loading work.redmule_tile(fast__42)
# Loading work.redmule_tile(fast__43)
# Loading work.redmule_tile(fast__44)
# Loading work.redmule_tile(fast__45)
# Loading work.redmule_tile(fast__46)
# Loading work.redmule_tile(fast__47)
# Loading work.redmule_tile(fast__48)
# Loading work.redmule_tile(fast__49)
# Loading work.redmule_tile(fast__50)
# Loading work.redmule_tile(fast__51)
# Loading work.redmule_tile(fast__52)
# Loading work.redmule_tile(fast__53)
# Loading work.redmule_tile(fast__54)
# Loading work.redmule_tile(fast__55)
# Loading work.redmule_tile(fast__56)
# Loading work.redmule_tile(fast__57)
# Loading work.redmule_tile(fast__58)
# Loading work.redmule_tile(fast__59)
# Loading work.redmule_tile(fast__60)
# Loading work.redmule_tile(fast__61)
# Loading work.redmule_tile(fast__62)
# Loading work.redmule_tile(fast__63)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_8x8_noc_pkg(fast)
# Loading work.redmule_mesh_vip(fast)
# Loading work.floo_axi_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.floo_axi_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.fractal_sync(fast)
# Loading work.fractal_sync(fast__1)
# Loading work.fractal_sync(fast__2)
# Loading work.fractal_sync(fast__3)
# Loading work.fractal_sync(fast__4)
# Loading work.fractal_sync(fast__5)
# Loading work.fractal_monitor(fast)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[4]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[5]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[6]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[7]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[4].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[5].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[6].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[7].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[4].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[5].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[6].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[7].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[4].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[5].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[6].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[7].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[4].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[5].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[6].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[7].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[4].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[4].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[4].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[4].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[4].gen_y_tile[4].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[4].gen_y_tile[5].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[4].gen_y_tile[6].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[4].gen_y_tile[7].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[5].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[5].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[5].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[5].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[5].gen_y_tile[4].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[5].gen_y_tile[5].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[5].gen_y_tile[6].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[5].gen_y_tile[7].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[6].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[6].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[6].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[6].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[6].gen_y_tile[4].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[6].gen_y_tile[5].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[6].gen_y_tile[6].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[6].gen_y_tile[7].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[7].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[7].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[7].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[7].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[7].gen_y_tile[4].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[7].gen_y_tile[5].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[7].gen_y_tile[6].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8560 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[7].gen_y_tile[7].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [mhartid 2] Starting NoC Synch test...
# [mhartid 3] Starting NoC Synch test...
# [mhartid 4] Starting NoC Synch test...
# [mhartid 5] Starting NoC Synch test...
# [mhartid 6] Starting NoC Synch test...
# [mhartid 7] Starting NoC Synch test...
# [mhartid 0] Starting NoC Synch test...
# [mhartid 1] Starting NoC Synch test...
# [mhartid 8] Starting NoC Synch test...
# [mhartid 9] Starting NoC Synch test...
# [mhartid 10] Starting NoC Synch test...
# [mhartid 11] Starting NoC Synch test...
# [mhartid 12] Starting NoC Synch test...
# [mhartid 13] Starting NoC Synch test...
# [mhartid 14] Starting NoC Synch test...
# [mhartid 15] Starting NoC Synch test...
# [mhartid 18] Starting NoC Synch test...
# [mhartid 19] Starting NoC Synch test...
# [mhartid 20] Starting NoC Synch test...
# [mhartid 21] Starting NoC Synch test...
# [mhartid 22] Starting NoC Synch test...
# [mhartid 23] Starting NoC Synch test...
# [mhartid 16] Starting NoC Synch test...
# [mhartid 17] Starting NoC Synch test...
# [mhartid 0] Running XY algorithm...
# [mhartid 1] Running XY algorithm...
# [mhartid 2] Running XY algorithm...
# [mhartid 3] Running XY algorithm...
# [mhartid 4] Running XY algorithm...
# [mhartid 5] Running XY algorithm...
# [mhartid 6] Running XY algorithm...
# [mhartid 7] Running XY algorithm...
# [mhartid 24] Starting NoC Synch test...
# [mhartid 25] Starting NoC Synch test...
# [mhartid 26] Starting NoC Synch test...
# [mhartid 27] Starting NoC Synch test...
# [mhartid 28] Starting NoC Synch test...
# [mhartid 29] Starting NoC Synch test...
# [mhartid 30] Starting NoC Synch test...
# [mhartid 31] Starting NoC Synch test...
# [mhartid 32] Starting NoC Synch test...
# [mhartid 33] Starting NoC Synch test...
# [mhartid 34] Starting NoC Synch test...
# [mhartid 35] Starting NoC Synch test...
# [mhartid 36] Starting NoC Synch test...
# [mhartid 37] Starting NoC Synch test...
# [mhartid 38] Starting NoC Synch test...
# [mhartid 39] Starting NoC Synch test...
# [mhartid 8] Running XY algorithm...
# [mhartid 9] Running XY algorithm...
# [mhartid 40] Starting NoC Synch test...
# [mhartid 41] Starting NoC Synch test...
# [mhartid 42] Starting NoC Synch test...
# [mhartid 43] Starting NoC Synch test...
# [mhartid 44] Starting NoC Synch test...
# [mhartid 45] Starting NoC Synch test...
# [mhartid 46] Starting NoC Synch test...
# [mhartid 47] Starting NoC Synch test...
# [mhartid 10] Running XY algorithm...
# [mhartid 11] Running XY algorithm...
# [mhartid 12] Running XY algorithm...
# [mhartid 13] Running XY algorithm...
# [mhartid 14] Running XY algorithm...
# [mhartid 15] Running XY algorithm...
# [mhartid 50] Starting NoC Synch test...
# [mhartid 51] Starting NoC Synch test...
# [mhartid 52] Starting NoC Synch test...
# [mhartid 53] Starting NoC Synch test...
# [mhartid 54] Starting NoC Synch test...
# [mhartid 55] Starting NoC Synch test...
# [mhartid 48] Starting NoC Synch test...
# [mhartid 49] Starting NoC Synch test...
# [mhartid 58] Starting NoC Synch test...
# [mhartid 59] Starting NoC Synch test...
# [mhartid 60] Starting NoC Synch test...
# [mhartid 61] Starting NoC Synch test...
# [mhartid 62] Starting NoC Synch test...
# [mhartid 63] Starting NoC Synch test...
# [mhartid 56] Starting NoC Synch test...
# [mhartid 57] Starting NoC Synch test...
# [mhartid 16] Running XY algorithm...
# [mhartid 17] Running XY algorithm...
# [mhartid 18] Running XY algorithm...
# [mhartid 19] Running XY algorithm...
# [mhartid 20] Running XY algorithm...
# [mhartid 21] Running XY algorithm...
# [mhartid 22] Running XY algorithm...
# [mhartid 23] Running XY algorithm...
# [mhartid 24] Running XY algorithm...
# [mhartid 25] Running XY algorithm...
# [mhartid 26] Running XY algorithm...
# [mhartid 27] Running XY algorithm...
# [mhartid 28] Running XY algorithm...
# [mhartid 29] Running XY algorithm...
# [mhartid 30] Running XY algorithm...
# [mhartid 31] Running XY algorithm...
# [mhartid 32] Running XY algorithm...
# [mhartid 33] Running XY algorithm...
# [mhartid 34] Running XY algorithm...
# [mhartid 35] Running XY algorithm...
# [mhartid 36] Running XY algorithm...
# [mhartid 37] Running XY algorithm...
# [mhartid 38] Running XY algorithm...
# [mhartid 39] Running XY algorithm...
# [mhartid 40] Running XY algorithm...
# [mhartid 41] Running XY algorithm...
# [mhartid 42] Running XY algorithm...
# [mhartid 43] Running XY algorithm...
# [mhartid 44] Running XY algorithm...
# [mhartid 45] Running XY algorithm...
# [mhartid 46] Running XY algorithm...
# [mhartid 47] Running XY algorithm...
# [mhartid 48] Running XY algorithm...
# [mhartid 49] Running XY algorithm...
# [mhartid 50] Running XY algorithm...
# [mhartid 51] Running XY algorithm...
# [mhartid 52] Running XY algorithm...
# [mhartid 53] Running XY algorithm...
# [mhartid 54] Running XY algorithm...
# [mhartid 55] Running XY algorithm...
# [mhartid 58] Running XY algorithm...
# [mhartid 59] Running XY algorithm...
# [mhartid 60] Running XY algorithm...
# [mhartid 61] Running XY algorithm...
# [mhartid 62] Running XY algorithm...
# [mhartid 63] Running XY algorithm...
# [mhartid 56] Running XY algorithm...
# [mhartid 57] Running XY algorithm...
# [TB][mhartid 16 - Tile (0, 2)] detected AMO (sync) instruction at time 356995ns
# [TB][mhartid 17 - Tile (1, 2)] detected AMO (sync) instruction at time 356995ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 357125ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 357125ns
# [TB][mhartid 8 - Tile (0, 1)] detected AMO (sync) instruction at time 357205ns
# [TB][mhartid 9 - Tile (1, 1)] detected AMO (sync) instruction at time 357205ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 357435ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 357435ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 357435ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 357435ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 357435ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 357435ns
# [TB][mhartid 10 - Tile (2, 1)] detected AMO (sync) instruction at time 357910ns
# [TB][mhartid 11 - Tile (3, 1)] detected AMO (sync) instruction at time 357910ns
# [TB][mhartid 12 - Tile (4, 1)] detected AMO (sync) instruction at time 357910ns
# [TB][mhartid 13 - Tile (5, 1)] detected AMO (sync) instruction at time 357910ns
# [TB][mhartid 14 - Tile (6, 1)] detected AMO (sync) instruction at time 357910ns
# [TB][mhartid 15 - Tile (7, 1)] detected AMO (sync) instruction at time 357910ns
# [TB][mhartid 18 - Tile (2, 2)] detected AMO (sync) instruction at time 358070ns
# [TB][mhartid 19 - Tile (3, 2)] detected AMO (sync) instruction at time 358070ns
# [TB][mhartid 20 - Tile (4, 2)] detected AMO (sync) instruction at time 358070ns
# [TB][mhartid 21 - Tile (5, 2)] detected AMO (sync) instruction at time 358070ns
# [TB][mhartid 22 - Tile (6, 2)] detected AMO (sync) instruction at time 358070ns
# [TB][mhartid 23 - Tile (7, 2)] detected AMO (sync) instruction at time 358070ns
# [TB][mhartid 32 - Tile (0, 4)] detected AMO (sync) instruction at time 404555ns
# [TB][mhartid 33 - Tile (1, 4)] detected AMO (sync) instruction at time 404555ns
# [TB][mhartid 34 - Tile (2, 4)] detected AMO (sync) instruction at time 404770ns
# [TB][mhartid 35 - Tile (3, 4)] detected AMO (sync) instruction at time 404770ns
# [TB][mhartid 36 - Tile (4, 4)] detected AMO (sync) instruction at time 404770ns
# [TB][mhartid 37 - Tile (5, 4)] detected AMO (sync) instruction at time 404770ns
# [TB][mhartid 38 - Tile (6, 4)] detected AMO (sync) instruction at time 404770ns
# [TB][mhartid 39 - Tile (7, 4)] detected AMO (sync) instruction at time 404770ns
# [TB][mhartid 40 - Tile (0, 5)] detected AMO (sync) instruction at time 451610ns
# [TB][mhartid 41 - Tile (1, 5)] detected AMO (sync) instruction at time 451610ns
# [TB][mhartid 42 - Tile (2, 5)] detected AMO (sync) instruction at time 451775ns
# [TB][mhartid 43 - Tile (3, 5)] detected AMO (sync) instruction at time 451775ns
# [TB][mhartid 44 - Tile (4, 5)] detected AMO (sync) instruction at time 451775ns
# [TB][mhartid 45 - Tile (5, 5)] detected AMO (sync) instruction at time 451775ns
# [TB][mhartid 46 - Tile (6, 5)] detected AMO (sync) instruction at time 451775ns
# [TB][mhartid 47 - Tile (7, 5)] detected AMO (sync) instruction at time 451775ns
# [TB][mhartid 48 - Tile (0, 6)] detected AMO (sync) instruction at time 498715ns
# [TB][mhartid 49 - Tile (1, 6)] detected AMO (sync) instruction at time 498715ns
# [TB][mhartid 50 - Tile (2, 6)] detected AMO (sync) instruction at time 498720ns
# [TB][mhartid 51 - Tile (3, 6)] detected AMO (sync) instruction at time 498720ns
# [TB][mhartid 52 - Tile (4, 6)] detected AMO (sync) instruction at time 498720ns
# [TB][mhartid 53 - Tile (5, 6)] detected AMO (sync) instruction at time 498720ns
# [TB][mhartid 54 - Tile (6, 6)] detected AMO (sync) instruction at time 498720ns
# [TB][mhartid 55 - Tile (7, 6)] detected AMO (sync) instruction at time 498720ns
# [TB][mhartid 58 - Tile (2, 7)] detected AMO (sync) instruction at time 546575ns
# [TB][mhartid 59 - Tile (3, 7)] detected AMO (sync) instruction at time 546575ns
# [TB][mhartid 60 - Tile (4, 7)] detected AMO (sync) instruction at time 546575ns
# [TB][mhartid 61 - Tile (5, 7)] detected AMO (sync) instruction at time 546575ns
# [TB][mhartid 62 - Tile (6, 7)] detected AMO (sync) instruction at time 546575ns
# [TB][mhartid 63 - Tile (7, 7)] detected AMO (sync) instruction at time 546575ns
# [TB][mhartid 56 - Tile (0, 7)] detected AMO (sync) instruction at time 547045ns
# [TB][mhartid 57 - Tile (1, 7)] detected AMO (sync) instruction at time 547045ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 549115ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 549115ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 549405ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 549405ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 549405ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 549425ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 549485ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 551605ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 551925ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 552230ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 552530ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 552830ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 552935ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 553130ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 553435ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 553610ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 553760ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 553800ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 553805ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 554045ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 554155ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 554520ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 554535ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 554640ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 554685ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 554895ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 554895ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 554900ns
# [TB][mhartid 8 - Tile (0, 1)] detected sentinel instruction in EX stage at time 554960ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 554960ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 555015ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 555015ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 555050ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 555375ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 555390ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 555475ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 555550ns
# [TB][mhartid 9 - Tile (1, 1)] detected sentinel instruction in EX stage at time 555560ns
# [TB][mhartid 16 - Tile (0, 2)] detected sentinel instruction in EX stage at time 555590ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 555745ns
# [TB][mhartid 12 - Tile (4, 1)] detected sentinel instruction in EX stage at time 555765ns
# [TB][mhartid 10 - Tile (2, 1)] detected sentinel instruction in EX stage at time 555785ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 555820ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 555840ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 555855ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 555860ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 555875ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 555890ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 555910ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 556200ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 556325ns
# [TB][mhartid 17 - Tile (1, 2)] detected sentinel instruction in EX stage at time 556345ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 556370ns
# [TB][mhartid 14 - Tile (6, 1)] detected sentinel instruction in EX stage at time 556475ns
# [TB][mhartid 13 - Tile (5, 1)] detected sentinel instruction in EX stage at time 556490ns
# [TB][mhartid 11 - Tile (3, 1)] detected sentinel instruction in EX stage at time 556535ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 556585ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 556660ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 556690ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 556755ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 556770ns
# [TB][mhartid 18 - Tile (2, 2)] detected sentinel instruction in EX stage at time 556930ns
# [TB][mhartid 15 - Tile (7, 1)] detected sentinel instruction in EX stage at time 556985ns
# [TB][mhartid 19 - Tile (3, 2)] detected sentinel instruction in EX stage at time 557000ns
# [TB][mhartid 20 - Tile (4, 2)] detected sentinel instruction in EX stage at time 557025ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 557045ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 557180ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 557225ns
# [TB][mhartid 32 - Tile (0, 4)] detected sentinel instruction in EX stage at time 557230ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 557420ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 557525ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 557560ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 557610ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 557630ns
# [TB][mhartid 23 - Tile (7, 2)] detected sentinel instruction in EX stage at time 557675ns
# [TB][mhartid 22 - Tile (6, 2)] detected sentinel instruction in EX stage at time 557705ns
# [TB][mhartid 21 - Tile (5, 2)] detected sentinel instruction in EX stage at time 557725ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 557935ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 558045ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 558070ns
# [TB][mhartid 33 - Tile (1, 4)] detected sentinel instruction in EX stage at time 558145ns
# [TB][mhartid 40 - Tile (0, 5)] detected sentinel instruction in EX stage at time 558190ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 558260ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 558360ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 558460ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 558475ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 558485ns
# [TB][mhartid 36 - Tile (4, 4)] detected sentinel instruction in EX stage at time 558590ns
# [TB][mhartid 34 - Tile (2, 4)] detected sentinel instruction in EX stage at time 558620ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 558775ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 558935ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 558945ns
# [TB][mhartid 24 - Tile (0, 3)] detected sentinel instruction in EX stage at time 559105ns
# [TB][mhartid 48 - Tile (0, 6)] detected sentinel instruction in EX stage at time 559120ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 559125ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 559270ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 559285ns
# [TB][mhartid 42 - Tile (2, 5)] detected sentinel instruction in EX stage at time 559310ns
# [TB][mhartid 41 - Tile (1, 5)] detected sentinel instruction in EX stage at time 559315ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 559350ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 559375ns
# [TB][mhartid 44 - Tile (4, 5)] detected sentinel instruction in EX stage at time 559435ns
# [TB][mhartid 39 - Tile (7, 4)] detected sentinel instruction in EX stage at time 559515ns
# [TB][mhartid 37 - Tile (5, 4)] detected sentinel instruction in EX stage at time 559585ns
# [TB][mhartid 35 - Tile (3, 4)] detected sentinel instruction in EX stage at time 559610ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 559615ns
# [TB][mhartid 38 - Tile (6, 4)] detected sentinel instruction in EX stage at time 559620ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 559825ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 559970ns
# [TB][mhartid 25 - Tile (1, 3)] detected sentinel instruction in EX stage at time 559995ns
# [TB][mhartid 26 - Tile (2, 3)] detected sentinel instruction in EX stage at time 560140ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 560145ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 560165ns
# [TB][mhartid 50 - Tile (2, 6)] detected sentinel instruction in EX stage at time 560195ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 560205ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 560245ns
# [TB][mhartid 28 - Tile (4, 3)] detected sentinel instruction in EX stage at time 560335ns
# [TB][mhartid 49 - Tile (1, 6)] detected sentinel instruction in EX stage at time 560405ns
# [TB][mhartid 45 - Tile (5, 5)] detected sentinel instruction in EX stage at time 560435ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 560465ns
# [TB][mhartid 47 - Tile (7, 5)] detected sentinel instruction in EX stage at time 560465ns
# [TB][mhartid 56 - Tile (0, 7)] detected sentinel instruction in EX stage at time 560475ns
# [TB][mhartid 46 - Tile (6, 5)] detected sentinel instruction in EX stage at time 560510ns
# [TB][mhartid 43 - Tile (3, 5)] detected sentinel instruction in EX stage at time 560520ns
# [TB][mhartid 27 - Tile (3, 3)] detected sentinel instruction in EX stage at time 560635ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 561000ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 561050ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 561100ns
# [TB][mhartid 30 - Tile (6, 3)] detected sentinel instruction in EX stage at time 561170ns
# [TB][mhartid 31 - Tile (7, 3)] detected sentinel instruction in EX stage at time 561220ns
# [TB][mhartid 29 - Tile (5, 3)] detected sentinel instruction in EX stage at time 561270ns
# [TB][mhartid 58 - Tile (2, 7)] detected sentinel instruction in EX stage at time 561325ns
# [TB][mhartid 54 - Tile (6, 6)] detected sentinel instruction in EX stage at time 561350ns
# [TB][mhartid 52 - Tile (4, 6)] detected sentinel instruction in EX stage at time 561420ns
# [TB][mhartid 53 - Tile (5, 6)] detected sentinel instruction in EX stage at time 561440ns
# [TB][mhartid 55 - Tile (7, 6)] detected sentinel instruction in EX stage at time 561445ns
# [TB][mhartid 51 - Tile (3, 6)] detected sentinel instruction in EX stage at time 561505ns
# [TB][mhartid 57 - Tile (1, 7)] detected sentinel instruction in EX stage at time 561780ns
# [TB][mhartid 63 - Tile (7, 7)] detected sentinel instruction in EX stage at time 562480ns
# [TB][mhartid 60 - Tile (4, 7)] detected sentinel instruction in EX stage at time 562525ns
# [TB][mhartid 61 - Tile (5, 7)] detected sentinel instruction in EX stage at time 562565ns
# [TB][mhartid 59 - Tile (3, 7)] detected sentinel instruction in EX stage at time 562595ns
# [TB][mhartid 62 - Tile (6, 7)] detected sentinel instruction in EX stage at time 562680ns
# [mhartid 0] sync_count: 1
# [mhartid 1] sync_count: 1
# [mhartid 4] sync_count: 1
# [mhartid 2] sync_count: 1
# [mhartid 3] sync_count: 1
# [mhartid 5] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 6] sync_count: 1
# [mhartid 8] sync_count: 1
# [mhartid 9] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 10] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 16] sync_count: 1
# [mhartid 17] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 18] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 24] sync_count: 9
# [mhartid 32] sync_count: 1
# [mhartid 25] sync_count: 9
# [mhartid 26] sync_count: 9
# [mhartid 28] sync_count: 9
# [mhartid 33] sync_count: 1
# [mhartid 36] sync_count: 1
# [mhartid 34] sync_count: 1
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 578405ns
# [mhartid 31] sync_count: 9
# [TB][mhartid 16 - Tile (0, 2)] detected AMO (sync) instruction at time 578645ns
# [TB][mhartid 8 - Tile (0, 1)] detected AMO (sync) instruction at time 578720ns
# [mhartid 30] sync_count: 9
# [mhartid 29] sync_count: 9
# [mhartid 39] sync_count: 1
# [mhartid 37] sync_count: 1
# [mhartid 35] sync_count: 1
# [mhartid 38] sync_count: 1
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 579450ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 579525ns
# [TB][mhartid 12 - Tile (4, 1)] detected AMO (sync) instruction at time 579595ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 579680ns
# [TB][mhartid 10 - Tile (2, 1)] detected AMO (sync) instruction at time 579790ns
# [TB][mhartid 32 - Tile (0, 4)] detected AMO (sync) instruction at time 579875ns
# [mhartid 27] sync_count: 16
# [TB][mhartid 9 - Tile (1, 1)] detected AMO (sync) instruction at time 579930ns
# [TB][mhartid 18 - Tile (2, 2)] detected AMO (sync) instruction at time 580020ns
# [TB][mhartid 20 - Tile (4, 2)] detected AMO (sync) instruction at time 580120ns
# [TB][mhartid 17 - Tile (1, 2)] detected AMO (sync) instruction at time 580420ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 580585ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 580595ns
# [mhartid 40] sync_count: 1
# [TB][mhartid 23 - Tile (7, 2)] detected AMO (sync) instruction at time 580670ns
# [TB][mhartid 33 - Tile (1, 4)] detected AMO (sync) instruction at time 580675ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 580765ns
# [TB][mhartid 21 - Tile (5, 2)] detected AMO (sync) instruction at time 580810ns
# [TB][mhartid 22 - Tile (6, 2)] detected AMO (sync) instruction at time 580845ns
# [TB][mhartid 15 - Tile (7, 1)] detected AMO (sync) instruction at time 580955ns
# [TB][mhartid 36 - Tile (4, 4)] detected AMO (sync) instruction at time 580970ns
# [TB][mhartid 34 - Tile (2, 4)] detected AMO (sync) instruction at time 581125ns
# [TB][mhartid 13 - Tile (5, 1)] detected AMO (sync) instruction at time 581365ns
# [TB][mhartid 14 - Tile (6, 1)] detected AMO (sync) instruction at time 581395ns
# [mhartid 41] sync_count: 1
# [mhartid 44] sync_count: 1
# [mhartid 42] sync_count: 1
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 581720ns
# [TB][mhartid 39 - Tile (7, 4)] detected AMO (sync) instruction at time 581835ns
# [TB][mhartid 19 - Tile (3, 2)] detected AMO (sync) instruction at time 582030ns
# [TB][mhartid 37 - Tile (5, 4)] detected AMO (sync) instruction at time 582045ns
# [TB][mhartid 38 - Tile (6, 4)] detected AMO (sync) instruction at time 582135ns
# [TB][mhartid 35 - Tile (3, 4)] detected AMO (sync) instruction at time 582185ns
# [TB][mhartid 11 - Tile (3, 1)] detected AMO (sync) instruction at time 582310ns
# [mhartid 47] sync_count: 1
# [mhartid 45] sync_count: 1
# [mhartid 43] sync_count: 1
# [mhartid 46] sync_count: 1
# [TB][mhartid 40 - Tile (0, 5)] detected AMO (sync) instruction at time 583725ns
# [mhartid 48] sync_count: 1
# [TB][mhartid 41 - Tile (1, 5)] detected AMO (sync) instruction at time 584505ns
# [TB][mhartid 44 - Tile (4, 5)] detected AMO (sync) instruction at time 584595ns
# [TB][mhartid 42 - Tile (2, 5)] detected AMO (sync) instruction at time 584635ns
# [mhartid 50] sync_count: 1
# [mhartid 49] sync_count: 1
# [TB][mhartid 47 - Tile (7, 5)] detected AMO (sync) instruction at time 585660ns
# [TB][mhartid 45 - Tile (5, 5)] detected AMO (sync) instruction at time 585715ns
# [TB][mhartid 46 - Tile (6, 5)] detected AMO (sync) instruction at time 585760ns
# [TB][mhartid 43 - Tile (3, 5)] detected AMO (sync) instruction at time 585770ns
# [mhartid 52] sync_count: 1
# [mhartid 55] sync_count: 1
# [mhartid 53] sync_count: 1
# [mhartid 54] sync_count: 1
# [mhartid 51] sync_count: 1
# [TB][mhartid 48 - Tile (0, 6)] detected AMO (sync) instruction at time 587225ns
# [mhartid 56] sync_count: 1
# [TB][mhartid 50 - Tile (2, 6)] detected AMO (sync) instruction at time 588250ns
# [mhartid 58] sync_count: 1
# [TB][mhartid 49 - Tile (1, 6)] detected AMO (sync) instruction at time 588360ns
# [mhartid 57] sync_count: 1
# [TB][mhartid 52 - Tile (4, 6)] detected AMO (sync) instruction at time 589285ns
# [mhartid 63] sync_count: 1
# [TB][mhartid 53 - Tile (5, 6)] detected AMO (sync) instruction at time 589400ns
# [TB][mhartid 55 - Tile (7, 6)] detected AMO (sync) instruction at time 589400ns
# [TB][mhartid 51 - Tile (3, 6)] detected AMO (sync) instruction at time 589495ns
# [TB][mhartid 54 - Tile (6, 6)] detected AMO (sync) instruction at time 589495ns
# [mhartid 60] sync_count: 1
# [mhartid 59] sync_count: 1
# [mhartid 61] sync_count: 1
# [mhartid 62] sync_count: 1
# [TB][mhartid 56 - Tile (0, 7)] detected AMO (sync) instruction at time 591210ns
# [TB][mhartid 58 - Tile (2, 7)] detected AMO (sync) instruction at time 592040ns
# [TB][mhartid 57 - Tile (1, 7)] detected AMO (sync) instruction at time 592545ns
# [TB][mhartid 63 - Tile (7, 7)] detected AMO (sync) instruction at time 593135ns
# [TB][mhartid 60 - Tile (4, 7)] detected AMO (sync) instruction at time 593220ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 593240ns
# [TB][mhartid 59 - Tile (3, 7)] detected AMO (sync) instruction at time 593250ns
# [TB][mhartid 62 - Tile (6, 7)] detected AMO (sync) instruction at time 593310ns
# [TB][mhartid 61 - Tile (5, 7)] detected AMO (sync) instruction at time 593325ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 594435ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 594465ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 596355ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 596555ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 596615ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 596635ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 598680ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 599000ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 599320ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 599660ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 599965ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 600275ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 600460ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 600585ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 600795ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 600805ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 600915ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 601255ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 601305ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 601320ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 601425ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 601645ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 601660ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 601665ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 601740ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 601980ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 602100ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 602110ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 602145ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 602165ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 602195ns
# [TB][mhartid 8 - Tile (0, 1)] detected sentinel instruction in EX stage at time 602440ns
# [TB][mhartid 10 - Tile (2, 1)] detected sentinel instruction in EX stage at time 602470ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 602475ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 602500ns
# [TB][mhartid 9 - Tile (1, 1)] detected sentinel instruction in EX stage at time 602525ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 602530ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 602745ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 602810ns
# [TB][mhartid 12 - Tile (4, 1)] detected sentinel instruction in EX stage at time 602910ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 602940ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 602955ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 602980ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 603025ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 603025ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 603335ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 603355ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 603370ns
# [TB][mhartid 16 - Tile (0, 2)] detected sentinel instruction in EX stage at time 603440ns
# [TB][mhartid 18 - Tile (2, 2)] detected sentinel instruction in EX stage at time 603475ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 603570ns
# [TB][mhartid 11 - Tile (3, 1)] detected sentinel instruction in EX stage at time 603605ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 603605ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 603780ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 603795ns
# [TB][mhartid 17 - Tile (1, 2)] detected sentinel instruction in EX stage at time 603820ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 603860ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 603870ns
# [TB][mhartid 14 - Tile (6, 1)] detected sentinel instruction in EX stage at time 603960ns
# [TB][mhartid 13 - Tile (5, 1)] detected sentinel instruction in EX stage at time 603975ns
# [TB][mhartid 20 - Tile (4, 2)] detected sentinel instruction in EX stage at time 604100ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 604200ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 604210ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 604230ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 604470ns
# [TB][mhartid 19 - Tile (3, 2)] detected sentinel instruction in EX stage at time 604565ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 604605ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 604650ns
# [TB][mhartid 15 - Tile (7, 1)] detected sentinel instruction in EX stage at time 604690ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 604715ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 604740ns
# [TB][mhartid 21 - Tile (5, 2)] detected sentinel instruction in EX stage at time 604825ns
# [TB][mhartid 22 - Tile (6, 2)] detected sentinel instruction in EX stage at time 604895ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 605065ns
# [TB][mhartid 32 - Tile (0, 4)] detected sentinel instruction in EX stage at time 605065ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 605075ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 605075ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 605375ns
# [TB][mhartid 34 - Tile (2, 4)] detected sentinel instruction in EX stage at time 605430ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 605465ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 605470ns
# [TB][mhartid 23 - Tile (7, 2)] detected sentinel instruction in EX stage at time 605490ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 605550ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 605595ns
# [TB][mhartid 33 - Tile (1, 4)] detected sentinel instruction in EX stage at time 605895ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 605905ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 605960ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 606000ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 606250ns
# [TB][mhartid 36 - Tile (4, 4)] detected sentinel instruction in EX stage at time 606280ns
# [TB][mhartid 41 - Tile (1, 5)] detected sentinel instruction in EX stage at time 606310ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 606320ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 606325ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 606405ns
# [TB][mhartid 35 - Tile (3, 4)] detected sentinel instruction in EX stage at time 606425ns
# [TB][mhartid 38 - Tile (6, 4)] detected sentinel instruction in EX stage at time 606430ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 606475ns
# [TB][mhartid 42 - Tile (2, 5)] detected sentinel instruction in EX stage at time 606490ns
# [TB][mhartid 40 - Tile (0, 5)] detected sentinel instruction in EX stage at time 606610ns
# [TB][mhartid 24 - Tile (0, 3)] detected sentinel instruction in EX stage at time 606645ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 606740ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 606840ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 606855ns
# [TB][mhartid 26 - Tile (2, 3)] detected sentinel instruction in EX stage at time 606910ns
# [TB][mhartid 25 - Tile (1, 3)] detected sentinel instruction in EX stage at time 607010ns
# [TB][mhartid 37 - Tile (5, 4)] detected sentinel instruction in EX stage at time 607080ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 607115ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 607170ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 607180ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 607240ns
# [TB][mhartid 28 - Tile (4, 3)] detected sentinel instruction in EX stage at time 607340ns
# [TB][mhartid 52 - Tile (4, 6)] detected sentinel instruction in EX stage at time 607455ns
# [TB][mhartid 44 - Tile (4, 5)] detected sentinel instruction in EX stage at time 607490ns
# [TB][mhartid 50 - Tile (2, 6)] detected sentinel instruction in EX stage at time 607505ns
# [TB][mhartid 46 - Tile (6, 5)] detected sentinel instruction in EX stage at time 607560ns
# [TB][mhartid 45 - Tile (5, 5)] detected sentinel instruction in EX stage at time 607580ns
# [TB][mhartid 43 - Tile (3, 5)] detected sentinel instruction in EX stage at time 607630ns
# [TB][mhartid 49 - Tile (1, 6)] detected sentinel instruction in EX stage at time 607660ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 607720ns
# [TB][mhartid 48 - Tile (0, 6)] detected sentinel instruction in EX stage at time 607830ns
# [TB][mhartid 27 - Tile (3, 3)] detected sentinel instruction in EX stage at time 607890ns
# [TB][mhartid 58 - Tile (2, 7)] detected sentinel instruction in EX stage at time 607940ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 607970ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 608015ns
# [TB][mhartid 39 - Tile (7, 4)] detected sentinel instruction in EX stage at time 608015ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 608100ns
# [TB][mhartid 30 - Tile (6, 3)] detected sentinel instruction in EX stage at time 608185ns
# [TB][mhartid 29 - Tile (5, 3)] detected sentinel instruction in EX stage at time 608270ns
# [TB][mhartid 57 - Tile (1, 7)] detected sentinel instruction in EX stage at time 608495ns
# [TB][mhartid 56 - Tile (0, 7)] detected sentinel instruction in EX stage at time 608580ns
# [TB][mhartid 47 - Tile (7, 5)] detected sentinel instruction in EX stage at time 608605ns
# [TB][mhartid 54 - Tile (6, 6)] detected sentinel instruction in EX stage at time 608785ns
# [TB][mhartid 51 - Tile (3, 6)] detected sentinel instruction in EX stage at time 608795ns
# [TB][mhartid 53 - Tile (5, 6)] detected sentinel instruction in EX stage at time 608810ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 608840ns
# [TB][mhartid 31 - Tile (7, 3)] detected sentinel instruction in EX stage at time 609010ns
# [TB][mhartid 60 - Tile (4, 7)] detected sentinel instruction in EX stage at time 609170ns
# [TB][mhartid 59 - Tile (3, 7)] detected sentinel instruction in EX stage at time 609235ns
# [TB][mhartid 62 - Tile (6, 7)] detected sentinel instruction in EX stage at time 609285ns
# [TB][mhartid 61 - Tile (5, 7)] detected sentinel instruction in EX stage at time 609355ns
# [TB][mhartid 55 - Tile (7, 6)] detected sentinel instruction in EX stage at time 610095ns
# [TB][mhartid 63 - Tile (7, 7)] detected sentinel instruction in EX stage at time 610400ns
# [mhartid 0] sync_count: 1
# [mhartid 1] sync_count: 1
# [mhartid 2] sync_count: 1
# [mhartid 4] sync_count: 1
# [mhartid 3] sync_count: 1
# [mhartid 6] sync_count: 1
# [mhartid 5] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 8] sync_count: 1
# [mhartid 9] sync_count: 1
# [mhartid 10] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 16] sync_count: 1
# [mhartid 18] sync_count: 1
# [mhartid 17] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 24] sync_count: 9
# [mhartid 26] sync_count: 9
# [mhartid 25] sync_count: 9
# [mhartid 32] sync_count: 1
# [mhartid 28] sync_count: 9
# [mhartid 34] sync_count: 1
# [mhartid 33] sync_count: 1
# [mhartid 30] sync_count: 9
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 625960ns
# [mhartid 29] sync_count: 9
# [TB][mhartid 8 - Tile (0, 1)] detected AMO (sync) instruction at time 625990ns
# [mhartid 36] sync_count: 1
# [mhartid 38] sync_count: 1
# [TB][mhartid 10 - Tile (2, 1)] detected AMO (sync) instruction at time 626320ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 626330ns
# [mhartid 35] sync_count: 1
# [TB][mhartid 18 - Tile (2, 2)] detected AMO (sync) instruction at time 626605ns
# [TB][mhartid 16 - Tile (0, 2)] detected AMO (sync) instruction at time 626615ns
# [mhartid 31] sync_count: 9
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 626800ns
# [TB][mhartid 12 - Tile (4, 1)] detected AMO (sync) instruction at time 626810ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 626845ns
# [mhartid 37] sync_count: 1
# [TB][mhartid 17 - Tile (1, 2)] detected AMO (sync) instruction at time 626975ns
# [TB][mhartid 9 - Tile (1, 1)] detected AMO (sync) instruction at time 627065ns
# [mhartid 27] sync_count: 16
# [TB][mhartid 20 - Tile (4, 2)] detected AMO (sync) instruction at time 627185ns
# [TB][mhartid 32 - Tile (0, 4)] detected AMO (sync) instruction at time 627425ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 627435ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 627575ns
# [mhartid 39] sync_count: 1
# [TB][mhartid 21 - Tile (5, 2)] detected AMO (sync) instruction at time 627770ns
# [TB][mhartid 14 - Tile (6, 1)] detected AMO (sync) instruction at time 627885ns
# [TB][mhartid 13 - Tile (5, 1)] detected AMO (sync) instruction at time 627915ns
# [TB][mhartid 22 - Tile (6, 2)] detected AMO (sync) instruction at time 627925ns
# [TB][mhartid 34 - Tile (2, 4)] detected AMO (sync) instruction at time 628050ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 628330ns
# [TB][mhartid 33 - Tile (1, 4)] detected AMO (sync) instruction at time 628415ns
# [mhartid 41] sync_count: 1
# [TB][mhartid 23 - Tile (7, 2)] detected AMO (sync) instruction at time 628630ns
# [mhartid 42] sync_count: 1
# [TB][mhartid 15 - Tile (7, 1)] detected AMO (sync) instruction at time 628685ns
# [mhartid 40] sync_count: 1
# [TB][mhartid 36 - Tile (4, 4)] detected AMO (sync) instruction at time 628845ns
# [TB][mhartid 38 - Tile (6, 4)] detected AMO (sync) instruction at time 628890ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 629025ns
# [TB][mhartid 11 - Tile (3, 1)] detected AMO (sync) instruction at time 629285ns
# [TB][mhartid 37 - Tile (5, 4)] detected AMO (sync) instruction at time 629605ns
# [mhartid 44] sync_count: 1
# [TB][mhartid 19 - Tile (3, 2)] detected AMO (sync) instruction at time 629745ns
# [mhartid 46] sync_count: 1
# [mhartid 43] sync_count: 1
# [mhartid 45] sync_count: 1
# [TB][mhartid 35 - Tile (3, 4)] detected AMO (sync) instruction at time 630390ns
# [TB][mhartid 39 - Tile (7, 4)] detected AMO (sync) instruction at time 630430ns
# [mhartid 47] sync_count: 1
# [TB][mhartid 41 - Tile (1, 5)] detected AMO (sync) instruction at time 631580ns
# [TB][mhartid 42 - Tile (2, 5)] detected AMO (sync) instruction at time 631750ns
# [TB][mhartid 40 - Tile (0, 5)] detected AMO (sync) instruction at time 631845ns
# [mhartid 52] sync_count: 1
# [mhartid 50] sync_count: 1
# [mhartid 49] sync_count: 1
# [mhartid 48] sync_count: 1
# [TB][mhartid 44 - Tile (4, 5)] detected AMO (sync) instruction at time 632675ns
# [TB][mhartid 46 - Tile (6, 5)] detected AMO (sync) instruction at time 632830ns
# [TB][mhartid 43 - Tile (3, 5)] detected AMO (sync) instruction at time 632970ns
# [TB][mhartid 45 - Tile (5, 5)] detected AMO (sync) instruction at time 632990ns
# [mhartid 51] sync_count: 1
# [mhartid 54] sync_count: 1
# [mhartid 53] sync_count: 1
# [TB][mhartid 47 - Tile (7, 5)] detected AMO (sync) instruction at time 633880ns
# [mhartid 55] sync_count: 1
# [mhartid 58] sync_count: 1
# [mhartid 56] sync_count: 1
# [mhartid 57] sync_count: 1
# [TB][mhartid 50 - Tile (2, 6)] detected AMO (sync) instruction at time 635470ns
# [TB][mhartid 52 - Tile (4, 6)] detected AMO (sync) instruction at time 635485ns
# [TB][mhartid 49 - Tile (1, 6)] detected AMO (sync) instruction at time 635725ns
# [TB][mhartid 48 - Tile (0, 6)] detected AMO (sync) instruction at time 635860ns
# [mhartid 59] sync_count: 1
# [mhartid 62] sync_count: 1
# [mhartid 60] sync_count: 1
# [mhartid 61] sync_count: 1
# [TB][mhartid 51 - Tile (3, 6)] detected AMO (sync) instruction at time 636675ns
# [TB][mhartid 54 - Tile (6, 6)] detected AMO (sync) instruction at time 636735ns
# [TB][mhartid 53 - Tile (5, 6)] detected AMO (sync) instruction at time 637025ns
# [mhartid 63] sync_count: 1
# [TB][mhartid 55 - Tile (7, 6)] detected AMO (sync) instruction at time 638060ns
# [TB][mhartid 58 - Tile (2, 7)] detected AMO (sync) instruction at time 638645ns
# [TB][mhartid 56 - Tile (0, 7)] detected AMO (sync) instruction at time 639120ns
# [TB][mhartid 57 - Tile (1, 7)] detected AMO (sync) instruction at time 639135ns
# [TB][mhartid 59 - Tile (3, 7)] detected AMO (sync) instruction at time 639790ns
# [TB][mhartid 62 - Tile (6, 7)] detected AMO (sync) instruction at time 639825ns
# [TB][mhartid 60 - Tile (4, 7)] detected AMO (sync) instruction at time 639965ns
# [TB][mhartid 61 - Tile (5, 7)] detected AMO (sync) instruction at time 640275ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 640395ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 640880ns
# [TB][mhartid 63 - Tile (7, 7)] detected AMO (sync) instruction at time 641025ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 641415ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 641545ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 642600ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 642810ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 643480ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 645145ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 645455ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 645760ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 646065ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 646370ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 646405ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 646675ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 646985ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 646990ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 647005ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 647265ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 647300ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 647565ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 647825ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 647940ns
# [TB][mhartid 8 - Tile (0, 1)] detected sentinel instruction in EX stage at time 647985ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 648055ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 648090ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 648130ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 648310ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 648315ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 648425ns
# [TB][mhartid 9 - Tile (1, 1)] detected sentinel instruction in EX stage at time 648445ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 648575ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 648675ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 648775ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 648810ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 648905ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 648955ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 648995ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 649010ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 649145ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 649180ns
# [TB][mhartid 16 - Tile (0, 2)] detected sentinel instruction in EX stage at time 649220ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 649265ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 649450ns
# [TB][mhartid 11 - Tile (3, 1)] detected sentinel instruction in EX stage at time 649480ns
# [TB][mhartid 10 - Tile (2, 1)] detected sentinel instruction in EX stage at time 649485ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 649550ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 649685ns
# [TB][mhartid 17 - Tile (1, 2)] detected sentinel instruction in EX stage at time 649705ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 649760ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 649805ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 649825ns
# [TB][mhartid 13 - Tile (5, 1)] detected sentinel instruction in EX stage at time 649840ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 649840ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 649875ns
# [TB][mhartid 12 - Tile (4, 1)] detected sentinel instruction in EX stage at time 649975ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 650035ns
# [TB][mhartid 18 - Tile (2, 2)] detected sentinel instruction in EX stage at time 650045ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 650125ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 650410ns
# [TB][mhartid 14 - Tile (6, 1)] detected sentinel instruction in EX stage at time 650485ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 650540ns
# [TB][mhartid 20 - Tile (4, 2)] detected sentinel instruction in EX stage at time 650585ns
# [TB][mhartid 15 - Tile (7, 1)] detected sentinel instruction in EX stage at time 650615ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 650625ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 650675ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 650675ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 650720ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 650890ns
# [TB][mhartid 19 - Tile (3, 2)] detected sentinel instruction in EX stage at time 650960ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 650995ns
# [TB][mhartid 21 - Tile (5, 2)] detected sentinel instruction in EX stage at time 651180ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 651245ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 651405ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 651520ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 651535ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 651555ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 651595ns
# [TB][mhartid 32 - Tile (0, 4)] detected sentinel instruction in EX stage at time 651595ns
# [TB][mhartid 33 - Tile (1, 4)] detected sentinel instruction in EX stage at time 651755ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 651775ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 651840ns
# [TB][mhartid 22 - Tile (6, 2)] detected sentinel instruction in EX stage at time 651965ns
# [TB][mhartid 23 - Tile (7, 2)] detected sentinel instruction in EX stage at time 652080ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 652115ns
# [TB][mhartid 34 - Tile (2, 4)] detected sentinel instruction in EX stage at time 652245ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 652275ns
# [TB][mhartid 41 - Tile (1, 5)] detected sentinel instruction in EX stage at time 652290ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 652360ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 652405ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 652410ns
# [TB][mhartid 24 - Tile (0, 3)] detected AMO (sync) instruction at time 652440ns
# [TB][mhartid 40 - Tile (0, 5)] detected sentinel instruction in EX stage at time 652530ns
# [TB][mhartid 24 - Tile (0, 3)] detected sentinel instruction in EX stage at time 652610ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 652655ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 652695ns
# [TB][mhartid 35 - Tile (3, 4)] detected sentinel instruction in EX stage at time 652770ns
# [TB][mhartid 48 - Tile (0, 6)] detected sentinel instruction in EX stage at time 652865ns
# [TB][mhartid 25 - Tile (1, 3)] detected AMO (sync) instruction at time 652955ns
# [TB][mhartid 37 - Tile (5, 4)] detected sentinel instruction in EX stage at time 652985ns
# [TB][mhartid 36 - Tile (4, 4)] detected sentinel instruction in EX stage at time 653050ns
# [TB][mhartid 25 - Tile (1, 3)] detected sentinel instruction in EX stage at time 653125ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 653130ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 653225ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 653225ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 653275ns
# [TB][mhartid 44 - Tile (4, 5)] detected sentinel instruction in EX stage at time 653415ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 653525ns
# [TB][mhartid 26 - Tile (2, 3)] detected AMO (sync) instruction at time 653565ns
# [TB][mhartid 42 - Tile (2, 5)] detected sentinel instruction in EX stage at time 653670ns
# [TB][mhartid 43 - Tile (3, 5)] detected sentinel instruction in EX stage at time 653715ns
# [TB][mhartid 45 - Tile (5, 5)] detected sentinel instruction in EX stage at time 653720ns
# [TB][mhartid 26 - Tile (2, 3)] detected sentinel instruction in EX stage at time 653735ns
# [TB][mhartid 39 - Tile (7, 4)] detected sentinel instruction in EX stage at time 653735ns
# [TB][mhartid 56 - Tile (0, 7)] detected sentinel instruction in EX stage at time 653785ns
# [TB][mhartid 49 - Tile (1, 6)] detected sentinel instruction in EX stage at time 653880ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 653995ns
# [TB][mhartid 38 - Tile (6, 4)] detected sentinel instruction in EX stage at time 654020ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 654070ns
# [TB][mhartid 27 - Tile (3, 3)] detected AMO (sync) instruction at time 654100ns
# [TB][mhartid 28 - Tile (4, 3)] detected AMO (sync) instruction at time 654140ns
# [TB][mhartid 27 - Tile (3, 3)] detected sentinel instruction in EX stage at time 654270ns
# [TB][mhartid 28 - Tile (4, 3)] detected sentinel instruction in EX stage at time 654310ns
# [TB][mhartid 29 - Tile (5, 3)] detected AMO (sync) instruction at time 654380ns
# [TB][mhartid 29 - Tile (5, 3)] detected sentinel instruction in EX stage at time 654550ns
# [TB][mhartid 46 - Tile (6, 5)] detected sentinel instruction in EX stage at time 654570ns
# [TB][mhartid 47 - Tile (7, 5)] detected sentinel instruction in EX stage at time 654700ns
# [TB][mhartid 51 - Tile (3, 6)] detected sentinel instruction in EX stage at time 654760ns
# [TB][mhartid 52 - Tile (4, 6)] detected sentinel instruction in EX stage at time 654795ns
# [TB][mhartid 30 - Tile (6, 3)] detected AMO (sync) instruction at time 654860ns
# [TB][mhartid 50 - Tile (2, 6)] detected sentinel instruction in EX stage at time 654895ns
# [TB][mhartid 31 - Tile (7, 3)] detected AMO (sync) instruction at time 654920ns
# [TB][mhartid 30 - Tile (6, 3)] detected sentinel instruction in EX stage at time 655030ns
# [TB][mhartid 31 - Tile (7, 3)] detected sentinel instruction in EX stage at time 655095ns
# [TB][mhartid 53 - Tile (5, 6)] detected sentinel instruction in EX stage at time 655210ns
# [TB][mhartid 57 - Tile (1, 7)] detected sentinel instruction in EX stage at time 655265ns
# [TB][mhartid 59 - Tile (3, 7)] detected sentinel instruction in EX stage at time 655785ns
# [TB][mhartid 60 - Tile (4, 7)] detected sentinel instruction in EX stage at time 655935ns
# [TB][mhartid 58 - Tile (2, 7)] detected sentinel instruction in EX stage at time 655960ns
# [TB][mhartid 54 - Tile (6, 6)] detected sentinel instruction in EX stage at time 656150ns
# [TB][mhartid 55 - Tile (7, 6)] detected sentinel instruction in EX stage at time 656235ns
# [TB][mhartid 61 - Tile (5, 7)] detected sentinel instruction in EX stage at time 656390ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 63 - Tile (7, 7)] detected sentinel instruction in EX stage at time 656995ns
# [TB][mhartid 62 - Tile (6, 7)] detected sentinel instruction in EX stage at time 657130ns
# [mhartid 1] sync_count: 1
# [mhartid 2] sync_count: 1
# [mhartid 3] sync_count: 1
# [mhartid 4] sync_count: 1
# [mhartid 5] sync_count: 1
# [mhartid 6] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 8] sync_count: 1
# [mhartid 9] sync_count: 1
# [mhartid 10] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 16] sync_count: 1
# [mhartid 17] sync_count: 1
# [mhartid 18] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 0] NoC Synch test finished...
# [mhartid 1] NoC Synch test finished...
# [mhartid 2] NoC Synch test finished...
# [mhartid 3] NoC Synch test finished...
# [mhartid 4] NoC Synch test finished...
# [mhartid 24] sync_count: 9
# [mhartid 5] NoC Synch test finished...
# [mhartid 6] NoC Synch test finished...
# [mhartid 25] sync_count: 9
# [mhartid 7] NoC Synch test finished...
# [mhartid 26] sync_count: 9
# [mhartid 32] sync_count: 1
# [mhartid 28] sync_count: 9
# [mhartid 33] sync_count: 1
# [mhartid 29] sync_count: 9
# [mhartid 34] sync_count: 1
# [mhartid 35] sync_count: 1
# [mhartid 30] sync_count: 9
# [mhartid 31] sync_count: 9
# [mhartid 36] sync_count: 1
# [mhartid 37] sync_count: 1
# [mhartid 39] sync_count: 1
# [mhartid 27] sync_count: 16
# [mhartid 38] sync_count: 1
# [mhartid 8] NoC Synch test finished...
# [mhartid 41] sync_count: 1
# [mhartid 40] sync_count: 1
# [mhartid 9] NoC Synch test finished...
# [mhartid 44] sync_count: 1
# [mhartid 42] sync_count: 1
# [mhartid 45] sync_count: 1
# [mhartid 43] sync_count: 1
# [mhartid 46] sync_count: 1
# [mhartid 47] sync_count: 1
# [mhartid 48] sync_count: 1
# [mhartid 10] NoC Synch test finished...
# [mhartid 11] NoC Synch test finished...
# [mhartid 49] sync_count: 1
# [mhartid 13] NoC Synch test finished...
# [mhartid 12] NoC Synch test finished...
# [mhartid 52] sync_count: 1
# [mhartid 51] sync_count: 1
# [mhartid 14] NoC Synch test finished...
# [mhartid 50] sync_count: 1
# [mhartid 15] NoC Synch test finished...
# [mhartid 53] sync_count: 1
# [mhartid 55] sync_count: 1
# [mhartid 56] sync_count: 1
# [mhartid 54] sync_count: 1
# [mhartid 57] sync_count: 1
# [mhartid 59] sync_count: 1
# [mhartid 60] sync_count: 1
# [mhartid 58] sync_count: 1
# [mhartid 16] NoC Synch test finished...
# [mhartid 61] sync_count: 1
# [mhartid 17] NoC Synch test finished...
# [mhartid 63] sync_count: 1
# [mhartid 18] NoC Synch test finished...
# [mhartid 62] sync_count: 1
# [mhartid 20] NoC Synch test finished...
# [mhartid 19] NoC Synch test finished...
# [mhartid 21] NoC Synch test finished...
# [mhartid 23] NoC Synch test finished...
# [mhartid 22] NoC Synch test finished...
# [mhartid 24] NoC Synch test finished...
# [mhartid 25] NoC Synch test finished...
# [mhartid 26] NoC Synch test finished...
# [mhartid 28] NoC Synch test finished...
# [mhartid 29] NoC Synch test finished...
# [mhartid 30] NoC Synch test finished...
# [mhartid 31] NoC Synch test finished...
# [mhartid 27] NoC Synch test finished...
# [mhartid 32] NoC Synch test finished...
# [mhartid 33] NoC Synch test finished...
# [mhartid 34] NoC Synch test finished...
# [mhartid 35] NoC Synch test finished...
# [mhartid 37] NoC Synch test finished...
# [mhartid 36] NoC Synch test finished...
# [mhartid 39] NoC Synch test finished...
# [mhartid 38] NoC Synch test finished...
# [mhartid 41] NoC Synch test finished...
# [mhartid 40] NoC Synch test finished...
# [mhartid 44] NoC Synch test finished...
# [mhartid 42] NoC Synch test finished...
# [mhartid 45] NoC Synch test finished...
# [mhartid 43] NoC Synch test finished...
# [mhartid 47] NoC Synch test finished...
# [mhartid 46] NoC Synch test finished...
# [mhartid 48] NoC Synch test finished...
# [mhartid 49] NoC Synch test finished...
# [mhartid 52] NoC Synch test finished...
# [mhartid 51] NoC Synch test finished...
# [mhartid 50] NoC Synch test finished...
# [mhartid 53] NoC Synch test finished...
# [mhartid 55] NoC Synch test finished...
# [mhartid 54] NoC Synch test finished...
# SIMULATION FINISHED WITH EXIT CODE: dcdededddddededededededfdfdedee0e0dedee1e1dedee2e2dedee3e3dedee4e4dedee5e5dedee6e6dedee7e7dedee8e8dedee9e9dedeeaeadedeebebdedeececdedeededdedeeeeededeefefdedef0f0dedef1f1dedef2f2dedef3f3dedef4f4dedef5f5dedef6f6dedef7f7dedef8f8dedef9f9dedefafadedefbfbdedefc
# 
# ** Note: $finish    : /scratch/visachi/redmule_perf/redmule-mesh/target/src/mesh/redmule_mesh_tb.sv(51)
#    Time: 712030 ns  Iteration: 0  Instance: /redmule_mesh_tb
# End time: 13:27:45 on Jan 17,2025, Elapsed time: 0:13:23
# Errors: 0, Warnings: 256
