<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/osc32kctrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="uonracingteam_logo1"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2osc32kctrl_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">osc32kctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for OSC32KCTRL</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_OSC32KCTRL_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_OSC32KCTRL_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR OSC32KCTRL                                   */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- OSC32KCTRL_INTENCLR : (OSC32KCTRL Offset: 0x00) (R/W 32) Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_RESETVALUE        _UINT32_(0x00)                                       </span><span class="comment">/*  (OSC32KCTRL_INTENCLR) Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_XOSC32KRDY_Pos    _UINT32_(0)                                          </span><span class="comment">/* (OSC32KCTRL_INTENCLR) XOSC32K Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_XOSC32KRDY_Msk    (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_INTENCLR_XOSC32KRDY_Pos) </span><span class="comment">/* (OSC32KCTRL_INTENCLR) XOSC32K Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_XOSC32KRDY(value) (OSC32KCTRL_INTENCLR_XOSC32KRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_INTENCLR_XOSC32KRDY_Pos)) </span><span class="comment">/* Assigment of value for XOSC32KRDY in the OSC32KCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_OSC32KRDY_Pos     _UINT32_(1)                                          </span><span class="comment">/* (OSC32KCTRL_INTENCLR) OSC32K Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_OSC32KRDY_Msk     (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_INTENCLR_OSC32KRDY_Pos) </span><span class="comment">/* (OSC32KCTRL_INTENCLR) OSC32K Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_OSC32KRDY(value)  (OSC32KCTRL_INTENCLR_OSC32KRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_INTENCLR_OSC32KRDY_Pos)) </span><span class="comment">/* Assigment of value for OSC32KRDY in the OSC32KCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_CLKFAIL_Pos       _UINT32_(2)                                          </span><span class="comment">/* (OSC32KCTRL_INTENCLR) XOSC32K Clock Failure Detector Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_CLKFAIL_Msk       (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_INTENCLR_CLKFAIL_Pos)   </span><span class="comment">/* (OSC32KCTRL_INTENCLR) XOSC32K Clock Failure Detector Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_CLKFAIL(value)    (OSC32KCTRL_INTENCLR_CLKFAIL_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_INTENCLR_CLKFAIL_Pos)) </span><span class="comment">/* Assigment of value for CLKFAIL in the OSC32KCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_Msk               _UINT32_(0x00000007)                                 </span><span class="comment">/* (OSC32KCTRL_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* -------- OSC32KCTRL_INTENSET : (OSC32KCTRL Offset: 0x04) (R/W 32) Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_RESETVALUE        _UINT32_(0x00)                                       </span><span class="comment">/*  (OSC32KCTRL_INTENSET) Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_XOSC32KRDY_Pos    _UINT32_(0)                                          </span><span class="comment">/* (OSC32KCTRL_INTENSET) XOSC32K Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_XOSC32KRDY_Msk    (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_INTENSET_XOSC32KRDY_Pos) </span><span class="comment">/* (OSC32KCTRL_INTENSET) XOSC32K Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_XOSC32KRDY(value) (OSC32KCTRL_INTENSET_XOSC32KRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_INTENSET_XOSC32KRDY_Pos)) </span><span class="comment">/* Assigment of value for XOSC32KRDY in the OSC32KCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_OSC32KRDY_Pos     _UINT32_(1)                                          </span><span class="comment">/* (OSC32KCTRL_INTENSET) OSC32K Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_OSC32KRDY_Msk     (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_INTENSET_OSC32KRDY_Pos) </span><span class="comment">/* (OSC32KCTRL_INTENSET) OSC32K Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_OSC32KRDY(value)  (OSC32KCTRL_INTENSET_OSC32KRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_INTENSET_OSC32KRDY_Pos)) </span><span class="comment">/* Assigment of value for OSC32KRDY in the OSC32KCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_CLKFAIL_Pos       _UINT32_(2)                                          </span><span class="comment">/* (OSC32KCTRL_INTENSET) XOSC32K Clock Failure Detector Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_CLKFAIL_Msk       (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_INTENSET_CLKFAIL_Pos)   </span><span class="comment">/* (OSC32KCTRL_INTENSET) XOSC32K Clock Failure Detector Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_CLKFAIL(value)    (OSC32KCTRL_INTENSET_CLKFAIL_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_INTENSET_CLKFAIL_Pos)) </span><span class="comment">/* Assigment of value for CLKFAIL in the OSC32KCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_Msk               _UINT32_(0x00000007)                                 </span><span class="comment">/* (OSC32KCTRL_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* -------- OSC32KCTRL_INTFLAG : (OSC32KCTRL Offset: 0x08) (R/W 32) Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_RESETVALUE         _UINT32_(0x00)                                       </span><span class="comment">/*  (OSC32KCTRL_INTFLAG) Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_XOSC32KRDY_Pos     _UINT32_(0)                                          </span><span class="comment">/* (OSC32KCTRL_INTFLAG) XOSC32K Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_XOSC32KRDY_Msk     (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_INTFLAG_XOSC32KRDY_Pos) </span><span class="comment">/* (OSC32KCTRL_INTFLAG) XOSC32K Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_XOSC32KRDY(value)  (OSC32KCTRL_INTFLAG_XOSC32KRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_INTFLAG_XOSC32KRDY_Pos)) </span><span class="comment">/* Assigment of value for XOSC32KRDY in the OSC32KCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_OSC32KRDY_Pos      _UINT32_(1)                                          </span><span class="comment">/* (OSC32KCTRL_INTFLAG) OSC32K Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_OSC32KRDY_Msk      (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_INTFLAG_OSC32KRDY_Pos)  </span><span class="comment">/* (OSC32KCTRL_INTFLAG) OSC32K Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_OSC32KRDY(value)   (OSC32KCTRL_INTFLAG_OSC32KRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_INTFLAG_OSC32KRDY_Pos)) </span><span class="comment">/* Assigment of value for OSC32KRDY in the OSC32KCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_CLKFAIL_Pos        _UINT32_(2)                                          </span><span class="comment">/* (OSC32KCTRL_INTFLAG) XOSC32K Clock Failure Detector Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_CLKFAIL_Msk        (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_INTFLAG_CLKFAIL_Pos)    </span><span class="comment">/* (OSC32KCTRL_INTFLAG) XOSC32K Clock Failure Detector Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_CLKFAIL(value)     (OSC32KCTRL_INTFLAG_CLKFAIL_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_INTFLAG_CLKFAIL_Pos)) </span><span class="comment">/* Assigment of value for CLKFAIL in the OSC32KCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_Msk                _UINT32_(0x00000007)                                 </span><span class="comment">/* (OSC32KCTRL_INTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* -------- OSC32KCTRL_STATUS : (OSC32KCTRL Offset: 0x0C) ( R/ 32) Power and Clocks Status -------- */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_RESETVALUE          _UINT32_(0x00)                                       </span><span class="comment">/*  (OSC32KCTRL_STATUS) Power and Clocks Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_XOSC32KRDY_Pos      _UINT32_(0)                                          </span><span class="comment">/* (OSC32KCTRL_STATUS) XOSC32K Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_XOSC32KRDY_Msk      (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_STATUS_XOSC32KRDY_Pos)  </span><span class="comment">/* (OSC32KCTRL_STATUS) XOSC32K Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_XOSC32KRDY(value)   (OSC32KCTRL_STATUS_XOSC32KRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_STATUS_XOSC32KRDY_Pos)) </span><span class="comment">/* Assigment of value for XOSC32KRDY in the OSC32KCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_OSC32KRDY_Pos       _UINT32_(1)                                          </span><span class="comment">/* (OSC32KCTRL_STATUS) OSC32K Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_OSC32KRDY_Msk       (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_STATUS_OSC32KRDY_Pos)   </span><span class="comment">/* (OSC32KCTRL_STATUS) OSC32K Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_OSC32KRDY(value)    (OSC32KCTRL_STATUS_OSC32KRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_STATUS_OSC32KRDY_Pos)) </span><span class="comment">/* Assigment of value for OSC32KRDY in the OSC32KCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_CLKFAIL_Pos         _UINT32_(2)                                          </span><span class="comment">/* (OSC32KCTRL_STATUS) XOSC32K Clock Failure Detector Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_CLKFAIL_Msk         (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_STATUS_CLKFAIL_Pos)     </span><span class="comment">/* (OSC32KCTRL_STATUS) XOSC32K Clock Failure Detector Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_CLKFAIL(value)      (OSC32KCTRL_STATUS_CLKFAIL_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_STATUS_CLKFAIL_Pos)) </span><span class="comment">/* Assigment of value for CLKFAIL in the OSC32KCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_CLKSW_Pos           _UINT32_(3)                                          </span><span class="comment">/* (OSC32KCTRL_STATUS) XOSC32K Clock switch Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_CLKSW_Msk           (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_STATUS_CLKSW_Pos)       </span><span class="comment">/* (OSC32KCTRL_STATUS) XOSC32K Clock switch Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_CLKSW(value)        (OSC32KCTRL_STATUS_CLKSW_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_STATUS_CLKSW_Pos)) </span><span class="comment">/* Assigment of value for CLKSW in the OSC32KCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_Msk                 _UINT32_(0x0000000F)                                 </span><span class="comment">/* (OSC32KCTRL_STATUS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* -------- OSC32KCTRL_RTCCTRL : (OSC32KCTRL Offset: 0x10) (R/W 32) Clock selection -------- */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RESETVALUE         _UINT32_(0x00)                                       </span><span class="comment">/*  (OSC32KCTRL_RTCCTRL) Clock selection  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_Pos         _UINT32_(0)                                          </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) RTC Clock Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_Msk         (_UINT32_(0x7) &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos)     </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) RTC Clock Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL(value)      (OSC32KCTRL_RTCCTRL_RTCSEL_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos)) </span><span class="comment">/* Assigment of value for RTCSEL in the OSC32KCTRL_RTCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_ULP1K_Val _UINT32_(0x0)                                        </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 1.024kHz from 32kHz internal ULP oscillator  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_ULP32K_Val _UINT32_(0x1)                                        </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 32.768kHz from 32kHz internal ULP oscillator  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_OSC1K_Val _UINT32_(0x2)                                        </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 1.024kHz from 32.768kHz internal oscillator  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_OSC32K_Val _UINT32_(0x3)                                        </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 32.768kHz from 32.768kHz internal oscillator  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_XOSC1K_Val _UINT32_(0x4)                                        </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 1.024kHz from 32.768kHz internal oscillator  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_RTCCTRL_RTCSEL_XOSC32K_Val _UINT32_(0x5)                                        </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 32.768kHz from 32.768kHz external crystal oscillator  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_ULP1K       (OSC32KCTRL_RTCCTRL_RTCSEL_ULP1K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos) </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 1.024kHz from 32kHz internal ULP oscillator Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_ULP32K      (OSC32KCTRL_RTCCTRL_RTCSEL_ULP32K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos) </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 32.768kHz from 32kHz internal ULP oscillator Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_OSC1K       (OSC32KCTRL_RTCCTRL_RTCSEL_OSC1K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos) </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 1.024kHz from 32.768kHz internal oscillator Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_OSC32K      (OSC32KCTRL_RTCCTRL_RTCSEL_OSC32K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos) </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 32.768kHz from 32.768kHz internal oscillator Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_XOSC1K      (OSC32KCTRL_RTCCTRL_RTCSEL_XOSC1K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos) </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 1.024kHz from 32.768kHz internal oscillator Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_RTCSEL_XOSC32K     (OSC32KCTRL_RTCCTRL_RTCSEL_XOSC32K_Val &lt;&lt; OSC32KCTRL_RTCCTRL_RTCSEL_Pos) </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) 32.768kHz from 32.768kHz external crystal oscillator Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_Msk                _UINT32_(0x00000007)                                 </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* -------- OSC32KCTRL_XOSC32K : (OSC32KCTRL Offset: 0x14) (R/W 16) 32kHz External Crystal Oscillator (XOSC32K) Control -------- */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_RESETVALUE         _UINT16_(0x80)                                       </span><span class="comment">/*  (OSC32KCTRL_XOSC32K) 32kHz External Crystal Oscillator (XOSC32K) Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_ENABLE_Pos         _UINT16_(1)                                          </span><span class="comment">/* (OSC32KCTRL_XOSC32K) Oscillator Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_ENABLE_Msk         (_UINT16_(0x1) &lt;&lt; OSC32KCTRL_XOSC32K_ENABLE_Pos)     </span><span class="comment">/* (OSC32KCTRL_XOSC32K) Oscillator Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_ENABLE(value)      (OSC32KCTRL_XOSC32K_ENABLE_Msk &amp; (_UINT16_(value) &lt;&lt; OSC32KCTRL_XOSC32K_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the OSC32KCTRL_XOSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_XTALEN_Pos         _UINT16_(2)                                          </span><span class="comment">/* (OSC32KCTRL_XOSC32K) Crystal Oscillator Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_XTALEN_Msk         (_UINT16_(0x1) &lt;&lt; OSC32KCTRL_XOSC32K_XTALEN_Pos)     </span><span class="comment">/* (OSC32KCTRL_XOSC32K) Crystal Oscillator Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_XTALEN(value)      (OSC32KCTRL_XOSC32K_XTALEN_Msk &amp; (_UINT16_(value) &lt;&lt; OSC32KCTRL_XOSC32K_XTALEN_Pos)) </span><span class="comment">/* Assigment of value for XTALEN in the OSC32KCTRL_XOSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_EN32K_Pos          _UINT16_(3)                                          </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 32kHz Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_EN32K_Msk          (_UINT16_(0x1) &lt;&lt; OSC32KCTRL_XOSC32K_EN32K_Pos)      </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 32kHz Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_EN32K(value)       (OSC32KCTRL_XOSC32K_EN32K_Msk &amp; (_UINT16_(value) &lt;&lt; OSC32KCTRL_XOSC32K_EN32K_Pos)) </span><span class="comment">/* Assigment of value for EN32K in the OSC32KCTRL_XOSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_EN1K_Pos           _UINT16_(4)                                          </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 1kHz Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_EN1K_Msk           (_UINT16_(0x1) &lt;&lt; OSC32KCTRL_XOSC32K_EN1K_Pos)       </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 1kHz Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_EN1K(value)        (OSC32KCTRL_XOSC32K_EN1K_Msk &amp; (_UINT16_(value) &lt;&lt; OSC32KCTRL_XOSC32K_EN1K_Pos)) </span><span class="comment">/* Assigment of value for EN1K in the OSC32KCTRL_XOSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_RUNSTDBY_Pos       _UINT16_(6)                                          </span><span class="comment">/* (OSC32KCTRL_XOSC32K) Run in Standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_RUNSTDBY_Msk       (_UINT16_(0x1) &lt;&lt; OSC32KCTRL_XOSC32K_RUNSTDBY_Pos)   </span><span class="comment">/* (OSC32KCTRL_XOSC32K) Run in Standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_RUNSTDBY(value)    (OSC32KCTRL_XOSC32K_RUNSTDBY_Msk &amp; (_UINT16_(value) &lt;&lt; OSC32KCTRL_XOSC32K_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the OSC32KCTRL_XOSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_ONDEMAND_Pos       _UINT16_(7)                                          </span><span class="comment">/* (OSC32KCTRL_XOSC32K) On Demand Control Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_ONDEMAND_Msk       (_UINT16_(0x1) &lt;&lt; OSC32KCTRL_XOSC32K_ONDEMAND_Pos)   </span><span class="comment">/* (OSC32KCTRL_XOSC32K) On Demand Control Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_ONDEMAND(value)    (OSC32KCTRL_XOSC32K_ONDEMAND_Msk &amp; (_UINT16_(value) &lt;&lt; OSC32KCTRL_XOSC32K_ONDEMAND_Pos)) </span><span class="comment">/* Assigment of value for ONDEMAND in the OSC32KCTRL_XOSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP_Pos        _UINT16_(8)                                          </span><span class="comment">/* (OSC32KCTRL_XOSC32K) Oscillator Start-Up Time Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP_Msk        (_UINT16_(0x7) &lt;&lt; OSC32KCTRL_XOSC32K_STARTUP_Pos)    </span><span class="comment">/* (OSC32KCTRL_XOSC32K) Oscillator Start-Up Time Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP(value)     (OSC32KCTRL_XOSC32K_STARTUP_Msk &amp; (_UINT16_(value) &lt;&lt; OSC32KCTRL_XOSC32K_STARTUP_Pos)) </span><span class="comment">/* Assigment of value for STARTUP in the OSC32KCTRL_XOSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_XOSC32K_STARTUP_CYCLE2048_Val _UINT16_(0x0)                                        </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 62.5 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_XOSC32K_STARTUP_CYCLE4096_Val _UINT16_(0x1)                                        </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 125 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_XOSC32K_STARTUP_CYCLE16384_Val _UINT16_(0x2)                                        </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 500 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_XOSC32K_STARTUP_CYCLE32768_Val _UINT16_(0x3)                                        </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 1000 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_XOSC32K_STARTUP_CYCLE65536_Val _UINT16_(0x4)                                        </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 2000 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_XOSC32K_STARTUP_CYCLE131072_Val _UINT16_(0x5)                                        </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 4000 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_XOSC32K_STARTUP_CYCLE262144_Val _UINT16_(0x6)                                        </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 8000 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP_CYCLE2048  (OSC32KCTRL_XOSC32K_STARTUP_CYCLE2048_Val &lt;&lt; OSC32KCTRL_XOSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 62.5 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP_CYCLE4096  (OSC32KCTRL_XOSC32K_STARTUP_CYCLE4096_Val &lt;&lt; OSC32KCTRL_XOSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 125 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP_CYCLE16384 (OSC32KCTRL_XOSC32K_STARTUP_CYCLE16384_Val &lt;&lt; OSC32KCTRL_XOSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 500 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP_CYCLE32768 (OSC32KCTRL_XOSC32K_STARTUP_CYCLE32768_Val &lt;&lt; OSC32KCTRL_XOSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 1000 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP_CYCLE65536 (OSC32KCTRL_XOSC32K_STARTUP_CYCLE65536_Val &lt;&lt; OSC32KCTRL_XOSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 2000 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP_CYCLE131072 (OSC32KCTRL_XOSC32K_STARTUP_CYCLE131072_Val &lt;&lt; OSC32KCTRL_XOSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 4000 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_STARTUP_CYCLE262144 (OSC32KCTRL_XOSC32K_STARTUP_CYCLE262144_Val &lt;&lt; OSC32KCTRL_XOSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 8000 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_WRTLOCK_Pos        _UINT16_(12)                                         </span><span class="comment">/* (OSC32KCTRL_XOSC32K) Write Lock Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_WRTLOCK_Msk        (_UINT16_(0x1) &lt;&lt; OSC32KCTRL_XOSC32K_WRTLOCK_Pos)    </span><span class="comment">/* (OSC32KCTRL_XOSC32K) Write Lock Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_WRTLOCK(value)     (OSC32KCTRL_XOSC32K_WRTLOCK_Msk &amp; (_UINT16_(value) &lt;&lt; OSC32KCTRL_XOSC32K_WRTLOCK_Pos)) </span><span class="comment">/* Assigment of value for WRTLOCK in the OSC32KCTRL_XOSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_Msk                _UINT16_(0x17DE)                                     </span><span class="comment">/* (OSC32KCTRL_XOSC32K) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* -------- OSC32KCTRL_CFDCTRL : (OSC32KCTRL Offset: 0x16) (R/W 8) Clock Failure Detector Control -------- */</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_RESETVALUE         _UINT8_(0x00)                                        </span><span class="comment">/*  (OSC32KCTRL_CFDCTRL) Clock Failure Detector Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_CFDEN_Pos          _UINT8_(0)                                           </span><span class="comment">/* (OSC32KCTRL_CFDCTRL) Clock Failure Detector Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_CFDEN_Msk          (_UINT8_(0x1) &lt;&lt; OSC32KCTRL_CFDCTRL_CFDEN_Pos)       </span><span class="comment">/* (OSC32KCTRL_CFDCTRL) Clock Failure Detector Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_CFDEN(value)       (OSC32KCTRL_CFDCTRL_CFDEN_Msk &amp; (_UINT8_(value) &lt;&lt; OSC32KCTRL_CFDCTRL_CFDEN_Pos)) </span><span class="comment">/* Assigment of value for CFDEN in the OSC32KCTRL_CFDCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_SWBACK_Pos         _UINT8_(1)                                           </span><span class="comment">/* (OSC32KCTRL_CFDCTRL) Clock Switch Back Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_SWBACK_Msk         (_UINT8_(0x1) &lt;&lt; OSC32KCTRL_CFDCTRL_SWBACK_Pos)      </span><span class="comment">/* (OSC32KCTRL_CFDCTRL) Clock Switch Back Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_SWBACK(value)      (OSC32KCTRL_CFDCTRL_SWBACK_Msk &amp; (_UINT8_(value) &lt;&lt; OSC32KCTRL_CFDCTRL_SWBACK_Pos)) </span><span class="comment">/* Assigment of value for SWBACK in the OSC32KCTRL_CFDCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_CFDPRESC_Pos       _UINT8_(2)                                           </span><span class="comment">/* (OSC32KCTRL_CFDCTRL) Clock Failure Detector Prescaler Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_CFDPRESC_Msk       (_UINT8_(0x1) &lt;&lt; OSC32KCTRL_CFDCTRL_CFDPRESC_Pos)    </span><span class="comment">/* (OSC32KCTRL_CFDCTRL) Clock Failure Detector Prescaler Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_CFDPRESC(value)    (OSC32KCTRL_CFDCTRL_CFDPRESC_Msk &amp; (_UINT8_(value) &lt;&lt; OSC32KCTRL_CFDCTRL_CFDPRESC_Pos)) </span><span class="comment">/* Assigment of value for CFDPRESC in the OSC32KCTRL_CFDCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_Msk                _UINT8_(0x07)                                        </span><span class="comment">/* (OSC32KCTRL_CFDCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/* -------- OSC32KCTRL_EVCTRL : (OSC32KCTRL Offset: 0x17) (R/W 8) Event Control -------- */</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define OSC32KCTRL_EVCTRL_RESETVALUE          _UINT8_(0x00)                                        </span><span class="comment">/*  (OSC32KCTRL_EVCTRL) Event Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define OSC32KCTRL_EVCTRL_CFDEO_Pos           _UINT8_(0)                                           </span><span class="comment">/* (OSC32KCTRL_EVCTRL) Clock Failure Detector Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define OSC32KCTRL_EVCTRL_CFDEO_Msk           (_UINT8_(0x1) &lt;&lt; OSC32KCTRL_EVCTRL_CFDEO_Pos)        </span><span class="comment">/* (OSC32KCTRL_EVCTRL) Clock Failure Detector Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define OSC32KCTRL_EVCTRL_CFDEO(value)        (OSC32KCTRL_EVCTRL_CFDEO_Msk &amp; (_UINT8_(value) &lt;&lt; OSC32KCTRL_EVCTRL_CFDEO_Pos)) </span><span class="comment">/* Assigment of value for CFDEO in the OSC32KCTRL_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define OSC32KCTRL_EVCTRL_Msk                 _UINT8_(0x01)                                        </span><span class="comment">/* (OSC32KCTRL_EVCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* -------- OSC32KCTRL_OSC32K : (OSC32KCTRL Offset: 0x18) (R/W 32) 32kHz Internal Oscillator (OSC32K) Control -------- */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_RESETVALUE          _UINT32_(0x3F0080)                                   </span><span class="comment">/*  (OSC32KCTRL_OSC32K) 32kHz Internal Oscillator (OSC32K) Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_ENABLE_Pos          _UINT32_(1)                                          </span><span class="comment">/* (OSC32KCTRL_OSC32K) Oscillator Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_ENABLE_Msk          (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_OSC32K_ENABLE_Pos)      </span><span class="comment">/* (OSC32KCTRL_OSC32K) Oscillator Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_ENABLE(value)       (OSC32KCTRL_OSC32K_ENABLE_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_OSC32K_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the OSC32KCTRL_OSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_EN32K_Pos           _UINT32_(2)                                          </span><span class="comment">/* (OSC32KCTRL_OSC32K) 32kHz Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_EN32K_Msk           (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_OSC32K_EN32K_Pos)       </span><span class="comment">/* (OSC32KCTRL_OSC32K) 32kHz Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_EN32K(value)        (OSC32KCTRL_OSC32K_EN32K_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_OSC32K_EN32K_Pos)) </span><span class="comment">/* Assigment of value for EN32K in the OSC32KCTRL_OSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_EN1K_Pos            _UINT32_(3)                                          </span><span class="comment">/* (OSC32KCTRL_OSC32K) 1kHz Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_EN1K_Msk            (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_OSC32K_EN1K_Pos)        </span><span class="comment">/* (OSC32KCTRL_OSC32K) 1kHz Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_EN1K(value)         (OSC32KCTRL_OSC32K_EN1K_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_OSC32K_EN1K_Pos)) </span><span class="comment">/* Assigment of value for EN1K in the OSC32KCTRL_OSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_RUNSTDBY_Pos        _UINT32_(6)                                          </span><span class="comment">/* (OSC32KCTRL_OSC32K) Run in Standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_RUNSTDBY_Msk        (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_OSC32K_RUNSTDBY_Pos)    </span><span class="comment">/* (OSC32KCTRL_OSC32K) Run in Standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_RUNSTDBY(value)     (OSC32KCTRL_OSC32K_RUNSTDBY_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_OSC32K_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the OSC32KCTRL_OSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_ONDEMAND_Pos        _UINT32_(7)                                          </span><span class="comment">/* (OSC32KCTRL_OSC32K) On Demand Control Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_ONDEMAND_Msk        (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_OSC32K_ONDEMAND_Pos)    </span><span class="comment">/* (OSC32KCTRL_OSC32K) On Demand Control Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_ONDEMAND(value)     (OSC32KCTRL_OSC32K_ONDEMAND_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_OSC32K_ONDEMAND_Pos)) </span><span class="comment">/* Assigment of value for ONDEMAND in the OSC32KCTRL_OSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_Pos         _UINT32_(8)                                          </span><span class="comment">/* (OSC32KCTRL_OSC32K) Oscillator Start-Up Time Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_Msk         (_UINT32_(0x7) &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos)     </span><span class="comment">/* (OSC32KCTRL_OSC32K) Oscillator Start-Up Time Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP(value)      (OSC32KCTRL_OSC32K_STARTUP_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos)) </span><span class="comment">/* Assigment of value for STARTUP in the OSC32KCTRL_OSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_OSC32K_STARTUP_CYCLE3_Val _UINT32_(0x0)                                        </span><span class="comment">/* (OSC32KCTRL_OSC32K) 0.092 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_OSC32K_STARTUP_CYCLE4_Val _UINT32_(0x1)                                        </span><span class="comment">/* (OSC32KCTRL_OSC32K) 0.122 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_OSC32K_STARTUP_CYCLE6_Val _UINT32_(0x2)                                        </span><span class="comment">/* (OSC32KCTRL_OSC32K) 0.183 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_OSC32K_STARTUP_CYCLE10_Val _UINT32_(0x3)                                        </span><span class="comment">/* (OSC32KCTRL_OSC32K) 0.305 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_OSC32K_STARTUP_CYCLE18_Val _UINT32_(0x4)                                        </span><span class="comment">/* (OSC32KCTRL_OSC32K) 0.549 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_OSC32K_STARTUP_CYCLE34_Val _UINT32_(0x5)                                        </span><span class="comment">/* (OSC32KCTRL_OSC32K) 1.038 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_OSC32K_STARTUP_CYCLE66_Val _UINT32_(0x6)                                        </span><span class="comment">/* (OSC32KCTRL_OSC32K) 2.014 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define   OSC32KCTRL_OSC32K_STARTUP_CYCLE130_Val _UINT32_(0x7)                                        </span><span class="comment">/* (OSC32KCTRL_OSC32K) 3.967 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_CYCLE3      (OSC32KCTRL_OSC32K_STARTUP_CYCLE3_Val &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_OSC32K) 0.092 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_CYCLE4      (OSC32KCTRL_OSC32K_STARTUP_CYCLE4_Val &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_OSC32K) 0.122 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_CYCLE6      (OSC32KCTRL_OSC32K_STARTUP_CYCLE6_Val &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_OSC32K) 0.183 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_CYCLE10     (OSC32KCTRL_OSC32K_STARTUP_CYCLE10_Val &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_OSC32K) 0.305 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_CYCLE18     (OSC32KCTRL_OSC32K_STARTUP_CYCLE18_Val &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_OSC32K) 0.549 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_CYCLE34     (OSC32KCTRL_OSC32K_STARTUP_CYCLE34_Val &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_OSC32K) 1.038 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_CYCLE66     (OSC32KCTRL_OSC32K_STARTUP_CYCLE66_Val &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_OSC32K) 2.014 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_STARTUP_CYCLE130    (OSC32KCTRL_OSC32K_STARTUP_CYCLE130_Val &lt;&lt; OSC32KCTRL_OSC32K_STARTUP_Pos) </span><span class="comment">/* (OSC32KCTRL_OSC32K) 3.967 ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_WRTLOCK_Pos         _UINT32_(12)                                         </span><span class="comment">/* (OSC32KCTRL_OSC32K) Write Lock Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_WRTLOCK_Msk         (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_OSC32K_WRTLOCK_Pos)     </span><span class="comment">/* (OSC32KCTRL_OSC32K) Write Lock Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_WRTLOCK(value)      (OSC32KCTRL_OSC32K_WRTLOCK_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_OSC32K_WRTLOCK_Pos)) </span><span class="comment">/* Assigment of value for WRTLOCK in the OSC32KCTRL_OSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_CALIB_Pos           _UINT32_(16)                                         </span><span class="comment">/* (OSC32KCTRL_OSC32K) Oscillator Calibration Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_CALIB_Msk           (_UINT32_(0x7F) &lt;&lt; OSC32KCTRL_OSC32K_CALIB_Pos)      </span><span class="comment">/* (OSC32KCTRL_OSC32K) Oscillator Calibration Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_CALIB(value)        (OSC32KCTRL_OSC32K_CALIB_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_OSC32K_CALIB_Pos)) </span><span class="comment">/* Assigment of value for CALIB in the OSC32KCTRL_OSC32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_Msk                 _UINT32_(0x007F17CE)                                 </span><span class="comment">/* (OSC32KCTRL_OSC32K) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* -------- OSC32KCTRL_OSCULP32K : (OSC32KCTRL Offset: 0x1C) (R/W 32) 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control -------- */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_CALIB_Pos        _UINT32_(8)                                          </span><span class="comment">/* (OSC32KCTRL_OSCULP32K) Oscillator Calibration Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_CALIB_Msk        (_UINT32_(0x1F) &lt;&lt; OSC32KCTRL_OSCULP32K_CALIB_Pos)   </span><span class="comment">/* (OSC32KCTRL_OSCULP32K) Oscillator Calibration Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_CALIB(value)     (OSC32KCTRL_OSCULP32K_CALIB_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_OSCULP32K_CALIB_Pos)) </span><span class="comment">/* Assigment of value for CALIB in the OSC32KCTRL_OSCULP32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_WRTLOCK_Pos      _UINT32_(15)                                         </span><span class="comment">/* (OSC32KCTRL_OSCULP32K) Write Lock Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_WRTLOCK_Msk      (_UINT32_(0x1) &lt;&lt; OSC32KCTRL_OSCULP32K_WRTLOCK_Pos)  </span><span class="comment">/* (OSC32KCTRL_OSCULP32K) Write Lock Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_WRTLOCK(value)   (OSC32KCTRL_OSCULP32K_WRTLOCK_Msk &amp; (_UINT32_(value) &lt;&lt; OSC32KCTRL_OSCULP32K_WRTLOCK_Pos)) </span><span class="comment">/* Assigment of value for WRTLOCK in the OSC32KCTRL_OSCULP32K register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_Msk              _UINT32_(0x00009F00)                                 </span><span class="comment">/* (OSC32KCTRL_OSCULP32K) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENCLR_REG_OFST   _UINT32_(0x00)      </span><span class="comment">/* (OSC32KCTRL_INTENCLR) Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTENSET_REG_OFST   _UINT32_(0x04)      </span><span class="comment">/* (OSC32KCTRL_INTENSET) Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define OSC32KCTRL_INTFLAG_REG_OFST    _UINT32_(0x08)      </span><span class="comment">/* (OSC32KCTRL_INTFLAG) Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define OSC32KCTRL_STATUS_REG_OFST     _UINT32_(0x0C)      </span><span class="comment">/* (OSC32KCTRL_STATUS) Power and Clocks Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define OSC32KCTRL_RTCCTRL_REG_OFST    _UINT32_(0x10)      </span><span class="comment">/* (OSC32KCTRL_RTCCTRL) Clock selection Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define OSC32KCTRL_XOSC32K_REG_OFST    _UINT32_(0x14)      </span><span class="comment">/* (OSC32KCTRL_XOSC32K) 32kHz External Crystal Oscillator (XOSC32K) Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define OSC32KCTRL_CFDCTRL_REG_OFST    _UINT32_(0x16)      </span><span class="comment">/* (OSC32KCTRL_CFDCTRL) Clock Failure Detector Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define OSC32KCTRL_EVCTRL_REG_OFST     _UINT32_(0x17)      </span><span class="comment">/* (OSC32KCTRL_EVCTRL) Event Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSC32K_REG_OFST     _UINT32_(0x18)      </span><span class="comment">/* (OSC32KCTRL_OSC32K) 32kHz Internal Oscillator (OSC32K) Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define OSC32KCTRL_OSCULP32K_REG_OFST  _UINT32_(0x1C)      </span><span class="comment">/* (OSC32KCTRL_OSCULP32K) 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structosc32kctrl__registers__t.html">  253</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;{  <span class="comment">/* 32k Oscillators Control */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="structosc32kctrl__registers__t.html#a0a4da08a45a685232d17e9d05cee98b0">  255</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structosc32kctrl__registers__t.html#a0a4da08a45a685232d17e9d05cee98b0">OSC32KCTRL_INTENCLR</a>; </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="structosc32kctrl__registers__t.html#a04d2725fa187ce3815fe3110359593e8">  256</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structosc32kctrl__registers__t.html#a04d2725fa187ce3815fe3110359593e8">OSC32KCTRL_INTENSET</a>; </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="structosc32kctrl__registers__t.html#a7a20cbe9a6349a740e722eb8bf7b11b6">  257</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structosc32kctrl__registers__t.html#a7a20cbe9a6349a740e722eb8bf7b11b6">OSC32KCTRL_INTFLAG</a>; </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structosc32kctrl__registers__t.html#a38d0bcb0fc448e5595e41213582be426">  258</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structosc32kctrl__registers__t.html#a38d0bcb0fc448e5595e41213582be426">OSC32KCTRL_STATUS</a>;  </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structosc32kctrl__registers__t.html#a5a1264d5a95957d807424dbfcf62acbb">  259</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structosc32kctrl__registers__t.html#a5a1264d5a95957d807424dbfcf62acbb">OSC32KCTRL_RTCCTRL</a>; </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="structosc32kctrl__registers__t.html#a9402987a19fa958d7eb9fcb5cc641617">  260</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structosc32kctrl__registers__t.html#a9402987a19fa958d7eb9fcb5cc641617">OSC32KCTRL_XOSC32K</a>; </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structosc32kctrl__registers__t.html#a53773b7456c0f24bf8a40288c5ce7b67">  261</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structosc32kctrl__registers__t.html#a53773b7456c0f24bf8a40288c5ce7b67">OSC32KCTRL_CFDCTRL</a>; </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structosc32kctrl__registers__t.html#a22d59ebb39db5b2f29623b5cdf9cbe2d">  262</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structosc32kctrl__registers__t.html#a22d59ebb39db5b2f29623b5cdf9cbe2d">OSC32KCTRL_EVCTRL</a>;  </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structosc32kctrl__registers__t.html#a57545a6002a47b6d1c78e0c50caacc59">  263</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structosc32kctrl__registers__t.html#a57545a6002a47b6d1c78e0c50caacc59">OSC32KCTRL_OSC32K</a>;  </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structosc32kctrl__registers__t.html#ab8b9dd6a9f94aa68c339ddc1dc2bf0ed">  264</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structosc32kctrl__registers__t.html#ab8b9dd6a9f94aa68c339ddc1dc2bf0ed">OSC32KCTRL_OSCULP32K</a>; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;} <a class="code" href="structosc32kctrl__registers__t.html">osc32kctrl_registers_t</a>;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_OSC32KCTRL_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructosc32kctrl__registers__t_html"><div class="ttname"><a href="structosc32kctrl__registers__t.html">osc32kctrl_registers_t</a></div><div class="ttdoc">OSC32KCTRL register API structure.</div><div class="ttdef"><b>Definition:</b> osc32kctrl.h:254</div></div>
<div class="ttc" id="astructosc32kctrl__registers__t_html_a04d2725fa187ce3815fe3110359593e8"><div class="ttname"><a href="structosc32kctrl__registers__t.html#a04d2725fa187ce3815fe3110359593e8">osc32kctrl_registers_t::OSC32KCTRL_INTENSET</a></div><div class="ttdeci">__IO uint32_t OSC32KCTRL_INTENSET</div><div class="ttdef"><b>Definition:</b> osc32kctrl.h:256</div></div>
<div class="ttc" id="astructosc32kctrl__registers__t_html_a0a4da08a45a685232d17e9d05cee98b0"><div class="ttname"><a href="structosc32kctrl__registers__t.html#a0a4da08a45a685232d17e9d05cee98b0">osc32kctrl_registers_t::OSC32KCTRL_INTENCLR</a></div><div class="ttdeci">__IO uint32_t OSC32KCTRL_INTENCLR</div><div class="ttdef"><b>Definition:</b> osc32kctrl.h:255</div></div>
<div class="ttc" id="astructosc32kctrl__registers__t_html_a22d59ebb39db5b2f29623b5cdf9cbe2d"><div class="ttname"><a href="structosc32kctrl__registers__t.html#a22d59ebb39db5b2f29623b5cdf9cbe2d">osc32kctrl_registers_t::OSC32KCTRL_EVCTRL</a></div><div class="ttdeci">__IO uint8_t OSC32KCTRL_EVCTRL</div><div class="ttdef"><b>Definition:</b> osc32kctrl.h:262</div></div>
<div class="ttc" id="astructosc32kctrl__registers__t_html_a38d0bcb0fc448e5595e41213582be426"><div class="ttname"><a href="structosc32kctrl__registers__t.html#a38d0bcb0fc448e5595e41213582be426">osc32kctrl_registers_t::OSC32KCTRL_STATUS</a></div><div class="ttdeci">__I uint32_t OSC32KCTRL_STATUS</div><div class="ttdef"><b>Definition:</b> osc32kctrl.h:258</div></div>
<div class="ttc" id="astructosc32kctrl__registers__t_html_a53773b7456c0f24bf8a40288c5ce7b67"><div class="ttname"><a href="structosc32kctrl__registers__t.html#a53773b7456c0f24bf8a40288c5ce7b67">osc32kctrl_registers_t::OSC32KCTRL_CFDCTRL</a></div><div class="ttdeci">__IO uint8_t OSC32KCTRL_CFDCTRL</div><div class="ttdef"><b>Definition:</b> osc32kctrl.h:261</div></div>
<div class="ttc" id="astructosc32kctrl__registers__t_html_a57545a6002a47b6d1c78e0c50caacc59"><div class="ttname"><a href="structosc32kctrl__registers__t.html#a57545a6002a47b6d1c78e0c50caacc59">osc32kctrl_registers_t::OSC32KCTRL_OSC32K</a></div><div class="ttdeci">__IO uint32_t OSC32KCTRL_OSC32K</div><div class="ttdef"><b>Definition:</b> osc32kctrl.h:263</div></div>
<div class="ttc" id="astructosc32kctrl__registers__t_html_a5a1264d5a95957d807424dbfcf62acbb"><div class="ttname"><a href="structosc32kctrl__registers__t.html#a5a1264d5a95957d807424dbfcf62acbb">osc32kctrl_registers_t::OSC32KCTRL_RTCCTRL</a></div><div class="ttdeci">__IO uint32_t OSC32KCTRL_RTCCTRL</div><div class="ttdef"><b>Definition:</b> osc32kctrl.h:259</div></div>
<div class="ttc" id="astructosc32kctrl__registers__t_html_a7a20cbe9a6349a740e722eb8bf7b11b6"><div class="ttname"><a href="structosc32kctrl__registers__t.html#a7a20cbe9a6349a740e722eb8bf7b11b6">osc32kctrl_registers_t::OSC32KCTRL_INTFLAG</a></div><div class="ttdeci">__IO uint32_t OSC32KCTRL_INTFLAG</div><div class="ttdef"><b>Definition:</b> osc32kctrl.h:257</div></div>
<div class="ttc" id="astructosc32kctrl__registers__t_html_a9402987a19fa958d7eb9fcb5cc641617"><div class="ttname"><a href="structosc32kctrl__registers__t.html#a9402987a19fa958d7eb9fcb5cc641617">osc32kctrl_registers_t::OSC32KCTRL_XOSC32K</a></div><div class="ttdeci">__IO uint16_t OSC32KCTRL_XOSC32K</div><div class="ttdef"><b>Definition:</b> osc32kctrl.h:260</div></div>
<div class="ttc" id="astructosc32kctrl__registers__t_html_ab8b9dd6a9f94aa68c339ddc1dc2bf0ed"><div class="ttname"><a href="structosc32kctrl__registers__t.html#ab8b9dd6a9f94aa68c339ddc1dc2bf0ed">osc32kctrl_registers_t::OSC32KCTRL_OSCULP32K</a></div><div class="ttdeci">__IO uint32_t OSC32KCTRL_OSCULP32K</div><div class="ttdef"><b>Definition:</b> osc32kctrl.h:264</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>osc32kctrl.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
