

================================================================
== Vitis HLS Report for 'quantl'
================================================================
* Date:           Wed Aug  6 20:17:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.541 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       62|       64|  0.496 us|  0.512 us|   62|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- quantl_label9  |       60|       61|         2|          -|          -|    30|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     140|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     1|        0|       2|    -|
|Memory               |        0|     -|       32|      35|    -|
|Multiplexer          |        -|     -|        -|      62|    -|
|Register             |        -|     -|       74|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      106|     239|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_15ns_15ns_30_1_1_U48  |mul_15ns_15ns_30_1_1  |        0|   1|  0|   2|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   1|  0|   2|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |decis_levl_U     |quantl_decis_levl_ROM_AUTO_1R     |        0|  16|  17|    0|    30|   15|     1|          450|
    |quant26bt_neg_U  |quantl_quant26bt_neg_ROM_AUTO_1R  |        0|   8|   9|    0|    31|    6|     1|          186|
    |quant26bt_pos_U  |quantl_quant26bt_pos_ROM_AUTO_1R  |        0|   8|   9|    0|    31|    6|     1|          186|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                  |        0|  32|  35|    0|    92|   27|     3|          822|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln493_fu_154_p2   |         +|   0|  0|  12|           5|           1|
    |m_fu_122_p2           |         -|   0|  0|  39|           1|          32|
    |icmp_ln493_fu_148_p2  |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln496_fu_188_p2  |      icmp|   0|  0|  39|          32|          32|
    |m_2_fu_128_p3         |    select|   0|  0|  32|           1|          32|
    |ril_2_fu_203_p3       |    select|   0|  0|   6|           1|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 140|          45|         106|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  26|          5|    1|          5|
    |ap_phi_mux_mil_02_phi_fu_107_p4  |   9|          2|    5|         10|
    |ap_return                        |   9|          2|    6|         12|
    |mil_02_reg_103                   |   9|          2|    5|         10|
    |mil_fu_48                        |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  62|         13|   22|         47|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln493_reg_239   |   5|   0|    5|          0|
    |ap_CS_fsm           |   4|   0|    4|          0|
    |ap_return_preg      |   6|   0|    6|          0|
    |icmp_ln493_reg_235  |   1|   0|    1|          0|
    |m_2_reg_222         |  32|   0|   32|          0|
    |mil_02_reg_103      |   5|   0|    5|          0|
    |mil_fu_48           |   5|   0|    5|          0|
    |tmp_reg_217         |   1|   0|    1|          0|
    |zext_ln493_reg_227  |  15|   0|   30|         15|
    +--------------------+----+----+-----+-----------+
    |Total               |  74|   0|   89|         15|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_return  |  out|    6|  ap_ctrl_hs|        quantl|  return value|
|el         |   in|   32|     ap_none|            el|        scalar|
|detl       |   in|   15|     ap_none|          detl|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mil = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:485]   --->   Operation 5 'alloca' 'mil' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 6 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%detl_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %detl" [data/benchmarks/adpcm/adpcm.c:231->data/benchmarks/adpcm/adpcm.c:489]   --->   Operation 7 'read' 'detl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%el_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %el" [data/benchmarks/adpcm/adpcm.c:231->data/benchmarks/adpcm/adpcm.c:489]   --->   Operation 8 'read' 'el_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %el_read, i32 31" [data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:489]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.88ns)   --->   "%m = sub i32 0, i32 %el_read" [data/benchmarks/adpcm/adpcm.c:236->data/benchmarks/adpcm/adpcm.c:489]   --->   Operation 10 'sub' 'm' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.22ns)   --->   "%m_2 = select i1 %tmp, i32 %m, i32 %el_read" [data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:489]   --->   Operation 11 'select' 'm_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i15 %detl_read" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 12 'zext' 'zext_ln493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln485 = store i5 0, i5 %mil" [data/benchmarks/adpcm/adpcm.c:485]   --->   Operation 13 'store' 'store_ln485' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln493 = br void %for.body" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 14 'br' 'br_ln493' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mil_1 = load i5 %mil" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 15 'load' 'mil_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.70ns)   --->   "%icmp_ln493 = icmp_eq  i5 %mil_1, i5 30" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 16 'icmp' 'icmp_ln493' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln493 = add i5 %mil_1, i5 1" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 17 'add' 'add_ln493' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln493 = br i1 %icmp_ln493, void %for.body.split, void %for.end_ifconv" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 18 'br' 'br_ln493' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln493_1 = zext i5 %mil_1" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 19 'zext' 'zext_ln493_1' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%decis_levl_addr = getelementptr i15 %decis_levl, i64 0, i64 %zext_ln493_1" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 20 'getelementptr' 'decis_levl_addr' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.68ns)   --->   "%decis_levl_load = load i5 %decis_levl_addr" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 21 'load' 'decis_levl_load' <Predicate = (!icmp_ln493)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 30> <ROM>

State 3 <SV = 2> <Delay = 4.54>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln494 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [data/benchmarks/adpcm/adpcm.c:494]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln494' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/adpcm/adpcm.c:498]   --->   Operation 23 'specloopname' 'specloopname_ln498' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.68ns)   --->   "%decis_levl_load = load i5 %decis_levl_addr" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 24 'load' 'decis_levl_load' <Predicate = (!icmp_ln493)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 30> <ROM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln495 = zext i15 %decis_levl_load" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 25 'zext' 'zext_ln495' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.92ns)   --->   "%mul_ln495 = mul i30 %zext_ln495, i30 %zext_ln493" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 26 'mul' 'mul_ln495' <Predicate = (!icmp_ln493)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%decis = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln495, i32 15, i32 29" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 27 'partselect' 'decis' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i15 %decis" [data/benchmarks/adpcm/adpcm.c:486]   --->   Operation 28 'zext' 'zext_ln486' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln496 = icmp_slt  i32 %zext_ln486, i32 %m_2" [data/benchmarks/adpcm/adpcm.c:496]   --->   Operation 29 'icmp' 'icmp_ln496' <Predicate = (!icmp_ln493)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln496 = br i1 %icmp_ln496, void %for.end_ifconv, void %for.inc" [data/benchmarks/adpcm/adpcm.c:496]   --->   Operation 30 'br' 'br_ln496' <Predicate = (!icmp_ln493)> <Delay = 0.38>
ST_3 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln485 = store i5 %add_ln493, i5 %mil" [data/benchmarks/adpcm/adpcm.c:485]   --->   Operation 31 'store' 'store_ln485' <Predicate = (!icmp_ln493 & icmp_ln496)> <Delay = 0.38>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln493 = br void %for.body" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 32 'br' 'br_ln493' <Predicate = (!icmp_ln493 & icmp_ln496)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%mil_02 = phi i5 %mil_1, void %for.body.split, i5 30, void %for.body"   --->   Operation 33 'phi' 'mil_02' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i5 %mil_02" [data/benchmarks/adpcm/adpcm.c:502]   --->   Operation 34 'zext' 'zext_ln502' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%quant26bt_pos_addr = getelementptr i6 %quant26bt_pos, i64 0, i64 %zext_ln502" [data/benchmarks/adpcm/adpcm.c:502]   --->   Operation 35 'getelementptr' 'quant26bt_pos_addr' <Predicate = (!icmp_ln496 & !tmp) | (icmp_ln493 & !tmp)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.66ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [data/benchmarks/adpcm/adpcm.c:502]   --->   Operation 36 'load' 'ril' <Predicate = (!icmp_ln496 & !tmp) | (icmp_ln493 & !tmp)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%quant26bt_neg_addr = getelementptr i6 %quant26bt_neg, i64 0, i64 %zext_ln502" [data/benchmarks/adpcm/adpcm.c:504]   --->   Operation 37 'getelementptr' 'quant26bt_neg_addr' <Predicate = (!icmp_ln496 & tmp) | (icmp_ln493 & tmp)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.66ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [data/benchmarks/adpcm/adpcm.c:504]   --->   Operation 38 'load' 'ril_1' <Predicate = (!icmp_ln496 & tmp) | (icmp_ln493 & tmp)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>

State 4 <SV = 3> <Delay = 0.96>
ST_4 : Operation 39 [1/2] (0.66ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [data/benchmarks/adpcm/adpcm.c:502]   --->   Operation 39 'load' 'ril' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_4 : Operation 40 [1/2] (0.66ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [data/benchmarks/adpcm/adpcm.c:504]   --->   Operation 40 'load' 'ril_1' <Predicate = (tmp)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_4 : Operation 41 [1/1] (0.29ns)   --->   "%ril_2 = select i1 %tmp, i6 %ril_1, i6 %ril" [data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:489]   --->   Operation 41 'select' 'ril_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln505 = ret i6 %ril_2" [data/benchmarks/adpcm/adpcm.c:505]   --->   Operation 42 'ret' 'ret_ln505' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ el]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ detl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ decis_levl]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_pos]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_neg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mil                     (alloca           ) [ 01110]
specpipeline_ln20       (specpipeline     ) [ 00000]
detl_read               (read             ) [ 00000]
el_read                 (read             ) [ 00000]
tmp                     (bitselect        ) [ 00111]
m                       (sub              ) [ 00000]
m_2                     (select           ) [ 00110]
zext_ln493              (zext             ) [ 00110]
store_ln485             (store            ) [ 00000]
br_ln493                (br               ) [ 00000]
mil_1                   (load             ) [ 00110]
icmp_ln493              (icmp             ) [ 00110]
add_ln493               (add              ) [ 00010]
br_ln493                (br               ) [ 00110]
zext_ln493_1            (zext             ) [ 00000]
decis_levl_addr         (getelementptr    ) [ 00010]
speclooptripcount_ln494 (speclooptripcount) [ 00000]
specloopname_ln498      (specloopname     ) [ 00000]
decis_levl_load         (load             ) [ 00000]
zext_ln495              (zext             ) [ 00000]
mul_ln495               (mul              ) [ 00000]
decis                   (partselect       ) [ 00000]
zext_ln486              (zext             ) [ 00000]
icmp_ln496              (icmp             ) [ 00110]
br_ln496                (br               ) [ 00000]
store_ln485             (store            ) [ 00000]
br_ln493                (br               ) [ 00000]
mil_02                  (phi              ) [ 00010]
zext_ln502              (zext             ) [ 00000]
quant26bt_pos_addr      (getelementptr    ) [ 00001]
quant26bt_neg_addr      (getelementptr    ) [ 00001]
ril                     (load             ) [ 00000]
ril_1                   (load             ) [ 00000]
ril_2                   (select           ) [ 00000]
ret_ln505               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="el">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="el"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="detl">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detl"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="decis_levl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decis_levl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="quant26bt_pos">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_pos"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="quant26bt_neg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_neg"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="mil_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mil/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="detl_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="15" slack="0"/>
<pin id="54" dir="0" index="1" bw="15" slack="0"/>
<pin id="55" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="detl_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="el_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="el_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="decis_levl_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="15" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decis_levl_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="0"/>
<pin id="73" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="decis_levl_load/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="quant26bt_pos_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="quant26bt_pos_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ril/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="quant26bt_neg_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="quant26bt_neg_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ril_1/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="mil_02_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="1"/>
<pin id="105" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mil_02 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="mil_02_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="2" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mil_02/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="m_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="m_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln493_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="15" slack="0"/>
<pin id="138" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln493/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln485_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln485/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="mil_1_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="1"/>
<pin id="147" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mil_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln493_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="5" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln493/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln493_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln493/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln493_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln493_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln495_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="15" slack="0"/>
<pin id="167" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln495/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="mul_ln495_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="15" slack="0"/>
<pin id="171" dir="0" index="1" bw="15" slack="2"/>
<pin id="172" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln495/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="decis_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="0"/>
<pin id="176" dir="0" index="1" bw="30" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="0" index="3" bw="6" slack="0"/>
<pin id="179" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="decis/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln486_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="15" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln496_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln496/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln485_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="1"/>
<pin id="195" dir="0" index="1" bw="5" slack="2"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln485/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln502_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="ril_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="3"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ril_2/4 "/>
</bind>
</comp>

<comp id="210" class="1005" name="mil_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="mil "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="2"/>
<pin id="219" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="222" class="1005" name="m_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="zext_ln493_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="30" slack="2"/>
<pin id="229" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln493 "/>
</bind>
</comp>

<comp id="235" class="1005" name="icmp_ln493_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln493 "/>
</bind>
</comp>

<comp id="239" class="1005" name="add_ln493_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="1"/>
<pin id="241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln493 "/>
</bind>
</comp>

<comp id="244" class="1005" name="decis_levl_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="1"/>
<pin id="246" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="decis_levl_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="quant26bt_pos_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="quant26bt_pos_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="quant26bt_neg_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="1"/>
<pin id="259" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="quant26bt_neg_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="58" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="58" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="114" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="122" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="58" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="52" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="145" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="168"><net_src comp="71" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="169" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="107" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="208"><net_src comp="97" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="84" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="48" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="220"><net_src comp="114" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="225"><net_src comp="128" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="230"><net_src comp="136" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="238"><net_src comp="148" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="154" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="247"><net_src comp="64" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="255"><net_src comp="77" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="260"><net_src comp="90" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: decis_levl | {}
	Port: quant26bt_pos | {}
	Port: quant26bt_neg | {}
 - Input state : 
	Port: quantl : el | {1 }
	Port: quantl : detl | {1 }
	Port: quantl : decis_levl | {2 3 }
	Port: quantl : quant26bt_pos | {3 4 }
	Port: quantl : quant26bt_neg | {3 4 }
  - Chain level:
	State 1
		m_2 : 1
		store_ln485 : 1
	State 2
		icmp_ln493 : 1
		add_ln493 : 1
		br_ln493 : 2
		zext_ln493_1 : 1
		decis_levl_addr : 2
		decis_levl_load : 3
	State 3
		zext_ln495 : 1
		mul_ln495 : 2
		decis : 3
		zext_ln486 : 4
		icmp_ln496 : 5
		br_ln496 : 6
		mil_02 : 7
		zext_ln502 : 8
		quant26bt_pos_addr : 9
		ril : 10
		quant26bt_neg_addr : 9
		ril_1 : 10
	State 4
		ril_2 : 1
		ret_ln505 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln493_fu_148  |    0    |    0    |    12   |
|          |   icmp_ln496_fu_188  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|    sub   |       m_fu_122       |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|  select  |      m_2_fu_128      |    0    |    0    |    32   |
|          |     ril_2_fu_203     |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|    add   |   add_ln493_fu_154   |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln495_fu_169   |    1    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   | detl_read_read_fu_52 |    0    |    0    |    0    |
|          |  el_read_read_fu_58  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_114      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln493_fu_136  |    0    |    0    |    0    |
|          |  zext_ln493_1_fu_160 |    0    |    0    |    0    |
|   zext   |   zext_ln495_fu_165  |    0    |    0    |    0    |
|          |   zext_ln486_fu_184  |    0    |    0    |    0    |
|          |   zext_ln502_fu_197  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     decis_fu_174     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   142   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln493_reg_239    |    5   |
|  decis_levl_addr_reg_244 |    5   |
|    icmp_ln493_reg_235    |    1   |
|        m_2_reg_222       |   32   |
|      mil_02_reg_103      |    5   |
|        mil_reg_210       |    5   |
|quant26bt_neg_addr_reg_257|    5   |
|quant26bt_pos_addr_reg_252|    5   |
|        tmp_reg_217       |    1   |
|    zext_ln493_reg_227    |   30   |
+--------------------------+--------+
|           Total          |   94   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_84 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_97 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   30   ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   94   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   94   |   169  |
+-----------+--------+--------+--------+--------+
