### üöÄ 100 Days of RTL Challenge
[![100 Days of RTL](https://img.shields.io/badge/Challenge-100%20Days%20of%20RTL-orange)](https://github.com/EswarAdithya011/Verilog-HDL)
![Design Level](https://img.shields.io/badge/Level-Beginner--to--Advanced-blueviolet)
![Modules](https://img.shields.io/badge/RTL%20Modules-100%2B-success)
![License](https://img.shields.io/badge/License-MIT-green)
![Status](https://img.shields.io/badge/Status-Completed-brightgreen)
![FPGA Target](https://img.shields.io/badge/Target-Xilinx%20Vivado%202024.1-blue)
![Device](https://img.shields.io/badge/Device-Nexys%204%20FPGA-lightgrey)
![Language](https://img.shields.io/badge/Language-Verilog%20HDL-yellow)
![EDA Tools](https://img.shields.io/badge/Tools-%20Vivado%202024.1-blue)
![Use-Case](https://img.shields.io/badge/Usecase-Digital%20Design%20%26%20VLSI-orange)


Welcome to my **100 Days RTL Design Challenge** repository!  
This repository contains a comprehensive collection of over 100 Verilog HDL-based digital design implementations ranging from basic gates to advanced system-level modules.

## üìå About the Challenge

This challenge was self-initiated to practice, organize, and master Verilog HDL coding with clean, synthesizable RTL. It includes behavioral, structural, dataflow, and mixed modeling styles, complete with testbenches and simulation support. All projects were coded and simulated using Vivado tool.

## üõ†Ô∏è Tools Used

- Xilinx Vivado 2024.1

---

## üìö Project Categories

- Logic Gates & Combinational Circuits
- Adders, Subtractors & Arithmetic Units
- Comparators & Multipliers
- Encoders, Decoders, MUX/DEMUX
- Flip-Flops & Latches
- Counters (Sync/Async, Up/Down, Johnson, Ring)
- Shift Registers (SISO, SIPO, PISO, PIPO)
- Sequence Generators & FSMs
- Memory Elements (ROM, SRAM, FIFO)
- Clock & Frequency Dividers
- Digital Clocks & Timing Circuits
- Voter Machines, ALUs, FSMs
- Special Circuits (PWM, IIR Filter, Baugh-Wooley, etc.)

---

## üìä Project Table

| No. | Module Name                                               | Module Link |
|-----|------------------------------------------------------------|-------------|
| 1   | AND Gate Behavioral                                        |             |
| 2   | AOI (And-Or-Inverter)                                      |             |
| 3   | CMOS Inverter                                              |             |
| 4   | CMOS NAND Gate                                             |             |
| 5   | CMOS NOR Gate                                              |             |
| 6   | Logic Gates                                                |             |
| 7   | SR Latch Using NAND Gates                                  |             |
| 8   | SR Latch Using NOR Gates                                   |             |
| 9   | Gated D Latch Using NAND Gates                             |             |
| 10  | Gated SR Latch Using NAND Gates                            |             |
| ... | ...                                                        |             |
| 100 | Infinite Impulse Response (IIR) Filter                     |             |

---
