Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --include d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog --include d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/1ffe6048/hdl/src/verilog --include d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl --include d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/AXI_MandelRISC_v1_0/7e2a6a97/src -L blk_mem_gen_v8_2 -L fifo_generator_v12_0 -L proc_common_v4_0 -L axi_lite_ipif_v2_0 -L interrupt_control_v3_0 -L axi_gpio_v2_0 -L xil_defaultlib -L axi_i2s_adi_v1_00_a -L adi_common_v1_00_a -L generic_baseblocks_v2_1 -L axi_data_fifo_v2_1 -L axi_infrastructure_v1_1 -L axi_register_slice_v2_1 -L axi_protocol_converter_v2_1 -L axi_datamover_v5_1 -L axi_sg_v4_03 -L axi_vdma_v6_2 -L axi_crossbar_v2_1 -L proc_sys_reset_v5_0 -L axi_clock_converter_v2_1 -L axi_dwidth_converter_v2_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot system_wrapper_behav --prj D:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.sim/sim_1/behav/system_wrapper.prj xil_defaultlib.system_wrapper xil_defaultlib.glbl 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/mmcme2_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmcme2_drp
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/sim/system_axi_dispctrl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_dispctrl_0_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_1_1/sim/system_axi_dispctrl_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_dispctrl_1_1
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_and
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_latch_and
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_latch_or
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_or
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_command_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_mask_static
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_mask
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel_mask_static
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel_mask
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel_static
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_static
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_mux_enc
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_mux
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_nto1_mux
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-311] analyzing module FIFO_GENERATOR_v12_0_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_top.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axic_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_fifo_gen
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axic_srl_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axic_reg_srl_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_ndeep_srl
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axi_data_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" into library axi_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_axi2vector
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" into library axi_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_axic_srl_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" into library axi_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_vector2axi
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" into library axi_register_slice_v2_1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" into library axi_register_slice_v2_1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axi_register_slice
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_a_axi3_conv
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_axi3_conv
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_axilite_conv
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_r_axi3_conv
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_w_axi3_conv
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b_downsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_decerr_slave
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_simple_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_wrap_cmd
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_incr_cmd
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_cmd_translator
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_b_channel
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_r_channel
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_aw_channel
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_ar_channel
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" into library axi_protocol_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_axi_protocol_converter
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_protocol_converter_0_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/1ffe6048/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector.v" into library axi_vdma_v6_2
INFO: [VRFC 10-311] analyzing module axi_vdma_v6_2_axis_infrastructure_v1_0_util_axis2vector
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/1ffe6048/hdl/src/verilog/axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis.v" into library axi_vdma_v6_2
INFO: [VRFC 10-311] analyzing module axi_vdma_v6_2_axis_infrastructure_v1_0_util_vector2axis
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/1ffe6048/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice.v" into library axi_vdma_v6_2
INFO: [VRFC 10-311] analyzing module axi_vdma_v6_2_axis_register_slice_v1_0_axisc_register_slice
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/1ffe6048/hdl/src/verilog/axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice.v" into library axi_vdma_v6_2
INFO: [VRFC 10-311] analyzing module axi_vdma_v6_2_axis_register_slice_v1_0_axis_register_slice
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/1ffe6048/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer.v" into library axi_vdma_v6_2
INFO: [VRFC 10-311] analyzing module axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_upsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/1ffe6048/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_downsizer.v" into library axi_vdma_v6_2
INFO: [VRFC 10-311] analyzing module axi_vdma_v6_2_axis_dwidth_converter_v1_0_axisc_downsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/1ffe6048/hdl/src/verilog/axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter.v" into library axi_vdma_v6_2
INFO: [VRFC 10-311] analyzing module axi_vdma_v6_2_axis_dwidth_converter_v1_0_axis_dwidth_converter
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/6af9fc13/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_ground_0/sim/system_ground_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_ground_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_arb_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_arb_wr
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_arb_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_arb_rd
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_arb_wr_4
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_arb_rd_4
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_arb_hp2_3
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_arb_hp0_1
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_ssw_hp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_ssw_hp
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_sparse_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_sparse_mem
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_reg_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_reg_map
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_ocm_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_ocm_mem
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_intr_wr_mem
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_intr_rd_mem
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_fmsw_gp
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_regc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_regc
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_ocmc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_ocmc
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_interconnect_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_interconnect_model
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_gen_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_gen_reset
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_gen_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_gen_clock
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_ddrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_ddrc
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_axi_slave
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_axi_master
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_afi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_afi_slave
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/738df366/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_processing_system7_bfm
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_0
WARNING: [VRFC 10-611] empty port in module declaration [d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v:197]
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_vdd_1/sim/system_vdd_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_vdd_1
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_xlconstant_0_2/sim/system_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_0_2
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_addr_arbiter_sasd
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_addr_arbiter
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_addr_decoder
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_arbiter_resp
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_crossbar_sasd
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_crossbar
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_decerr_slave
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_si_transactor
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_splitter.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_splitter
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_wdata_mux
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_wdata_router
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_axi_crossbar
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xbar_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_xbar_1/sim/system_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xbar_1
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/hdl/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1ULZJWI
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_VG7ZLK
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_180AW1Y
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_8TWPTO
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_WNEIF9
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_16UK5X7
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_XHLMRM
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_160OGCC
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_YHEOCF
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_14XJU69
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_RCGVF0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_156Q4UY
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_5VZGPS
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1XMYHY6
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_4XT8PP
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_axi_periph_2
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_AXI_MandelRISC_0_0/src/async_fifo_32x32/sim/async_fifo_32x32.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module async_fifo_32x32
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/AXI_MandelRISC_v1_0/7e2a6a97/hdl/AXI_MandelRISC_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MandelRISC_v1_0_S00_AXI
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/AXI_MandelRISC_v1_0/7e2a6a97/hdl/AXI_MandelRISC_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MandelRISC_v1_0_M00_AXI
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/AXI_MandelRISC_v1_0/7e2a6a97/src/mandelrisc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mandelrisc
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/AXI_MandelRISC_v1_0/7e2a6a97/src/generic_fractal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/AXI_MandelRISC_v1_0/7e2a6a97/src/count_leading_zeroes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_leading_zeroes
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/AXI_MandelRISC_v1_0/7e2a6a97/hdl/AXI_MandelRISC_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MandelRISC_v1_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_AXI_MandelRISC_0_0/sim/system_AXI_MandelRISC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_AXI_MandelRISC_0_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m00_regslice_0/sim/system_m00_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_m00_regslice_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m01_regslice_0/sim/system_m01_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_m01_regslice_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m02_regslice_0/sim/system_m02_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_m02_regslice_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m03_regslice_0/sim/system_m03_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_m03_regslice_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m04_regslice_0/sim/system_m04_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_m04_regslice_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m05_regslice_0/sim/system_m05_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_m05_regslice_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m06_regslice_0/sim/system_m06_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_m06_regslice_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m07_regslice_0/sim/system_m07_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_m07_regslice_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m08_regslice_0/sim/system_m08_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_m08_regslice_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/852f5724/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v" into library axi_clock_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_axic_sync_clock_converter
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/852f5724/hdl/verilog/axi_clock_converter_v2_1_axic_sample_cycle_ratio.v" into library axi_clock_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_axic_sample_cycle_ratio
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/852f5724/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v" into library axi_clock_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_axi_clock_converter
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_a_downsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_b_downsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_r_downsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_w_downsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_axi_downsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_axi4lite_downsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_upsizer.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_axi4lite_upsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_a_upsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_r_upsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_w_upsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_w_upsizer_pktfifo
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_r_upsizer_pktfifo
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_axi_upsizer
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v" into library axi_dwidth_converter_v2_1
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_top
INFO: [VRFC 10-165] Analyzing Verilog file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_auto_us_0/sim/system_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_us_0
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/simulation/blk_mem_gen_v8_2.vhd" into library blk_mem_gen_v8_2
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_pkg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/shft_wrapper.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/shft_ram.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/wr_pf_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/wr_pf_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/rd_pe_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/rd_pe_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/delay.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/bin_cntr.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/clk_x_pntrs_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/logic_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_prim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_extdepth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_top.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/reset_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_prim_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_extdepth_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_extdepth_low_latency.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_top_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/fifo_generator_v12_0_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/bram_sync_reg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/bram_fifo_rstlogic.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/axi_reg_slice.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top_bi_sim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_top.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/family.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/family_support.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/coregen_comp_defs.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/common_types_pkg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/proc_common_pkg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/conv_funs_pkg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/ipif_pkg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/async_fifo_fg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/sync_fifo_fg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/basic_sfifo_fg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/addsub.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/counter_bit.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/counter.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/direct_path_cntr.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/down_counter.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/eval_timer.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/inferred_lut4.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/ipif_steer.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/ipif_steer128.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/ipif_mirror128.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/ld_arith_reg.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/ld_arith_reg2.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/mux_onehot.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/or_bits.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/or_muxcy.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/or_gate.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/or_gate128.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pf_adder_bit.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pf_adder.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pf_counter_bit.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pf_counter.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pf_counter_top.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pf_occ_counter.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pf_occ_counter_top.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pf_dpram_select.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_mask.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl16_fifo.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo2.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo3.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/valid_be.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/or_with_enable_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/muxf_struct_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_i_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/mux_onehot_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/compare_vectors_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/counter_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/or_muxcy_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/or_gate_f.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/soft_reset.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cdc_sync.vhd" into library proc_common_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd" into library axi_lite_ipif_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_0/99913152/hdl/src/vhdl/interrupt_control.vhd" into library interrupt_control_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/43515676/hdl/src/vhdl/gpio_core.vhd" into library axi_gpio_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/43515676/hdl/src/vhdl/axi_gpio.vhd" into library axi_gpio_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/sim/system_BTNs_4Bits_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/sim/system_LEDs_4Bits_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/sim/system_SWs_4Bits_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd" into library xil_defaultlib
WARNING: [VRFC 10-280] actual for formal port rst is neither a static name nor a globally static expression [d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:343]
WARNING: [VRFC 10-280] actual for formal port s1_clkout0 is neither a static name nor a globally static expression [d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:345]
WARNING: [VRFC 10-280] actual for formal port s1_clkfbout is neither a static name nor a globally static expression [d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:346]
WARNING: [VRFC 10-280] actual for formal port s1_lock is neither a static name nor a globally static expression [d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:348]
WARNING: [VRFC 10-280] actual for formal port rst is neither a static name nor a globally static expression [d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:375]
WARNING: [VRFC 10-280] actual for formal port s1_clkout0 is neither a static name nor a globally static expression [d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:377]
WARNING: [VRFC 10-280] actual for formal port s1_clkfbout is neither a static name nor a globally static expression [d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:378]
WARNING: [VRFC 10-280] actual for formal port s1_lock is neither a static name nor a globally static expression [d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0.vhd:380]
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/vdma_to_vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_dispctrl_0_0/work/hdl/axi_dispctrl_v1_0_S_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_tx.vhd" into library axi_i2s_adi_v1_00_a
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/fifo_synchronizer.vhd" into library axi_i2s_adi_v1_00_a
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_clkgen.vhd" into library axi_i2s_adi_v1_00_a
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_rx.vhd" into library axi_i2s_adi_v1_00_a
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/axi_i2s_adi_v1_00_a/hdl/i2s_controller.vhd" into library axi_i2s_adi_v1_00_a
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/dma_fifo.vhd" into library adi_common_v1_00_a
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/axi_streaming_dma_rx_fifo.vhd" into library adi_common_v1_00_a
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/axi_streaming_dma_tx_fifo.vhd" into library adi_common_v1_00_a
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/pl330_dma_fifo.vhd" into library adi_common_v1_00_a
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/adi_common_v1_00_a/hdl/adi_common/axi_ctrlif.vhd" into library adi_common_v1_00_a
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/work/hdl/axi_i2s_adi.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/sim/system_axi_i2s_adi_1_0.vhd" into library xil_defaultlib
ERROR: [VRFC 10-149] 'axi_i2s_adi' is not compiled in library adi_common_v1_00_a [d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/sim/system_axi_i2s_adi_1_0.vhd:57]
ERROR: [VRFC 10-1504] unit system_axi_i2s_adi_1_0 ignored due to previous errors [d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/sim/system_axi_i2s_adi_1_0.vhd:59]
INFO: [VRFC 10-240] VHDL file d:/Xilinx/MandelZybo/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_1_0/sim/system_axi_i2s_adi_1_0.vhd ignored due to errors
