// Seed: 206264267
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    output supply1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input tri0 id_10
);
  wire id_12;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wand id_7,
    output tri id_8,
    input supply1 id_9,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    output uwire id_15,
    input uwire id_16,
    input wire id_17,
    input tri id_18,
    input wor id_19,
    output uwire id_20,
    output uwire id_21,
    input wire id_22,
    input tri0 id_23,
    input supply1 id_24,
    input wor id_25,
    input uwire id_26,
    input wire id_27,
    output uwire id_28,
    output supply0 id_29,
    input tri0 id_30,
    output wire id_31,
    input wor id_32
);
  module_0 modCall_1 (
      id_6,
      id_22,
      id_7,
      id_27,
      id_9,
      id_10,
      id_19,
      id_11,
      id_26,
      id_11,
      id_16
  );
  assign modCall_1.id_4 = 0;
endmodule
