<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Mon Apr 14 10:38:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "clk" 80.000000 MHz (0 errors)</A></LI>            1992 items scored, 0 timing errors detected.
Report:   98.435MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "clk" 80.000000 MHz ;
            1992 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[5]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:              10.179ns  (28.8% logic, 71.2% route), 6 logic levels.

 Constraint Details:

     10.179ns physical path delay SLICE_14 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.341ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17D.CLK to     R15C17D.Q0 SLICE_14 (from clk_c)
ROUTE         3     1.397     R15C17D.Q0 to     R15C16C.A0 delay_counter[5]
CTOF_DEL    ---     0.495     R15C16C.A0 to     R15C16C.F0 SLICE_73
ROUTE         1     0.967     R15C16C.F0 to     R15C16A.A1 current_state_srsts_i_a2_1_5[25]
CTOF_DEL    ---     0.495     R15C16A.A1 to     R15C16A.F1 SLICE_53
ROUTE         3     1.095     R15C16A.F1 to     R17C16C.C1 N_634
CTOF_DEL    ---     0.495     R17C16C.C1 to     R17C16C.F1 SLICE_50
ROUTE         7     1.026     R17C16C.F1 to     R17C18D.A1 N_635
CTOF_DEL    ---     0.495     R17C18D.A1 to     R17C18D.F1 SLICE_33
ROUTE         5     1.044     R17C18D.F1 to     R17C18A.B0 N_663
CTOF_DEL    ---     0.495     R17C18A.B0 to     R17C18A.F0 SLICE_44
ROUTE         1     1.723     R17C18A.F0 to  IOL_B21A.OPOS N_490_i (to clk_c)
                  --------
                   10.179   (28.8% logic, 71.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C17D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B21A.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[1]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[5]  (to clk_c +)

   Delay:              10.179ns  (28.8% logic, 71.2% route), 6 logic levels.

 Constraint Details:

     10.179ns physical path delay SLICE_16 to ram_side_ras_n_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.341ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17B.CLK to     R15C17B.Q0 SLICE_16 (from clk_c)
ROUTE         6     1.790     R15C17B.Q0 to     R15C16C.C1 delay_counter[1]
CTOF_DEL    ---     0.495     R15C16C.C1 to     R15C16C.F1 SLICE_73
ROUTE         1     0.766     R15C16C.F1 to     R16C16C.C1 current_state_srsts_i_a2_0_7[1]
CTOF_DEL    ---     0.495     R16C16C.C1 to     R16C16C.F1 SLICE_51
ROUTE         4     0.445     R16C16C.F1 to     R16C16C.C0 N_684
CTOF_DEL    ---     0.495     R16C16C.C0 to     R16C16C.F0 SLICE_51
ROUTE         2     1.505     R16C16C.F0 to     R17C19B.A0 N_685
CTOF_DEL    ---     0.495     R17C19B.A0 to     R17C19B.F0 SLICE_36
ROUTE         1     1.023     R17C19B.F0 to     R17C17B.B0 next_command_i_2[5]
CTOF_DEL    ---     0.495     R17C17B.B0 to     R17C17B.F0 SLICE_45
ROUTE         1     1.723     R17C17B.F0 to  IOL_B20B.OPOS N_494_i (to clk_c)
                  --------
                   10.179   (28.8% logic, 71.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C17B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B20B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.389ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:              10.131ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

     10.131ns physical path delay SLICE_13 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.389ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C18A.CLK to     R15C18A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.349     R15C18A.Q1 to     R15C16C.B0 delay_counter[8]
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SLICE_73
ROUTE         1     0.967     R15C16C.F0 to     R15C16A.A1 current_state_srsts_i_a2_1_5[25]
CTOF_DEL    ---     0.495     R15C16A.A1 to     R15C16A.F1 SLICE_53
ROUTE         3     1.095     R15C16A.F1 to     R17C16C.C1 N_634
CTOF_DEL    ---     0.495     R17C16C.C1 to     R17C16C.F1 SLICE_50
ROUTE         7     1.026     R17C16C.F1 to     R17C18D.A1 N_635
CTOF_DEL    ---     0.495     R17C18D.A1 to     R17C18D.F1 SLICE_33
ROUTE         5     1.044     R17C18D.F1 to     R17C18A.B0 N_663
CTOF_DEL    ---     0.495     R17C18A.B0 to     R17C18A.F0 SLICE_44
ROUTE         1     1.723     R17C18A.F0 to  IOL_B21A.OPOS N_490_i (to clk_c)
                  --------
                   10.131   (28.9% logic, 71.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C18A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B21A.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.418ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[5]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:              10.102ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.102ns physical path delay SLICE_14 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.418ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17D.CLK to     R15C17D.Q0 SLICE_14 (from clk_c)
ROUTE         3     1.397     R15C17D.Q0 to     R15C16C.A0 delay_counter[5]
CTOF_DEL    ---     0.495     R15C16C.A0 to     R15C16C.F0 SLICE_73
ROUTE         1     0.967     R15C16C.F0 to     R15C16A.A1 current_state_srsts_i_a2_1_5[25]
CTOF_DEL    ---     0.495     R15C16A.A1 to     R15C16A.F1 SLICE_53
ROUTE         3     0.974     R15C16A.F1 to     R17C16B.D1 N_634
CTOF_DEL    ---     0.495     R17C16B.D1 to     R17C16B.F1 SLICE_46
ROUTE        17     1.035     R17C16B.F1 to     R18C17D.D1 N_636
CTOF_DEL    ---     0.495     R18C17D.D1 to     R18C17D.F1 SLICE_60
ROUTE         1     1.079     R18C17D.F1 to     R17C18A.C0 N_617
CTOF_DEL    ---     0.495     R17C18A.C0 to     R17C18A.F0 SLICE_44
ROUTE         1     1.723     R17C18A.F0 to  IOL_B21A.OPOS N_490_i (to clk_c)
                  --------
                   10.102   (29.0% logic, 71.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C17D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B21A.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.421ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[5]  (to clk_c +)

   Delay:              10.099ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.099ns physical path delay SLICE_13 to ram_side_ras_n_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.421ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C18A.CLK to     R15C18A.Q0 SLICE_13 (from clk_c)
ROUTE         3     1.434     R15C18A.Q0 to     R15C16B.B1 delay_counter[7]
CTOF_DEL    ---     0.495     R15C16B.B1 to     R15C16B.F1 SLICE_67
ROUTE         1     1.042     R15C16B.F1 to     R16C16C.D1 current_state_srsts_i_a2_0_6[1]
CTOF_DEL    ---     0.495     R16C16C.D1 to     R16C16C.F1 SLICE_51
ROUTE         4     0.445     R16C16C.F1 to     R16C16C.C0 N_684
CTOF_DEL    ---     0.495     R16C16C.C0 to     R16C16C.F0 SLICE_51
ROUTE         2     1.505     R16C16C.F0 to     R17C19B.A0 N_685
CTOF_DEL    ---     0.495     R17C19B.A0 to     R17C19B.F0 SLICE_36
ROUTE         1     1.023     R17C19B.F0 to     R17C17B.B0 next_command_i_2[5]
CTOF_DEL    ---     0.495     R17C17B.B0 to     R17C17B.F0 SLICE_45
ROUTE         1     1.723     R17C17B.F0 to  IOL_B20B.OPOS N_494_i (to clk_c)
                  --------
                   10.099   (29.0% logic, 71.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C18A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B20B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.465ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[9]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[5]  (to clk_c +)

   Delay:              10.055ns  (29.1% logic, 70.9% route), 6 logic levels.

 Constraint Details:

     10.055ns physical path delay SLICE_12 to ram_side_ras_n_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.465ns

 Physical Path Details:

      Data path SLICE_12 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C18B.CLK to     R15C18B.Q0 SLICE_12 (from clk_c)
ROUTE         3     1.036     R15C18B.Q0 to     R15C16D.B1 delay_counter[9]
CTOF_DEL    ---     0.495     R15C16D.B1 to     R15C16D.F1 SLICE_31
ROUTE         3     1.396     R15C16D.F1 to     R16C16C.A1 N_632
CTOF_DEL    ---     0.495     R16C16C.A1 to     R16C16C.F1 SLICE_51
ROUTE         4     0.445     R16C16C.F1 to     R16C16C.C0 N_684
CTOF_DEL    ---     0.495     R16C16C.C0 to     R16C16C.F0 SLICE_51
ROUTE         2     1.505     R16C16C.F0 to     R17C19B.A0 N_685
CTOF_DEL    ---     0.495     R17C19B.A0 to     R17C19B.F0 SLICE_36
ROUTE         1     1.023     R17C19B.F0 to     R17C17B.B0 next_command_i_2[5]
CTOF_DEL    ---     0.495     R17C17B.B0 to     R17C17B.F0 SLICE_45
ROUTE         1     1.723     R17C17B.F0 to  IOL_B20B.OPOS N_494_i (to clk_c)
                  --------
                   10.055   (29.1% logic, 70.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C18B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B20B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.466ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:              10.054ns  (29.1% logic, 70.9% route), 6 logic levels.

 Constraint Details:

     10.054ns physical path delay SLICE_13 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.466ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C18A.CLK to     R15C18A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.349     R15C18A.Q1 to     R15C16C.B0 delay_counter[8]
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SLICE_73
ROUTE         1     0.967     R15C16C.F0 to     R15C16A.A1 current_state_srsts_i_a2_1_5[25]
CTOF_DEL    ---     0.495     R15C16A.A1 to     R15C16A.F1 SLICE_53
ROUTE         3     0.974     R15C16A.F1 to     R17C16B.D1 N_634
CTOF_DEL    ---     0.495     R17C16B.D1 to     R17C16B.F1 SLICE_46
ROUTE        17     1.035     R17C16B.F1 to     R18C17D.D1 N_636
CTOF_DEL    ---     0.495     R18C17D.D1 to     R18C17D.F1 SLICE_60
ROUTE         1     1.079     R18C17D.F1 to     R17C18A.C0 N_617
CTOF_DEL    ---     0.495     R17C18A.C0 to     R17C18A.F0 SLICE_44
ROUTE         1     1.723     R17C18A.F0 to  IOL_B21A.OPOS N_490_i (to clk_c)
                  --------
                   10.054   (29.1% logic, 70.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C18A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B21A.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.516ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[5]  (to clk_c +)

   Delay:              10.004ns  (29.3% logic, 70.7% route), 6 logic levels.

 Constraint Details:

     10.004ns physical path delay SLICE_14 to ram_side_ras_n_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.516ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17D.CLK to     R15C17D.Q1 SLICE_14 (from clk_c)
ROUTE         3     0.985     R15C17D.Q1 to     R15C16D.A1 delay_counter[6]
CTOF_DEL    ---     0.495     R15C16D.A1 to     R15C16D.F1 SLICE_31
ROUTE         3     1.396     R15C16D.F1 to     R16C16C.A1 N_632
CTOF_DEL    ---     0.495     R16C16C.A1 to     R16C16C.F1 SLICE_51
ROUTE         4     0.445     R16C16C.F1 to     R16C16C.C0 N_684
CTOF_DEL    ---     0.495     R16C16C.C0 to     R16C16C.F0 SLICE_51
ROUTE         2     1.505     R16C16C.F0 to     R17C19B.A0 N_685
CTOF_DEL    ---     0.495     R17C19B.A0 to     R17C19B.F0 SLICE_36
ROUTE         1     1.023     R17C19B.F0 to     R17C17B.B0 next_command_i_2[5]
CTOF_DEL    ---     0.495     R17C17B.B0 to     R17C17B.F0 SLICE_45
ROUTE         1     1.723     R17C17B.F0 to  IOL_B20B.OPOS N_494_i (to clk_c)
                  --------
                   10.004   (29.3% logic, 70.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C17D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B20B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.670ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[14]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[5]  (to clk_c +)

   Delay:               9.850ns  (29.7% logic, 70.3% route), 6 logic levels.

 Constraint Details:

      9.850ns physical path delay SLICE_10 to ram_side_ras_n_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.670ns

 Physical Path Details:

      Data path SLICE_10 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C18D.CLK to     R15C18D.Q1 SLICE_10 (from clk_c)
ROUTE         3     1.185     R15C18D.Q1 to     R15C16B.C1 delay_counter[14]
CTOF_DEL    ---     0.495     R15C16B.C1 to     R15C16B.F1 SLICE_67
ROUTE         1     1.042     R15C16B.F1 to     R16C16C.D1 current_state_srsts_i_a2_0_6[1]
CTOF_DEL    ---     0.495     R16C16C.D1 to     R16C16C.F1 SLICE_51
ROUTE         4     0.445     R16C16C.F1 to     R16C16C.C0 N_684
CTOF_DEL    ---     0.495     R16C16C.C0 to     R16C16C.F0 SLICE_51
ROUTE         2     1.505     R16C16C.F0 to     R17C19B.A0 N_685
CTOF_DEL    ---     0.495     R17C19B.A0 to     R17C19B.F0 SLICE_36
ROUTE         1     1.023     R17C19B.F0 to     R17C17B.B0 next_command_i_2[5]
CTOF_DEL    ---     0.495     R17C17B.B0 to     R17C17B.F0 SLICE_45
ROUTE         1     1.723     R17C17B.F0 to  IOL_B20B.OPOS N_494_i (to clk_c)
                  --------
                    9.850   (29.7% logic, 70.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C18D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B20B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.682ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        current_command_0io[3]  (to clk_c +)

   Delay:               9.838ns  (29.8% logic, 70.2% route), 6 logic levels.

 Constraint Details:

      9.838ns physical path delay SLICE_12 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.682ns

 Physical Path Details:

      Data path SLICE_12 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C18B.CLK to     R15C18B.Q1 SLICE_12 (from clk_c)
ROUTE         3     1.056     R15C18B.Q1 to     R15C16C.D0 delay_counter[10]
CTOF_DEL    ---     0.495     R15C16C.D0 to     R15C16C.F0 SLICE_73
ROUTE         1     0.967     R15C16C.F0 to     R15C16A.A1 current_state_srsts_i_a2_1_5[25]
CTOF_DEL    ---     0.495     R15C16A.A1 to     R15C16A.F1 SLICE_53
ROUTE         3     1.095     R15C16A.F1 to     R17C16C.C1 N_634
CTOF_DEL    ---     0.495     R17C16C.C1 to     R17C16C.F1 SLICE_50
ROUTE         7     1.026     R17C16C.F1 to     R17C18D.A1 N_635
CTOF_DEL    ---     0.495     R17C18D.A1 to     R17C18D.F1 SLICE_33
ROUTE         5     1.044     R17C18D.F1 to     R17C18A.B0 N_663
CTOF_DEL    ---     0.495     R17C18A.B0 to     R17C18A.F0 SLICE_44
ROUTE         1     1.723     R17C18A.F0 to  IOL_B21A.OPOS N_490_i (to clk_c)
                  --------
                    9.838   (29.8% logic, 70.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C18B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B21A.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.

Report:   98.435MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 80.000000 MHz ;    |   80.000 MHz|   98.435 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 80.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1992 paths, 1 nets, and 552 connections (56.73% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Mon Apr 14 10:38:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "clk" 80.000000 MHz (0 errors)</A></LI>            1992 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "clk" 80.000000 MHz ;
            1992 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[15]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[15]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22A.CLK to     R18C22A.Q0 SLICE_1 (from clk_c)
ROUTE         2     0.132     R18C22A.Q0 to     R18C22A.A0 refresh_counter[15]
CTOF_DEL    ---     0.101     R18C22A.A0 to     R18C22A.F0 SLICE_1
ROUTE         1     0.000     R18C22A.F0 to    R18C22A.DI0 un2_refresh_counter[15] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C22A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R18C22A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[14]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C18D.CLK to     R15C18D.Q1 SLICE_10 (from clk_c)
ROUTE         3     0.132     R15C18D.Q1 to     R15C18D.A1 delay_counter[14]
CTOF_DEL    ---     0.101     R15C18D.A1 to     R15C18D.F1 SLICE_10
ROUTE         1     0.000     R15C18D.F1 to    R15C18D.DI1 un2_delay_counter_1[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C18D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C18D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C18D.CLK to     R15C18D.Q0 SLICE_10 (from clk_c)
ROUTE         3     0.132     R15C18D.Q0 to     R15C18D.A0 delay_counter[13]
CTOF_DEL    ---     0.101     R15C18D.A0 to     R15C18D.F0 SLICE_10
ROUTE         1     0.000     R15C18D.F0 to    R15C18D.DI0 un2_delay_counter_1[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C18D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C18D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[12]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C18C.CLK to     R15C18C.Q1 SLICE_11 (from clk_c)
ROUTE         3     0.132     R15C18C.Q1 to     R15C18C.A1 delay_counter[12]
CTOF_DEL    ---     0.101     R15C18C.A1 to     R15C18C.F1 SLICE_11
ROUTE         1     0.000     R15C18C.F1 to    R15C18C.DI1 un2_delay_counter_1[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C18C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C18C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C18B.CLK to     R15C18B.Q1 SLICE_12 (from clk_c)
ROUTE         3     0.132     R15C18B.Q1 to     R15C18B.A1 delay_counter[10]
CTOF_DEL    ---     0.101     R15C18B.A1 to     R15C18B.F1 SLICE_12
ROUTE         1     0.000     R15C18B.F1 to    R15C18B.DI1 un2_delay_counter_1[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C18B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C18B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C18A.CLK to     R15C18A.Q0 SLICE_13 (from clk_c)
ROUTE         3     0.132     R15C18A.Q0 to     R15C18A.A0 delay_counter[7]
CTOF_DEL    ---     0.101     R15C18A.A0 to     R15C18A.F0 SLICE_13
ROUTE         1     0.000     R15C18A.F0 to    R15C18A.DI0 un2_delay_counter_1[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C18A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C18A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17D.CLK to     R15C17D.Q1 SLICE_14 (from clk_c)
ROUTE         3     0.132     R15C17D.Q1 to     R15C17D.A1 delay_counter[6]
CTOF_DEL    ---     0.101     R15C17D.A1 to     R15C17D.F1 SLICE_14
ROUTE         1     0.000     R15C17D.F1 to    R15C17D.DI1 un2_delay_counter_1[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C17D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C17D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[5]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17D.CLK to     R15C17D.Q0 SLICE_14 (from clk_c)
ROUTE         3     0.132     R15C17D.Q0 to     R15C17D.A0 delay_counter[5]
CTOF_DEL    ---     0.101     R15C17D.A0 to     R15C17D.F0 SLICE_14
ROUTE         1     0.000     R15C17D.F0 to    R15C17D.DI0 un2_delay_counter_1[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C17D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C17D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[4]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17C.CLK to     R15C17C.Q1 SLICE_15 (from clk_c)
ROUTE         3     0.132     R15C17C.Q1 to     R15C17C.A1 delay_counter[4]
CTOF_DEL    ---     0.101     R15C17C.A1 to     R15C17C.F1 SLICE_15
ROUTE         1     0.000     R15C17C.F1 to    R15C17C.DI1 un2_delay_counter_1[4] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C17C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C17C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[3]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[3]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17C.CLK to     R15C17C.Q0 SLICE_15 (from clk_c)
ROUTE         3     0.132     R15C17C.Q0 to     R15C17C.A0 delay_counter[3]
CTOF_DEL    ---     0.101     R15C17C.A0 to     R15C17C.F0 SLICE_15
ROUTE         1     0.000     R15C17C.F0 to    R15C17C.DI0 un2_delay_counter_1[3] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C17C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C17C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 80.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 80.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1992 paths, 1 nets, and 552 connections (56.73% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
