Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 19 00:58:50 2023
| Host         : Salvatore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  230         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (230)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (456)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (230)
--------------------------
 There are 230 register/latch pins with no clock driven by root clock pin: clkf (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (456)
--------------------------------------------------
 There are 456 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  468          inf        0.000                      0                  468           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           468 Endpoints
Min Delay           468 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.021ns  (logic 18.570ns (35.024%)  route 34.450ns (64.976%))
  Logic Levels:           64  (CARRY4=27 FDRE=1 LUT3=2 LUT4=22 LUT5=1 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE                         0.000     0.000 r  acc_reg[3]/C
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[3]/Q
                         net (fo=96, routed)          1.326     1.782    b[3]
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  mdr[15]_i_33/O
                         net (fo=2, routed)           0.483     2.389    mdr[15]_i_33_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124     2.513 r  mdr[14]_i_24/O
                         net (fo=6, routed)           0.666     3.179    mdr[14]_i_24_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.303 r  mdr[14]_i_18/O
                         net (fo=1, routed)           0.000     3.303    mdr[14]_i_18_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  mdr_reg[14]_i_8/CO[3]
                         net (fo=18, routed)          1.343     5.178    mdr_reg[14]_i_8_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.302 r  mdr[13]_i_34/O
                         net (fo=4, routed)           0.883     6.185    mdr[13]_i_34_n_0
    SLICE_X63Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.309 r  mdr[13]_i_25/O
                         net (fo=1, routed)           0.000     6.309    mdr[13]_i_25_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  mdr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.859    mdr_reg[13]_i_12_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.130 r  mdr_reg[13]_i_7/CO[0]
                         net (fo=14, routed)          1.180     8.310    mdr_reg[13]_i_7_n_3
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.373     8.683 r  mdr[11]_i_24/O
                         net (fo=5, routed)           0.850     9.533    mdr[11]_i_24_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I2_O)        0.124     9.657 r  mdr[12]_i_30/O
                         net (fo=1, routed)           0.000     9.657    mdr[12]_i_30_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.033 r  mdr_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.033    mdr_reg[12]_i_17_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.287 r  mdr_reg[12]_i_12/CO[0]
                         net (fo=13, routed)          0.773    11.060    mdr_reg[12]_i_12_n_3
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.367    11.427 r  mdr[11]_i_30/O
                         net (fo=4, routed)           1.323    12.750    mdr[11]_i_30_n_0
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    12.874 r  mdr[11]_i_22/O
                         net (fo=1, routed)           0.000    12.874    mdr[11]_i_22_n_0
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.424 r  mdr_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.424    mdr_reg[11]_i_10_n_0
    SLICE_X65Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.695 r  mdr_reg[11]_i_4/CO[0]
                         net (fo=13, routed)          1.214    14.909    mdr_reg[11]_i_4_n_3
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.373    15.282 r  mdr[10]_i_37/O
                         net (fo=4, routed)           0.820    16.102    mdr[10]_i_37_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.124    16.226 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    16.226    mdr[10]_i_24_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.776 r  mdr_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.776    mdr_reg[10]_i_10_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.047 r  mdr_reg[10]_i_5/CO[0]
                         net (fo=13, routed)          1.239    18.286    mdr_reg[10]_i_5_n_3
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.373    18.659 r  mdr[8]_i_32/O
                         net (fo=5, routed)           0.832    19.491    mdr[8]_i_32_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I2_O)        0.124    19.615 r  mdr[9]_i_24/O
                         net (fo=1, routed)           0.000    19.615    mdr[9]_i_24_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.991 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.991    mdr_reg[9]_i_11_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.245 r  mdr_reg[9]_i_4/CO[0]
                         net (fo=13, routed)          1.439    21.684    mdr_reg[9]_i_4_n_3
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.395    22.079 r  mdr[7]_i_30/O
                         net (fo=4, routed)           0.773    22.852    mdr[7]_i_30_n_0
    SLICE_X60Y1          LUT4 (Prop_lut4_I1_O)        0.326    23.178 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    23.178    mdr[8]_i_28_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.554 r  mdr_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.554    mdr_reg[8]_i_13_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.808 r  mdr_reg[8]_i_6/CO[0]
                         net (fo=13, routed)          1.165    24.973    mdr_reg[8]_i_6_n_3
    SLICE_X59Y0          LUT4 (Prop_lut4_I0_O)        0.367    25.340 r  mdr[7]_i_35/O
                         net (fo=4, routed)           0.958    26.297    mdr[7]_i_35_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.124    26.421 r  mdr[7]_i_28/O
                         net (fo=1, routed)           0.000    26.421    mdr[7]_i_28_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.971 r  mdr_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.971    mdr_reg[7]_i_14_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.242 r  mdr_reg[7]_i_5/CO[0]
                         net (fo=14, routed)          1.016    28.258    mdr_reg[7]_i_5_n_3
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.373    28.631 f  mdr[4]_i_61/O
                         net (fo=1, routed)           0.264    28.895    mdr[4]_i_61_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124    29.019 r  mdr[4]_i_60/O
                         net (fo=3, routed)           0.814    29.833    mdr[4]_i_60_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.124    29.957 r  mdr[4]_i_46/O
                         net (fo=2, routed)           0.802    30.759    mdr[4]_i_46_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.146    30.905 r  mdr[5]_i_39/O
                         net (fo=3, routed)           0.482    31.387    mdr[5]_i_39_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.328    31.715 r  mdr[4]_i_30/O
                         net (fo=4, routed)           0.822    32.537    mdr[4]_i_30_n_0
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.124    32.661 r  mdr[5]_i_33/O
                         net (fo=1, routed)           0.000    32.661    mdr[5]_i_33_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.037 r  mdr_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.037    mdr_reg[5]_i_22_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.291 r  mdr_reg[5]_i_8/CO[0]
                         net (fo=13, routed)          1.355    34.647    mdr_reg[5]_i_8_n_3
    SLICE_X54Y2          LUT4 (Prop_lut4_I2_O)        0.367    35.014 r  mdr[4]_i_42/O
                         net (fo=4, routed)           0.660    35.674    mdr[4]_i_42_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.124    35.798 r  mdr[4]_i_27/O
                         net (fo=1, routed)           0.000    35.798    mdr[4]_i_27_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.196 r  mdr_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.196    mdr_reg[4]_i_12_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  mdr_reg[4]_i_3/CO[0]
                         net (fo=13, routed)          1.055    37.522    mdr_reg[4]_i_3_n_3
    SLICE_X53Y0          LUT6 (Prop_lut6_I0_O)        0.373    37.895 r  mdr[3]_i_45/O
                         net (fo=5, routed)           0.809    38.704    mdr[3]_i_45_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I2_O)        0.124    38.828 r  mdr[3]_i_35/O
                         net (fo=1, routed)           0.000    38.828    mdr[3]_i_35_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.378 r  mdr_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.378    mdr_reg[3]_i_15_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.649 r  mdr_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          1.311    40.960    mdr_reg[3]_i_7_n_3
    SLICE_X51Y0          LUT6 (Prop_lut6_I5_O)        0.373    41.333 r  mdr[2]_i_42/O
                         net (fo=5, routed)           0.835    42.168    mdr[2]_i_42_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I2_O)        0.124    42.292 r  mdr[2]_i_34/O
                         net (fo=1, routed)           0.000    42.292    mdr[2]_i_34_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.672 r  mdr_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.672    mdr_reg[2]_i_23_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.926 r  mdr_reg[2]_i_15/CO[0]
                         net (fo=14, routed)          1.193    44.119    mdr_reg[2]_i_15_n_3
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.367    44.486 r  mdr[1]_i_36/O
                         net (fo=4, routed)           0.815    45.302    mdr[1]_i_36_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I1_O)        0.124    45.426 r  mdr[1]_i_27/O
                         net (fo=1, routed)           0.000    45.426    mdr[1]_i_27_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    45.806 r  mdr_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.806    mdr_reg[1]_i_17_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.060 r  mdr_reg[1]_i_14/CO[0]
                         net (fo=14, routed)          1.381    47.441    mdr_reg[1]_i_14_n_3
    SLICE_X46Y1          LUT4 (Prop_lut4_I3_O)        0.393    47.834 r  mdr[0]_i_31/O
                         net (fo=2, routed)           0.813    48.647    mdr[0]_i_31_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I5_O)        0.328    48.975 r  mdr[0]_i_21/O
                         net (fo=1, routed)           0.475    49.450    mdr[0]_i_21_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    49.848 r  mdr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.848    mdr_reg[0]_i_17_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.119 r  mdr_reg[0]_i_15/CO[0]
                         net (fo=1, routed)           0.724    50.843    n21
    SLICE_X53Y7          LUT6 (Prop_lut6_I2_O)        0.373    51.216 r  mdr[0]_i_5/O
                         net (fo=1, routed)           0.433    51.648    mdr[0]_i_5_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.124    51.772 f  mdr[0]_i_2/O
                         net (fo=1, routed)           1.124    52.897    mdr[0]_i_2_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    53.021 r  mdr[0]_i_1/O
                         net (fo=1, routed)           0.000    53.021    mdr[0]_i_1_n_0
    SLICE_X53Y10         FDRE                                         r  mdr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.306ns  (logic 17.050ns (35.296%)  route 31.256ns (64.704%))
  Logic Levels:           59  (CARRY4=25 FDRE=1 LUT3=2 LUT4=22 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE                         0.000     0.000 r  acc_reg[3]/C
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[3]/Q
                         net (fo=96, routed)          1.326     1.782    b[3]
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  mdr[15]_i_33/O
                         net (fo=2, routed)           0.483     2.389    mdr[15]_i_33_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124     2.513 r  mdr[14]_i_24/O
                         net (fo=6, routed)           0.666     3.179    mdr[14]_i_24_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.303 r  mdr[14]_i_18/O
                         net (fo=1, routed)           0.000     3.303    mdr[14]_i_18_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  mdr_reg[14]_i_8/CO[3]
                         net (fo=18, routed)          1.343     5.178    mdr_reg[14]_i_8_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.302 r  mdr[13]_i_34/O
                         net (fo=4, routed)           0.883     6.185    mdr[13]_i_34_n_0
    SLICE_X63Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.309 r  mdr[13]_i_25/O
                         net (fo=1, routed)           0.000     6.309    mdr[13]_i_25_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  mdr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.859    mdr_reg[13]_i_12_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.130 r  mdr_reg[13]_i_7/CO[0]
                         net (fo=14, routed)          1.180     8.310    mdr_reg[13]_i_7_n_3
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.373     8.683 r  mdr[11]_i_24/O
                         net (fo=5, routed)           0.850     9.533    mdr[11]_i_24_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I2_O)        0.124     9.657 r  mdr[12]_i_30/O
                         net (fo=1, routed)           0.000     9.657    mdr[12]_i_30_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.033 r  mdr_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.033    mdr_reg[12]_i_17_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.287 r  mdr_reg[12]_i_12/CO[0]
                         net (fo=13, routed)          0.773    11.060    mdr_reg[12]_i_12_n_3
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.367    11.427 r  mdr[11]_i_30/O
                         net (fo=4, routed)           1.323    12.750    mdr[11]_i_30_n_0
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    12.874 r  mdr[11]_i_22/O
                         net (fo=1, routed)           0.000    12.874    mdr[11]_i_22_n_0
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.424 r  mdr_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.424    mdr_reg[11]_i_10_n_0
    SLICE_X65Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.695 r  mdr_reg[11]_i_4/CO[0]
                         net (fo=13, routed)          1.214    14.909    mdr_reg[11]_i_4_n_3
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.373    15.282 r  mdr[10]_i_37/O
                         net (fo=4, routed)           0.820    16.102    mdr[10]_i_37_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.124    16.226 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    16.226    mdr[10]_i_24_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.776 r  mdr_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.776    mdr_reg[10]_i_10_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.047 r  mdr_reg[10]_i_5/CO[0]
                         net (fo=13, routed)          1.239    18.286    mdr_reg[10]_i_5_n_3
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.373    18.659 r  mdr[8]_i_32/O
                         net (fo=5, routed)           0.832    19.491    mdr[8]_i_32_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I2_O)        0.124    19.615 r  mdr[9]_i_24/O
                         net (fo=1, routed)           0.000    19.615    mdr[9]_i_24_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.991 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.991    mdr_reg[9]_i_11_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.245 r  mdr_reg[9]_i_4/CO[0]
                         net (fo=13, routed)          1.439    21.684    mdr_reg[9]_i_4_n_3
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.395    22.079 r  mdr[7]_i_30/O
                         net (fo=4, routed)           0.773    22.852    mdr[7]_i_30_n_0
    SLICE_X60Y1          LUT4 (Prop_lut4_I1_O)        0.326    23.178 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    23.178    mdr[8]_i_28_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.554 r  mdr_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.554    mdr_reg[8]_i_13_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.808 r  mdr_reg[8]_i_6/CO[0]
                         net (fo=13, routed)          1.165    24.973    mdr_reg[8]_i_6_n_3
    SLICE_X59Y0          LUT4 (Prop_lut4_I0_O)        0.367    25.340 r  mdr[7]_i_35/O
                         net (fo=4, routed)           0.958    26.297    mdr[7]_i_35_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.124    26.421 r  mdr[7]_i_28/O
                         net (fo=1, routed)           0.000    26.421    mdr[7]_i_28_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.971 r  mdr_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.971    mdr_reg[7]_i_14_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.242 r  mdr_reg[7]_i_5/CO[0]
                         net (fo=14, routed)          1.016    28.258    mdr_reg[7]_i_5_n_3
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.373    28.631 f  mdr[4]_i_61/O
                         net (fo=1, routed)           0.264    28.895    mdr[4]_i_61_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124    29.019 r  mdr[4]_i_60/O
                         net (fo=3, routed)           0.814    29.833    mdr[4]_i_60_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.124    29.957 r  mdr[4]_i_46/O
                         net (fo=2, routed)           0.802    30.759    mdr[4]_i_46_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.146    30.905 r  mdr[5]_i_39/O
                         net (fo=3, routed)           0.482    31.387    mdr[5]_i_39_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.328    31.715 r  mdr[4]_i_30/O
                         net (fo=4, routed)           0.822    32.537    mdr[4]_i_30_n_0
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.124    32.661 r  mdr[5]_i_33/O
                         net (fo=1, routed)           0.000    32.661    mdr[5]_i_33_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.037 r  mdr_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.037    mdr_reg[5]_i_22_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.291 r  mdr_reg[5]_i_8/CO[0]
                         net (fo=13, routed)          1.355    34.647    mdr_reg[5]_i_8_n_3
    SLICE_X54Y2          LUT4 (Prop_lut4_I2_O)        0.367    35.014 r  mdr[4]_i_42/O
                         net (fo=4, routed)           0.660    35.674    mdr[4]_i_42_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.124    35.798 r  mdr[4]_i_27/O
                         net (fo=1, routed)           0.000    35.798    mdr[4]_i_27_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.196 r  mdr_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.196    mdr_reg[4]_i_12_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  mdr_reg[4]_i_3/CO[0]
                         net (fo=13, routed)          1.055    37.522    mdr_reg[4]_i_3_n_3
    SLICE_X53Y0          LUT6 (Prop_lut6_I0_O)        0.373    37.895 r  mdr[3]_i_45/O
                         net (fo=5, routed)           0.809    38.704    mdr[3]_i_45_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I2_O)        0.124    38.828 r  mdr[3]_i_35/O
                         net (fo=1, routed)           0.000    38.828    mdr[3]_i_35_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.378 r  mdr_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.378    mdr_reg[3]_i_15_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.649 r  mdr_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          1.311    40.960    mdr_reg[3]_i_7_n_3
    SLICE_X51Y0          LUT6 (Prop_lut6_I5_O)        0.373    41.333 r  mdr[2]_i_42/O
                         net (fo=5, routed)           0.835    42.168    mdr[2]_i_42_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I2_O)        0.124    42.292 r  mdr[2]_i_34/O
                         net (fo=1, routed)           0.000    42.292    mdr[2]_i_34_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.672 r  mdr_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.672    mdr_reg[2]_i_23_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.926 r  mdr_reg[2]_i_15/CO[0]
                         net (fo=14, routed)          1.193    44.119    mdr_reg[2]_i_15_n_3
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.367    44.486 r  mdr[1]_i_36/O
                         net (fo=4, routed)           0.815    45.302    mdr[1]_i_36_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I1_O)        0.124    45.426 r  mdr[1]_i_27/O
                         net (fo=1, routed)           0.000    45.426    mdr[1]_i_27_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    45.806 r  mdr_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.806    mdr_reg[1]_i_17_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.060 r  mdr_reg[1]_i_14/CO[0]
                         net (fo=14, routed)          0.945    47.005    mdr_reg[1]_i_14_n_3
    SLICE_X53Y7          LUT6 (Prop_lut6_I3_O)        0.367    47.372 f  mdr[1]_i_4/O
                         net (fo=1, routed)           0.810    48.182    mdr[1]_i_4_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I3_O)        0.124    48.306 r  mdr[1]_i_1/O
                         net (fo=1, routed)           0.000    48.306    mdr[1]_i_1_n_0
    SLICE_X53Y9          FDRE                                         r  mdr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.437ns  (logic 15.925ns (35.838%)  route 28.512ns (64.162%))
  Logic Levels:           55  (CARRY4=23 FDRE=1 LUT3=2 LUT4=19 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE                         0.000     0.000 r  acc_reg[3]/C
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[3]/Q
                         net (fo=96, routed)          1.326     1.782    b[3]
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  mdr[15]_i_33/O
                         net (fo=2, routed)           0.483     2.389    mdr[15]_i_33_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124     2.513 r  mdr[14]_i_24/O
                         net (fo=6, routed)           0.666     3.179    mdr[14]_i_24_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.303 r  mdr[14]_i_18/O
                         net (fo=1, routed)           0.000     3.303    mdr[14]_i_18_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  mdr_reg[14]_i_8/CO[3]
                         net (fo=18, routed)          1.343     5.178    mdr_reg[14]_i_8_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.302 r  mdr[13]_i_34/O
                         net (fo=4, routed)           0.883     6.185    mdr[13]_i_34_n_0
    SLICE_X63Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.309 r  mdr[13]_i_25/O
                         net (fo=1, routed)           0.000     6.309    mdr[13]_i_25_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  mdr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.859    mdr_reg[13]_i_12_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.130 r  mdr_reg[13]_i_7/CO[0]
                         net (fo=14, routed)          1.180     8.310    mdr_reg[13]_i_7_n_3
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.373     8.683 r  mdr[11]_i_24/O
                         net (fo=5, routed)           0.850     9.533    mdr[11]_i_24_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I2_O)        0.124     9.657 r  mdr[12]_i_30/O
                         net (fo=1, routed)           0.000     9.657    mdr[12]_i_30_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.033 r  mdr_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.033    mdr_reg[12]_i_17_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.287 r  mdr_reg[12]_i_12/CO[0]
                         net (fo=13, routed)          0.773    11.060    mdr_reg[12]_i_12_n_3
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.367    11.427 r  mdr[11]_i_30/O
                         net (fo=4, routed)           1.323    12.750    mdr[11]_i_30_n_0
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    12.874 r  mdr[11]_i_22/O
                         net (fo=1, routed)           0.000    12.874    mdr[11]_i_22_n_0
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.424 r  mdr_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.424    mdr_reg[11]_i_10_n_0
    SLICE_X65Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.695 r  mdr_reg[11]_i_4/CO[0]
                         net (fo=13, routed)          1.214    14.909    mdr_reg[11]_i_4_n_3
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.373    15.282 r  mdr[10]_i_37/O
                         net (fo=4, routed)           0.820    16.102    mdr[10]_i_37_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.124    16.226 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    16.226    mdr[10]_i_24_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.776 r  mdr_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.776    mdr_reg[10]_i_10_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.047 r  mdr_reg[10]_i_5/CO[0]
                         net (fo=13, routed)          1.239    18.286    mdr_reg[10]_i_5_n_3
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.373    18.659 r  mdr[8]_i_32/O
                         net (fo=5, routed)           0.832    19.491    mdr[8]_i_32_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I2_O)        0.124    19.615 r  mdr[9]_i_24/O
                         net (fo=1, routed)           0.000    19.615    mdr[9]_i_24_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.991 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.991    mdr_reg[9]_i_11_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.245 r  mdr_reg[9]_i_4/CO[0]
                         net (fo=13, routed)          1.439    21.684    mdr_reg[9]_i_4_n_3
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.395    22.079 r  mdr[7]_i_30/O
                         net (fo=4, routed)           0.773    22.852    mdr[7]_i_30_n_0
    SLICE_X60Y1          LUT4 (Prop_lut4_I1_O)        0.326    23.178 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    23.178    mdr[8]_i_28_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.554 r  mdr_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.554    mdr_reg[8]_i_13_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.808 r  mdr_reg[8]_i_6/CO[0]
                         net (fo=13, routed)          1.165    24.973    mdr_reg[8]_i_6_n_3
    SLICE_X59Y0          LUT4 (Prop_lut4_I0_O)        0.367    25.340 r  mdr[7]_i_35/O
                         net (fo=4, routed)           0.958    26.297    mdr[7]_i_35_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.124    26.421 r  mdr[7]_i_28/O
                         net (fo=1, routed)           0.000    26.421    mdr[7]_i_28_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.971 r  mdr_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.971    mdr_reg[7]_i_14_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.242 r  mdr_reg[7]_i_5/CO[0]
                         net (fo=14, routed)          1.016    28.258    mdr_reg[7]_i_5_n_3
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.373    28.631 f  mdr[4]_i_61/O
                         net (fo=1, routed)           0.264    28.895    mdr[4]_i_61_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124    29.019 r  mdr[4]_i_60/O
                         net (fo=3, routed)           0.814    29.833    mdr[4]_i_60_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.124    29.957 r  mdr[4]_i_46/O
                         net (fo=2, routed)           0.802    30.759    mdr[4]_i_46_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.146    30.905 r  mdr[5]_i_39/O
                         net (fo=3, routed)           0.482    31.387    mdr[5]_i_39_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.328    31.715 r  mdr[4]_i_30/O
                         net (fo=4, routed)           0.822    32.537    mdr[4]_i_30_n_0
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.124    32.661 r  mdr[5]_i_33/O
                         net (fo=1, routed)           0.000    32.661    mdr[5]_i_33_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.037 r  mdr_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.037    mdr_reg[5]_i_22_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.291 r  mdr_reg[5]_i_8/CO[0]
                         net (fo=13, routed)          1.355    34.647    mdr_reg[5]_i_8_n_3
    SLICE_X54Y2          LUT4 (Prop_lut4_I2_O)        0.367    35.014 r  mdr[4]_i_42/O
                         net (fo=4, routed)           0.660    35.674    mdr[4]_i_42_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.124    35.798 r  mdr[4]_i_27/O
                         net (fo=1, routed)           0.000    35.798    mdr[4]_i_27_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.196 r  mdr_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.196    mdr_reg[4]_i_12_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  mdr_reg[4]_i_3/CO[0]
                         net (fo=13, routed)          1.055    37.522    mdr_reg[4]_i_3_n_3
    SLICE_X53Y0          LUT6 (Prop_lut6_I0_O)        0.373    37.895 r  mdr[3]_i_45/O
                         net (fo=5, routed)           0.809    38.704    mdr[3]_i_45_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I2_O)        0.124    38.828 r  mdr[3]_i_35/O
                         net (fo=1, routed)           0.000    38.828    mdr[3]_i_35_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.378 r  mdr_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.378    mdr_reg[3]_i_15_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.649 r  mdr_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          1.311    40.960    mdr_reg[3]_i_7_n_3
    SLICE_X51Y0          LUT6 (Prop_lut6_I5_O)        0.373    41.333 r  mdr[2]_i_42/O
                         net (fo=5, routed)           0.835    42.168    mdr[2]_i_42_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I2_O)        0.124    42.292 r  mdr[2]_i_34/O
                         net (fo=1, routed)           0.000    42.292    mdr[2]_i_34_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    42.672 r  mdr_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.672    mdr_reg[2]_i_23_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.926 r  mdr_reg[2]_i_15/CO[0]
                         net (fo=14, routed)          0.475    43.401    mdr_reg[2]_i_15_n_3
    SLICE_X53Y6          LUT6 (Prop_lut6_I2_O)        0.367    43.768 f  mdr[2]_i_4/O
                         net (fo=1, routed)           0.544    44.313    mdr[2]_i_4_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I5_O)        0.124    44.437 r  mdr[2]_i_1/O
                         net (fo=1, routed)           0.000    44.437    mdr[2]_i_1_n_0
    SLICE_X53Y9          FDRE                                         r  mdr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.286ns  (logic 14.822ns (35.052%)  route 27.464ns (64.948%))
  Logic Levels:           51  (CARRY4=21 FDRE=1 LUT3=2 LUT4=19 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE                         0.000     0.000 r  acc_reg[3]/C
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[3]/Q
                         net (fo=96, routed)          1.326     1.782    b[3]
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  mdr[15]_i_33/O
                         net (fo=2, routed)           0.483     2.389    mdr[15]_i_33_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124     2.513 r  mdr[14]_i_24/O
                         net (fo=6, routed)           0.666     3.179    mdr[14]_i_24_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.303 r  mdr[14]_i_18/O
                         net (fo=1, routed)           0.000     3.303    mdr[14]_i_18_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  mdr_reg[14]_i_8/CO[3]
                         net (fo=18, routed)          1.343     5.178    mdr_reg[14]_i_8_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.302 r  mdr[13]_i_34/O
                         net (fo=4, routed)           0.883     6.185    mdr[13]_i_34_n_0
    SLICE_X63Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.309 r  mdr[13]_i_25/O
                         net (fo=1, routed)           0.000     6.309    mdr[13]_i_25_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  mdr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.859    mdr_reg[13]_i_12_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.130 r  mdr_reg[13]_i_7/CO[0]
                         net (fo=14, routed)          1.180     8.310    mdr_reg[13]_i_7_n_3
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.373     8.683 r  mdr[11]_i_24/O
                         net (fo=5, routed)           0.850     9.533    mdr[11]_i_24_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I2_O)        0.124     9.657 r  mdr[12]_i_30/O
                         net (fo=1, routed)           0.000     9.657    mdr[12]_i_30_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.033 r  mdr_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.033    mdr_reg[12]_i_17_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.287 r  mdr_reg[12]_i_12/CO[0]
                         net (fo=13, routed)          0.773    11.060    mdr_reg[12]_i_12_n_3
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.367    11.427 r  mdr[11]_i_30/O
                         net (fo=4, routed)           1.323    12.750    mdr[11]_i_30_n_0
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    12.874 r  mdr[11]_i_22/O
                         net (fo=1, routed)           0.000    12.874    mdr[11]_i_22_n_0
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.424 r  mdr_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.424    mdr_reg[11]_i_10_n_0
    SLICE_X65Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.695 r  mdr_reg[11]_i_4/CO[0]
                         net (fo=13, routed)          1.214    14.909    mdr_reg[11]_i_4_n_3
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.373    15.282 r  mdr[10]_i_37/O
                         net (fo=4, routed)           0.820    16.102    mdr[10]_i_37_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.124    16.226 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    16.226    mdr[10]_i_24_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.776 r  mdr_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.776    mdr_reg[10]_i_10_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.047 r  mdr_reg[10]_i_5/CO[0]
                         net (fo=13, routed)          1.239    18.286    mdr_reg[10]_i_5_n_3
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.373    18.659 r  mdr[8]_i_32/O
                         net (fo=5, routed)           0.832    19.491    mdr[8]_i_32_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I2_O)        0.124    19.615 r  mdr[9]_i_24/O
                         net (fo=1, routed)           0.000    19.615    mdr[9]_i_24_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.991 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.991    mdr_reg[9]_i_11_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.245 r  mdr_reg[9]_i_4/CO[0]
                         net (fo=13, routed)          1.439    21.684    mdr_reg[9]_i_4_n_3
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.395    22.079 r  mdr[7]_i_30/O
                         net (fo=4, routed)           0.773    22.852    mdr[7]_i_30_n_0
    SLICE_X60Y1          LUT4 (Prop_lut4_I1_O)        0.326    23.178 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    23.178    mdr[8]_i_28_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.554 r  mdr_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.554    mdr_reg[8]_i_13_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.808 r  mdr_reg[8]_i_6/CO[0]
                         net (fo=13, routed)          1.165    24.973    mdr_reg[8]_i_6_n_3
    SLICE_X59Y0          LUT4 (Prop_lut4_I0_O)        0.367    25.340 r  mdr[7]_i_35/O
                         net (fo=4, routed)           0.958    26.297    mdr[7]_i_35_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.124    26.421 r  mdr[7]_i_28/O
                         net (fo=1, routed)           0.000    26.421    mdr[7]_i_28_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.971 r  mdr_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.971    mdr_reg[7]_i_14_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.242 r  mdr_reg[7]_i_5/CO[0]
                         net (fo=14, routed)          1.016    28.258    mdr_reg[7]_i_5_n_3
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.373    28.631 f  mdr[4]_i_61/O
                         net (fo=1, routed)           0.264    28.895    mdr[4]_i_61_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124    29.019 r  mdr[4]_i_60/O
                         net (fo=3, routed)           0.814    29.833    mdr[4]_i_60_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.124    29.957 r  mdr[4]_i_46/O
                         net (fo=2, routed)           0.802    30.759    mdr[4]_i_46_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.146    30.905 r  mdr[5]_i_39/O
                         net (fo=3, routed)           0.482    31.387    mdr[5]_i_39_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.328    31.715 r  mdr[4]_i_30/O
                         net (fo=4, routed)           0.822    32.537    mdr[4]_i_30_n_0
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.124    32.661 r  mdr[5]_i_33/O
                         net (fo=1, routed)           0.000    32.661    mdr[5]_i_33_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.037 r  mdr_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.037    mdr_reg[5]_i_22_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.291 r  mdr_reg[5]_i_8/CO[0]
                         net (fo=13, routed)          1.355    34.647    mdr_reg[5]_i_8_n_3
    SLICE_X54Y2          LUT4 (Prop_lut4_I2_O)        0.367    35.014 r  mdr[4]_i_42/O
                         net (fo=4, routed)           0.660    35.674    mdr[4]_i_42_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.124    35.798 r  mdr[4]_i_27/O
                         net (fo=1, routed)           0.000    35.798    mdr[4]_i_27_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.196 r  mdr_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.196    mdr_reg[4]_i_12_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  mdr_reg[4]_i_3/CO[0]
                         net (fo=13, routed)          1.055    37.522    mdr_reg[4]_i_3_n_3
    SLICE_X53Y0          LUT6 (Prop_lut6_I0_O)        0.373    37.895 r  mdr[3]_i_45/O
                         net (fo=5, routed)           0.809    38.704    mdr[3]_i_45_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I2_O)        0.124    38.828 r  mdr[3]_i_35/O
                         net (fo=1, routed)           0.000    38.828    mdr[3]_i_35_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.378 r  mdr_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.378    mdr_reg[3]_i_15_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.649 r  mdr_reg[3]_i_7/CO[0]
                         net (fo=13, routed)          1.000    40.649    mdr_reg[3]_i_7_n_3
    SLICE_X53Y5          LUT6 (Prop_lut6_I3_O)        0.373    41.022 r  mdr[3]_i_2/O
                         net (fo=1, routed)           1.119    42.140    mdr[3]_i_2_n_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.146    42.286 r  mdr[3]_i_1/O
                         net (fo=1, routed)           0.000    42.286    mdr[3]_i_1_n_0
    SLICE_X54Y8          FDRE                                         r  mdr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.995ns  (logic 13.358ns (35.157%)  route 24.637ns (64.843%))
  Logic Levels:           46  (CARRY4=19 FDRE=1 LUT3=2 LUT4=17 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE                         0.000     0.000 r  acc_reg[3]/C
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[3]/Q
                         net (fo=96, routed)          1.326     1.782    b[3]
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  mdr[15]_i_33/O
                         net (fo=2, routed)           0.483     2.389    mdr[15]_i_33_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124     2.513 r  mdr[14]_i_24/O
                         net (fo=6, routed)           0.666     3.179    mdr[14]_i_24_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.303 r  mdr[14]_i_18/O
                         net (fo=1, routed)           0.000     3.303    mdr[14]_i_18_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  mdr_reg[14]_i_8/CO[3]
                         net (fo=18, routed)          1.343     5.178    mdr_reg[14]_i_8_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.302 r  mdr[13]_i_34/O
                         net (fo=4, routed)           0.883     6.185    mdr[13]_i_34_n_0
    SLICE_X63Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.309 r  mdr[13]_i_25/O
                         net (fo=1, routed)           0.000     6.309    mdr[13]_i_25_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  mdr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.859    mdr_reg[13]_i_12_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.130 r  mdr_reg[13]_i_7/CO[0]
                         net (fo=14, routed)          1.180     8.310    mdr_reg[13]_i_7_n_3
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.373     8.683 r  mdr[11]_i_24/O
                         net (fo=5, routed)           0.850     9.533    mdr[11]_i_24_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I2_O)        0.124     9.657 r  mdr[12]_i_30/O
                         net (fo=1, routed)           0.000     9.657    mdr[12]_i_30_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.033 r  mdr_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.033    mdr_reg[12]_i_17_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.287 r  mdr_reg[12]_i_12/CO[0]
                         net (fo=13, routed)          0.773    11.060    mdr_reg[12]_i_12_n_3
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.367    11.427 r  mdr[11]_i_30/O
                         net (fo=4, routed)           1.323    12.750    mdr[11]_i_30_n_0
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    12.874 r  mdr[11]_i_22/O
                         net (fo=1, routed)           0.000    12.874    mdr[11]_i_22_n_0
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.424 r  mdr_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.424    mdr_reg[11]_i_10_n_0
    SLICE_X65Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.695 r  mdr_reg[11]_i_4/CO[0]
                         net (fo=13, routed)          1.214    14.909    mdr_reg[11]_i_4_n_3
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.373    15.282 r  mdr[10]_i_37/O
                         net (fo=4, routed)           0.820    16.102    mdr[10]_i_37_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.124    16.226 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    16.226    mdr[10]_i_24_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.776 r  mdr_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.776    mdr_reg[10]_i_10_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.047 r  mdr_reg[10]_i_5/CO[0]
                         net (fo=13, routed)          1.239    18.286    mdr_reg[10]_i_5_n_3
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.373    18.659 r  mdr[8]_i_32/O
                         net (fo=5, routed)           0.832    19.491    mdr[8]_i_32_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I2_O)        0.124    19.615 r  mdr[9]_i_24/O
                         net (fo=1, routed)           0.000    19.615    mdr[9]_i_24_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.991 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.991    mdr_reg[9]_i_11_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.245 r  mdr_reg[9]_i_4/CO[0]
                         net (fo=13, routed)          1.439    21.684    mdr_reg[9]_i_4_n_3
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.395    22.079 r  mdr[7]_i_30/O
                         net (fo=4, routed)           0.773    22.852    mdr[7]_i_30_n_0
    SLICE_X60Y1          LUT4 (Prop_lut4_I1_O)        0.326    23.178 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    23.178    mdr[8]_i_28_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.554 r  mdr_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.554    mdr_reg[8]_i_13_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.808 r  mdr_reg[8]_i_6/CO[0]
                         net (fo=13, routed)          1.165    24.973    mdr_reg[8]_i_6_n_3
    SLICE_X59Y0          LUT4 (Prop_lut4_I0_O)        0.367    25.340 r  mdr[7]_i_35/O
                         net (fo=4, routed)           0.958    26.297    mdr[7]_i_35_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.124    26.421 r  mdr[7]_i_28/O
                         net (fo=1, routed)           0.000    26.421    mdr[7]_i_28_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.971 r  mdr_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.971    mdr_reg[7]_i_14_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.242 r  mdr_reg[7]_i_5/CO[0]
                         net (fo=14, routed)          1.016    28.258    mdr_reg[7]_i_5_n_3
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.373    28.631 f  mdr[4]_i_61/O
                         net (fo=1, routed)           0.264    28.895    mdr[4]_i_61_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124    29.019 r  mdr[4]_i_60/O
                         net (fo=3, routed)           0.814    29.833    mdr[4]_i_60_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.124    29.957 r  mdr[4]_i_46/O
                         net (fo=2, routed)           0.802    30.759    mdr[4]_i_46_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.146    30.905 r  mdr[5]_i_39/O
                         net (fo=3, routed)           0.482    31.387    mdr[5]_i_39_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.328    31.715 r  mdr[4]_i_30/O
                         net (fo=4, routed)           0.822    32.537    mdr[4]_i_30_n_0
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.124    32.661 r  mdr[5]_i_33/O
                         net (fo=1, routed)           0.000    32.661    mdr[5]_i_33_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.037 r  mdr_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.037    mdr_reg[5]_i_22_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.291 r  mdr_reg[5]_i_8/CO[0]
                         net (fo=13, routed)          1.355    34.647    mdr_reg[5]_i_8_n_3
    SLICE_X54Y2          LUT4 (Prop_lut4_I2_O)        0.367    35.014 r  mdr[4]_i_42/O
                         net (fo=4, routed)           0.660    35.674    mdr[4]_i_42_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.124    35.798 r  mdr[4]_i_27/O
                         net (fo=1, routed)           0.000    35.798    mdr[4]_i_27_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.196 r  mdr_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.196    mdr_reg[4]_i_12_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  mdr_reg[4]_i_3/CO[0]
                         net (fo=13, routed)          1.155    37.622    mdr_reg[4]_i_3_n_3
    SLICE_X54Y6          LUT6 (Prop_lut6_I1_O)        0.373    37.995 r  mdr[4]_i_1/O
                         net (fo=1, routed)           0.000    37.995    mdr[4]_i_1_n_0
    SLICE_X54Y6          FDRE                                         r  mdr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.722ns  (logic 12.316ns (35.470%)  route 22.406ns (64.530%))
  Logic Levels:           43  (CARRY4=17 FDRE=1 LUT3=2 LUT4=15 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE                         0.000     0.000 r  acc_reg[3]/C
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[3]/Q
                         net (fo=96, routed)          1.326     1.782    b[3]
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  mdr[15]_i_33/O
                         net (fo=2, routed)           0.483     2.389    mdr[15]_i_33_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124     2.513 r  mdr[14]_i_24/O
                         net (fo=6, routed)           0.666     3.179    mdr[14]_i_24_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.303 r  mdr[14]_i_18/O
                         net (fo=1, routed)           0.000     3.303    mdr[14]_i_18_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  mdr_reg[14]_i_8/CO[3]
                         net (fo=18, routed)          1.343     5.178    mdr_reg[14]_i_8_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.302 r  mdr[13]_i_34/O
                         net (fo=4, routed)           0.883     6.185    mdr[13]_i_34_n_0
    SLICE_X63Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.309 r  mdr[13]_i_25/O
                         net (fo=1, routed)           0.000     6.309    mdr[13]_i_25_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  mdr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.859    mdr_reg[13]_i_12_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.130 r  mdr_reg[13]_i_7/CO[0]
                         net (fo=14, routed)          1.180     8.310    mdr_reg[13]_i_7_n_3
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.373     8.683 r  mdr[11]_i_24/O
                         net (fo=5, routed)           0.850     9.533    mdr[11]_i_24_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I2_O)        0.124     9.657 r  mdr[12]_i_30/O
                         net (fo=1, routed)           0.000     9.657    mdr[12]_i_30_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.033 r  mdr_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.033    mdr_reg[12]_i_17_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.287 r  mdr_reg[12]_i_12/CO[0]
                         net (fo=13, routed)          0.773    11.060    mdr_reg[12]_i_12_n_3
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.367    11.427 r  mdr[11]_i_30/O
                         net (fo=4, routed)           1.323    12.750    mdr[11]_i_30_n_0
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    12.874 r  mdr[11]_i_22/O
                         net (fo=1, routed)           0.000    12.874    mdr[11]_i_22_n_0
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.424 r  mdr_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.424    mdr_reg[11]_i_10_n_0
    SLICE_X65Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.695 r  mdr_reg[11]_i_4/CO[0]
                         net (fo=13, routed)          1.214    14.909    mdr_reg[11]_i_4_n_3
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.373    15.282 r  mdr[10]_i_37/O
                         net (fo=4, routed)           0.820    16.102    mdr[10]_i_37_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.124    16.226 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    16.226    mdr[10]_i_24_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.776 r  mdr_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.776    mdr_reg[10]_i_10_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.047 r  mdr_reg[10]_i_5/CO[0]
                         net (fo=13, routed)          1.239    18.286    mdr_reg[10]_i_5_n_3
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.373    18.659 r  mdr[8]_i_32/O
                         net (fo=5, routed)           0.832    19.491    mdr[8]_i_32_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I2_O)        0.124    19.615 r  mdr[9]_i_24/O
                         net (fo=1, routed)           0.000    19.615    mdr[9]_i_24_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.991 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.991    mdr_reg[9]_i_11_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.245 r  mdr_reg[9]_i_4/CO[0]
                         net (fo=13, routed)          1.439    21.684    mdr_reg[9]_i_4_n_3
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.395    22.079 r  mdr[7]_i_30/O
                         net (fo=4, routed)           0.773    22.852    mdr[7]_i_30_n_0
    SLICE_X60Y1          LUT4 (Prop_lut4_I1_O)        0.326    23.178 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    23.178    mdr[8]_i_28_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.554 r  mdr_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.554    mdr_reg[8]_i_13_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.808 r  mdr_reg[8]_i_6/CO[0]
                         net (fo=13, routed)          1.165    24.973    mdr_reg[8]_i_6_n_3
    SLICE_X59Y0          LUT4 (Prop_lut4_I0_O)        0.367    25.340 r  mdr[7]_i_35/O
                         net (fo=4, routed)           0.958    26.297    mdr[7]_i_35_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.124    26.421 r  mdr[7]_i_28/O
                         net (fo=1, routed)           0.000    26.421    mdr[7]_i_28_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.971 r  mdr_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.971    mdr_reg[7]_i_14_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.242 r  mdr_reg[7]_i_5/CO[0]
                         net (fo=14, routed)          1.016    28.258    mdr_reg[7]_i_5_n_3
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.373    28.631 f  mdr[4]_i_61/O
                         net (fo=1, routed)           0.264    28.895    mdr[4]_i_61_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124    29.019 r  mdr[4]_i_60/O
                         net (fo=3, routed)           0.814    29.833    mdr[4]_i_60_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.124    29.957 r  mdr[4]_i_46/O
                         net (fo=2, routed)           0.802    30.759    mdr[4]_i_46_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.146    30.905 r  mdr[5]_i_39/O
                         net (fo=3, routed)           0.482    31.387    mdr[5]_i_39_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.328    31.715 r  mdr[4]_i_30/O
                         net (fo=4, routed)           0.822    32.537    mdr[4]_i_30_n_0
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.124    32.661 r  mdr[5]_i_33/O
                         net (fo=1, routed)           0.000    32.661    mdr[5]_i_33_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.037 r  mdr_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.037    mdr_reg[5]_i_22_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.291 r  mdr_reg[5]_i_8/CO[0]
                         net (fo=13, routed)          0.525    33.816    mdr_reg[5]_i_8_n_3
    SLICE_X54Y6          LUT6 (Prop_lut6_I3_O)        0.367    34.183 r  mdr[5]_i_2/O
                         net (fo=1, routed)           0.415    34.598    mdr[5]_i_2_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I0_O)        0.124    34.722 r  mdr[5]_i_1/O
                         net (fo=1, routed)           0.000    34.722    mdr[5]_i_1_n_0
    SLICE_X54Y7          FDRE                                         r  mdr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.236ns  (logic 11.791ns (36.577%)  route 20.445ns (63.423%))
  Logic Levels:           39  (CARRY4=17 FDRE=1 LUT4=15 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE                         0.000     0.000 r  acc_reg[3]/C
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[3]/Q
                         net (fo=96, routed)          1.326     1.782    b[3]
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  mdr[15]_i_33/O
                         net (fo=2, routed)           0.483     2.389    mdr[15]_i_33_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124     2.513 r  mdr[14]_i_24/O
                         net (fo=6, routed)           0.666     3.179    mdr[14]_i_24_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.303 r  mdr[14]_i_18/O
                         net (fo=1, routed)           0.000     3.303    mdr[14]_i_18_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  mdr_reg[14]_i_8/CO[3]
                         net (fo=18, routed)          1.343     5.178    mdr_reg[14]_i_8_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.302 r  mdr[13]_i_34/O
                         net (fo=4, routed)           0.883     6.185    mdr[13]_i_34_n_0
    SLICE_X63Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.309 r  mdr[13]_i_25/O
                         net (fo=1, routed)           0.000     6.309    mdr[13]_i_25_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  mdr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.859    mdr_reg[13]_i_12_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.130 r  mdr_reg[13]_i_7/CO[0]
                         net (fo=14, routed)          1.180     8.310    mdr_reg[13]_i_7_n_3
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.373     8.683 r  mdr[11]_i_24/O
                         net (fo=5, routed)           0.850     9.533    mdr[11]_i_24_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I2_O)        0.124     9.657 r  mdr[12]_i_30/O
                         net (fo=1, routed)           0.000     9.657    mdr[12]_i_30_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.033 r  mdr_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.033    mdr_reg[12]_i_17_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.287 r  mdr_reg[12]_i_12/CO[0]
                         net (fo=13, routed)          0.773    11.060    mdr_reg[12]_i_12_n_3
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.367    11.427 r  mdr[11]_i_30/O
                         net (fo=4, routed)           1.323    12.750    mdr[11]_i_30_n_0
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    12.874 r  mdr[11]_i_22/O
                         net (fo=1, routed)           0.000    12.874    mdr[11]_i_22_n_0
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.424 r  mdr_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.424    mdr_reg[11]_i_10_n_0
    SLICE_X65Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.695 r  mdr_reg[11]_i_4/CO[0]
                         net (fo=13, routed)          1.214    14.909    mdr_reg[11]_i_4_n_3
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.373    15.282 r  mdr[10]_i_37/O
                         net (fo=4, routed)           0.820    16.102    mdr[10]_i_37_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.124    16.226 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    16.226    mdr[10]_i_24_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.776 r  mdr_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.776    mdr_reg[10]_i_10_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.047 r  mdr_reg[10]_i_5/CO[0]
                         net (fo=13, routed)          1.239    18.286    mdr_reg[10]_i_5_n_3
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.373    18.659 r  mdr[8]_i_32/O
                         net (fo=5, routed)           0.832    19.491    mdr[8]_i_32_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I2_O)        0.124    19.615 r  mdr[9]_i_24/O
                         net (fo=1, routed)           0.000    19.615    mdr[9]_i_24_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.991 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.991    mdr_reg[9]_i_11_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.245 r  mdr_reg[9]_i_4/CO[0]
                         net (fo=13, routed)          1.439    21.684    mdr_reg[9]_i_4_n_3
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.395    22.079 r  mdr[7]_i_30/O
                         net (fo=4, routed)           0.773    22.852    mdr[7]_i_30_n_0
    SLICE_X60Y1          LUT4 (Prop_lut4_I1_O)        0.326    23.178 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    23.178    mdr[8]_i_28_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.554 r  mdr_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.554    mdr_reg[8]_i_13_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.808 r  mdr_reg[8]_i_6/CO[0]
                         net (fo=13, routed)          1.165    24.973    mdr_reg[8]_i_6_n_3
    SLICE_X59Y0          LUT4 (Prop_lut4_I0_O)        0.367    25.340 r  mdr[7]_i_35/O
                         net (fo=4, routed)           0.958    26.297    mdr[7]_i_35_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.124    26.421 r  mdr[7]_i_28/O
                         net (fo=1, routed)           0.000    26.421    mdr[7]_i_28_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.971 r  mdr_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.971    mdr_reg[7]_i_14_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.242 r  mdr_reg[7]_i_5/CO[0]
                         net (fo=14, routed)          0.799    28.042    mdr_reg[7]_i_5_n_3
    SLICE_X58Y1          LUT4 (Prop_lut4_I0_O)        0.373    28.415 r  mdr[6]_i_41/O
                         net (fo=5, routed)           0.805    29.219    mdr[6]_i_41_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.124    29.343 r  mdr[6]_i_30/O
                         net (fo=1, routed)           0.000    29.343    mdr[6]_i_30_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.893 r  mdr_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.893    mdr_reg[6]_i_18_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.164 r  mdr_reg[6]_i_8/CO[0]
                         net (fo=13, routed)          0.771    30.936    mdr_reg[6]_i_8_n_3
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.373    31.309 r  mdr[6]_i_2/O
                         net (fo=1, routed)           0.803    32.112    mdr[6]_i_2_n_0
    SLICE_X56Y8          LUT5 (Prop_lut5_I0_O)        0.124    32.236 r  mdr[6]_i_1/O
                         net (fo=1, routed)           0.000    32.236    mdr[6]_i_1_n_0
    SLICE_X56Y8          FDRE                                         r  mdr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.475ns  (logic 10.473ns (35.531%)  route 19.002ns (64.469%))
  Logic Levels:           35  (CARRY4=15 FDRE=1 LUT4=13 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE                         0.000     0.000 r  acc_reg[3]/C
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[3]/Q
                         net (fo=96, routed)          1.326     1.782    b[3]
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  mdr[15]_i_33/O
                         net (fo=2, routed)           0.483     2.389    mdr[15]_i_33_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124     2.513 r  mdr[14]_i_24/O
                         net (fo=6, routed)           0.666     3.179    mdr[14]_i_24_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.303 r  mdr[14]_i_18/O
                         net (fo=1, routed)           0.000     3.303    mdr[14]_i_18_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  mdr_reg[14]_i_8/CO[3]
                         net (fo=18, routed)          1.343     5.178    mdr_reg[14]_i_8_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.302 r  mdr[13]_i_34/O
                         net (fo=4, routed)           0.883     6.185    mdr[13]_i_34_n_0
    SLICE_X63Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.309 r  mdr[13]_i_25/O
                         net (fo=1, routed)           0.000     6.309    mdr[13]_i_25_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  mdr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.859    mdr_reg[13]_i_12_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.130 r  mdr_reg[13]_i_7/CO[0]
                         net (fo=14, routed)          1.180     8.310    mdr_reg[13]_i_7_n_3
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.373     8.683 r  mdr[11]_i_24/O
                         net (fo=5, routed)           0.850     9.533    mdr[11]_i_24_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I2_O)        0.124     9.657 r  mdr[12]_i_30/O
                         net (fo=1, routed)           0.000     9.657    mdr[12]_i_30_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.033 r  mdr_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.033    mdr_reg[12]_i_17_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.287 r  mdr_reg[12]_i_12/CO[0]
                         net (fo=13, routed)          0.773    11.060    mdr_reg[12]_i_12_n_3
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.367    11.427 r  mdr[11]_i_30/O
                         net (fo=4, routed)           1.323    12.750    mdr[11]_i_30_n_0
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    12.874 r  mdr[11]_i_22/O
                         net (fo=1, routed)           0.000    12.874    mdr[11]_i_22_n_0
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.424 r  mdr_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.424    mdr_reg[11]_i_10_n_0
    SLICE_X65Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.695 r  mdr_reg[11]_i_4/CO[0]
                         net (fo=13, routed)          1.214    14.909    mdr_reg[11]_i_4_n_3
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.373    15.282 r  mdr[10]_i_37/O
                         net (fo=4, routed)           0.820    16.102    mdr[10]_i_37_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.124    16.226 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    16.226    mdr[10]_i_24_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.776 r  mdr_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.776    mdr_reg[10]_i_10_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.047 r  mdr_reg[10]_i_5/CO[0]
                         net (fo=13, routed)          1.239    18.286    mdr_reg[10]_i_5_n_3
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.373    18.659 r  mdr[8]_i_32/O
                         net (fo=5, routed)           0.832    19.491    mdr[8]_i_32_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I2_O)        0.124    19.615 r  mdr[9]_i_24/O
                         net (fo=1, routed)           0.000    19.615    mdr[9]_i_24_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.991 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.991    mdr_reg[9]_i_11_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.245 r  mdr_reg[9]_i_4/CO[0]
                         net (fo=13, routed)          1.439    21.684    mdr_reg[9]_i_4_n_3
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.395    22.079 r  mdr[7]_i_30/O
                         net (fo=4, routed)           0.773    22.852    mdr[7]_i_30_n_0
    SLICE_X60Y1          LUT4 (Prop_lut4_I1_O)        0.326    23.178 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    23.178    mdr[8]_i_28_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.554 r  mdr_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.554    mdr_reg[8]_i_13_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.808 r  mdr_reg[8]_i_6/CO[0]
                         net (fo=13, routed)          1.165    24.973    mdr_reg[8]_i_6_n_3
    SLICE_X59Y0          LUT4 (Prop_lut4_I0_O)        0.367    25.340 r  mdr[7]_i_35/O
                         net (fo=4, routed)           0.958    26.297    mdr[7]_i_35_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.124    26.421 r  mdr[7]_i_28/O
                         net (fo=1, routed)           0.000    26.421    mdr[7]_i_28_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.971 r  mdr_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.971    mdr_reg[7]_i_14_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.242 r  mdr_reg[7]_i_5/CO[0]
                         net (fo=14, routed)          1.161    28.403    mdr_reg[7]_i_5_n_3
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.373    28.776 r  mdr[7]_i_2/O
                         net (fo=1, routed)           0.575    29.351    mdr[7]_i_2_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I0_O)        0.124    29.475 r  mdr[7]_i_1/O
                         net (fo=1, routed)           0.000    29.475    mdr[7]_i_1_n_0
    SLICE_X57Y8          FDRE                                         r  mdr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.279ns  (logic 9.155ns (34.837%)  route 17.124ns (65.163%))
  Logic Levels:           31  (CARRY4=13 FDRE=1 LUT4=11 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE                         0.000     0.000 r  acc_reg[3]/C
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[3]/Q
                         net (fo=96, routed)          1.326     1.782    b[3]
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  mdr[15]_i_33/O
                         net (fo=2, routed)           0.483     2.389    mdr[15]_i_33_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124     2.513 r  mdr[14]_i_24/O
                         net (fo=6, routed)           0.666     3.179    mdr[14]_i_24_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.303 r  mdr[14]_i_18/O
                         net (fo=1, routed)           0.000     3.303    mdr[14]_i_18_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  mdr_reg[14]_i_8/CO[3]
                         net (fo=18, routed)          1.343     5.178    mdr_reg[14]_i_8_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.302 r  mdr[13]_i_34/O
                         net (fo=4, routed)           0.883     6.185    mdr[13]_i_34_n_0
    SLICE_X63Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.309 r  mdr[13]_i_25/O
                         net (fo=1, routed)           0.000     6.309    mdr[13]_i_25_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  mdr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.859    mdr_reg[13]_i_12_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.130 r  mdr_reg[13]_i_7/CO[0]
                         net (fo=14, routed)          1.180     8.310    mdr_reg[13]_i_7_n_3
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.373     8.683 r  mdr[11]_i_24/O
                         net (fo=5, routed)           0.850     9.533    mdr[11]_i_24_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I2_O)        0.124     9.657 r  mdr[12]_i_30/O
                         net (fo=1, routed)           0.000     9.657    mdr[12]_i_30_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.033 r  mdr_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.033    mdr_reg[12]_i_17_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.287 r  mdr_reg[12]_i_12/CO[0]
                         net (fo=13, routed)          0.773    11.060    mdr_reg[12]_i_12_n_3
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.367    11.427 r  mdr[11]_i_30/O
                         net (fo=4, routed)           1.323    12.750    mdr[11]_i_30_n_0
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    12.874 r  mdr[11]_i_22/O
                         net (fo=1, routed)           0.000    12.874    mdr[11]_i_22_n_0
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.424 r  mdr_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.424    mdr_reg[11]_i_10_n_0
    SLICE_X65Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.695 r  mdr_reg[11]_i_4/CO[0]
                         net (fo=13, routed)          1.214    14.909    mdr_reg[11]_i_4_n_3
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.373    15.282 r  mdr[10]_i_37/O
                         net (fo=4, routed)           0.820    16.102    mdr[10]_i_37_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.124    16.226 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    16.226    mdr[10]_i_24_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.776 r  mdr_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.776    mdr_reg[10]_i_10_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.047 r  mdr_reg[10]_i_5/CO[0]
                         net (fo=13, routed)          1.239    18.286    mdr_reg[10]_i_5_n_3
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.373    18.659 r  mdr[8]_i_32/O
                         net (fo=5, routed)           0.832    19.491    mdr[8]_i_32_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I2_O)        0.124    19.615 r  mdr[9]_i_24/O
                         net (fo=1, routed)           0.000    19.615    mdr[9]_i_24_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.991 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.991    mdr_reg[9]_i_11_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.245 r  mdr_reg[9]_i_4/CO[0]
                         net (fo=13, routed)          1.439    21.684    mdr_reg[9]_i_4_n_3
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.395    22.079 r  mdr[7]_i_30/O
                         net (fo=4, routed)           0.773    22.852    mdr[7]_i_30_n_0
    SLICE_X60Y1          LUT4 (Prop_lut4_I1_O)        0.326    23.178 r  mdr[8]_i_28/O
                         net (fo=1, routed)           0.000    23.178    mdr[8]_i_28_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.554 r  mdr_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.554    mdr_reg[8]_i_13_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.808 r  mdr_reg[8]_i_6/CO[0]
                         net (fo=13, routed)          1.295    25.103    mdr_reg[8]_i_6_n_3
    SLICE_X59Y6          LUT6 (Prop_lut6_I3_O)        0.367    25.470 r  mdr[8]_i_2/O
                         net (fo=1, routed)           0.685    26.155    mdr[8]_i_2_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.124    26.279 r  mdr[8]_i_1/O
                         net (fo=1, routed)           0.000    26.279    mdr[8]_i_1_n_0
    SLICE_X56Y10         FDRE                                         r  mdr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mdr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.999ns  (logic 7.804ns (35.475%)  route 14.195ns (64.525%))
  Logic Levels:           27  (CARRY4=11 FDRE=1 LUT4=9 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE                         0.000     0.000 r  acc_reg[3]/C
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  acc_reg[3]/Q
                         net (fo=96, routed)          1.326     1.782    b[3]
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  mdr[15]_i_33/O
                         net (fo=2, routed)           0.483     2.389    mdr[15]_i_33_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124     2.513 r  mdr[14]_i_24/O
                         net (fo=6, routed)           0.666     3.179    mdr[14]_i_24_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.124     3.303 r  mdr[14]_i_18/O
                         net (fo=1, routed)           0.000     3.303    mdr[14]_i_18_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  mdr_reg[14]_i_8/CO[3]
                         net (fo=18, routed)          1.343     5.178    mdr_reg[14]_i_8_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124     5.302 r  mdr[13]_i_34/O
                         net (fo=4, routed)           0.883     6.185    mdr[13]_i_34_n_0
    SLICE_X63Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.309 r  mdr[13]_i_25/O
                         net (fo=1, routed)           0.000     6.309    mdr[13]_i_25_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.859 r  mdr_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.859    mdr_reg[13]_i_12_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.130 r  mdr_reg[13]_i_7/CO[0]
                         net (fo=14, routed)          1.180     8.310    mdr_reg[13]_i_7_n_3
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.373     8.683 r  mdr[11]_i_24/O
                         net (fo=5, routed)           0.850     9.533    mdr[11]_i_24_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I2_O)        0.124     9.657 r  mdr[12]_i_30/O
                         net (fo=1, routed)           0.000     9.657    mdr[12]_i_30_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.033 r  mdr_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.033    mdr_reg[12]_i_17_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.287 r  mdr_reg[12]_i_12/CO[0]
                         net (fo=13, routed)          0.773    11.060    mdr_reg[12]_i_12_n_3
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.367    11.427 r  mdr[11]_i_30/O
                         net (fo=4, routed)           1.323    12.750    mdr[11]_i_30_n_0
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    12.874 r  mdr[11]_i_22/O
                         net (fo=1, routed)           0.000    12.874    mdr[11]_i_22_n_0
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.424 r  mdr_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.424    mdr_reg[11]_i_10_n_0
    SLICE_X65Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.695 r  mdr_reg[11]_i_4/CO[0]
                         net (fo=13, routed)          1.214    14.909    mdr_reg[11]_i_4_n_3
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.373    15.282 r  mdr[10]_i_37/O
                         net (fo=4, routed)           0.820    16.102    mdr[10]_i_37_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.124    16.226 r  mdr[10]_i_24/O
                         net (fo=1, routed)           0.000    16.226    mdr[10]_i_24_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.776 r  mdr_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.776    mdr_reg[10]_i_10_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.047 r  mdr_reg[10]_i_5/CO[0]
                         net (fo=13, routed)          1.239    18.286    mdr_reg[10]_i_5_n_3
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.373    18.659 r  mdr[8]_i_32/O
                         net (fo=5, routed)           0.832    19.491    mdr[8]_i_32_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I2_O)        0.124    19.615 r  mdr[9]_i_24/O
                         net (fo=1, routed)           0.000    19.615    mdr[9]_i_24_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.991 r  mdr_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.991    mdr_reg[9]_i_11_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.245 r  mdr_reg[9]_i_4/CO[0]
                         net (fo=13, routed)          0.825    21.070    mdr_reg[9]_i_4_n_3
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.367    21.437 f  mdr[9]_i_2/O
                         net (fo=1, routed)           0.438    21.875    mdr[9]_i_2_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124    21.999 r  mdr[9]_i_1/O
                         net (fo=1, routed)           0.000    21.999    mdr[9]_i_1_n_0
    SLICE_X59Y9          FDRE                                         r  mdr_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ret_pc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pcreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  ret_pc_reg[1]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ret_pc_reg[1]/Q
                         net (fo=1, routed)           0.054     0.195    ret_pc_reg_n_0_[1]
    SLICE_X54Y13         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  pcreg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.240    pcreg[1]_i_1_n_0
    SLICE_X54Y13         FDRE                                         r  pcreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sal_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.475%)  route 0.121ns (48.525%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE                         0.000     0.000 r  sal_reg[3]/C
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sal_reg[3]/Q
                         net (fo=1, routed)           0.121     0.249    sal__0[3]
    SLICE_X61Y15         FDRE                                         r  resaum_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sal_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE                         0.000     0.000 r  sal_reg[10]/C
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sal_reg[10]/Q
                         net (fo=1, routed)           0.112     0.253    sal__0[10]
    SLICE_X63Y15         FDRE                                         r  resaum_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sal_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE                         0.000     0.000 r  sal_reg[6]/C
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sal_reg[6]/Q
                         net (fo=1, routed)           0.116     0.257    sal__0[6]
    SLICE_X63Y13         FDRE                                         r  resaum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sal_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE                         0.000     0.000 r  sal_reg[0]/C
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sal_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    sal__0[0]
    SLICE_X61Y15         FDRE                                         r  resaum_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sal_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resaum_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE                         0.000     0.000 r  sal_reg[11]/C
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sal_reg[11]/Q
                         net (fo=1, routed)           0.119     0.260    sal__0[11]
    SLICE_X62Y15         FDRE                                         r  resaum_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mdr_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regA_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE                         0.000     0.000 r  mdr_reg[13]/C
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mdr_reg[13]/Q
                         net (fo=4, routed)           0.126     0.267    mdr[13]
    SLICE_X63Y8          FDRE                                         r  regA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcreg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ret_pc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.463%)  route 0.133ns (48.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE                         0.000     0.000 r  pcreg_reg[4]/C
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pcreg_reg[4]/Q
                         net (fo=72, routed)          0.133     0.274    p_0_in1279_in
    SLICE_X55Y12         FDRE                                         r  ret_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mdr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regA_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.519%)  route 0.169ns (54.481%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE                         0.000     0.000 r  mdr_reg[9]/C
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mdr_reg[9]/Q
                         net (fo=4, routed)           0.169     0.310    mdr[9]
    SLICE_X61Y8          FDRE                                         r  regA_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcreg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ret_pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.164ns (52.688%)  route 0.147ns (47.312%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE                         0.000     0.000 r  pcreg_reg[6]/C
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pcreg_reg[6]/Q
                         net (fo=55, routed)          0.147     0.311    p_0_in1285_in
    SLICE_X55Y12         FDRE                                         r  ret_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------





