
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (17 5)  (347 533)  (347 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (5 1)  (413 529)  (413 529)  routing T_8_33.span4_vert_16 <X> T_8_33.lc_trk_g0_0
 (6 1)  (414 529)  (414 529)  routing T_8_33.span4_vert_16 <X> T_8_33.lc_trk_g0_0
 (7 1)  (415 529)  (415 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_16 lc_trk_g0_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (4 13)  (832 541)  (832 541)  routing T_16_33.span12_vert_20 <X> T_16_33.lc_trk_g1_4
 (6 13)  (834 541)  (834 541)  routing T_16_33.span12_vert_20 <X> T_16_33.lc_trk_g1_4
 (7 13)  (835 541)  (835 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_20 lc_trk_g1_4
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (13 3)  (963 530)  (963 530)  routing T_18_33.span4_vert_7 <X> T_18_33.span4_horz_r_1
 (14 3)  (964 530)  (964 530)  routing T_18_33.span4_vert_7 <X> T_18_33.span4_horz_r_1
 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (5 0)  (1053 528)  (1053 528)  routing T_20_33.span4_horz_r_9 <X> T_20_33.lc_trk_g0_1
 (7 0)  (1055 528)  (1055 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1056 528)  (1056 528)  routing T_20_33.span4_horz_r_9 <X> T_20_33.lc_trk_g0_1
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (6 14)  (1054 543)  (1054 543)  routing T_20_33.span4_vert_7 <X> T_20_33.lc_trk_g1_7
 (7 14)  (1055 543)  (1055 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_7 lc_trk_g1_7
 (8 14)  (1056 543)  (1056 543)  routing T_20_33.span4_vert_7 <X> T_20_33.lc_trk_g1_7
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (13 3)  (1341 530)  (1341 530)  routing T_25_33.span4_vert_7 <X> T_25_33.span4_horz_r_1
 (14 3)  (1342 530)  (1342 530)  routing T_25_33.span4_vert_7 <X> T_25_33.span4_horz_r_1
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (13 1)  (1383 529)  (1383 529)  routing T_26_33.span4_vert_1 <X> T_26_33.span4_horz_r_0
 (14 1)  (1384 529)  (1384 529)  routing T_26_33.span4_vert_1 <X> T_26_33.span4_horz_r_0
 (6 4)  (1366 532)  (1366 532)  routing T_26_33.span12_vert_21 <X> T_26_33.lc_trk_g0_5
 (7 4)  (1367 532)  (1367 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (8 5)  (1368 533)  (1368 533)  routing T_26_33.span12_vert_21 <X> T_26_33.lc_trk_g0_5
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_5 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 8)  (1419 536)  (1419 536)  routing T_27_33.span4_horz_r_9 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1422 536)  (1422 536)  routing T_27_33.span4_horz_r_9 <X> T_27_33.lc_trk_g1_1


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_3 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_3 <X> T_28_33.lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (4 6)  (1472 535)  (1472 535)  routing T_28_33.span4_vert_46 <X> T_28_33.lc_trk_g0_6
 (4 7)  (1472 534)  (1472 534)  routing T_28_33.span4_vert_46 <X> T_28_33.lc_trk_g0_6
 (5 7)  (1473 534)  (1473 534)  routing T_28_33.span4_vert_46 <X> T_28_33.lc_trk_g0_6
 (6 7)  (1474 534)  (1474 534)  routing T_28_33.span4_vert_46 <X> T_28_33.lc_trk_g0_6
 (7 7)  (1475 534)  (1475 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_46 lc_trk_g0_6
 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (10 10)  (1488 539)  (1488 539)  routing T_28_33.lc_trk_g0_6 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g0_6 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1491 541)  (1491 541)  routing T_28_33.span4_vert_43 <X> T_28_33.span4_horz_r_3
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (4 4)  (1526 532)  (1526 532)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g0_4
 (10 4)  (1542 532)  (1542 532)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_4 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (5 5)  (1527 533)  (1527 533)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g0_4
 (7 5)  (1529 533)  (1529 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (10 5)  (1542 533)  (1542 533)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (5 6)  (1527 535)  (1527 535)  routing T_29_33.span4_horz_r_7 <X> T_29_33.lc_trk_g0_7
 (7 6)  (1529 535)  (1529 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (1530 534)  (1530 534)  routing T_29_33.span4_horz_r_7 <X> T_29_33.lc_trk_g0_7
 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 539)  (1543 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (10 11)  (1542 538)  (1542 538)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1526 540)  (1526 540)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g1_4
 (5 13)  (1527 541)  (1527 541)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (5 14)  (1527 543)  (1527 543)  routing T_29_33.span4_vert_31 <X> T_29_33.lc_trk_g1_7
 (6 14)  (1528 543)  (1528 543)  routing T_29_33.span4_vert_31 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_31 lc_trk_g1_7
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit
 (8 15)  (1530 542)  (1530 542)  routing T_29_33.span4_vert_31 <X> T_29_33.lc_trk_g1_7


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0



IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_28_32

 (6 10)  (1462 522)  (1462 522)  routing T_28_32.sp4_v_b_3 <X> T_28_32.sp4_v_t_43
 (5 11)  (1461 523)  (1461 523)  routing T_28_32.sp4_v_b_3 <X> T_28_32.sp4_v_t_43
 (11 14)  (1467 526)  (1467 526)  routing T_28_32.sp4_v_b_3 <X> T_28_32.sp4_v_t_46
 (13 14)  (1469 526)  (1469 526)  routing T_28_32.sp4_v_b_3 <X> T_28_32.sp4_v_t_46


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_16_31

 (3 6)  (819 502)  (819 502)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_v_t_23


LogicTile_20_31

 (3 4)  (1039 500)  (1039 500)  routing T_20_31.sp12_v_b_0 <X> T_20_31.sp12_h_r_0
 (3 5)  (1039 501)  (1039 501)  routing T_20_31.sp12_v_b_0 <X> T_20_31.sp12_h_r_0


LogicTile_26_31

 (2 4)  (1350 500)  (1350 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 14)  (1351 510)  (1351 510)  routing T_26_31.sp12_v_b_1 <X> T_26_31.sp12_v_t_22


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


LogicTile_29_31

 (8 11)  (1518 507)  (1518 507)  routing T_29_31.sp4_h_l_42 <X> T_29_31.sp4_v_t_42


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0


LogicTile_6_30

 (3 1)  (291 481)  (291 481)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_v_b_0


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0
 (13 6)  (409 486)  (409 486)  routing T_8_30.sp4_h_r_5 <X> T_8_30.sp4_v_t_40
 (12 7)  (408 487)  (408 487)  routing T_8_30.sp4_h_r_5 <X> T_8_30.sp4_v_t_40


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_12_30

 (12 6)  (612 486)  (612 486)  routing T_12_30.sp4_v_b_5 <X> T_12_30.sp4_h_l_40


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


LogicTile_7_29

 (3 0)  (345 464)  (345 464)  routing T_7_29.sp12_v_t_23 <X> T_7_29.sp12_v_b_0


LogicTile_14_29

 (3 12)  (711 476)  (711 476)  routing T_14_29.sp12_v_b_1 <X> T_14_29.sp12_h_r_1
 (3 13)  (711 477)  (711 477)  routing T_14_29.sp12_v_b_1 <X> T_14_29.sp12_h_r_1


LogicTile_17_29

 (19 14)  (893 478)  (893 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_18_29

 (9 11)  (937 475)  (937 475)  routing T_18_29.sp4_v_b_7 <X> T_18_29.sp4_v_t_42


LogicTile_20_29

 (10 11)  (1046 475)  (1046 475)  routing T_20_29.sp4_h_l_39 <X> T_20_29.sp4_v_t_42


LogicTile_21_29

 (12 0)  (1102 464)  (1102 464)  routing T_21_29.sp4_v_b_2 <X> T_21_29.sp4_h_r_2
 (11 1)  (1101 465)  (1101 465)  routing T_21_29.sp4_v_b_2 <X> T_21_29.sp4_h_r_2


LogicTile_23_29

 (3 4)  (1201 468)  (1201 468)  routing T_23_29.sp12_v_b_0 <X> T_23_29.sp12_h_r_0
 (3 5)  (1201 469)  (1201 469)  routing T_23_29.sp12_v_b_0 <X> T_23_29.sp12_h_r_0
 (19 13)  (1217 477)  (1217 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_29

 (10 11)  (1316 475)  (1316 475)  routing T_25_29.sp4_h_l_39 <X> T_25_29.sp4_v_t_42
 (19 15)  (1325 479)  (1325 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_26_29

 (8 3)  (1356 467)  (1356 467)  routing T_26_29.sp4_h_l_36 <X> T_26_29.sp4_v_t_36


LogicTile_28_29

 (5 7)  (1461 471)  (1461 471)  routing T_28_29.sp4_h_l_38 <X> T_28_29.sp4_v_t_38


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0
 (2 8)  (290 456)  (290 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_28

 (3 1)  (399 449)  (399 449)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_v_b_0
 (2 12)  (398 460)  (398 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_28

 (4 4)  (442 452)  (442 452)  routing T_9_28.sp4_h_l_44 <X> T_9_28.sp4_v_b_3
 (6 4)  (444 452)  (444 452)  routing T_9_28.sp4_h_l_44 <X> T_9_28.sp4_v_b_3
 (5 5)  (443 453)  (443 453)  routing T_9_28.sp4_h_l_44 <X> T_9_28.sp4_v_b_3


LogicTile_11_28

 (11 4)  (557 452)  (557 452)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5
 (13 4)  (559 452)  (559 452)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5
 (12 5)  (558 453)  (558 453)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5


LogicTile_18_28

 (19 7)  (947 455)  (947 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_21_28

 (19 2)  (1109 450)  (1109 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_23_28

 (3 4)  (1201 452)  (1201 452)  routing T_23_28.sp12_v_b_0 <X> T_23_28.sp12_h_r_0
 (3 5)  (1201 453)  (1201 453)  routing T_23_28.sp12_v_b_0 <X> T_23_28.sp12_h_r_0


RAM_Tile_25_28

 (19 15)  (1325 463)  (1325 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_28_28

 (5 7)  (1461 455)  (1461 455)  routing T_28_28.sp4_h_l_38 <X> T_28_28.sp4_v_t_38


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 441)  (1 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_4_27

 (2 4)  (182 436)  (182 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_27

 (8 9)  (350 441)  (350 441)  routing T_7_27.sp4_h_l_42 <X> T_7_27.sp4_v_b_7
 (9 9)  (351 441)  (351 441)  routing T_7_27.sp4_h_l_42 <X> T_7_27.sp4_v_b_7


RAM_Tile_8_27

 (3 1)  (399 433)  (399 433)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_v_b_0


LogicTile_10_27

 (3 1)  (495 433)  (495 433)  routing T_10_27.sp12_h_l_23 <X> T_10_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_6_26

 (19 10)  (307 426)  (307 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_12_26

 (13 6)  (613 422)  (613 422)  routing T_12_26.sp4_v_b_5 <X> T_12_26.sp4_v_t_40


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (1 1)  (16 401)  (16 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_8
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (0 9)  (17 409)  (17 409)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (8 5)  (188 405)  (188 405)  routing T_4_25.sp4_h_l_41 <X> T_4_25.sp4_v_b_4
 (9 5)  (189 405)  (189 405)  routing T_4_25.sp4_h_l_41 <X> T_4_25.sp4_v_b_4
 (13 8)  (193 408)  (193 408)  routing T_4_25.sp4_h_l_45 <X> T_4_25.sp4_v_b_8
 (12 9)  (192 409)  (192 409)  routing T_4_25.sp4_h_l_45 <X> T_4_25.sp4_v_b_8


LogicTile_5_25



LogicTile_6_25

 (2 8)  (290 408)  (290 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (290 412)  (290 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25

 (4 4)  (442 404)  (442 404)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_v_b_3
 (6 4)  (444 404)  (444 404)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_v_b_3
 (5 5)  (443 405)  (443 405)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_v_b_3
 (13 12)  (451 412)  (451 412)  routing T_9_25.sp4_h_l_46 <X> T_9_25.sp4_v_b_11
 (12 13)  (450 413)  (450 413)  routing T_9_25.sp4_h_l_46 <X> T_9_25.sp4_v_b_11


LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24

 (4 4)  (442 388)  (442 388)  routing T_9_24.sp4_v_t_38 <X> T_9_24.sp4_v_b_3


LogicTile_10_24



LogicTile_11_24

 (9 1)  (555 385)  (555 385)  routing T_11_24.sp4_v_t_40 <X> T_11_24.sp4_v_b_1
 (10 1)  (556 385)  (556 385)  routing T_11_24.sp4_v_t_40 <X> T_11_24.sp4_v_b_1
 (7 14)  (553 398)  (553 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_24

 (7 14)  (607 398)  (607 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (661 398)  (661 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (715 398)  (715 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (769 398)  (769 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0
 (9 12)  (297 380)  (297 380)  routing T_6_23.sp4_v_t_47 <X> T_6_23.sp4_h_r_10


LogicTile_7_23

 (2 0)  (344 368)  (344 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 13)  (350 381)  (350 381)  routing T_7_23.sp4_v_t_42 <X> T_7_23.sp4_v_b_10
 (10 13)  (352 381)  (352 381)  routing T_7_23.sp4_v_t_42 <X> T_7_23.sp4_v_b_10


RAM_Tile_8_23

 (19 4)  (415 372)  (415 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (19 6)  (415 374)  (415 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6


LogicTile_9_23

 (2 4)  (440 372)  (440 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 6)  (459 374)  (459 374)  routing T_9_23.sp12_h_l_4 <X> T_9_23.lc_trk_g1_7
 (22 6)  (460 374)  (460 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (462 374)  (462 374)  routing T_9_23.sp12_h_l_4 <X> T_9_23.lc_trk_g1_7
 (27 6)  (465 374)  (465 374)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 374)  (467 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 374)  (468 374)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 374)  (471 374)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 374)  (472 374)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 374)  (473 374)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.input_2_3
 (36 6)  (474 374)  (474 374)  LC_3 Logic Functioning bit
 (48 6)  (486 374)  (486 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (21 7)  (459 375)  (459 375)  routing T_9_23.sp12_h_l_4 <X> T_9_23.lc_trk_g1_7
 (26 7)  (464 375)  (464 375)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 375)  (466 375)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 375)  (467 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 375)  (468 375)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 375)  (469 375)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 375)  (470 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (471 375)  (471 375)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.input_2_3
 (35 7)  (473 375)  (473 375)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.input_2_3
 (21 8)  (459 376)  (459 376)  routing T_9_23.sp4_v_t_14 <X> T_9_23.lc_trk_g2_3
 (22 8)  (460 376)  (460 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 376)  (461 376)  routing T_9_23.sp4_v_t_14 <X> T_9_23.lc_trk_g2_3
 (21 10)  (459 378)  (459 378)  routing T_9_23.sp4_h_l_34 <X> T_9_23.lc_trk_g2_7
 (22 10)  (460 378)  (460 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 378)  (461 378)  routing T_9_23.sp4_h_l_34 <X> T_9_23.lc_trk_g2_7
 (24 10)  (462 378)  (462 378)  routing T_9_23.sp4_h_l_34 <X> T_9_23.lc_trk_g2_7
 (21 11)  (459 379)  (459 379)  routing T_9_23.sp4_h_l_34 <X> T_9_23.lc_trk_g2_7
 (21 12)  (459 380)  (459 380)  routing T_9_23.sp4_v_t_22 <X> T_9_23.lc_trk_g3_3
 (22 12)  (460 380)  (460 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (461 380)  (461 380)  routing T_9_23.sp4_v_t_22 <X> T_9_23.lc_trk_g3_3
 (21 13)  (459 381)  (459 381)  routing T_9_23.sp4_v_t_22 <X> T_9_23.lc_trk_g3_3


LogicTile_10_23

 (13 4)  (505 372)  (505 372)  routing T_10_23.sp4_h_l_40 <X> T_10_23.sp4_v_b_5
 (12 5)  (504 373)  (504 373)  routing T_10_23.sp4_h_l_40 <X> T_10_23.sp4_v_b_5


LogicTile_12_23

 (8 1)  (608 369)  (608 369)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_v_b_1
 (9 1)  (609 369)  (609 369)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_v_b_1
 (10 1)  (610 369)  (610 369)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_v_b_1


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0



IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_3_22

 (19 8)  (145 360)  (145 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_4_22

 (2 0)  (182 352)  (182 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (182 356)  (182 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 10)  (199 362)  (199 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_6_22

 (2 4)  (290 356)  (290 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_22

 (19 6)  (361 358)  (361 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (8 9)  (350 361)  (350 361)  routing T_7_22.sp4_h_l_42 <X> T_7_22.sp4_v_b_7
 (9 9)  (351 361)  (351 361)  routing T_7_22.sp4_h_l_42 <X> T_7_22.sp4_v_b_7
 (11 12)  (353 364)  (353 364)  routing T_7_22.sp4_h_l_40 <X> T_7_22.sp4_v_b_11
 (13 12)  (355 364)  (355 364)  routing T_7_22.sp4_h_l_40 <X> T_7_22.sp4_v_b_11
 (12 13)  (354 365)  (354 365)  routing T_7_22.sp4_h_l_40 <X> T_7_22.sp4_v_b_11


RAM_Tile_8_22

 (19 4)  (415 356)  (415 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_9_22

 (8 1)  (446 353)  (446 353)  routing T_9_22.sp4_h_l_42 <X> T_9_22.sp4_v_b_1
 (9 1)  (447 353)  (447 353)  routing T_9_22.sp4_h_l_42 <X> T_9_22.sp4_v_b_1
 (10 1)  (448 353)  (448 353)  routing T_9_22.sp4_h_l_42 <X> T_9_22.sp4_v_b_1


LogicTile_12_22

 (13 6)  (613 358)  (613 358)  routing T_12_22.sp4_v_b_5 <X> T_12_22.sp4_v_t_40


LogicTile_18_22

 (3 14)  (931 366)  (931 366)  routing T_18_22.sp12_v_b_1 <X> T_18_22.sp12_v_t_22


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (10 0)  (190 336)  (190 336)  routing T_4_21.sp4_v_t_45 <X> T_4_21.sp4_h_r_1
 (4 13)  (184 349)  (184 349)  routing T_4_21.sp4_v_t_41 <X> T_4_21.sp4_h_r_9


LogicTile_7_21

 (27 2)  (369 338)  (369 338)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 338)  (370 338)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 338)  (372 338)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 338)  (375 338)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 338)  (376 338)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 338)  (377 338)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.input_2_1
 (36 2)  (378 338)  (378 338)  LC_1 Logic Functioning bit
 (46 2)  (388 338)  (388 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (368 339)  (368 339)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 339)  (369 339)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 339)  (371 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 339)  (372 339)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 339)  (374 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (376 339)  (376 339)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.input_2_1
 (22 5)  (364 341)  (364 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (365 341)  (365 341)  routing T_7_21.sp4_v_b_18 <X> T_7_21.lc_trk_g1_2
 (24 5)  (366 341)  (366 341)  routing T_7_21.sp4_v_b_18 <X> T_7_21.lc_trk_g1_2
 (14 7)  (356 343)  (356 343)  routing T_7_21.sp4_r_v_b_28 <X> T_7_21.lc_trk_g1_4
 (17 7)  (359 343)  (359 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (14 10)  (356 346)  (356 346)  routing T_7_21.sp4_h_r_44 <X> T_7_21.lc_trk_g2_4
 (14 11)  (356 347)  (356 347)  routing T_7_21.sp4_h_r_44 <X> T_7_21.lc_trk_g2_4
 (15 11)  (357 347)  (357 347)  routing T_7_21.sp4_h_r_44 <X> T_7_21.lc_trk_g2_4
 (16 11)  (358 347)  (358 347)  routing T_7_21.sp4_h_r_44 <X> T_7_21.lc_trk_g2_4
 (17 11)  (359 347)  (359 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (369 348)  (369 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 348)  (370 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 348)  (372 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 348)  (376 348)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 348)  (377 348)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.input_2_6
 (40 12)  (382 348)  (382 348)  LC_6 Logic Functioning bit
 (18 13)  (360 349)  (360 349)  routing T_7_21.sp4_r_v_b_41 <X> T_7_21.lc_trk_g3_1
 (27 13)  (369 349)  (369 349)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 349)  (370 349)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 349)  (371 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 349)  (373 349)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 349)  (374 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (375 349)  (375 349)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.input_2_6
 (14 14)  (356 350)  (356 350)  routing T_7_21.sp4_h_r_36 <X> T_7_21.lc_trk_g3_4
 (22 14)  (364 350)  (364 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (365 350)  (365 350)  routing T_7_21.sp4_h_r_31 <X> T_7_21.lc_trk_g3_7
 (24 14)  (366 350)  (366 350)  routing T_7_21.sp4_h_r_31 <X> T_7_21.lc_trk_g3_7
 (15 15)  (357 351)  (357 351)  routing T_7_21.sp4_h_r_36 <X> T_7_21.lc_trk_g3_4
 (16 15)  (358 351)  (358 351)  routing T_7_21.sp4_h_r_36 <X> T_7_21.lc_trk_g3_4
 (17 15)  (359 351)  (359 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (363 351)  (363 351)  routing T_7_21.sp4_h_r_31 <X> T_7_21.lc_trk_g3_7


RAM_Tile_8_21

 (5 0)  (401 336)  (401 336)  routing T_8_21.sp4_h_l_44 <X> T_8_21.sp4_h_r_0
 (4 1)  (400 337)  (400 337)  routing T_8_21.sp4_h_l_44 <X> T_8_21.sp4_h_r_0
 (19 8)  (415 344)  (415 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_t_8


LogicTile_9_21

 (10 10)  (448 346)  (448 346)  routing T_9_21.sp4_v_b_2 <X> T_9_21.sp4_h_l_42


LogicTile_10_21

 (8 9)  (500 345)  (500 345)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_v_b_7
 (9 9)  (501 345)  (501 345)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_v_b_7


LogicTile_12_21

 (4 8)  (604 344)  (604 344)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_v_b_6
 (6 8)  (606 344)  (606 344)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_v_b_6
 (5 9)  (605 345)  (605 345)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_v_b_6


LogicTile_15_21

 (6 8)  (768 344)  (768 344)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_v_b_6


LogicTile_16_21

 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 340)  (856 340)  LC_2 Logic Functioning bit
 (41 4)  (857 340)  (857 340)  LC_2 Logic Functioning bit
 (42 4)  (858 340)  (858 340)  LC_2 Logic Functioning bit
 (43 4)  (859 340)  (859 340)  LC_2 Logic Functioning bit
 (52 4)  (868 340)  (868 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (40 5)  (856 341)  (856 341)  LC_2 Logic Functioning bit
 (41 5)  (857 341)  (857 341)  LC_2 Logic Functioning bit
 (42 5)  (858 341)  (858 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (14 12)  (830 348)  (830 348)  routing T_16_21.sp12_v_b_0 <X> T_16_21.lc_trk_g3_0
 (14 13)  (830 349)  (830 349)  routing T_16_21.sp12_v_b_0 <X> T_16_21.lc_trk_g3_0
 (15 13)  (831 349)  (831 349)  routing T_16_21.sp12_v_b_0 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (19 13)  (835 349)  (835 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_21

 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_v_b_0 <X> T_28_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0



IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (2 4)  (290 324)  (290 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_20

 (22 0)  (364 320)  (364 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (363 321)  (363 321)  routing T_7_20.sp4_r_v_b_32 <X> T_7_20.lc_trk_g0_3
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (365 325)  (365 325)  routing T_7_20.sp4_v_b_18 <X> T_7_20.lc_trk_g1_2
 (24 5)  (366 325)  (366 325)  routing T_7_20.sp4_v_b_18 <X> T_7_20.lc_trk_g1_2
 (27 6)  (369 326)  (369 326)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 326)  (370 326)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 326)  (372 326)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 326)  (375 326)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 326)  (376 326)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (382 326)  (382 326)  LC_3 Logic Functioning bit
 (42 6)  (384 326)  (384 326)  LC_3 Logic Functioning bit
 (22 7)  (364 327)  (364 327)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (366 327)  (366 327)  routing T_7_20.top_op_6 <X> T_7_20.lc_trk_g1_6
 (25 7)  (367 327)  (367 327)  routing T_7_20.top_op_6 <X> T_7_20.lc_trk_g1_6
 (26 7)  (368 327)  (368 327)  routing T_7_20.lc_trk_g0_3 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 327)  (371 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 327)  (372 327)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (27 8)  (369 328)  (369 328)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 328)  (373 328)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 328)  (376 328)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (46 8)  (388 328)  (388 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (392 328)  (392 328)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (368 329)  (368 329)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 329)  (369 329)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 329)  (370 329)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 329)  (372 329)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 329)  (373 329)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 329)  (378 329)  LC_4 Logic Functioning bit
 (46 9)  (388 329)  (388 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 12)  (359 332)  (359 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (363 332)  (363 332)  routing T_7_20.sp4_v_t_22 <X> T_7_20.lc_trk_g3_3
 (22 12)  (364 332)  (364 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 332)  (365 332)  routing T_7_20.sp4_v_t_22 <X> T_7_20.lc_trk_g3_3
 (18 13)  (360 333)  (360 333)  routing T_7_20.sp4_r_v_b_41 <X> T_7_20.lc_trk_g3_1
 (21 13)  (363 333)  (363 333)  routing T_7_20.sp4_v_t_22 <X> T_7_20.lc_trk_g3_3
 (22 14)  (364 334)  (364 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (365 334)  (365 334)  routing T_7_20.sp4_v_b_47 <X> T_7_20.lc_trk_g3_7
 (24 14)  (366 334)  (366 334)  routing T_7_20.sp4_v_b_47 <X> T_7_20.lc_trk_g3_7


RAM_Tile_8_20

 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (19 10)  (415 330)  (415 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (2 12)  (398 332)  (398 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22
 (13 13)  (409 333)  (409 333)  routing T_8_20.sp4_v_t_43 <X> T_8_20.sp4_h_r_11


LogicTile_9_20

 (5 0)  (443 320)  (443 320)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_h_r_0
 (4 1)  (442 321)  (442 321)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_h_r_0
 (8 1)  (446 321)  (446 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (9 1)  (447 321)  (447 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (10 1)  (448 321)  (448 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 323)  (461 323)  routing T_9_20.sp4_v_b_22 <X> T_9_20.lc_trk_g0_6
 (24 3)  (462 323)  (462 323)  routing T_9_20.sp4_v_b_22 <X> T_9_20.lc_trk_g0_6
 (5 4)  (443 324)  (443 324)  routing T_9_20.sp4_v_t_38 <X> T_9_20.sp4_h_r_3
 (26 4)  (464 324)  (464 324)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 324)  (468 324)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 324)  (471 324)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (52 4)  (490 324)  (490 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (464 325)  (464 325)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 325)  (470 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (471 325)  (471 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.input_2_2
 (34 5)  (472 325)  (472 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.input_2_2
 (35 5)  (473 325)  (473 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.input_2_2
 (15 7)  (453 327)  (453 327)  routing T_9_20.sp4_v_t_9 <X> T_9_20.lc_trk_g1_4
 (16 7)  (454 327)  (454 327)  routing T_9_20.sp4_v_t_9 <X> T_9_20.lc_trk_g1_4
 (17 7)  (455 327)  (455 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (6 8)  (444 328)  (444 328)  routing T_9_20.sp4_v_t_38 <X> T_9_20.sp4_v_b_6
 (16 8)  (454 328)  (454 328)  routing T_9_20.sp4_v_t_12 <X> T_9_20.lc_trk_g2_1
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (456 328)  (456 328)  routing T_9_20.sp4_v_t_12 <X> T_9_20.lc_trk_g2_1
 (5 9)  (443 329)  (443 329)  routing T_9_20.sp4_v_t_38 <X> T_9_20.sp4_v_b_6
 (11 9)  (449 329)  (449 329)  routing T_9_20.sp4_h_l_37 <X> T_9_20.sp4_h_r_8
 (13 9)  (451 329)  (451 329)  routing T_9_20.sp4_h_l_37 <X> T_9_20.sp4_h_r_8
 (4 12)  (442 332)  (442 332)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9
 (22 12)  (460 332)  (460 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 332)  (461 332)  routing T_9_20.sp4_v_t_30 <X> T_9_20.lc_trk_g3_3
 (24 12)  (462 332)  (462 332)  routing T_9_20.sp4_v_t_30 <X> T_9_20.lc_trk_g3_3
 (5 13)  (443 333)  (443 333)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9


LogicTile_10_20

 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (515 325)  (515 325)  routing T_10_20.sp4_v_b_18 <X> T_10_20.lc_trk_g1_2
 (24 5)  (516 325)  (516 325)  routing T_10_20.sp4_v_b_18 <X> T_10_20.lc_trk_g1_2
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (515 330)  (515 330)  routing T_10_20.sp12_v_t_12 <X> T_10_20.lc_trk_g2_7
 (2 12)  (494 332)  (494 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (21 12)  (513 332)  (513 332)  routing T_10_20.sp4_h_r_35 <X> T_10_20.lc_trk_g3_3
 (22 12)  (514 332)  (514 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 332)  (515 332)  routing T_10_20.sp4_h_r_35 <X> T_10_20.lc_trk_g3_3
 (24 12)  (516 332)  (516 332)  routing T_10_20.sp4_h_r_35 <X> T_10_20.lc_trk_g3_3
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 333)  (520 333)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (52 13)  (544 333)  (544 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_11_20

 (12 0)  (558 320)  (558 320)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_h_r_2
 (13 1)  (559 321)  (559 321)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_h_r_2
 (4 4)  (550 324)  (550 324)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_3
 (6 4)  (552 324)  (552 324)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_3
 (5 5)  (551 325)  (551 325)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_3
 (13 8)  (559 328)  (559 328)  routing T_11_20.sp4_h_l_45 <X> T_11_20.sp4_v_b_8
 (12 9)  (558 329)  (558 329)  routing T_11_20.sp4_h_l_45 <X> T_11_20.sp4_v_b_8
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_v_b_9
 (6 12)  (552 332)  (552 332)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_v_b_9
 (13 12)  (559 332)  (559 332)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_11
 (12 13)  (558 333)  (558 333)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_11


LogicTile_13_20

 (4 0)  (658 320)  (658 320)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_b_0
 (5 1)  (659 321)  (659 321)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_b_0
 (4 4)  (658 324)  (658 324)  routing T_13_20.sp4_h_l_38 <X> T_13_20.sp4_v_b_3
 (11 4)  (665 324)  (665 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (5 5)  (659 325)  (659 325)  routing T_13_20.sp4_h_l_38 <X> T_13_20.sp4_v_b_3
 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (8 8)  (662 328)  (662 328)  routing T_13_20.sp4_v_b_1 <X> T_13_20.sp4_h_r_7
 (9 8)  (663 328)  (663 328)  routing T_13_20.sp4_v_b_1 <X> T_13_20.sp4_h_r_7
 (10 8)  (664 328)  (664 328)  routing T_13_20.sp4_v_b_1 <X> T_13_20.sp4_h_r_7
 (13 8)  (667 328)  (667 328)  routing T_13_20.sp4_h_l_45 <X> T_13_20.sp4_v_b_8
 (12 9)  (666 329)  (666 329)  routing T_13_20.sp4_h_l_45 <X> T_13_20.sp4_v_b_8


LogicTile_14_20

 (0 0)  (708 320)  (708 320)  Negative Clock bit

 (25 0)  (733 320)  (733 320)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (52 2)  (760 322)  (760 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (44 3)  (752 323)  (752 323)  LC_1 Logic Functioning bit
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (729 324)  (729 324)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g1_3
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (21 5)  (729 325)  (729 325)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g1_3
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_20

 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (799 324)  (799 324)  LC_2 Logic Functioning bit
 (39 4)  (801 324)  (801 324)  LC_2 Logic Functioning bit
 (48 4)  (810 324)  (810 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (0 8)  (762 328)  (762 328)  routing T_15_20.glb_netwk_7 <X> T_15_20.glb2local_1
 (1 8)  (763 328)  (763 328)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (11 8)  (773 328)  (773 328)  routing T_15_20.sp4_h_l_39 <X> T_15_20.sp4_v_b_8
 (13 8)  (775 328)  (775 328)  routing T_15_20.sp4_h_l_39 <X> T_15_20.sp4_v_b_8
 (0 9)  (762 329)  (762 329)  routing T_15_20.glb_netwk_7 <X> T_15_20.glb2local_1
 (1 9)  (763 329)  (763 329)  routing T_15_20.glb_netwk_7 <X> T_15_20.glb2local_1
 (12 9)  (774 329)  (774 329)  routing T_15_20.sp4_h_l_39 <X> T_15_20.sp4_v_b_8
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (10 0)  (136 304)  (136 304)  routing T_3_19.sp4_v_t_45 <X> T_3_19.sp4_h_r_1


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0
 (9 12)  (189 316)  (189 316)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_h_r_10


LogicTile_7_19

 (8 1)  (350 305)  (350 305)  routing T_7_19.sp4_h_l_36 <X> T_7_19.sp4_v_b_1
 (9 1)  (351 305)  (351 305)  routing T_7_19.sp4_h_l_36 <X> T_7_19.sp4_v_b_1
 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0
 (4 5)  (346 309)  (346 309)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_r_3
 (5 8)  (347 312)  (347 312)  routing T_7_19.sp4_v_t_43 <X> T_7_19.sp4_h_r_6


RAM_Tile_8_19

 (2 0)  (398 304)  (398 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0
 (8 13)  (404 317)  (404 317)  routing T_8_19.sp4_h_l_47 <X> T_8_19.sp4_v_b_10
 (9 13)  (405 317)  (405 317)  routing T_8_19.sp4_h_l_47 <X> T_8_19.sp4_v_b_10


LogicTile_9_19

 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (461 304)  (461 304)  routing T_9_19.sp4_v_b_19 <X> T_9_19.lc_trk_g0_3
 (24 0)  (462 304)  (462 304)  routing T_9_19.sp4_v_b_19 <X> T_9_19.lc_trk_g0_3
 (25 0)  (463 304)  (463 304)  routing T_9_19.bnr_op_2 <X> T_9_19.lc_trk_g0_2
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (463 305)  (463 305)  routing T_9_19.bnr_op_2 <X> T_9_19.lc_trk_g0_2
 (14 2)  (452 306)  (452 306)  routing T_9_19.sp4_v_t_1 <X> T_9_19.lc_trk_g0_4
 (14 3)  (452 307)  (452 307)  routing T_9_19.sp4_v_t_1 <X> T_9_19.lc_trk_g0_4
 (16 3)  (454 307)  (454 307)  routing T_9_19.sp4_v_t_1 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (15 7)  (453 311)  (453 311)  routing T_9_19.sp4_v_t_9 <X> T_9_19.lc_trk_g1_4
 (16 7)  (454 311)  (454 311)  routing T_9_19.sp4_v_t_9 <X> T_9_19.lc_trk_g1_4
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (38 10)  (476 314)  (476 314)  LC_5 Logic Functioning bit
 (31 11)  (469 315)  (469 315)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 315)  (474 315)  LC_5 Logic Functioning bit
 (38 11)  (476 315)  (476 315)  LC_5 Logic Functioning bit
 (51 11)  (489 315)  (489 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (43 12)  (481 316)  (481 316)  LC_6 Logic Functioning bit
 (50 12)  (488 316)  (488 316)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (464 317)  (464 317)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 317)  (468 317)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (46 13)  (484 317)  (484 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 318)  (461 318)  routing T_9_19.sp4_v_b_47 <X> T_9_19.lc_trk_g3_7
 (24 14)  (462 318)  (462 318)  routing T_9_19.sp4_v_b_47 <X> T_9_19.lc_trk_g3_7
 (19 15)  (457 319)  (457 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_19

 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 304)  (523 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 304)  (526 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 304)  (527 304)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_0
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (46 0)  (538 304)  (538 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (539 304)  (539 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (9 1)  (501 305)  (501 305)  routing T_10_19.sp4_v_t_40 <X> T_10_19.sp4_v_b_1
 (10 1)  (502 305)  (502 305)  routing T_10_19.sp4_v_t_40 <X> T_10_19.sp4_v_b_1
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 305)  (519 305)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 305)  (522 305)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (525 305)  (525 305)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_0
 (34 1)  (526 305)  (526 305)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_0
 (21 2)  (513 306)  (513 306)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g0_7
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (2 4)  (494 308)  (494 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 4)  (500 308)  (500 308)  routing T_10_19.sp4_v_b_10 <X> T_10_19.sp4_h_r_4
 (9 4)  (501 308)  (501 308)  routing T_10_19.sp4_v_b_10 <X> T_10_19.sp4_h_r_4
 (10 4)  (502 308)  (502 308)  routing T_10_19.sp4_v_b_10 <X> T_10_19.sp4_h_r_4
 (12 4)  (504 308)  (504 308)  routing T_10_19.sp4_v_t_40 <X> T_10_19.sp4_h_r_5
 (13 4)  (505 308)  (505 308)  routing T_10_19.sp4_v_t_40 <X> T_10_19.sp4_v_b_5
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 308)  (516 308)  routing T_10_19.bot_op_3 <X> T_10_19.lc_trk_g1_3
 (21 6)  (513 310)  (513 310)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (516 310)  (516 310)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (21 7)  (513 311)  (513 311)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (21 8)  (513 312)  (513 312)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g2_3
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (515 312)  (515 312)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g2_3
 (24 8)  (516 312)  (516 312)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g2_3
 (21 9)  (513 313)  (513 313)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g2_3
 (19 10)  (511 314)  (511 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 318)  (519 318)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 319)  (519 319)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 319)  (520 319)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 319)  (524 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (525 319)  (525 319)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.input_2_7
 (35 15)  (527 319)  (527 319)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.input_2_7


LogicTile_11_19

 (4 0)  (550 304)  (550 304)  routing T_11_19.sp4_h_l_43 <X> T_11_19.sp4_v_b_0
 (6 0)  (552 304)  (552 304)  routing T_11_19.sp4_h_l_43 <X> T_11_19.sp4_v_b_0
 (5 1)  (551 305)  (551 305)  routing T_11_19.sp4_h_l_43 <X> T_11_19.sp4_v_b_0
 (15 2)  (561 306)  (561 306)  routing T_11_19.sp4_v_b_21 <X> T_11_19.lc_trk_g0_5
 (16 2)  (562 306)  (562 306)  routing T_11_19.sp4_v_b_21 <X> T_11_19.lc_trk_g0_5
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (571 306)  (571 306)  routing T_11_19.sp4_v_t_3 <X> T_11_19.lc_trk_g0_6
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 307)  (569 307)  routing T_11_19.sp4_v_t_3 <X> T_11_19.lc_trk_g0_6
 (25 3)  (571 307)  (571 307)  routing T_11_19.sp4_v_t_3 <X> T_11_19.lc_trk_g0_6
 (6 5)  (552 309)  (552 309)  routing T_11_19.sp4_h_l_38 <X> T_11_19.sp4_h_r_3
 (16 6)  (562 310)  (562 310)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g1_5
 (18 7)  (564 311)  (564 311)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g1_5
 (11 12)  (557 316)  (557 316)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_b_11
 (13 12)  (559 316)  (559 316)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_b_11
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 316)  (574 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (581 316)  (581 316)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.input_2_6
 (37 12)  (583 316)  (583 316)  LC_6 Logic Functioning bit
 (39 12)  (585 316)  (585 316)  LC_6 Logic Functioning bit
 (40 12)  (586 316)  (586 316)  LC_6 Logic Functioning bit
 (41 12)  (587 316)  (587 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (47 12)  (593 316)  (593 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (558 317)  (558 317)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_b_11
 (27 13)  (573 317)  (573 317)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 317)  (581 317)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.input_2_6
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (40 13)  (586 317)  (586 317)  LC_6 Logic Functioning bit
 (41 13)  (587 317)  (587 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (43 13)  (589 317)  (589 317)  LC_6 Logic Functioning bit
 (14 14)  (560 318)  (560 318)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g3_4
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 318)  (581 318)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.input_2_7
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (47 14)  (593 318)  (593 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (561 319)  (561 319)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g3_4
 (16 15)  (562 319)  (562 319)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (42 15)  (588 319)  (588 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (2 0)  (602 304)  (602 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 1)  (609 305)  (609 305)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_v_b_1
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (14 2)  (614 306)  (614 306)  routing T_12_19.sp4_v_t_1 <X> T_12_19.lc_trk_g0_4
 (21 2)  (621 306)  (621 306)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g0_7
 (14 3)  (614 307)  (614 307)  routing T_12_19.sp4_v_t_1 <X> T_12_19.lc_trk_g0_4
 (16 3)  (616 307)  (616 307)  routing T_12_19.sp4_v_t_1 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (3 4)  (603 308)  (603 308)  routing T_12_19.sp12_v_b_0 <X> T_12_19.sp12_h_r_0
 (4 4)  (604 308)  (604 308)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_3
 (3 5)  (603 309)  (603 309)  routing T_12_19.sp12_v_b_0 <X> T_12_19.sp12_h_r_0
 (5 5)  (605 309)  (605 309)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_3
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (25 6)  (625 310)  (625 310)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g1_6
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 311)  (623 311)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g1_6
 (24 7)  (624 311)  (624 311)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g1_6
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (25 8)  (625 312)  (625 312)  routing T_12_19.bnl_op_2 <X> T_12_19.lc_trk_g2_2
 (26 8)  (626 312)  (626 312)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (40 8)  (640 312)  (640 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (50 8)  (650 312)  (650 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 312)  (651 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 313)  (625 313)  routing T_12_19.bnl_op_2 <X> T_12_19.lc_trk_g2_2
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (25 10)  (625 314)  (625 314)  routing T_12_19.sp4_v_b_30 <X> T_12_19.lc_trk_g2_6
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 314)  (635 314)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_5
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (40 10)  (640 314)  (640 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (623 315)  (623 315)  routing T_12_19.sp4_v_b_30 <X> T_12_19.lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (634 315)  (634 315)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_5
 (35 11)  (635 315)  (635 315)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_5
 (4 12)  (604 316)  (604 316)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_9
 (6 12)  (606 316)  (606 316)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_9
 (14 12)  (614 316)  (614 316)  routing T_12_19.sp4_h_r_40 <X> T_12_19.lc_trk_g3_0
 (16 12)  (616 316)  (616 316)  routing T_12_19.sp12_v_t_14 <X> T_12_19.lc_trk_g3_1
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (5 13)  (605 317)  (605 317)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_9
 (14 13)  (614 317)  (614 317)  routing T_12_19.sp4_h_r_40 <X> T_12_19.lc_trk_g3_0
 (15 13)  (615 317)  (615 317)  routing T_12_19.sp4_h_r_40 <X> T_12_19.lc_trk_g3_0
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp4_h_r_40 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (618 317)  (618 317)  routing T_12_19.sp12_v_t_14 <X> T_12_19.lc_trk_g3_1
 (19 13)  (619 317)  (619 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (623 317)  (623 317)  routing T_12_19.sp12_v_b_18 <X> T_12_19.lc_trk_g3_2
 (25 13)  (625 317)  (625 317)  routing T_12_19.sp12_v_b_18 <X> T_12_19.lc_trk_g3_2


LogicTile_13_19

 (0 0)  (654 304)  (654 304)  Negative Clock bit

 (8 1)  (662 305)  (662 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1
 (9 1)  (663 305)  (663 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1
 (10 1)  (664 305)  (664 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 305)  (677 305)  routing T_13_19.sp4_v_b_18 <X> T_13_19.lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.sp4_v_b_18 <X> T_13_19.lc_trk_g0_2
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (40 2)  (694 306)  (694 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (46 2)  (700 306)  (700 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 307)  (687 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (35 3)  (689 307)  (689 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (25 4)  (679 308)  (679 308)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 309)  (677 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (25 5)  (679 309)  (679 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (1 6)  (655 310)  (655 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (655 311)  (655 311)  routing T_13_19.glb_netwk_4 <X> T_13_19.glb2local_0
 (21 8)  (675 312)  (675 312)  routing T_13_19.bnl_op_3 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (8 9)  (662 313)  (662 313)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_7
 (9 9)  (663 313)  (663 313)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_7
 (21 9)  (675 313)  (675 313)  routing T_13_19.bnl_op_3 <X> T_13_19.lc_trk_g2_3
 (25 10)  (679 314)  (679 314)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g2_6
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 315)  (679 315)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (21 12)  (675 316)  (675 316)  routing T_13_19.bnl_op_3 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (675 317)  (675 317)  routing T_13_19.bnl_op_3 <X> T_13_19.lc_trk_g3_3
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (40 13)  (694 317)  (694 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (48 13)  (702 317)  (702 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 14)  (673 318)  (673 318)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (679 318)  (679 318)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g3_6
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (679 319)  (679 319)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g3_6


LogicTile_14_19

 (4 1)  (712 305)  (712 305)  routing T_14_19.sp4_h_l_41 <X> T_14_19.sp4_h_r_0
 (6 1)  (714 305)  (714 305)  routing T_14_19.sp4_h_l_41 <X> T_14_19.sp4_h_r_0
 (13 4)  (721 308)  (721 308)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_5
 (12 5)  (720 309)  (720 309)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_5
 (8 7)  (716 311)  (716 311)  routing T_14_19.sp4_h_r_4 <X> T_14_19.sp4_v_t_41
 (9 7)  (717 311)  (717 311)  routing T_14_19.sp4_h_r_4 <X> T_14_19.sp4_v_t_41
 (4 13)  (712 317)  (712 317)  routing T_14_19.sp4_v_t_41 <X> T_14_19.sp4_h_r_9


LogicTile_15_19

 (15 0)  (777 304)  (777 304)  routing T_15_19.sp4_h_r_1 <X> T_15_19.lc_trk_g0_1
 (16 0)  (778 304)  (778 304)  routing T_15_19.sp4_h_r_1 <X> T_15_19.lc_trk_g0_1
 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (8 1)  (770 305)  (770 305)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_b_1
 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_b_1
 (18 1)  (780 305)  (780 305)  routing T_15_19.sp4_h_r_1 <X> T_15_19.lc_trk_g0_1
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 306)  (797 306)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.input_2_1
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (40 2)  (802 306)  (802 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (47 2)  (809 306)  (809 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (1 3)  (763 307)  (763 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 307)  (794 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (796 307)  (796 307)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.input_2_1
 (35 3)  (797 307)  (797 307)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.input_2_1
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (47 3)  (809 307)  (809 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 6)  (777 310)  (777 310)  routing T_15_19.sp4_h_r_13 <X> T_15_19.lc_trk_g1_5
 (16 6)  (778 310)  (778 310)  routing T_15_19.sp4_h_r_13 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (780 310)  (780 310)  routing T_15_19.sp4_h_r_13 <X> T_15_19.lc_trk_g1_5
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (785 311)  (785 311)  routing T_15_19.sp12_h_r_14 <X> T_15_19.lc_trk_g1_6
 (16 8)  (778 312)  (778 312)  routing T_15_19.sp4_v_b_33 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.sp4_v_b_33 <X> T_15_19.lc_trk_g2_1
 (18 9)  (780 313)  (780 313)  routing T_15_19.sp4_v_b_33 <X> T_15_19.lc_trk_g2_1
 (25 10)  (787 314)  (787 314)  routing T_15_19.sp4_v_b_30 <X> T_15_19.lc_trk_g2_6
 (27 10)  (789 314)  (789 314)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 314)  (797 314)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.input_2_5
 (40 10)  (802 314)  (802 314)  LC_5 Logic Functioning bit
 (47 10)  (809 314)  (809 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 315)  (785 315)  routing T_15_19.sp4_v_b_30 <X> T_15_19.lc_trk_g2_6
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (796 315)  (796 315)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.input_2_5
 (35 11)  (797 315)  (797 315)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.input_2_5
 (11 12)  (773 316)  (773 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (13 12)  (775 316)  (775 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 316)  (780 316)  routing T_15_19.bnl_op_1 <X> T_15_19.lc_trk_g3_1
 (12 13)  (774 317)  (774 317)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (18 13)  (780 317)  (780 317)  routing T_15_19.bnl_op_1 <X> T_15_19.lc_trk_g3_1


LogicTile_16_19

 (0 0)  (816 304)  (816 304)  Negative Clock bit

 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g0_1
 (8 1)  (824 305)  (824 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (9 1)  (825 305)  (825 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (10 1)  (826 305)  (826 305)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_1
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 306)  (846 306)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (15 3)  (831 307)  (831 307)  routing T_16_19.bot_op_4 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (43 3)  (859 307)  (859 307)  LC_1 Logic Functioning bit
 (45 3)  (861 307)  (861 307)  LC_1 Logic Functioning bit
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 308)  (850 308)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 308)  (851 308)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_2
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (45 4)  (861 308)  (861 308)  LC_2 Logic Functioning bit
 (14 5)  (830 309)  (830 309)  routing T_16_19.sp12_h_r_16 <X> T_16_19.lc_trk_g1_0
 (16 5)  (832 309)  (832 309)  routing T_16_19.sp12_h_r_16 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 309)  (848 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (849 309)  (849 309)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_2
 (34 5)  (850 309)  (850 309)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_2
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (45 5)  (861 309)  (861 309)  LC_2 Logic Functioning bit
 (15 6)  (831 310)  (831 310)  routing T_16_19.bot_op_5 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (837 310)  (837 310)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (11 8)  (827 312)  (827 312)  routing T_16_19.sp4_h_l_39 <X> T_16_19.sp4_v_b_8
 (13 8)  (829 312)  (829 312)  routing T_16_19.sp4_h_l_39 <X> T_16_19.sp4_v_b_8
 (15 8)  (831 312)  (831 312)  routing T_16_19.rgt_op_1 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.rgt_op_1 <X> T_16_19.lc_trk_g2_1
 (12 9)  (828 313)  (828 313)  routing T_16_19.sp4_h_l_39 <X> T_16_19.sp4_v_b_8
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.input_2_5
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (40 10)  (856 314)  (856 314)  LC_5 Logic Functioning bit
 (42 10)  (858 314)  (858 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (14 11)  (830 315)  (830 315)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g2_4
 (15 11)  (831 315)  (831 315)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g2_4
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (851 315)  (851 315)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.input_2_5
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (40 11)  (856 315)  (856 315)  LC_5 Logic Functioning bit
 (42 11)  (858 315)  (858 315)  LC_5 Logic Functioning bit
 (45 11)  (861 315)  (861 315)  LC_5 Logic Functioning bit
 (0 12)  (816 316)  (816 316)  routing T_16_19.glb_netwk_7 <X> T_16_19.glb2local_3
 (1 12)  (817 316)  (817 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_7 glb2local_3
 (25 12)  (841 316)  (841 316)  routing T_16_19.wire_logic_cluster/lc_2/out <X> T_16_19.lc_trk_g3_2
 (0 13)  (816 317)  (816 317)  routing T_16_19.glb_netwk_7 <X> T_16_19.glb2local_3
 (1 13)  (817 317)  (817 317)  routing T_16_19.glb_netwk_7 <X> T_16_19.glb2local_3
 (19 13)  (835 317)  (835 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (816 318)  (816 318)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 318)  (834 318)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g3_5
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 318)  (846 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (1 15)  (817 319)  (817 319)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 319)  (856 319)  LC_7 Logic Functioning bit
 (41 15)  (857 319)  (857 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit
 (43 15)  (859 319)  (859 319)  LC_7 Logic Functioning bit
 (45 15)  (861 319)  (861 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (0 0)  (874 304)  (874 304)  Negative Clock bit

 (26 0)  (900 304)  (900 304)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 304)  (901 304)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 304)  (905 304)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 304)  (909 304)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_0
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 305)  (904 305)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_0
 (35 1)  (909 305)  (909 305)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_0
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 306)  (888 306)  routing T_17_19.wire_logic_cluster/lc_4/out <X> T_17_19.lc_trk_g0_4
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 306)  (904 306)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (50 2)  (924 306)  (924 306)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (15 4)  (889 308)  (889 308)  routing T_17_19.lft_op_1 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 308)  (892 308)  routing T_17_19.lft_op_1 <X> T_17_19.lc_trk_g1_1
 (25 4)  (899 308)  (899 308)  routing T_17_19.lft_op_2 <X> T_17_19.lc_trk_g1_2
 (8 5)  (882 309)  (882 309)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_v_b_4
 (9 5)  (883 309)  (883 309)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_v_b_4
 (10 5)  (884 309)  (884 309)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_v_b_4
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 309)  (898 309)  routing T_17_19.lft_op_2 <X> T_17_19.lc_trk_g1_2
 (15 6)  (889 310)  (889 310)  routing T_17_19.lft_op_5 <X> T_17_19.lc_trk_g1_5
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.lft_op_5 <X> T_17_19.lc_trk_g1_5
 (21 6)  (895 310)  (895 310)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g1_7
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 310)  (899 310)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g1_6
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (26 8)  (900 312)  (900 312)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 312)  (902 312)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 312)  (905 312)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 312)  (908 312)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 312)  (911 312)  LC_4 Logic Functioning bit
 (45 8)  (919 312)  (919 312)  LC_4 Logic Functioning bit
 (50 8)  (924 312)  (924 312)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 313)  (905 313)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (40 9)  (914 313)  (914 313)  LC_4 Logic Functioning bit
 (42 9)  (916 313)  (916 313)  LC_4 Logic Functioning bit
 (45 9)  (919 313)  (919 313)  LC_4 Logic Functioning bit
 (14 10)  (888 314)  (888 314)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g2_5
 (26 10)  (900 314)  (900 314)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 314)  (904 314)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 314)  (909 314)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (41 10)  (915 314)  (915 314)  LC_5 Logic Functioning bit
 (45 10)  (919 314)  (919 314)  LC_5 Logic Functioning bit
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (15 11)  (889 315)  (889 315)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (16 11)  (890 315)  (890 315)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (28 11)  (902 315)  (902 315)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 315)  (904 315)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (908 315)  (908 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (35 11)  (909 315)  (909 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (40 11)  (914 315)  (914 315)  LC_5 Logic Functioning bit
 (42 11)  (916 315)  (916 315)  LC_5 Logic Functioning bit
 (43 11)  (917 315)  (917 315)  LC_5 Logic Functioning bit
 (45 11)  (919 315)  (919 315)  LC_5 Logic Functioning bit
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 316)  (909 316)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_6
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (908 317)  (908 317)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.input_2_6
 (37 13)  (911 317)  (911 317)  LC_6 Logic Functioning bit
 (0 14)  (874 318)  (874 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (892 318)  (892 318)  routing T_17_19.bnl_op_5 <X> T_17_19.lc_trk_g3_5
 (25 14)  (899 318)  (899 318)  routing T_17_19.sp4_v_b_30 <X> T_17_19.lc_trk_g3_6
 (26 14)  (900 318)  (900 318)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (42 14)  (916 318)  (916 318)  LC_7 Logic Functioning bit
 (45 14)  (919 318)  (919 318)  LC_7 Logic Functioning bit
 (50 14)  (924 318)  (924 318)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (875 319)  (875 319)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (892 319)  (892 319)  routing T_17_19.bnl_op_5 <X> T_17_19.lc_trk_g3_5
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (897 319)  (897 319)  routing T_17_19.sp4_v_b_30 <X> T_17_19.lc_trk_g3_6
 (26 15)  (900 319)  (900 319)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 319)  (901 319)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 319)  (902 319)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 319)  (904 319)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit
 (41 15)  (915 319)  (915 319)  LC_7 Logic Functioning bit
 (45 15)  (919 319)  (919 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (6 1)  (934 305)  (934 305)  routing T_18_19.sp4_h_l_37 <X> T_18_19.sp4_h_r_0
 (3 5)  (931 309)  (931 309)  routing T_18_19.sp12_h_l_23 <X> T_18_19.sp12_h_r_0
 (19 13)  (947 317)  (947 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_19

 (3 6)  (1039 310)  (1039 310)  routing T_20_19.sp12_h_r_0 <X> T_20_19.sp12_v_t_23
 (14 6)  (1050 310)  (1050 310)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g1_4
 (3 7)  (1039 311)  (1039 311)  routing T_20_19.sp12_h_r_0 <X> T_20_19.sp12_v_t_23
 (14 7)  (1050 311)  (1050 311)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g1_4
 (15 7)  (1051 311)  (1051 311)  routing T_20_19.sp12_h_l_3 <X> T_20_19.lc_trk_g1_4
 (17 7)  (1053 311)  (1053 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 8)  (1062 312)  (1062 312)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 312)  (1063 312)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 312)  (1064 312)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 312)  (1067 312)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 312)  (1070 312)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 312)  (1072 312)  LC_4 Logic Functioning bit
 (38 8)  (1074 312)  (1074 312)  LC_4 Logic Functioning bit
 (41 8)  (1077 312)  (1077 312)  LC_4 Logic Functioning bit
 (43 8)  (1079 312)  (1079 312)  LC_4 Logic Functioning bit
 (47 8)  (1083 312)  (1083 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (1063 313)  (1063 313)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 313)  (1064 313)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (39 9)  (1075 313)  (1075 313)  LC_4 Logic Functioning bit
 (14 13)  (1050 317)  (1050 317)  routing T_20_19.sp4_h_r_24 <X> T_20_19.lc_trk_g3_0
 (15 13)  (1051 317)  (1051 317)  routing T_20_19.sp4_h_r_24 <X> T_20_19.lc_trk_g3_0
 (16 13)  (1052 317)  (1052 317)  routing T_20_19.sp4_h_r_24 <X> T_20_19.lc_trk_g3_0
 (17 13)  (1053 317)  (1053 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (17 14)  (1053 318)  (1053 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_21_19

 (8 1)  (1098 305)  (1098 305)  routing T_21_19.sp4_h_l_36 <X> T_21_19.sp4_v_b_1
 (9 1)  (1099 305)  (1099 305)  routing T_21_19.sp4_h_l_36 <X> T_21_19.sp4_v_b_1
 (3 7)  (1093 311)  (1093 311)  routing T_21_19.sp12_h_l_23 <X> T_21_19.sp12_v_t_23


LogicTile_26_19

 (3 15)  (1351 319)  (1351 319)  routing T_26_19.sp12_h_l_22 <X> T_26_19.sp12_v_t_22


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0



IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 296)  (1 296)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 5)  (75 293)  (75 293)  routing T_2_18.sp12_h_l_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (2 0)  (182 288)  (182 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 4)  (183 292)  (183 292)  routing T_4_18.sp12_v_t_23 <X> T_4_18.sp12_h_r_0
 (2 12)  (182 300)  (182 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_6_18

 (2 0)  (290 288)  (290 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 2)  (291 290)  (291 290)  routing T_6_18.sp12_v_t_23 <X> T_6_18.sp12_h_l_23
 (2 4)  (290 292)  (290 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_18

 (11 4)  (353 292)  (353 292)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_v_b_5
 (13 4)  (355 292)  (355 292)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_v_b_5
 (11 5)  (353 293)  (353 293)  routing T_7_18.sp4_h_l_40 <X> T_7_18.sp4_h_r_5
 (12 5)  (354 293)  (354 293)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_v_b_5
 (8 8)  (350 296)  (350 296)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_h_r_7
 (10 8)  (352 296)  (352 296)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_h_r_7
 (11 12)  (353 300)  (353 300)  routing T_7_18.sp4_h_l_40 <X> T_7_18.sp4_v_b_11
 (13 12)  (355 300)  (355 300)  routing T_7_18.sp4_h_l_40 <X> T_7_18.sp4_v_b_11
 (12 13)  (354 301)  (354 301)  routing T_7_18.sp4_h_l_40 <X> T_7_18.sp4_v_b_11


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 300)  (398 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_18

 (8 0)  (446 288)  (446 288)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_h_r_1
 (10 0)  (448 288)  (448 288)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_h_r_1
 (8 1)  (446 289)  (446 289)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_1
 (9 1)  (447 289)  (447 289)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_1
 (10 1)  (448 289)  (448 289)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_1
 (3 4)  (441 292)  (441 292)  routing T_9_18.sp12_v_t_23 <X> T_9_18.sp12_h_r_0
 (13 4)  (451 292)  (451 292)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_v_b_5
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (461 292)  (461 292)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (12 5)  (450 293)  (450 293)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_v_b_5
 (15 5)  (453 293)  (453 293)  routing T_9_18.sp4_v_t_5 <X> T_9_18.lc_trk_g1_0
 (16 5)  (454 293)  (454 293)  routing T_9_18.sp4_v_t_5 <X> T_9_18.lc_trk_g1_0
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (459 293)  (459 293)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (12 8)  (450 296)  (450 296)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_h_r_8
 (16 8)  (454 296)  (454 296)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g2_1
 (17 8)  (455 296)  (455 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 296)  (456 296)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g2_1
 (25 8)  (463 296)  (463 296)  routing T_9_18.rgt_op_2 <X> T_9_18.lc_trk_g2_2
 (13 9)  (451 297)  (451 297)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_h_r_8
 (18 9)  (456 297)  (456 297)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g2_1
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 297)  (462 297)  routing T_9_18.rgt_op_2 <X> T_9_18.lc_trk_g2_2
 (25 10)  (463 298)  (463 298)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 298)  (472 298)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 299)  (461 299)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (25 11)  (463 299)  (463 299)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (27 11)  (465 299)  (465 299)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 299)  (469 299)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (25 14)  (463 302)  (463 302)  routing T_9_18.sp4_v_b_30 <X> T_9_18.lc_trk_g3_6
 (26 14)  (464 302)  (464 302)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 302)  (466 302)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 302)  (469 302)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 302)  (471 302)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 302)  (474 302)  LC_7 Logic Functioning bit
 (51 14)  (489 302)  (489 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (10 15)  (448 303)  (448 303)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_v_t_47
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (461 303)  (461 303)  routing T_9_18.sp4_v_b_30 <X> T_9_18.lc_trk_g3_6
 (26 15)  (464 303)  (464 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 303)  (465 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 303)  (466 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 303)  (468 303)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 303)  (469 303)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 303)  (470 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (471 303)  (471 303)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.input_2_7


LogicTile_10_18

 (3 1)  (495 289)  (495 289)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_v_b_0
 (27 4)  (519 292)  (519 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 292)  (523 292)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (14 5)  (506 293)  (506 293)  routing T_10_18.sp12_h_r_16 <X> T_10_18.lc_trk_g1_0
 (16 5)  (508 293)  (508 293)  routing T_10_18.sp12_h_r_16 <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 294)  (525 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (50 6)  (542 294)  (542 294)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (519 295)  (519 295)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 295)  (523 295)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 295)  (529 295)  LC_3 Logic Functioning bit
 (22 9)  (514 297)  (514 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (517 297)  (517 297)  routing T_10_18.sp4_r_v_b_34 <X> T_10_18.lc_trk_g2_2
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (506 301)  (506 301)  routing T_10_18.sp4_r_v_b_40 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (513 301)  (513 301)  routing T_10_18.sp4_r_v_b_43 <X> T_10_18.lc_trk_g3_3
 (14 15)  (506 303)  (506 303)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g3_4
 (16 15)  (508 303)  (508 303)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g3_4
 (17 15)  (509 303)  (509 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_11_18

 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (569 288)  (569 288)  routing T_11_18.sp12_h_l_16 <X> T_11_18.lc_trk_g0_3
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 288)  (577 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (21 1)  (567 289)  (567 289)  routing T_11_18.sp12_h_l_16 <X> T_11_18.lc_trk_g0_3
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (35 1)  (581 289)  (581 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (14 2)  (560 290)  (560 290)  routing T_11_18.sp12_h_l_3 <X> T_11_18.lc_trk_g0_4
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (50 2)  (596 290)  (596 290)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (560 291)  (560 291)  routing T_11_18.sp12_h_l_3 <X> T_11_18.lc_trk_g0_4
 (15 3)  (561 291)  (561 291)  routing T_11_18.sp12_h_l_3 <X> T_11_18.lc_trk_g0_4
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (4 4)  (550 292)  (550 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (6 4)  (552 292)  (552 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (13 4)  (559 292)  (559 292)  routing T_11_18.sp4_h_l_40 <X> T_11_18.sp4_v_b_5
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (50 4)  (596 292)  (596 292)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (551 293)  (551 293)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (12 5)  (558 293)  (558 293)  routing T_11_18.sp4_h_l_40 <X> T_11_18.sp4_v_b_5
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (16 6)  (562 294)  (562 294)  routing T_11_18.sp4_v_b_13 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 294)  (564 294)  routing T_11_18.sp4_v_b_13 <X> T_11_18.lc_trk_g1_5
 (26 6)  (572 294)  (572 294)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (42 6)  (588 294)  (588 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (46 6)  (592 294)  (592 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 294)  (596 294)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (564 295)  (564 295)  routing T_11_18.sp4_v_b_13 <X> T_11_18.lc_trk_g1_5
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (14 8)  (560 296)  (560 296)  routing T_11_18.sp4_v_t_21 <X> T_11_18.lc_trk_g2_0
 (21 8)  (567 296)  (567 296)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g2_3
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 296)  (569 296)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g2_3
 (25 8)  (571 296)  (571 296)  routing T_11_18.sp4_v_t_23 <X> T_11_18.lc_trk_g2_2
 (8 9)  (554 297)  (554 297)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_b_7
 (9 9)  (555 297)  (555 297)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_b_7
 (14 9)  (560 297)  (560 297)  routing T_11_18.sp4_v_t_21 <X> T_11_18.lc_trk_g2_0
 (16 9)  (562 297)  (562 297)  routing T_11_18.sp4_v_t_21 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (567 297)  (567 297)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g2_3
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 297)  (569 297)  routing T_11_18.sp4_v_t_23 <X> T_11_18.lc_trk_g2_2
 (25 9)  (571 297)  (571 297)  routing T_11_18.sp4_v_t_23 <X> T_11_18.lc_trk_g2_2
 (16 10)  (562 298)  (562 298)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 298)  (564 298)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g2_5
 (21 10)  (567 298)  (567 298)  routing T_11_18.sp4_v_t_18 <X> T_11_18.lc_trk_g2_7
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (569 298)  (569 298)  routing T_11_18.sp4_v_t_18 <X> T_11_18.lc_trk_g2_7
 (18 11)  (564 299)  (564 299)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g2_5
 (13 12)  (559 300)  (559 300)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11
 (16 12)  (562 300)  (562 300)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g3_1
 (21 12)  (567 300)  (567 300)  routing T_11_18.sp4_v_t_14 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp4_v_t_14 <X> T_11_18.lc_trk_g3_3
 (12 13)  (558 301)  (558 301)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11
 (15 13)  (561 301)  (561 301)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g3_0
 (16 13)  (562 301)  (562 301)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (564 301)  (564 301)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g3_1
 (26 14)  (572 302)  (572 302)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 302)  (573 302)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 302)  (576 302)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (46 14)  (592 302)  (592 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (593 302)  (593 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (573 303)  (573 303)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 303)  (574 303)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (37 15)  (583 303)  (583 303)  LC_7 Logic Functioning bit
 (38 15)  (584 303)  (584 303)  LC_7 Logic Functioning bit
 (39 15)  (585 303)  (585 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (15 2)  (615 290)  (615 290)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g0_5
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (618 291)  (618 291)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g0_5
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (627 292)  (627 292)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (635 292)  (635 292)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_2
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (46 4)  (646 292)  (646 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (615 293)  (615 293)  routing T_12_18.bot_op_0 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (626 293)  (626 293)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 293)  (632 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (633 293)  (633 293)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_2
 (34 5)  (634 293)  (634 293)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_2
 (35 5)  (635 293)  (635 293)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_2
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 294)  (640 294)  LC_3 Logic Functioning bit
 (18 7)  (618 295)  (618 295)  routing T_12_18.sp4_r_v_b_29 <X> T_12_18.lc_trk_g1_5
 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (633 295)  (633 295)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.input_2_3
 (15 8)  (615 296)  (615 296)  routing T_12_18.tnr_op_1 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (40 8)  (640 296)  (640 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (46 9)  (646 297)  (646 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (625 298)  (625 298)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g2_6
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 299)  (624 299)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g2_6
 (15 12)  (615 300)  (615 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1
 (25 12)  (625 300)  (625 300)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g3_2
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 301)  (624 301)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g3_2
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (633 301)  (633 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_6
 (34 13)  (634 301)  (634 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_6
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (623 302)  (623 302)  routing T_12_18.sp12_v_t_12 <X> T_12_18.lc_trk_g3_7


LogicTile_13_18

 (0 0)  (654 288)  (654 288)  Negative Clock bit

 (4 0)  (658 288)  (658 288)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_v_b_0
 (6 0)  (660 288)  (660 288)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_v_b_0
 (14 0)  (668 288)  (668 288)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (15 0)  (669 288)  (669 288)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (5 1)  (659 289)  (659 289)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_v_b_0
 (15 1)  (669 289)  (669 289)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (672 289)  (672 289)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 290)  (669 290)  routing T_13_18.top_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 290)  (689 290)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_1
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (46 2)  (700 290)  (700 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (672 291)  (672 291)  routing T_13_18.top_op_5 <X> T_13_18.lc_trk_g0_5
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (53 3)  (707 291)  (707 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (13 8)  (667 296)  (667 296)  routing T_13_18.sp4_h_l_45 <X> T_13_18.sp4_v_b_8
 (8 9)  (662 297)  (662 297)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_v_b_7
 (9 9)  (663 297)  (663 297)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_v_b_7
 (10 9)  (664 297)  (664 297)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_v_b_7
 (12 9)  (666 297)  (666 297)  routing T_13_18.sp4_h_l_45 <X> T_13_18.sp4_v_b_8
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g3_1
 (25 12)  (679 300)  (679 300)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g3_2
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 302)  (679 302)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g3_6
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_18

 (0 0)  (708 288)  (708 288)  Negative Clock bit

 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (733 288)  (733 288)  routing T_14_18.lft_op_2 <X> T_14_18.lc_trk_g0_2
 (21 1)  (729 289)  (729 289)  routing T_14_18.sp4_r_v_b_32 <X> T_14_18.lc_trk_g0_3
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.lft_op_2 <X> T_14_18.lc_trk_g0_2
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (733 290)  (733 290)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g0_6
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 291)  (732 291)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g0_6
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 291)  (743 291)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.input_2_1
 (14 4)  (722 292)  (722 292)  routing T_14_18.sp4_v_b_8 <X> T_14_18.lc_trk_g1_0
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 292)  (743 292)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_2
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (14 5)  (722 293)  (722 293)  routing T_14_18.sp4_v_b_8 <X> T_14_18.lc_trk_g1_0
 (16 5)  (724 293)  (724 293)  routing T_14_18.sp4_v_b_8 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_2
 (35 5)  (743 293)  (743 293)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.input_2_2
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (0 6)  (708 294)  (708 294)  routing T_14_18.glb_netwk_7 <X> T_14_18.glb2local_0
 (1 6)  (709 294)  (709 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (16 6)  (724 294)  (724 294)  routing T_14_18.sp12_h_r_13 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 294)  (731 294)  routing T_14_18.sp4_h_r_7 <X> T_14_18.lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.sp4_h_r_7 <X> T_14_18.lc_trk_g1_7
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (40 6)  (748 294)  (748 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (47 6)  (755 294)  (755 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (0 7)  (708 295)  (708 295)  routing T_14_18.glb_netwk_7 <X> T_14_18.glb2local_0
 (1 7)  (709 295)  (709 295)  routing T_14_18.glb_netwk_7 <X> T_14_18.glb2local_0
 (14 7)  (722 295)  (722 295)  routing T_14_18.sp12_h_r_20 <X> T_14_18.lc_trk_g1_4
 (16 7)  (724 295)  (724 295)  routing T_14_18.sp12_h_r_20 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (729 295)  (729 295)  routing T_14_18.sp4_h_r_7 <X> T_14_18.lc_trk_g1_7
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 295)  (739 295)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 295)  (742 295)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.input_2_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (8 8)  (716 296)  (716 296)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_h_r_7
 (10 8)  (718 296)  (718 296)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_h_r_7
 (14 11)  (722 299)  (722 299)  routing T_14_18.sp4_r_v_b_36 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (722 300)  (722 300)  routing T_14_18.sp4_h_l_21 <X> T_14_18.lc_trk_g3_0
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g3_2
 (15 13)  (723 301)  (723 301)  routing T_14_18.sp4_h_l_21 <X> T_14_18.lc_trk_g3_0
 (16 13)  (724 301)  (724 301)  routing T_14_18.sp4_h_l_21 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_r_v_b_43 <X> T_14_18.lc_trk_g3_3
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (748 302)  (748 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 288)  (780 288)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g0_1
 (25 0)  (787 288)  (787 288)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g0_2
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g0_2
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (783 290)  (783 290)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g0_7
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g0_7
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 290)  (797 290)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.input_2_1
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 291)  (797 291)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.input_2_1
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (40 3)  (802 291)  (802 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (4 4)  (766 292)  (766 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (6 4)  (768 292)  (768 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (21 4)  (783 292)  (783 292)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 292)  (787 292)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g1_2
 (5 5)  (767 293)  (767 293)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 293)  (785 293)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g1_2
 (24 5)  (786 293)  (786 293)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g1_2
 (25 5)  (787 293)  (787 293)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g1_2
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (796 295)  (796 295)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.input_2_3
 (35 7)  (797 295)  (797 295)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.input_2_3
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (25 8)  (787 296)  (787 296)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g2_2
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g2_2
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 302)  (776 302)  routing T_15_18.sp4_v_t_17 <X> T_15_18.lc_trk_g3_4
 (16 15)  (778 303)  (778 303)  routing T_15_18.sp4_v_t_17 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_16_18

 (0 0)  (816 288)  (816 288)  Negative Clock bit

 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 288)  (846 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 288)  (847 288)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 288)  (851 288)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_0
 (40 0)  (856 288)  (856 288)  LC_0 Logic Functioning bit
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 289)  (840 289)  routing T_16_18.top_op_2 <X> T_16_18.lc_trk_g0_2
 (25 1)  (841 289)  (841 289)  routing T_16_18.top_op_2 <X> T_16_18.lc_trk_g0_2
 (28 1)  (844 289)  (844 289)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 289)  (847 289)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 289)  (850 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_0
 (35 1)  (851 289)  (851 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_0
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 290)  (831 290)  routing T_16_18.top_op_5 <X> T_16_18.lc_trk_g0_5
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (856 290)  (856 290)  LC_1 Logic Functioning bit
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (834 291)  (834 291)  routing T_16_18.top_op_5 <X> T_16_18.lc_trk_g0_5
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 291)  (856 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (14 4)  (830 292)  (830 292)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g1_0
 (15 4)  (831 292)  (831 292)  routing T_16_18.top_op_1 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (837 292)  (837 292)  routing T_16_18.wire_logic_cluster/lc_3/out <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 292)  (851 292)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_2
 (37 4)  (853 292)  (853 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (40 4)  (856 292)  (856 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (42 4)  (858 292)  (858 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (834 293)  (834 293)  routing T_16_18.top_op_1 <X> T_16_18.lc_trk_g1_1
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (850 293)  (850 293)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_2
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (40 5)  (856 293)  (856 293)  LC_2 Logic Functioning bit
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (42 5)  (858 293)  (858 293)  LC_2 Logic Functioning bit
 (43 5)  (859 293)  (859 293)  LC_2 Logic Functioning bit
 (0 6)  (816 294)  (816 294)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (1 6)  (817 294)  (817 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (15 6)  (831 294)  (831 294)  routing T_16_18.sp4_v_b_21 <X> T_16_18.lc_trk_g1_5
 (16 6)  (832 294)  (832 294)  routing T_16_18.sp4_v_b_21 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 294)  (840 294)  routing T_16_18.top_op_7 <X> T_16_18.lc_trk_g1_7
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (40 6)  (856 294)  (856 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (50 6)  (866 294)  (866 294)  Cascade bit: LH_LC03_inmux02_5

 (0 7)  (816 295)  (816 295)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (1 7)  (817 295)  (817 295)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (21 7)  (837 295)  (837 295)  routing T_16_18.top_op_7 <X> T_16_18.lc_trk_g1_7
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (37 7)  (853 295)  (853 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (40 7)  (856 295)  (856 295)  LC_3 Logic Functioning bit
 (41 7)  (857 295)  (857 295)  LC_3 Logic Functioning bit
 (42 7)  (858 295)  (858 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (15 8)  (831 296)  (831 296)  routing T_16_18.tnr_op_1 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (849 297)  (849 297)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.input_2_4
 (34 9)  (850 297)  (850 297)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.input_2_4
 (15 10)  (831 298)  (831 298)  routing T_16_18.tnr_op_5 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 298)  (839 298)  routing T_16_18.sp4_v_b_47 <X> T_16_18.lc_trk_g2_7
 (24 10)  (840 298)  (840 298)  routing T_16_18.sp4_v_b_47 <X> T_16_18.lc_trk_g2_7
 (26 10)  (842 298)  (842 298)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 298)  (856 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (42 10)  (858 298)  (858 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (50 10)  (866 298)  (866 298)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (831 299)  (831 299)  routing T_16_18.tnr_op_4 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (842 299)  (842 299)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 299)  (844 299)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (40 11)  (856 299)  (856 299)  LC_5 Logic Functioning bit
 (41 11)  (857 299)  (857 299)  LC_5 Logic Functioning bit
 (42 11)  (858 299)  (858 299)  LC_5 Logic Functioning bit
 (43 11)  (859 299)  (859 299)  LC_5 Logic Functioning bit
 (53 11)  (869 299)  (869 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g3_1
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 300)  (843 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 300)  (857 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (50 12)  (866 300)  (866 300)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 301)  (843 301)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (41 13)  (857 301)  (857 301)  LC_6 Logic Functioning bit
 (45 13)  (861 301)  (861 301)  LC_6 Logic Functioning bit
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (840 302)  (840 302)  routing T_16_18.tnr_op_7 <X> T_16_18.lc_trk_g3_7
 (25 14)  (841 302)  (841 302)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g3_6
 (0 15)  (816 303)  (816 303)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 303)  (817 303)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_19_18

 (3 13)  (985 301)  (985 301)  routing T_19_18.sp12_h_l_22 <X> T_19_18.sp12_h_r_1


LogicTile_26_18

 (2 6)  (1350 294)  (1350 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_18

 (6 9)  (1516 297)  (1516 297)  routing T_29_18.sp4_h_l_43 <X> T_29_18.sp4_h_r_6


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0

 (13 13)  (1739 301)  (1739 301)  routing T_33_18.span4_horz_43 <X> T_33_18.span4_vert_b_3


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (2 0)  (182 272)  (182 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (182 276)  (182 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0
 (19 13)  (199 285)  (199 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_17

 (2 8)  (290 280)  (290 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 15)  (307 287)  (307 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_17

 (5 1)  (347 273)  (347 273)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_v_b_0
 (8 1)  (350 273)  (350 273)  routing T_7_17.sp4_h_l_42 <X> T_7_17.sp4_v_b_1
 (9 1)  (351 273)  (351 273)  routing T_7_17.sp4_h_l_42 <X> T_7_17.sp4_v_b_1
 (10 1)  (352 273)  (352 273)  routing T_7_17.sp4_h_l_42 <X> T_7_17.sp4_v_b_1
 (3 4)  (345 276)  (345 276)  routing T_7_17.sp12_v_t_23 <X> T_7_17.sp12_h_r_0
 (9 4)  (351 276)  (351 276)  routing T_7_17.sp4_h_l_36 <X> T_7_17.sp4_h_r_4
 (10 4)  (352 276)  (352 276)  routing T_7_17.sp4_h_l_36 <X> T_7_17.sp4_h_r_4
 (10 5)  (352 277)  (352 277)  routing T_7_17.sp4_h_r_11 <X> T_7_17.sp4_v_b_4
 (15 5)  (357 277)  (357 277)  routing T_7_17.sp4_v_t_5 <X> T_7_17.lc_trk_g1_0
 (16 5)  (358 277)  (358 277)  routing T_7_17.sp4_v_t_5 <X> T_7_17.lc_trk_g1_0
 (17 5)  (359 277)  (359 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 6)  (364 278)  (364 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (365 278)  (365 278)  routing T_7_17.sp12_h_l_12 <X> T_7_17.lc_trk_g1_7
 (16 8)  (358 280)  (358 280)  routing T_7_17.sp4_v_t_12 <X> T_7_17.lc_trk_g2_1
 (17 8)  (359 280)  (359 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (360 280)  (360 280)  routing T_7_17.sp4_v_t_12 <X> T_7_17.lc_trk_g2_1
 (28 8)  (370 280)  (370 280)  routing T_7_17.lc_trk_g2_1 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 280)  (376 280)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 280)  (377 280)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_4
 (22 9)  (364 281)  (364 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (365 281)  (365 281)  routing T_7_17.sp4_v_b_42 <X> T_7_17.lc_trk_g2_2
 (24 9)  (366 281)  (366 281)  routing T_7_17.sp4_v_b_42 <X> T_7_17.lc_trk_g2_2
 (26 9)  (368 281)  (368 281)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 281)  (370 281)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 281)  (374 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (376 281)  (376 281)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_4
 (35 9)  (377 281)  (377 281)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_4
 (41 9)  (383 281)  (383 281)  LC_4 Logic Functioning bit
 (46 9)  (388 281)  (388 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 11)  (350 283)  (350 283)  routing T_7_17.sp4_v_b_4 <X> T_7_17.sp4_v_t_42
 (10 11)  (352 283)  (352 283)  routing T_7_17.sp4_v_b_4 <X> T_7_17.sp4_v_t_42
 (11 12)  (353 284)  (353 284)  routing T_7_17.sp4_h_l_40 <X> T_7_17.sp4_v_b_11
 (13 12)  (355 284)  (355 284)  routing T_7_17.sp4_h_l_40 <X> T_7_17.sp4_v_b_11
 (12 13)  (354 285)  (354 285)  routing T_7_17.sp4_h_l_40 <X> T_7_17.sp4_v_b_11


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (9 12)  (405 284)  (405 284)  routing T_8_17.sp4_v_t_47 <X> T_8_17.sp4_h_r_10
 (19 13)  (415 285)  (415 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_17

 (12 0)  (450 272)  (450 272)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_h_r_2
 (17 0)  (455 272)  (455 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (462 272)  (462 272)  routing T_9_17.bot_op_3 <X> T_9_17.lc_trk_g0_3
 (31 0)  (469 272)  (469 272)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 272)  (471 272)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 272)  (475 272)  LC_0 Logic Functioning bit
 (39 0)  (477 272)  (477 272)  LC_0 Logic Functioning bit
 (40 0)  (478 272)  (478 272)  LC_0 Logic Functioning bit
 (41 0)  (479 272)  (479 272)  LC_0 Logic Functioning bit
 (42 0)  (480 272)  (480 272)  LC_0 Logic Functioning bit
 (43 0)  (481 272)  (481 272)  LC_0 Logic Functioning bit
 (11 1)  (449 273)  (449 273)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_h_r_2
 (13 1)  (451 273)  (451 273)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_h_r_2
 (15 1)  (453 273)  (453 273)  routing T_9_17.sp4_v_t_5 <X> T_9_17.lc_trk_g0_0
 (16 1)  (454 273)  (454 273)  routing T_9_17.sp4_v_t_5 <X> T_9_17.lc_trk_g0_0
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (464 273)  (464 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 273)  (465 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 273)  (466 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (38 1)  (476 273)  (476 273)  LC_0 Logic Functioning bit
 (40 1)  (478 273)  (478 273)  LC_0 Logic Functioning bit
 (41 1)  (479 273)  (479 273)  LC_0 Logic Functioning bit
 (42 1)  (480 273)  (480 273)  LC_0 Logic Functioning bit
 (43 1)  (481 273)  (481 273)  LC_0 Logic Functioning bit
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (461 274)  (461 274)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g0_7
 (25 2)  (463 274)  (463 274)  routing T_9_17.sp4_v_b_6 <X> T_9_17.lc_trk_g0_6
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 274)  (469 274)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (46 2)  (484 274)  (484 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (488 274)  (488 274)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (459 275)  (459 275)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g0_7
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (461 275)  (461 275)  routing T_9_17.sp4_v_b_6 <X> T_9_17.lc_trk_g0_6
 (27 3)  (465 275)  (465 275)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (4 4)  (442 276)  (442 276)  routing T_9_17.sp4_h_l_38 <X> T_9_17.sp4_v_b_3
 (14 4)  (452 276)  (452 276)  routing T_9_17.sp4_v_b_8 <X> T_9_17.lc_trk_g1_0
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 276)  (461 276)  routing T_9_17.sp12_h_r_11 <X> T_9_17.lc_trk_g1_3
 (26 4)  (464 276)  (464 276)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 276)  (469 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 276)  (475 276)  LC_2 Logic Functioning bit
 (5 5)  (443 277)  (443 277)  routing T_9_17.sp4_h_l_38 <X> T_9_17.sp4_v_b_3
 (14 5)  (452 277)  (452 277)  routing T_9_17.sp4_v_b_8 <X> T_9_17.lc_trk_g1_0
 (16 5)  (454 277)  (454 277)  routing T_9_17.sp4_v_b_8 <X> T_9_17.lc_trk_g1_0
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 277)  (470 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (472 277)  (472 277)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.input_2_2
 (35 5)  (473 277)  (473 277)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.input_2_2
 (43 5)  (481 277)  (481 277)  LC_2 Logic Functioning bit
 (6 6)  (444 278)  (444 278)  routing T_9_17.sp4_v_b_0 <X> T_9_17.sp4_v_t_38
 (14 6)  (452 278)  (452 278)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g1_4
 (15 6)  (453 278)  (453 278)  routing T_9_17.top_op_5 <X> T_9_17.lc_trk_g1_5
 (17 6)  (455 278)  (455 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (461 278)  (461 278)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g1_7
 (27 6)  (465 278)  (465 278)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 278)  (468 278)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 278)  (472 278)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 278)  (474 278)  LC_3 Logic Functioning bit
 (38 6)  (476 278)  (476 278)  LC_3 Logic Functioning bit
 (41 6)  (479 278)  (479 278)  LC_3 Logic Functioning bit
 (42 6)  (480 278)  (480 278)  LC_3 Logic Functioning bit
 (43 6)  (481 278)  (481 278)  LC_3 Logic Functioning bit
 (5 7)  (443 279)  (443 279)  routing T_9_17.sp4_v_b_0 <X> T_9_17.sp4_v_t_38
 (14 7)  (452 279)  (452 279)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g1_4
 (16 7)  (454 279)  (454 279)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (456 279)  (456 279)  routing T_9_17.top_op_5 <X> T_9_17.lc_trk_g1_5
 (21 7)  (459 279)  (459 279)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g1_7
 (26 7)  (464 279)  (464 279)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 279)  (469 279)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 279)  (470 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (471 279)  (471 279)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.input_2_3
 (34 7)  (472 279)  (472 279)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.input_2_3
 (37 7)  (475 279)  (475 279)  LC_3 Logic Functioning bit
 (39 7)  (477 279)  (477 279)  LC_3 Logic Functioning bit
 (40 7)  (478 279)  (478 279)  LC_3 Logic Functioning bit
 (42 7)  (480 279)  (480 279)  LC_3 Logic Functioning bit
 (51 7)  (489 279)  (489 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 280)  (468 280)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 280)  (469 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 280)  (472 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (478 280)  (478 280)  LC_4 Logic Functioning bit
 (42 8)  (480 280)  (480 280)  LC_4 Logic Functioning bit
 (46 8)  (484 280)  (484 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (464 281)  (464 281)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 281)  (465 281)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 281)  (468 281)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (52 9)  (490 281)  (490 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (452 282)  (452 282)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g2_4
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 282)  (468 282)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 282)  (469 282)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (37 10)  (475 282)  (475 282)  LC_5 Logic Functioning bit
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (39 10)  (477 282)  (477 282)  LC_5 Logic Functioning bit
 (40 10)  (478 282)  (478 282)  LC_5 Logic Functioning bit
 (42 10)  (480 282)  (480 282)  LC_5 Logic Functioning bit
 (43 10)  (481 282)  (481 282)  LC_5 Logic Functioning bit
 (50 10)  (488 282)  (488 282)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (452 283)  (452 283)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g2_4
 (16 11)  (454 283)  (454 283)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (465 283)  (465 283)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 283)  (466 283)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 283)  (468 283)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (38 11)  (476 283)  (476 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (40 11)  (478 283)  (478 283)  LC_5 Logic Functioning bit
 (42 11)  (480 283)  (480 283)  LC_5 Logic Functioning bit
 (51 11)  (489 283)  (489 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (442 284)  (442 284)  routing T_9_17.sp4_h_l_44 <X> T_9_17.sp4_v_b_9
 (14 12)  (452 284)  (452 284)  routing T_9_17.sp4_h_l_21 <X> T_9_17.lc_trk_g3_0
 (22 12)  (460 284)  (460 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 284)  (461 284)  routing T_9_17.sp4_v_t_30 <X> T_9_17.lc_trk_g3_3
 (24 12)  (462 284)  (462 284)  routing T_9_17.sp4_v_t_30 <X> T_9_17.lc_trk_g3_3
 (5 13)  (443 285)  (443 285)  routing T_9_17.sp4_h_l_44 <X> T_9_17.sp4_v_b_9
 (15 13)  (453 285)  (453 285)  routing T_9_17.sp4_h_l_21 <X> T_9_17.lc_trk_g3_0
 (16 13)  (454 285)  (454 285)  routing T_9_17.sp4_h_l_21 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (6 14)  (444 286)  (444 286)  routing T_9_17.sp4_v_b_6 <X> T_9_17.sp4_v_t_44
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (5 15)  (443 287)  (443 287)  routing T_9_17.sp4_v_b_6 <X> T_9_17.sp4_v_t_44
 (15 15)  (453 287)  (453 287)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g3_4
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (459 287)  (459 287)  routing T_9_17.sp4_r_v_b_47 <X> T_9_17.lc_trk_g3_7


LogicTile_10_17

 (27 0)  (519 272)  (519 272)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 272)  (520 272)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 272)  (522 272)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 272)  (523 272)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (26 1)  (518 273)  (518 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 273)  (519 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 273)  (520 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 273)  (523 273)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (21 2)  (513 274)  (513 274)  routing T_10_17.sp4_h_l_2 <X> T_10_17.lc_trk_g0_7
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 274)  (515 274)  routing T_10_17.sp4_h_l_2 <X> T_10_17.lc_trk_g0_7
 (24 2)  (516 274)  (516 274)  routing T_10_17.sp4_h_l_2 <X> T_10_17.lc_trk_g0_7
 (26 2)  (518 274)  (518 274)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (46 2)  (538 274)  (538 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (542 274)  (542 274)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (508 275)  (508 275)  routing T_10_17.sp12_h_r_12 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 3)  (518 275)  (518 275)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 275)  (520 275)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (51 3)  (543 275)  (543 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (506 276)  (506 276)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g1_0
 (21 4)  (513 276)  (513 276)  routing T_10_17.sp4_h_r_19 <X> T_10_17.lc_trk_g1_3
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 276)  (515 276)  routing T_10_17.sp4_h_r_19 <X> T_10_17.lc_trk_g1_3
 (24 4)  (516 276)  (516 276)  routing T_10_17.sp4_h_r_19 <X> T_10_17.lc_trk_g1_3
 (26 4)  (518 276)  (518 276)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (533 276)  (533 276)  LC_2 Logic Functioning bit
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (513 277)  (513 277)  routing T_10_17.sp4_h_r_19 <X> T_10_17.lc_trk_g1_3
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 277)  (519 277)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (41 5)  (533 277)  (533 277)  LC_2 Logic Functioning bit
 (43 5)  (535 277)  (535 277)  LC_2 Logic Functioning bit
 (53 5)  (545 277)  (545 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (506 278)  (506 278)  routing T_10_17.lft_op_4 <X> T_10_17.lc_trk_g1_4
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (15 7)  (507 279)  (507 279)  routing T_10_17.lft_op_4 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (518 279)  (518 279)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 279)  (519 279)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 279)  (520 279)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 279)  (524 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (525 279)  (525 279)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.input_2_3
 (34 7)  (526 279)  (526 279)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.input_2_3
 (43 7)  (535 279)  (535 279)  LC_3 Logic Functioning bit
 (26 8)  (518 280)  (518 280)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 280)  (525 280)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (42 8)  (534 280)  (534 280)  LC_4 Logic Functioning bit
 (43 8)  (535 280)  (535 280)  LC_4 Logic Functioning bit
 (50 8)  (542 280)  (542 280)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (519 281)  (519 281)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 281)  (520 281)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 281)  (523 281)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (41 9)  (533 281)  (533 281)  LC_4 Logic Functioning bit
 (42 9)  (534 281)  (534 281)  LC_4 Logic Functioning bit
 (43 9)  (535 281)  (535 281)  LC_4 Logic Functioning bit
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (516 282)  (516 282)  routing T_10_17.tnr_op_7 <X> T_10_17.lc_trk_g2_7
 (27 10)  (519 282)  (519 282)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 282)  (520 282)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 282)  (522 282)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (529 282)  (529 282)  LC_5 Logic Functioning bit
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 283)  (517 283)  routing T_10_17.sp4_r_v_b_38 <X> T_10_17.lc_trk_g2_6
 (26 11)  (518 283)  (518 283)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 283)  (519 283)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 283)  (520 283)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 283)  (524 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (525 283)  (525 283)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.input_2_5
 (34 11)  (526 283)  (526 283)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.input_2_5
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.bnl_op_1 <X> T_10_17.lc_trk_g3_1
 (21 12)  (513 284)  (513 284)  routing T_10_17.sp12_v_t_0 <X> T_10_17.lc_trk_g3_3
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (516 284)  (516 284)  routing T_10_17.sp12_v_t_0 <X> T_10_17.lc_trk_g3_3
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 284)  (529 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (40 12)  (532 284)  (532 284)  LC_6 Logic Functioning bit
 (41 12)  (533 284)  (533 284)  LC_6 Logic Functioning bit
 (42 12)  (534 284)  (534 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (510 285)  (510 285)  routing T_10_17.bnl_op_1 <X> T_10_17.lc_trk_g3_1
 (21 13)  (513 285)  (513 285)  routing T_10_17.sp12_v_t_0 <X> T_10_17.lc_trk_g3_3
 (22 13)  (514 285)  (514 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 285)  (519 285)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (41 13)  (533 285)  (533 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (16 14)  (508 286)  (508 286)  routing T_10_17.sp4_v_t_16 <X> T_10_17.lc_trk_g3_5
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (510 286)  (510 286)  routing T_10_17.sp4_v_t_16 <X> T_10_17.lc_trk_g3_5
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (506 287)  (506 287)  routing T_10_17.sp4_r_v_b_44 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (513 287)  (513 287)  routing T_10_17.sp4_r_v_b_47 <X> T_10_17.lc_trk_g3_7
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 287)  (517 287)  routing T_10_17.sp4_r_v_b_46 <X> T_10_17.lc_trk_g3_6


LogicTile_11_17

 (5 0)  (551 272)  (551 272)  routing T_11_17.sp4_v_b_6 <X> T_11_17.sp4_h_r_0
 (15 0)  (561 272)  (561 272)  routing T_11_17.lft_op_1 <X> T_11_17.lc_trk_g0_1
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 272)  (564 272)  routing T_11_17.lft_op_1 <X> T_11_17.lc_trk_g0_1
 (4 1)  (550 273)  (550 273)  routing T_11_17.sp4_v_b_6 <X> T_11_17.sp4_h_r_0
 (6 1)  (552 273)  (552 273)  routing T_11_17.sp4_v_b_6 <X> T_11_17.sp4_h_r_0
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (546 275)  (546 275)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 276)  (564 276)  routing T_11_17.bnr_op_1 <X> T_11_17.lc_trk_g1_1
 (8 5)  (554 277)  (554 277)  routing T_11_17.sp4_h_l_41 <X> T_11_17.sp4_v_b_4
 (9 5)  (555 277)  (555 277)  routing T_11_17.sp4_h_l_41 <X> T_11_17.sp4_v_b_4
 (18 5)  (564 277)  (564 277)  routing T_11_17.bnr_op_1 <X> T_11_17.lc_trk_g1_1
 (13 6)  (559 278)  (559 278)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_v_t_40
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 278)  (569 278)  routing T_11_17.sp4_h_r_7 <X> T_11_17.lc_trk_g1_7
 (24 6)  (570 278)  (570 278)  routing T_11_17.sp4_h_r_7 <X> T_11_17.lc_trk_g1_7
 (21 7)  (567 279)  (567 279)  routing T_11_17.sp4_h_r_7 <X> T_11_17.lc_trk_g1_7
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 279)  (569 279)  routing T_11_17.sp4_v_b_22 <X> T_11_17.lc_trk_g1_6
 (24 7)  (570 279)  (570 279)  routing T_11_17.sp4_v_b_22 <X> T_11_17.lc_trk_g1_6
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 280)  (581 280)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.input_2_4
 (40 8)  (586 280)  (586 280)  LC_4 Logic Functioning bit
 (5 9)  (551 281)  (551 281)  routing T_11_17.sp4_h_r_6 <X> T_11_17.sp4_v_b_6
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (569 281)  (569 281)  routing T_11_17.sp4_h_l_15 <X> T_11_17.lc_trk_g2_2
 (24 9)  (570 281)  (570 281)  routing T_11_17.sp4_h_l_15 <X> T_11_17.lc_trk_g2_2
 (25 9)  (571 281)  (571 281)  routing T_11_17.sp4_h_l_15 <X> T_11_17.lc_trk_g2_2
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 281)  (574 281)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 281)  (576 281)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 281)  (578 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 281)  (579 281)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.input_2_4
 (6 10)  (552 282)  (552 282)  routing T_11_17.sp4_h_l_36 <X> T_11_17.sp4_v_t_43
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (40 10)  (586 282)  (586 282)  LC_5 Logic Functioning bit
 (42 10)  (588 282)  (588 282)  LC_5 Logic Functioning bit
 (47 10)  (593 282)  (593 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (596 282)  (596 282)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (561 283)  (561 283)  routing T_11_17.sp4_v_t_33 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_v_t_33 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 283)  (569 283)  routing T_11_17.sp4_v_b_46 <X> T_11_17.lc_trk_g2_6
 (24 11)  (570 283)  (570 283)  routing T_11_17.sp4_v_b_46 <X> T_11_17.lc_trk_g2_6
 (26 11)  (572 283)  (572 283)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 283)  (574 283)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (41 11)  (587 283)  (587 283)  LC_5 Logic Functioning bit
 (12 12)  (558 284)  (558 284)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_h_r_11
 (21 12)  (567 284)  (567 284)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g3_3
 (25 12)  (571 284)  (571 284)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g3_2
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (52 12)  (598 284)  (598 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (557 285)  (557 285)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_h_r_11
 (13 13)  (559 285)  (559 285)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_h_r_11
 (21 13)  (567 285)  (567 285)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g3_3
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 285)  (569 285)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g3_2
 (24 13)  (570 285)  (570 285)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g3_2
 (25 13)  (571 285)  (571 285)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g3_2
 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (21 14)  (567 286)  (567 286)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (569 286)  (569 286)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (24 14)  (570 286)  (570 286)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (25 14)  (571 286)  (571 286)  routing T_11_17.sp4_v_b_38 <X> T_11_17.lc_trk_g3_6
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 286)  (580 286)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (13 15)  (559 287)  (559 287)  routing T_11_17.sp4_v_b_6 <X> T_11_17.sp4_h_l_46
 (21 15)  (567 287)  (567 287)  routing T_11_17.sp4_h_l_34 <X> T_11_17.lc_trk_g3_7
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 287)  (569 287)  routing T_11_17.sp4_v_b_38 <X> T_11_17.lc_trk_g3_6
 (25 15)  (571 287)  (571 287)  routing T_11_17.sp4_v_b_38 <X> T_11_17.lc_trk_g3_6
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (586 287)  (586 287)  LC_7 Logic Functioning bit
 (42 15)  (588 287)  (588 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (623 272)  (623 272)  routing T_12_17.sp12_h_r_11 <X> T_12_17.lc_trk_g0_3
 (25 0)  (625 272)  (625 272)  routing T_12_17.bnr_op_2 <X> T_12_17.lc_trk_g0_2
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 272)  (637 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 273)  (625 273)  routing T_12_17.bnr_op_2 <X> T_12_17.lc_trk_g0_2
 (26 1)  (626 273)  (626 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 273)  (634 273)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.input_2_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 275)  (600 275)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (21 3)  (621 275)  (621 275)  routing T_12_17.sp4_r_v_b_31 <X> T_12_17.lc_trk_g0_7
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.bot_op_6 <X> T_12_17.lc_trk_g0_6
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (5 4)  (605 276)  (605 276)  routing T_12_17.sp4_v_b_9 <X> T_12_17.sp4_h_r_3
 (15 4)  (615 276)  (615 276)  routing T_12_17.bot_op_1 <X> T_12_17.lc_trk_g1_1
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (46 4)  (646 276)  (646 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (650 276)  (650 276)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (604 277)  (604 277)  routing T_12_17.sp4_v_b_9 <X> T_12_17.sp4_h_r_3
 (6 5)  (606 277)  (606 277)  routing T_12_17.sp4_v_b_9 <X> T_12_17.sp4_h_r_3
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (51 5)  (651 277)  (651 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (615 278)  (615 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (16 6)  (616 278)  (616 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (652 278)  (652 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (15 8)  (615 280)  (615 280)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g2_1
 (25 8)  (625 280)  (625 280)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g2_2
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (51 8)  (651 280)  (651 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 281)  (623 281)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g2_2
 (25 9)  (625 281)  (625 281)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g2_2
 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (46 9)  (646 281)  (646 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (651 281)  (651 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (618 283)  (618 283)  routing T_12_17.sp4_r_v_b_37 <X> T_12_17.lc_trk_g2_5
 (8 12)  (608 284)  (608 284)  routing T_12_17.sp4_h_l_47 <X> T_12_17.sp4_h_r_10
 (14 12)  (614 284)  (614 284)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g3_0
 (15 12)  (615 284)  (615 284)  routing T_12_17.tnl_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g3_3
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 284)  (635 284)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.input_2_6
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (39 12)  (639 284)  (639 284)  LC_6 Logic Functioning bit
 (40 12)  (640 284)  (640 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (48 12)  (648 284)  (648 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (15 13)  (615 285)  (615 285)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (618 285)  (618 285)  routing T_12_17.tnl_op_1 <X> T_12_17.lc_trk_g3_1
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (633 285)  (633 285)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.input_2_6
 (34 13)  (634 285)  (634 285)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.input_2_6
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (40 13)  (640 285)  (640 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (14 15)  (614 287)  (614 287)  routing T_12_17.sp4_r_v_b_44 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (618 287)  (618 287)  routing T_12_17.sp4_r_v_b_45 <X> T_12_17.lc_trk_g3_5


LogicTile_13_17

 (3 0)  (657 272)  (657 272)  routing T_13_17.sp12_h_r_0 <X> T_13_17.sp12_v_b_0
 (21 0)  (675 272)  (675 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (25 0)  (679 272)  (679 272)  routing T_13_17.bnr_op_2 <X> T_13_17.lc_trk_g0_2
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_0
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (40 0)  (694 272)  (694 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (3 1)  (657 273)  (657 273)  routing T_13_17.sp12_h_r_0 <X> T_13_17.sp12_v_b_0
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.bnr_op_2 <X> T_13_17.lc_trk_g0_2
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 273)  (681 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_0
 (6 2)  (660 274)  (660 274)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_t_37
 (14 2)  (668 274)  (668 274)  routing T_13_17.bnr_op_4 <X> T_13_17.lc_trk_g0_4
 (15 2)  (669 274)  (669 274)  routing T_13_17.sp4_v_b_21 <X> T_13_17.lc_trk_g0_5
 (16 2)  (670 274)  (670 274)  routing T_13_17.sp4_v_b_21 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 274)  (689 274)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.input_2_1
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (40 2)  (694 274)  (694 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (14 3)  (668 275)  (668 275)  routing T_13_17.bnr_op_4 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (21 4)  (675 276)  (675 276)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.lft_op_3 <X> T_13_17.lc_trk_g1_3
 (25 4)  (679 276)  (679 276)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g1_2
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g1_2
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_v_b_13 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.sp4_v_b_13 <X> T_13_17.lc_trk_g1_5
 (21 6)  (675 278)  (675 278)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g1_7
 (25 6)  (679 278)  (679 278)  routing T_13_17.sp12_h_l_5 <X> T_13_17.lc_trk_g1_6
 (18 7)  (672 279)  (672 279)  routing T_13_17.sp4_v_b_13 <X> T_13_17.lc_trk_g1_5
 (21 7)  (675 279)  (675 279)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g1_7
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.sp12_h_l_5 <X> T_13_17.lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.sp12_h_l_5 <X> T_13_17.lc_trk_g1_6
 (15 8)  (669 280)  (669 280)  routing T_13_17.rgt_op_1 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.rgt_op_1 <X> T_13_17.lc_trk_g2_1
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 280)  (689 280)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.input_2_4
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (40 8)  (694 280)  (694 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (47 8)  (701 280)  (701 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 281)  (686 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 281)  (687 281)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.input_2_4
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (5 10)  (659 282)  (659 282)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_h_l_43
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g2_5
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 282)  (689 282)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_5
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (51 10)  (705 282)  (705 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (658 283)  (658 283)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_h_l_43
 (14 11)  (668 283)  (668 283)  routing T_13_17.tnl_op_4 <X> T_13_17.lc_trk_g2_4
 (15 11)  (669 283)  (669 283)  routing T_13_17.tnl_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g2_5
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 283)  (677 283)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 283)  (689 283)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_5
 (0 12)  (654 284)  (654 284)  routing T_13_17.glb_netwk_7 <X> T_13_17.glb2local_3
 (1 12)  (655 284)  (655 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_7 glb2local_3
 (21 12)  (675 284)  (675 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 284)  (677 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (0 13)  (654 285)  (654 285)  routing T_13_17.glb_netwk_7 <X> T_13_17.glb2local_3
 (1 13)  (655 285)  (655 285)  routing T_13_17.glb_netwk_7 <X> T_13_17.glb2local_3
 (14 14)  (668 286)  (668 286)  routing T_13_17.bnl_op_4 <X> T_13_17.lc_trk_g3_4
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (40 14)  (694 286)  (694 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (52 14)  (706 286)  (706 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (668 287)  (668 287)  routing T_13_17.bnl_op_4 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (0 0)  (708 272)  (708 272)  Negative Clock bit

 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (3 1)  (711 273)  (711 273)  routing T_14_17.sp12_h_l_23 <X> T_14_17.sp12_v_b_0
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 274)  (738 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (0 3)  (708 275)  (708 275)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (14 12)  (722 284)  (722 284)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g3_1
 (15 13)  (723 285)  (723 285)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (16 13)  (724 285)  (724 285)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (729 286)  (729 286)  routing T_14_17.bnl_op_7 <X> T_14_17.lc_trk_g3_7
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (729 287)  (729 287)  routing T_14_17.bnl_op_7 <X> T_14_17.lc_trk_g3_7


LogicTile_15_17

 (0 0)  (762 272)  (762 272)  Negative Clock bit

 (15 0)  (777 272)  (777 272)  routing T_15_17.top_op_1 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (47 0)  (809 272)  (809 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (780 273)  (780 273)  routing T_15_17.top_op_1 <X> T_15_17.lc_trk_g0_1
 (28 1)  (790 273)  (790 273)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 273)  (795 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_0
 (34 1)  (796 273)  (796 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_0
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (40 1)  (802 273)  (802 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 274)  (776 274)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g0_4
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 274)  (780 274)  routing T_15_17.bnr_op_5 <X> T_15_17.lc_trk_g0_5
 (8 3)  (770 275)  (770 275)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_36
 (9 3)  (771 275)  (771 275)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_36
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (780 275)  (780 275)  routing T_15_17.bnr_op_5 <X> T_15_17.lc_trk_g0_5
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g1_3
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (21 5)  (783 277)  (783 277)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g1_3
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (795 277)  (795 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_2
 (34 5)  (796 277)  (796 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_2
 (35 5)  (797 277)  (797 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_2
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (14 8)  (776 280)  (776 280)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g2_0
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (795 281)  (795 281)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_4
 (34 9)  (796 281)  (796 281)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_4
 (35 9)  (797 281)  (797 281)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_4
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (5 10)  (767 282)  (767 282)  routing T_15_17.sp4_v_t_43 <X> T_15_17.sp4_h_l_43
 (8 10)  (770 282)  (770 282)  routing T_15_17.sp4_v_t_36 <X> T_15_17.sp4_h_l_42
 (9 10)  (771 282)  (771 282)  routing T_15_17.sp4_v_t_36 <X> T_15_17.sp4_h_l_42
 (10 10)  (772 282)  (772 282)  routing T_15_17.sp4_v_t_36 <X> T_15_17.sp4_h_l_42
 (21 10)  (783 282)  (783 282)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 282)  (787 282)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g2_6
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 282)  (802 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (6 11)  (768 283)  (768 283)  routing T_15_17.sp4_v_t_43 <X> T_15_17.sp4_h_l_43
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 283)  (785 283)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g2_6
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (15 12)  (777 284)  (777 284)  routing T_15_17.rgt_op_1 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.rgt_op_1 <X> T_15_17.lc_trk_g3_1
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_h_r_27 <X> T_15_17.lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp4_h_r_27 <X> T_15_17.lc_trk_g3_3
 (25 12)  (787 284)  (787 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (50 12)  (812 284)  (812 284)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (783 285)  (783 285)  routing T_15_17.sp4_h_r_27 <X> T_15_17.lc_trk_g3_3
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 285)  (790 285)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (25 14)  (787 286)  (787 286)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g3_6
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (40 14)  (802 286)  (802 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (50 14)  (812 286)  (812 286)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (767 287)  (767 287)  routing T_15_17.sp4_h_l_44 <X> T_15_17.sp4_v_t_44
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 287)  (789 287)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (0 0)  (816 272)  (816 272)  Negative Clock bit

 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (842 274)  (842 274)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 274)  (844 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 274)  (850 274)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 274)  (856 274)  LC_1 Logic Functioning bit
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (42 2)  (858 274)  (858 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (14 3)  (830 275)  (830 275)  routing T_16_17.sp4_r_v_b_28 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (40 3)  (856 275)  (856 275)  LC_1 Logic Functioning bit
 (41 3)  (857 275)  (857 275)  LC_1 Logic Functioning bit
 (42 3)  (858 275)  (858 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (45 3)  (861 275)  (861 275)  LC_1 Logic Functioning bit
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.top_op_3 <X> T_16_17.lc_trk_g1_3
 (21 5)  (837 277)  (837 277)  routing T_16_17.top_op_3 <X> T_16_17.lc_trk_g1_3
 (14 7)  (830 279)  (830 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (15 7)  (831 279)  (831 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g3_1
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 287)  (817 287)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (8 15)  (824 287)  (824 287)  routing T_16_17.sp4_h_l_47 <X> T_16_17.sp4_v_t_47


LogicTile_17_17

 (5 6)  (879 278)  (879 278)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_h_l_38


LogicTile_23_17

 (3 7)  (1201 279)  (1201 279)  routing T_23_17.sp12_h_l_23 <X> T_23_17.sp12_v_t_23


LogicTile_24_17

 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_h_l_23


LogicTile_28_17

 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_v_b_0 <X> T_28_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 9)  (1 265)  (1 265)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0
 (3 5)  (75 261)  (75 261)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0


LogicTile_4_16

 (2 4)  (182 260)  (182 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0


LogicTile_6_16

 (3 4)  (291 260)  (291 260)  routing T_6_16.sp12_v_t_23 <X> T_6_16.sp12_h_r_0


LogicTile_7_16

 (26 2)  (368 258)  (368 258)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 258)  (369 258)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 258)  (371 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 258)  (373 258)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 258)  (374 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 258)  (375 258)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 258)  (376 258)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (382 258)  (382 258)  LC_1 Logic Functioning bit
 (42 2)  (384 258)  (384 258)  LC_1 Logic Functioning bit
 (46 2)  (388 258)  (388 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (356 259)  (356 259)  routing T_7_16.top_op_4 <X> T_7_16.lc_trk_g0_4
 (15 3)  (357 259)  (357 259)  routing T_7_16.top_op_4 <X> T_7_16.lc_trk_g0_4
 (17 3)  (359 259)  (359 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (368 259)  (368 259)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 259)  (369 259)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 259)  (371 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 259)  (372 259)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (15 4)  (357 260)  (357 260)  routing T_7_16.sp4_v_b_17 <X> T_7_16.lc_trk_g1_1
 (16 4)  (358 260)  (358 260)  routing T_7_16.sp4_v_b_17 <X> T_7_16.lc_trk_g1_1
 (17 4)  (359 260)  (359 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (364 260)  (364 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (365 260)  (365 260)  routing T_7_16.sp12_h_l_16 <X> T_7_16.lc_trk_g1_3
 (31 4)  (373 260)  (373 260)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 260)  (376 260)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 260)  (378 260)  LC_2 Logic Functioning bit
 (37 4)  (379 260)  (379 260)  LC_2 Logic Functioning bit
 (38 4)  (380 260)  (380 260)  LC_2 Logic Functioning bit
 (39 4)  (381 260)  (381 260)  LC_2 Logic Functioning bit
 (41 4)  (383 260)  (383 260)  LC_2 Logic Functioning bit
 (43 4)  (385 260)  (385 260)  LC_2 Logic Functioning bit
 (46 4)  (388 260)  (388 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (389 260)  (389 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (363 261)  (363 261)  routing T_7_16.sp12_h_l_16 <X> T_7_16.lc_trk_g1_3
 (26 5)  (368 261)  (368 261)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 261)  (369 261)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 261)  (371 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 261)  (373 261)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 261)  (378 261)  LC_2 Logic Functioning bit
 (37 5)  (379 261)  (379 261)  LC_2 Logic Functioning bit
 (38 5)  (380 261)  (380 261)  LC_2 Logic Functioning bit
 (39 5)  (381 261)  (381 261)  LC_2 Logic Functioning bit
 (40 5)  (382 261)  (382 261)  LC_2 Logic Functioning bit
 (42 5)  (384 261)  (384 261)  LC_2 Logic Functioning bit
 (14 6)  (356 262)  (356 262)  routing T_7_16.sp4_v_t_1 <X> T_7_16.lc_trk_g1_4
 (16 6)  (358 262)  (358 262)  routing T_7_16.sp4_v_b_13 <X> T_7_16.lc_trk_g1_5
 (17 6)  (359 262)  (359 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (360 262)  (360 262)  routing T_7_16.sp4_v_b_13 <X> T_7_16.lc_trk_g1_5
 (14 7)  (356 263)  (356 263)  routing T_7_16.sp4_v_t_1 <X> T_7_16.lc_trk_g1_4
 (16 7)  (358 263)  (358 263)  routing T_7_16.sp4_v_t_1 <X> T_7_16.lc_trk_g1_4
 (17 7)  (359 263)  (359 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (360 263)  (360 263)  routing T_7_16.sp4_v_b_13 <X> T_7_16.lc_trk_g1_5
 (22 7)  (364 263)  (364 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (365 263)  (365 263)  routing T_7_16.sp4_v_b_22 <X> T_7_16.lc_trk_g1_6
 (24 7)  (366 263)  (366 263)  routing T_7_16.sp4_v_b_22 <X> T_7_16.lc_trk_g1_6
 (21 8)  (363 264)  (363 264)  routing T_7_16.sp4_v_t_22 <X> T_7_16.lc_trk_g2_3
 (22 8)  (364 264)  (364 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (365 264)  (365 264)  routing T_7_16.sp4_v_t_22 <X> T_7_16.lc_trk_g2_3
 (26 8)  (368 264)  (368 264)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 264)  (369 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 264)  (370 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 264)  (371 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 264)  (372 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 264)  (374 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 264)  (375 264)  routing T_7_16.lc_trk_g2_3 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 264)  (377 264)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_4
 (41 8)  (383 264)  (383 264)  LC_4 Logic Functioning bit
 (43 8)  (385 264)  (385 264)  LC_4 Logic Functioning bit
 (21 9)  (363 265)  (363 265)  routing T_7_16.sp4_v_t_22 <X> T_7_16.lc_trk_g2_3
 (27 9)  (369 265)  (369 265)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 265)  (370 265)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 265)  (371 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 265)  (373 265)  routing T_7_16.lc_trk_g2_3 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 265)  (374 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (375 265)  (375 265)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_4
 (34 9)  (376 265)  (376 265)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_4
 (35 9)  (377 265)  (377 265)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_4
 (42 9)  (384 265)  (384 265)  LC_4 Logic Functioning bit
 (16 10)  (358 266)  (358 266)  routing T_7_16.sp4_v_t_16 <X> T_7_16.lc_trk_g2_5
 (17 10)  (359 266)  (359 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (360 266)  (360 266)  routing T_7_16.sp4_v_t_16 <X> T_7_16.lc_trk_g2_5
 (26 10)  (368 266)  (368 266)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 266)  (369 266)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 266)  (370 266)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 266)  (371 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 266)  (376 266)  routing T_7_16.lc_trk_g1_1 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 266)  (378 266)  LC_5 Logic Functioning bit
 (37 10)  (379 266)  (379 266)  LC_5 Logic Functioning bit
 (38 10)  (380 266)  (380 266)  LC_5 Logic Functioning bit
 (47 10)  (389 266)  (389 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (392 266)  (392 266)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (350 267)  (350 267)  routing T_7_16.sp4_h_l_42 <X> T_7_16.sp4_v_t_42
 (27 11)  (369 267)  (369 267)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 267)  (371 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 267)  (372 267)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (378 267)  (378 267)  LC_5 Logic Functioning bit
 (21 12)  (363 268)  (363 268)  routing T_7_16.sp4_v_t_22 <X> T_7_16.lc_trk_g3_3
 (22 12)  (364 268)  (364 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 268)  (365 268)  routing T_7_16.sp4_v_t_22 <X> T_7_16.lc_trk_g3_3
 (26 12)  (368 268)  (368 268)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 268)  (369 268)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 268)  (371 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 268)  (372 268)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 268)  (374 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 268)  (375 268)  routing T_7_16.lc_trk_g2_3 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 268)  (377 268)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_6
 (43 12)  (385 268)  (385 268)  LC_6 Logic Functioning bit
 (21 13)  (363 269)  (363 269)  routing T_7_16.sp4_v_t_22 <X> T_7_16.lc_trk_g3_3
 (29 13)  (371 269)  (371 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 269)  (373 269)  routing T_7_16.lc_trk_g2_3 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 269)  (374 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (375 269)  (375 269)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_6
 (34 13)  (376 269)  (376 269)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_6
 (35 13)  (377 269)  (377 269)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_6
 (46 13)  (388 269)  (388 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (356 270)  (356 270)  routing T_7_16.sp4_v_b_36 <X> T_7_16.lc_trk_g3_4
 (16 14)  (358 270)  (358 270)  routing T_7_16.sp4_v_t_16 <X> T_7_16.lc_trk_g3_5
 (17 14)  (359 270)  (359 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (360 270)  (360 270)  routing T_7_16.sp4_v_t_16 <X> T_7_16.lc_trk_g3_5
 (22 14)  (364 270)  (364 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (368 270)  (368 270)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 270)  (369 270)  routing T_7_16.lc_trk_g1_5 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 270)  (371 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 270)  (372 270)  routing T_7_16.lc_trk_g1_5 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 270)  (374 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 270)  (376 270)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 270)  (377 270)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.input_2_7
 (43 14)  (385 270)  (385 270)  LC_7 Logic Functioning bit
 (47 14)  (389 270)  (389 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (356 271)  (356 271)  routing T_7_16.sp4_v_b_36 <X> T_7_16.lc_trk_g3_4
 (16 15)  (358 271)  (358 271)  routing T_7_16.sp4_v_b_36 <X> T_7_16.lc_trk_g3_4
 (17 15)  (359 271)  (359 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (363 271)  (363 271)  routing T_7_16.sp4_r_v_b_47 <X> T_7_16.lc_trk_g3_7
 (26 15)  (368 271)  (368 271)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 271)  (369 271)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 271)  (371 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 271)  (373 271)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 271)  (374 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (375 271)  (375 271)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.input_2_7


RAM_Tile_8_16

 (2 0)  (398 256)  (398 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (398 260)  (398 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_9_16

 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (461 256)  (461 256)  routing T_9_16.sp12_h_r_11 <X> T_9_16.lc_trk_g0_3
 (15 2)  (453 258)  (453 258)  routing T_9_16.sp4_v_b_21 <X> T_9_16.lc_trk_g0_5
 (16 2)  (454 258)  (454 258)  routing T_9_16.sp4_v_b_21 <X> T_9_16.lc_trk_g0_5
 (17 2)  (455 258)  (455 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (463 258)  (463 258)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g0_6
 (26 2)  (464 258)  (464 258)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 258)  (465 258)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 258)  (467 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 258)  (468 258)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 258)  (469 258)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 258)  (472 258)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (14 3)  (452 259)  (452 259)  routing T_9_16.top_op_4 <X> T_9_16.lc_trk_g0_4
 (15 3)  (453 259)  (453 259)  routing T_9_16.top_op_4 <X> T_9_16.lc_trk_g0_4
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (460 259)  (460 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 259)  (461 259)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g0_6
 (25 3)  (463 259)  (463 259)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g0_6
 (29 3)  (467 259)  (467 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 259)  (468 259)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 259)  (470 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (473 259)  (473 259)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.input_2_1
 (40 3)  (478 259)  (478 259)  LC_1 Logic Functioning bit
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (461 260)  (461 260)  routing T_9_16.sp4_v_b_19 <X> T_9_16.lc_trk_g1_3
 (24 4)  (462 260)  (462 260)  routing T_9_16.sp4_v_b_19 <X> T_9_16.lc_trk_g1_3
 (16 6)  (454 262)  (454 262)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 262)  (456 262)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (22 6)  (460 262)  (460 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (461 262)  (461 262)  routing T_9_16.sp12_h_l_12 <X> T_9_16.lc_trk_g1_7
 (27 6)  (465 262)  (465 262)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 262)  (469 262)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (473 262)  (473 262)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.input_2_3
 (37 6)  (475 262)  (475 262)  LC_3 Logic Functioning bit
 (39 6)  (477 262)  (477 262)  LC_3 Logic Functioning bit
 (40 6)  (478 262)  (478 262)  LC_3 Logic Functioning bit
 (42 6)  (480 262)  (480 262)  LC_3 Logic Functioning bit
 (15 7)  (453 263)  (453 263)  routing T_9_16.sp4_v_t_9 <X> T_9_16.lc_trk_g1_4
 (16 7)  (454 263)  (454 263)  routing T_9_16.sp4_v_t_9 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (456 263)  (456 263)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 263)  (466 263)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 263)  (470 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (471 263)  (471 263)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.input_2_3
 (34 7)  (472 263)  (472 263)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.input_2_3
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (38 7)  (476 263)  (476 263)  LC_3 Logic Functioning bit
 (39 7)  (477 263)  (477 263)  LC_3 Logic Functioning bit
 (40 7)  (478 263)  (478 263)  LC_3 Logic Functioning bit
 (42 7)  (480 263)  (480 263)  LC_3 Logic Functioning bit
 (21 8)  (459 264)  (459 264)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g2_3
 (22 8)  (460 264)  (460 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (464 264)  (464 264)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 264)  (466 264)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 264)  (469 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (41 8)  (479 264)  (479 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (51 8)  (489 264)  (489 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (451 265)  (451 265)  routing T_9_16.sp4_v_t_38 <X> T_9_16.sp4_h_r_8
 (26 9)  (464 265)  (464 265)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 265)  (468 265)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (14 10)  (452 266)  (452 266)  routing T_9_16.sp4_h_r_36 <X> T_9_16.lc_trk_g2_4
 (28 10)  (466 266)  (466 266)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 266)  (467 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 266)  (468 266)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 266)  (471 266)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 266)  (472 266)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 266)  (474 266)  LC_5 Logic Functioning bit
 (37 10)  (475 266)  (475 266)  LC_5 Logic Functioning bit
 (38 10)  (476 266)  (476 266)  LC_5 Logic Functioning bit
 (41 10)  (479 266)  (479 266)  LC_5 Logic Functioning bit
 (43 10)  (481 266)  (481 266)  LC_5 Logic Functioning bit
 (50 10)  (488 266)  (488 266)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (453 267)  (453 267)  routing T_9_16.sp4_h_r_36 <X> T_9_16.lc_trk_g2_4
 (16 11)  (454 267)  (454 267)  routing T_9_16.sp4_h_r_36 <X> T_9_16.lc_trk_g2_4
 (17 11)  (455 267)  (455 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (465 267)  (465 267)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 267)  (466 267)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 267)  (467 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 267)  (474 267)  LC_5 Logic Functioning bit
 (38 11)  (476 267)  (476 267)  LC_5 Logic Functioning bit
 (41 11)  (479 267)  (479 267)  LC_5 Logic Functioning bit
 (43 11)  (481 267)  (481 267)  LC_5 Logic Functioning bit
 (16 12)  (454 268)  (454 268)  routing T_9_16.sp4_v_t_12 <X> T_9_16.lc_trk_g3_1
 (17 12)  (455 268)  (455 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 268)  (456 268)  routing T_9_16.sp4_v_t_12 <X> T_9_16.lc_trk_g3_1
 (25 12)  (463 268)  (463 268)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (26 12)  (464 268)  (464 268)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 268)  (466 268)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 268)  (471 268)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (37 12)  (475 268)  (475 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (41 12)  (479 268)  (479 268)  LC_6 Logic Functioning bit
 (42 12)  (480 268)  (480 268)  LC_6 Logic Functioning bit
 (43 12)  (481 268)  (481 268)  LC_6 Logic Functioning bit
 (50 12)  (488 268)  (488 268)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (452 269)  (452 269)  routing T_9_16.sp4_r_v_b_40 <X> T_9_16.lc_trk_g3_0
 (17 13)  (455 269)  (455 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (460 269)  (460 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 269)  (461 269)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (24 13)  (462 269)  (462 269)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (25 13)  (463 269)  (463 269)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 269)  (468 269)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 269)  (474 269)  LC_6 Logic Functioning bit
 (37 13)  (475 269)  (475 269)  LC_6 Logic Functioning bit
 (38 13)  (476 269)  (476 269)  LC_6 Logic Functioning bit
 (39 13)  (477 269)  (477 269)  LC_6 Logic Functioning bit
 (41 13)  (479 269)  (479 269)  LC_6 Logic Functioning bit
 (42 13)  (480 269)  (480 269)  LC_6 Logic Functioning bit
 (43 13)  (481 269)  (481 269)  LC_6 Logic Functioning bit
 (46 13)  (484 269)  (484 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (452 270)  (452 270)  routing T_9_16.sp4_h_r_44 <X> T_9_16.lc_trk_g3_4
 (26 14)  (464 270)  (464 270)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (475 270)  (475 270)  LC_7 Logic Functioning bit
 (39 14)  (477 270)  (477 270)  LC_7 Logic Functioning bit
 (14 15)  (452 271)  (452 271)  routing T_9_16.sp4_h_r_44 <X> T_9_16.lc_trk_g3_4
 (15 15)  (453 271)  (453 271)  routing T_9_16.sp4_h_r_44 <X> T_9_16.lc_trk_g3_4
 (16 15)  (454 271)  (454 271)  routing T_9_16.sp4_h_r_44 <X> T_9_16.lc_trk_g3_4
 (17 15)  (455 271)  (455 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (27 15)  (465 271)  (465 271)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 271)  (469 271)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 271)  (474 271)  LC_7 Logic Functioning bit
 (38 15)  (476 271)  (476 271)  LC_7 Logic Functioning bit


LogicTile_10_16

 (0 0)  (492 256)  (492 256)  Negative Clock bit

 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (517 256)  (517 256)  routing T_10_16.sp4_h_r_10 <X> T_10_16.lc_trk_g0_2
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 256)  (522 256)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 256)  (527 256)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_0
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (37 0)  (529 256)  (529 256)  LC_0 Logic Functioning bit
 (39 0)  (531 256)  (531 256)  LC_0 Logic Functioning bit
 (40 0)  (532 256)  (532 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 257)  (515 257)  routing T_10_16.sp4_h_r_10 <X> T_10_16.lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.sp4_h_r_10 <X> T_10_16.lc_trk_g0_2
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (525 257)  (525 257)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_0
 (34 1)  (526 257)  (526 257)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_0
 (35 1)  (527 257)  (527 257)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_0
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (37 1)  (529 257)  (529 257)  LC_0 Logic Functioning bit
 (47 1)  (539 257)  (539 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (506 258)  (506 258)  routing T_10_16.lft_op_4 <X> T_10_16.lc_trk_g0_4
 (15 2)  (507 258)  (507 258)  routing T_10_16.top_op_5 <X> T_10_16.lc_trk_g0_5
 (17 2)  (509 258)  (509 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (513 258)  (513 258)  routing T_10_16.lft_op_7 <X> T_10_16.lc_trk_g0_7
 (22 2)  (514 258)  (514 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 258)  (516 258)  routing T_10_16.lft_op_7 <X> T_10_16.lc_trk_g0_7
 (26 2)  (518 258)  (518 258)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (37 2)  (529 258)  (529 258)  LC_1 Logic Functioning bit
 (40 2)  (532 258)  (532 258)  LC_1 Logic Functioning bit
 (42 2)  (534 258)  (534 258)  LC_1 Logic Functioning bit
 (45 2)  (537 258)  (537 258)  LC_1 Logic Functioning bit
 (46 2)  (538 258)  (538 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (492 259)  (492 259)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (15 3)  (507 259)  (507 259)  routing T_10_16.lft_op_4 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (510 259)  (510 259)  routing T_10_16.top_op_5 <X> T_10_16.lc_trk_g0_5
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 259)  (525 259)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.input_2_1
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (14 4)  (506 260)  (506 260)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g1_0
 (15 4)  (507 260)  (507 260)  routing T_10_16.bot_op_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (513 260)  (513 260)  routing T_10_16.lft_op_3 <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.lft_op_3 <X> T_10_16.lc_trk_g1_3
 (27 4)  (519 260)  (519 260)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 260)  (522 260)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 260)  (526 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 260)  (527 260)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_2
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (37 4)  (529 260)  (529 260)  LC_2 Logic Functioning bit
 (39 4)  (531 260)  (531 260)  LC_2 Logic Functioning bit
 (40 4)  (532 260)  (532 260)  LC_2 Logic Functioning bit
 (45 4)  (537 260)  (537 260)  LC_2 Logic Functioning bit
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (518 261)  (518 261)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 261)  (522 261)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 261)  (524 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (525 261)  (525 261)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_2
 (34 5)  (526 261)  (526 261)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_2
 (35 5)  (527 261)  (527 261)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_2
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (37 5)  (529 261)  (529 261)  LC_2 Logic Functioning bit
 (3 6)  (495 262)  (495 262)  routing T_10_16.sp12_v_b_0 <X> T_10_16.sp12_v_t_23
 (17 6)  (509 262)  (509 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (513 262)  (513 262)  routing T_10_16.wire_logic_cluster/lc_7/out <X> T_10_16.lc_trk_g1_7
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 262)  (518 262)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 262)  (522 262)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 262)  (528 262)  LC_3 Logic Functioning bit
 (37 6)  (529 262)  (529 262)  LC_3 Logic Functioning bit
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (39 6)  (531 262)  (531 262)  LC_3 Logic Functioning bit
 (41 6)  (533 262)  (533 262)  LC_3 Logic Functioning bit
 (46 6)  (538 262)  (538 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (506 263)  (506 263)  routing T_10_16.top_op_4 <X> T_10_16.lc_trk_g1_4
 (15 7)  (507 263)  (507 263)  routing T_10_16.top_op_4 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (510 263)  (510 263)  routing T_10_16.sp4_r_v_b_29 <X> T_10_16.lc_trk_g1_5
 (22 7)  (514 263)  (514 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 263)  (516 263)  routing T_10_16.top_op_6 <X> T_10_16.lc_trk_g1_6
 (25 7)  (517 263)  (517 263)  routing T_10_16.top_op_6 <X> T_10_16.lc_trk_g1_6
 (27 7)  (519 263)  (519 263)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 263)  (520 263)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 263)  (524 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 263)  (527 263)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.input_2_3
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (37 7)  (529 263)  (529 263)  LC_3 Logic Functioning bit
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (39 7)  (531 263)  (531 263)  LC_3 Logic Functioning bit
 (43 7)  (535 263)  (535 263)  LC_3 Logic Functioning bit
 (2 8)  (494 264)  (494 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (509 264)  (509 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 264)  (510 264)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g2_1
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (516 265)  (516 265)  routing T_10_16.tnl_op_2 <X> T_10_16.lc_trk_g2_2
 (25 9)  (517 265)  (517 265)  routing T_10_16.tnl_op_2 <X> T_10_16.lc_trk_g2_2
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 266)  (510 266)  routing T_10_16.wire_logic_cluster/lc_5/out <X> T_10_16.lc_trk_g2_5
 (27 10)  (519 266)  (519 266)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 266)  (520 266)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (527 266)  (527 266)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.input_2_5
 (43 10)  (535 266)  (535 266)  LC_5 Logic Functioning bit
 (26 11)  (518 267)  (518 267)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 267)  (524 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (525 267)  (525 267)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.input_2_5
 (34 11)  (526 267)  (526 267)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.input_2_5
 (9 12)  (501 268)  (501 268)  routing T_10_16.sp4_v_t_47 <X> T_10_16.sp4_h_r_10
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (517 268)  (517 268)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g3_2
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 268)  (522 268)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 268)  (523 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 268)  (525 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 268)  (527 268)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.input_2_6
 (37 12)  (529 268)  (529 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (40 12)  (532 268)  (532 268)  LC_6 Logic Functioning bit
 (42 12)  (534 268)  (534 268)  LC_6 Logic Functioning bit
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 269)  (524 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (526 269)  (526 269)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.input_2_6
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (41 13)  (533 269)  (533 269)  LC_6 Logic Functioning bit
 (43 13)  (535 269)  (535 269)  LC_6 Logic Functioning bit
 (14 14)  (506 270)  (506 270)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (21 14)  (513 270)  (513 270)  routing T_10_16.rgt_op_7 <X> T_10_16.lc_trk_g3_7
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (516 270)  (516 270)  routing T_10_16.rgt_op_7 <X> T_10_16.lc_trk_g3_7
 (26 14)  (518 270)  (518 270)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 270)  (519 270)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 270)  (522 270)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 270)  (523 270)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 270)  (525 270)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 270)  (526 270)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 270)  (528 270)  LC_7 Logic Functioning bit
 (38 14)  (530 270)  (530 270)  LC_7 Logic Functioning bit
 (40 14)  (532 270)  (532 270)  LC_7 Logic Functioning bit
 (45 14)  (537 270)  (537 270)  LC_7 Logic Functioning bit
 (50 14)  (542 270)  (542 270)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (506 271)  (506 271)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (16 15)  (508 271)  (508 271)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (519 271)  (519 271)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 271)  (522 271)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 271)  (523 271)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 271)  (528 271)  LC_7 Logic Functioning bit
 (38 15)  (530 271)  (530 271)  LC_7 Logic Functioning bit
 (41 15)  (533 271)  (533 271)  LC_7 Logic Functioning bit
 (46 15)  (538 271)  (538 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_16

 (0 0)  (546 256)  (546 256)  Negative Clock bit

 (14 0)  (560 256)  (560 256)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g0_0
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 256)  (569 256)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g0_3
 (24 0)  (570 256)  (570 256)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g0_3
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 256)  (582 256)  LC_0 Logic Functioning bit
 (37 0)  (583 256)  (583 256)  LC_0 Logic Functioning bit
 (39 0)  (585 256)  (585 256)  LC_0 Logic Functioning bit
 (40 0)  (586 256)  (586 256)  LC_0 Logic Functioning bit
 (42 0)  (588 256)  (588 256)  LC_0 Logic Functioning bit
 (45 0)  (591 256)  (591 256)  LC_0 Logic Functioning bit
 (53 0)  (599 256)  (599 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (569 257)  (569 257)  routing T_11_16.sp12_h_r_10 <X> T_11_16.lc_trk_g0_2
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 257)  (576 257)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (41 1)  (587 257)  (587 257)  LC_0 Logic Functioning bit
 (43 1)  (589 257)  (589 257)  LC_0 Logic Functioning bit
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (572 258)  (572 258)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 258)  (573 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 258)  (574 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 258)  (580 258)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (42 2)  (588 258)  (588 258)  LC_1 Logic Functioning bit
 (43 2)  (589 258)  (589 258)  LC_1 Logic Functioning bit
 (45 2)  (591 258)  (591 258)  LC_1 Logic Functioning bit
 (0 3)  (546 259)  (546 259)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (14 3)  (560 259)  (560 259)  routing T_11_16.sp12_h_r_20 <X> T_11_16.lc_trk_g0_4
 (16 3)  (562 259)  (562 259)  routing T_11_16.sp12_h_r_20 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 3)  (573 259)  (573 259)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 259)  (578 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (581 259)  (581 259)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.input_2_1
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (5 4)  (551 260)  (551 260)  routing T_11_16.sp4_v_t_38 <X> T_11_16.sp4_h_r_3
 (21 4)  (567 260)  (567 260)  routing T_11_16.wire_logic_cluster/lc_3/out <X> T_11_16.lc_trk_g1_3
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (573 260)  (573 260)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (46 4)  (592 260)  (592 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (573 261)  (573 261)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (38 5)  (584 261)  (584 261)  LC_2 Logic Functioning bit
 (14 6)  (560 262)  (560 262)  routing T_11_16.wire_logic_cluster/lc_4/out <X> T_11_16.lc_trk_g1_4
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 262)  (564 262)  routing T_11_16.wire_logic_cluster/lc_5/out <X> T_11_16.lc_trk_g1_5
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.top_op_7 <X> T_11_16.lc_trk_g1_7
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (39 6)  (585 262)  (585 262)  LC_3 Logic Functioning bit
 (40 6)  (586 262)  (586 262)  LC_3 Logic Functioning bit
 (42 6)  (588 262)  (588 262)  LC_3 Logic Functioning bit
 (45 6)  (591 262)  (591 262)  LC_3 Logic Functioning bit
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (567 263)  (567 263)  routing T_11_16.top_op_7 <X> T_11_16.lc_trk_g1_7
 (22 7)  (568 263)  (568 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (569 263)  (569 263)  routing T_11_16.sp12_h_r_14 <X> T_11_16.lc_trk_g1_6
 (26 7)  (572 263)  (572 263)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 263)  (578 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 263)  (581 263)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.input_2_3
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (39 7)  (585 263)  (585 263)  LC_3 Logic Functioning bit
 (40 7)  (586 263)  (586 263)  LC_3 Logic Functioning bit
 (14 8)  (560 264)  (560 264)  routing T_11_16.sp4_h_l_21 <X> T_11_16.lc_trk_g2_0
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 264)  (577 264)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 264)  (581 264)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.input_2_4
 (41 8)  (587 264)  (587 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (15 9)  (561 265)  (561 265)  routing T_11_16.sp4_h_l_21 <X> T_11_16.lc_trk_g2_0
 (16 9)  (562 265)  (562 265)  routing T_11_16.sp4_h_l_21 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (573 265)  (573 265)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 265)  (574 265)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 265)  (576 265)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 265)  (578 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 265)  (579 265)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.input_2_4
 (35 9)  (581 265)  (581 265)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.input_2_4
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (569 266)  (569 266)  routing T_11_16.sp12_v_b_23 <X> T_11_16.lc_trk_g2_7
 (26 10)  (572 266)  (572 266)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 266)  (573 266)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 266)  (574 266)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 266)  (580 266)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (40 10)  (586 266)  (586 266)  LC_5 Logic Functioning bit
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (42 10)  (588 266)  (588 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (8 11)  (554 267)  (554 267)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_t_42
 (21 11)  (567 267)  (567 267)  routing T_11_16.sp12_v_b_23 <X> T_11_16.lc_trk_g2_7
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 267)  (569 267)  routing T_11_16.sp4_v_b_46 <X> T_11_16.lc_trk_g2_6
 (24 11)  (570 267)  (570 267)  routing T_11_16.sp4_v_b_46 <X> T_11_16.lc_trk_g2_6
 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 267)  (574 267)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (40 11)  (586 267)  (586 267)  LC_5 Logic Functioning bit
 (41 11)  (587 267)  (587 267)  LC_5 Logic Functioning bit
 (42 11)  (588 267)  (588 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g3_1
 (21 12)  (567 268)  (567 268)  routing T_11_16.sp4_h_r_35 <X> T_11_16.lc_trk_g3_3
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 268)  (569 268)  routing T_11_16.sp4_h_r_35 <X> T_11_16.lc_trk_g3_3
 (24 12)  (570 268)  (570 268)  routing T_11_16.sp4_h_r_35 <X> T_11_16.lc_trk_g3_3
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (40 12)  (586 268)  (586 268)  LC_6 Logic Functioning bit
 (42 12)  (588 268)  (588 268)  LC_6 Logic Functioning bit
 (43 12)  (589 268)  (589 268)  LC_6 Logic Functioning bit
 (50 12)  (596 268)  (596 268)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (572 269)  (572 269)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 269)  (574 269)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (37 13)  (583 269)  (583 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (41 13)  (587 269)  (587 269)  LC_6 Logic Functioning bit
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit
 (43 13)  (589 269)  (589 269)  LC_6 Logic Functioning bit
 (25 14)  (571 270)  (571 270)  routing T_11_16.wire_logic_cluster/lc_6/out <X> T_11_16.lc_trk_g3_6
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 270)  (576 270)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (39 14)  (585 270)  (585 270)  LC_7 Logic Functioning bit
 (41 14)  (587 270)  (587 270)  LC_7 Logic Functioning bit
 (43 14)  (589 270)  (589 270)  LC_7 Logic Functioning bit
 (50 14)  (596 270)  (596 270)  Cascade bit: LH_LC07_inmux02_5

 (10 15)  (556 271)  (556 271)  routing T_11_16.sp4_h_l_40 <X> T_11_16.sp4_v_t_47
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (572 271)  (572 271)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 271)  (577 271)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 271)  (582 271)  LC_7 Logic Functioning bit
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (38 15)  (584 271)  (584 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (42 15)  (588 271)  (588 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (0 0)  (600 256)  (600 256)  Negative Clock bit

 (14 0)  (614 256)  (614 256)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g0_0
 (15 0)  (615 256)  (615 256)  routing T_12_16.lft_op_1 <X> T_12_16.lc_trk_g0_1
 (17 0)  (617 256)  (617 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 256)  (618 256)  routing T_12_16.lft_op_1 <X> T_12_16.lc_trk_g0_1
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (40 1)  (640 257)  (640 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (48 1)  (648 257)  (648 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (614 258)  (614 258)  routing T_12_16.lft_op_4 <X> T_12_16.lc_trk_g0_4
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 258)  (633 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 258)  (634 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 258)  (635 258)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_1
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (0 3)  (600 259)  (600 259)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (15 3)  (615 259)  (615 259)  routing T_12_16.lft_op_4 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (628 259)  (628 259)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 259)  (632 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (633 259)  (633 259)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_1
 (34 3)  (634 259)  (634 259)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_1
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (48 3)  (648 259)  (648 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 260)  (635 260)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_2
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (43 4)  (643 260)  (643 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 261)  (633 261)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_2
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (48 5)  (648 261)  (648 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (614 262)  (614 262)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (13 8)  (613 264)  (613 264)  routing T_12_16.sp4_h_l_45 <X> T_12_16.sp4_v_b_8
 (15 8)  (615 264)  (615 264)  routing T_12_16.sp4_h_r_33 <X> T_12_16.lc_trk_g2_1
 (16 8)  (616 264)  (616 264)  routing T_12_16.sp4_h_r_33 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.sp4_h_r_33 <X> T_12_16.lc_trk_g2_1
 (26 8)  (626 264)  (626 264)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 264)  (635 264)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.input_2_4
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (8 9)  (608 265)  (608 265)  routing T_12_16.sp4_h_l_36 <X> T_12_16.sp4_v_b_7
 (9 9)  (609 265)  (609 265)  routing T_12_16.sp4_h_l_36 <X> T_12_16.sp4_v_b_7
 (10 9)  (610 265)  (610 265)  routing T_12_16.sp4_h_l_36 <X> T_12_16.sp4_v_b_7
 (12 9)  (612 265)  (612 265)  routing T_12_16.sp4_h_l_45 <X> T_12_16.sp4_v_b_8
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 265)  (632 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (633 265)  (633 265)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.input_2_4
 (35 9)  (635 265)  (635 265)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.input_2_4
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (21 10)  (621 266)  (621 266)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g2_7
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 266)  (624 266)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g2_7
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp4_r_v_b_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 267)  (623 267)  routing T_12_16.sp4_v_b_46 <X> T_12_16.lc_trk_g2_6
 (24 11)  (624 267)  (624 267)  routing T_12_16.sp4_v_b_46 <X> T_12_16.lc_trk_g2_6
 (10 12)  (610 268)  (610 268)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_h_r_10
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1
 (21 12)  (621 268)  (621 268)  routing T_12_16.sp12_v_t_0 <X> T_12_16.lc_trk_g3_3
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 268)  (624 268)  routing T_12_16.sp12_v_t_0 <X> T_12_16.lc_trk_g3_3
 (25 12)  (625 268)  (625 268)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g3_2
 (26 12)  (626 268)  (626 268)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 268)  (631 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (37 12)  (637 268)  (637 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (21 13)  (621 269)  (621 269)  routing T_12_16.sp12_v_t_0 <X> T_12_16.lc_trk_g3_3
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 269)  (627 269)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 269)  (632 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (633 269)  (633 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_6
 (34 13)  (634 269)  (634 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_6
 (35 13)  (635 269)  (635 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_6
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 270)  (614 270)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (16 14)  (616 270)  (616 270)  routing T_12_16.sp4_v_b_37 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.sp4_v_b_37 <X> T_12_16.lc_trk_g3_5
 (25 14)  (625 270)  (625 270)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g3_6
 (14 15)  (614 271)  (614 271)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (16 15)  (616 271)  (616 271)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (618 271)  (618 271)  routing T_12_16.sp4_v_b_37 <X> T_12_16.lc_trk_g3_5
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_16

 (14 0)  (668 256)  (668 256)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g0_0
 (15 0)  (669 256)  (669 256)  routing T_13_16.bot_op_1 <X> T_13_16.lc_trk_g0_1
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (8 1)  (662 257)  (662 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (9 1)  (663 257)  (663 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (10 1)  (664 257)  (664 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (15 1)  (669 257)  (669 257)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 260)  (689 260)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_2
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (40 4)  (694 260)  (694 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (26 5)  (680 261)  (680 261)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 261)  (682 261)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 261)  (686 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (688 261)  (688 261)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_2
 (35 5)  (689 261)  (689 261)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_2
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (677 262)  (677 262)  routing T_13_16.sp12_h_l_12 <X> T_13_16.lc_trk_g1_7
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 262)  (687 262)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (39 6)  (693 262)  (693 262)  LC_3 Logic Functioning bit
 (27 7)  (681 263)  (681 263)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (14 10)  (668 266)  (668 266)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g2_4
 (14 11)  (668 267)  (668 267)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g2_4
 (15 11)  (669 267)  (669 267)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g2_4
 (16 11)  (670 267)  (670 267)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (4 12)  (658 268)  (658 268)  routing T_13_16.sp4_h_l_38 <X> T_13_16.sp4_v_b_9
 (6 12)  (660 268)  (660 268)  routing T_13_16.sp4_h_l_38 <X> T_13_16.sp4_v_b_9
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g3_3
 (5 13)  (659 269)  (659 269)  routing T_13_16.sp4_h_l_38 <X> T_13_16.sp4_v_b_9
 (14 13)  (668 269)  (668 269)  routing T_13_16.sp4_r_v_b_40 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (675 269)  (675 269)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g3_3
 (13 14)  (667 270)  (667 270)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_46
 (25 14)  (679 270)  (679 270)  routing T_13_16.rgt_op_6 <X> T_13_16.lc_trk_g3_6
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (5 15)  (659 271)  (659 271)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_t_44
 (12 15)  (666 271)  (666 271)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_46
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 271)  (678 271)  routing T_13_16.rgt_op_6 <X> T_13_16.lc_trk_g3_6
 (27 15)  (681 271)  (681 271)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (21 0)  (729 256)  (729 256)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g0_3
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (708 259)  (708 259)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 260)  (743 260)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (741 261)  (741 261)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (34 5)  (742 261)  (742 261)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (14 6)  (722 262)  (722 262)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (25 8)  (733 264)  (733 264)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 265)  (731 265)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (741 265)  (741 265)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_4
 (34 9)  (742 265)  (742 265)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_4
 (35 9)  (743 265)  (743 265)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_4
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (14 11)  (722 267)  (722 267)  routing T_14_16.sp4_r_v_b_36 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (2 12)  (710 268)  (710 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (712 268)  (712 268)  routing T_14_16.sp4_h_l_44 <X> T_14_16.sp4_v_b_9
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (733 268)  (733 268)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g3_2
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 268)  (743 268)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_6
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (5 13)  (713 269)  (713 269)  routing T_14_16.sp4_h_l_44 <X> T_14_16.sp4_v_b_9
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 269)  (740 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 269)  (741 269)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_6
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (733 270)  (733 270)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g3_6
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (14 0)  (776 256)  (776 256)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g0_0
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (40 0)  (802 256)  (802 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (47 0)  (809 256)  (809 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 257)  (786 257)  routing T_15_16.top_op_2 <X> T_15_16.lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.top_op_2 <X> T_15_16.lc_trk_g0_2
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (47 1)  (809 257)  (809 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 7)  (776 263)  (776 263)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g1_4
 (15 7)  (777 263)  (777 263)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 263)  (786 263)  routing T_15_16.top_op_6 <X> T_15_16.lc_trk_g1_6
 (25 7)  (787 263)  (787 263)  routing T_15_16.top_op_6 <X> T_15_16.lc_trk_g1_6
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (0 0)  (816 256)  (816 256)  Negative Clock bit

 (15 1)  (831 257)  (831 257)  routing T_16_16.bot_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 258)  (831 258)  routing T_16_16.bot_op_5 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 261)  (840 261)  routing T_16_16.bot_op_2 <X> T_16_16.lc_trk_g1_2
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g1_5
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (850 267)  (850 267)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.input_2_5
 (35 11)  (851 267)  (851 267)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.input_2_5
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_16

 (11 9)  (885 265)  (885 265)  routing T_17_16.sp4_h_l_45 <X> T_17_16.sp4_h_r_8


LogicTile_21_16

 (12 11)  (1102 267)  (1102 267)  routing T_21_16.sp4_h_l_45 <X> T_21_16.sp4_v_t_45


LogicTile_23_16

 (3 7)  (1201 263)  (1201 263)  routing T_23_16.sp12_h_l_23 <X> T_23_16.sp12_v_t_23


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_3 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 260)  (1742 260)  IOB_0 IO Functioning bit
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g1_3 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 10)  (1731 266)  (1731 266)  routing T_33_16.span4_vert_b_11 <X> T_33_16.lc_trk_g1_3
 (7 10)  (1733 266)  (1733 266)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 266)  (1734 266)  routing T_33_16.span4_vert_b_11 <X> T_33_16.lc_trk_g1_3


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_7_15

 (9 0)  (351 240)  (351 240)  routing T_7_15.sp4_v_t_36 <X> T_7_15.sp4_h_r_1


LogicTile_9_15

 (10 8)  (448 248)  (448 248)  routing T_9_15.sp4_v_t_39 <X> T_9_15.sp4_h_r_7


LogicTile_10_15

 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 242)  (522 242)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 242)  (523 242)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 242)  (525 242)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (38 2)  (530 242)  (530 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (40 2)  (532 242)  (532 242)  LC_1 Logic Functioning bit
 (42 2)  (534 242)  (534 242)  LC_1 Logic Functioning bit
 (22 3)  (514 243)  (514 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (517 243)  (517 243)  routing T_10_15.sp4_r_v_b_30 <X> T_10_15.lc_trk_g0_6
 (28 3)  (520 243)  (520 243)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 243)  (522 243)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 243)  (529 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (40 3)  (532 243)  (532 243)  LC_1 Logic Functioning bit
 (42 3)  (534 243)  (534 243)  LC_1 Logic Functioning bit
 (16 8)  (508 248)  (508 248)  routing T_10_15.sp4_v_b_33 <X> T_10_15.lc_trk_g2_1
 (17 8)  (509 248)  (509 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 248)  (510 248)  routing T_10_15.sp4_v_b_33 <X> T_10_15.lc_trk_g2_1
 (18 9)  (510 249)  (510 249)  routing T_10_15.sp4_v_b_33 <X> T_10_15.lc_trk_g2_1
 (14 10)  (506 250)  (506 250)  routing T_10_15.sp4_h_r_36 <X> T_10_15.lc_trk_g2_4
 (15 11)  (507 251)  (507 251)  routing T_10_15.sp4_h_r_36 <X> T_10_15.lc_trk_g2_4
 (16 11)  (508 251)  (508 251)  routing T_10_15.sp4_h_r_36 <X> T_10_15.lc_trk_g2_4
 (17 11)  (509 251)  (509 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4


LogicTile_11_15

 (0 0)  (546 240)  (546 240)  Negative Clock bit

 (21 0)  (567 240)  (567 240)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g0_3
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (546 243)  (546 243)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (22 3)  (568 243)  (568 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 243)  (570 243)  routing T_11_15.top_op_6 <X> T_11_15.lc_trk_g0_6
 (25 3)  (571 243)  (571 243)  routing T_11_15.top_op_6 <X> T_11_15.lc_trk_g0_6
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (38 4)  (584 244)  (584 244)  LC_2 Logic Functioning bit
 (41 4)  (587 244)  (587 244)  LC_2 Logic Functioning bit
 (43 4)  (589 244)  (589 244)  LC_2 Logic Functioning bit
 (51 4)  (597 244)  (597 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (3 5)  (549 245)  (549 245)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (26 5)  (572 245)  (572 245)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 245)  (574 245)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 245)  (578 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (579 245)  (579 245)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.input_2_2
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (39 5)  (585 245)  (585 245)  LC_2 Logic Functioning bit
 (40 5)  (586 245)  (586 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (28 6)  (574 246)  (574 246)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 246)  (576 246)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (40 6)  (586 246)  (586 246)  LC_3 Logic Functioning bit
 (42 6)  (588 246)  (588 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (26 7)  (572 247)  (572 247)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 247)  (573 247)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 247)  (574 247)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 247)  (578 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 247)  (581 247)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.input_2_3
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (41 7)  (587 247)  (587 247)  LC_3 Logic Functioning bit
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (15 8)  (561 248)  (561 248)  routing T_11_15.tnr_op_1 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (15 9)  (561 249)  (561 249)  routing T_11_15.tnr_op_0 <X> T_11_15.lc_trk_g2_0
 (17 9)  (563 249)  (563 249)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (568 249)  (568 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 249)  (570 249)  routing T_11_15.tnl_op_2 <X> T_11_15.lc_trk_g2_2
 (25 9)  (571 249)  (571 249)  routing T_11_15.tnl_op_2 <X> T_11_15.lc_trk_g2_2
 (22 10)  (568 250)  (568 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 250)  (569 250)  routing T_11_15.sp4_h_r_31 <X> T_11_15.lc_trk_g2_7
 (24 10)  (570 250)  (570 250)  routing T_11_15.sp4_h_r_31 <X> T_11_15.lc_trk_g2_7
 (25 10)  (571 250)  (571 250)  routing T_11_15.sp4_v_b_30 <X> T_11_15.lc_trk_g2_6
 (21 11)  (567 251)  (567 251)  routing T_11_15.sp4_h_r_31 <X> T_11_15.lc_trk_g2_7
 (22 11)  (568 251)  (568 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 251)  (569 251)  routing T_11_15.sp4_v_b_30 <X> T_11_15.lc_trk_g2_6
 (26 12)  (572 252)  (572 252)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 252)  (574 252)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 252)  (576 252)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 252)  (577 252)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 252)  (579 252)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 252)  (580 252)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 252)  (581 252)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_6
 (36 12)  (582 252)  (582 252)  LC_6 Logic Functioning bit
 (37 12)  (583 252)  (583 252)  LC_6 Logic Functioning bit
 (39 12)  (585 252)  (585 252)  LC_6 Logic Functioning bit
 (40 12)  (586 252)  (586 252)  LC_6 Logic Functioning bit
 (42 12)  (588 252)  (588 252)  LC_6 Logic Functioning bit
 (45 12)  (591 252)  (591 252)  LC_6 Logic Functioning bit
 (4 13)  (550 253)  (550 253)  routing T_11_15.sp4_h_l_36 <X> T_11_15.sp4_h_r_9
 (6 13)  (552 253)  (552 253)  routing T_11_15.sp4_h_l_36 <X> T_11_15.sp4_h_r_9
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (572 253)  (572 253)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 253)  (575 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 253)  (576 253)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 253)  (577 253)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 253)  (578 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 253)  (579 253)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_6
 (35 13)  (581 253)  (581 253)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.input_2_6
 (37 13)  (583 253)  (583 253)  LC_6 Logic Functioning bit
 (39 13)  (585 253)  (585 253)  LC_6 Logic Functioning bit
 (40 13)  (586 253)  (586 253)  LC_6 Logic Functioning bit
 (25 14)  (571 254)  (571 254)  routing T_11_15.wire_logic_cluster/lc_6/out <X> T_11_15.lc_trk_g3_6
 (22 15)  (568 255)  (568 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_15

 (3 0)  (603 240)  (603 240)  routing T_12_15.sp12_h_r_0 <X> T_12_15.sp12_v_b_0
 (5 0)  (605 240)  (605 240)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_h_r_0
 (12 0)  (612 240)  (612 240)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_h_r_2
 (15 0)  (615 240)  (615 240)  routing T_12_15.top_op_1 <X> T_12_15.lc_trk_g0_1
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 240)  (635 240)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.input_2_0
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (52 0)  (652 240)  (652 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (603 241)  (603 241)  routing T_12_15.sp12_h_r_0 <X> T_12_15.sp12_v_b_0
 (11 1)  (611 241)  (611 241)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_h_r_2
 (18 1)  (618 241)  (618 241)  routing T_12_15.top_op_1 <X> T_12_15.lc_trk_g0_1
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.input_2_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (38 1)  (638 241)  (638 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (14 2)  (614 242)  (614 242)  routing T_12_15.sp4_h_l_9 <X> T_12_15.lc_trk_g0_4
 (25 2)  (625 242)  (625 242)  routing T_12_15.lft_op_6 <X> T_12_15.lc_trk_g0_6
 (14 3)  (614 243)  (614 243)  routing T_12_15.sp4_h_l_9 <X> T_12_15.lc_trk_g0_4
 (15 3)  (615 243)  (615 243)  routing T_12_15.sp4_h_l_9 <X> T_12_15.lc_trk_g0_4
 (16 3)  (616 243)  (616 243)  routing T_12_15.sp4_h_l_9 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 243)  (624 243)  routing T_12_15.lft_op_6 <X> T_12_15.lc_trk_g0_6
 (8 4)  (608 244)  (608 244)  routing T_12_15.sp4_v_b_4 <X> T_12_15.sp4_h_r_4
 (9 4)  (609 244)  (609 244)  routing T_12_15.sp4_v_b_4 <X> T_12_15.sp4_h_r_4
 (26 4)  (626 244)  (626 244)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (14 5)  (614 245)  (614 245)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g1_0
 (15 5)  (615 245)  (615 245)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (15 6)  (615 246)  (615 246)  routing T_12_15.sp4_v_b_21 <X> T_12_15.lc_trk_g1_5
 (16 6)  (616 246)  (616 246)  routing T_12_15.sp4_v_b_21 <X> T_12_15.lc_trk_g1_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 248)  (635 248)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.input_2_4
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (47 8)  (647 248)  (647 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (626 249)  (626 249)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 249)  (632 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 249)  (634 249)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.input_2_4
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.tnl_op_3 <X> T_12_15.lc_trk_g3_3
 (21 13)  (621 253)  (621 253)  routing T_12_15.tnl_op_3 <X> T_12_15.lc_trk_g3_3
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 253)  (624 253)  routing T_12_15.tnl_op_2 <X> T_12_15.lc_trk_g3_2
 (25 13)  (625 253)  (625 253)  routing T_12_15.tnl_op_2 <X> T_12_15.lc_trk_g3_2
 (3 14)  (603 254)  (603 254)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_t_22
 (13 14)  (613 254)  (613 254)  routing T_12_15.sp4_h_r_11 <X> T_12_15.sp4_v_t_46
 (3 15)  (603 255)  (603 255)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_t_22
 (12 15)  (612 255)  (612 255)  routing T_12_15.sp4_h_r_11 <X> T_12_15.sp4_v_t_46


LogicTile_13_15

 (0 0)  (654 240)  (654 240)  Negative Clock bit

 (14 0)  (668 240)  (668 240)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g0_0
 (25 0)  (679 240)  (679 240)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g0_2
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (52 0)  (706 240)  (706 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 241)  (678 241)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g0_2
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 241)  (687 241)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.input_2_0
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (40 1)  (694 241)  (694 241)  LC_0 Logic Functioning bit
 (42 1)  (696 241)  (696 241)  LC_0 Logic Functioning bit
 (44 1)  (698 241)  (698 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (665 242)  (665 242)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_39
 (13 2)  (667 242)  (667 242)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_39
 (14 2)  (668 242)  (668 242)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g0_4
 (15 2)  (669 242)  (669 242)  routing T_13_15.sp4_h_r_13 <X> T_13_15.lc_trk_g0_5
 (16 2)  (670 242)  (670 242)  routing T_13_15.sp4_h_r_13 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.sp4_h_r_13 <X> T_13_15.lc_trk_g0_5
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_1
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (12 3)  (666 243)  (666 243)  routing T_13_15.sp4_h_r_8 <X> T_13_15.sp4_v_t_39
 (14 3)  (668 243)  (668 243)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g0_4
 (15 3)  (669 243)  (669 243)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (688 243)  (688 243)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_1
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (15 4)  (669 244)  (669 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.top_op_3 <X> T_13_15.lc_trk_g1_3
 (25 4)  (679 244)  (679 244)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (18 5)  (672 245)  (672 245)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (21 5)  (675 245)  (675 245)  routing T_13_15.top_op_3 <X> T_13_15.lc_trk_g1_3
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g1_5
 (21 6)  (675 246)  (675 246)  routing T_13_15.sp4_h_l_2 <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 246)  (677 246)  routing T_13_15.sp4_h_l_2 <X> T_13_15.lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.sp4_h_l_2 <X> T_13_15.lc_trk_g1_7
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 246)  (689 246)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (14 7)  (668 247)  (668 247)  routing T_13_15.sp12_h_r_20 <X> T_13_15.lc_trk_g1_4
 (16 7)  (670 247)  (670 247)  routing T_13_15.sp12_h_r_20 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 247)  (688 247)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_3
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (44 7)  (698 247)  (698 247)  LC_3 Logic Functioning bit
 (51 7)  (705 247)  (705 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (669 248)  (669 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (16 8)  (670 248)  (670 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 248)  (689 248)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_4
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (43 8)  (697 248)  (697 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (14 9)  (668 249)  (668 249)  routing T_13_15.tnl_op_0 <X> T_13_15.lc_trk_g2_0
 (15 9)  (669 249)  (669 249)  routing T_13_15.tnl_op_0 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (27 9)  (681 249)  (681 249)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 249)  (687 249)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_4
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (43 9)  (697 249)  (697 249)  LC_4 Logic Functioning bit
 (44 9)  (698 249)  (698 249)  LC_4 Logic Functioning bit
 (46 9)  (700 249)  (700 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (668 250)  (668 250)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g2_4
 (25 10)  (679 250)  (679 250)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g2_6
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.input_2_5
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (47 10)  (701 250)  (701 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (44 11)  (698 251)  (698 251)  LC_5 Logic Functioning bit
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (21 12)  (675 252)  (675 252)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 252)  (689 252)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 253)  (687 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (35 13)  (689 253)  (689 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (44 13)  (698 253)  (698 253)  LC_6 Logic Functioning bit
 (53 13)  (707 253)  (707 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_15_15

 (3 3)  (765 243)  (765 243)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_l_23
 (3 4)  (765 244)  (765 244)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0
 (3 5)  (765 245)  (765 245)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (856 240)  (856 240)  LC_0 Logic Functioning bit
 (27 1)  (843 241)  (843 241)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 241)  (849 241)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.input_2_0
 (41 1)  (857 241)  (857 241)  LC_0 Logic Functioning bit
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 242)  (846 242)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 242)  (850 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (40 2)  (856 242)  (856 242)  LC_1 Logic Functioning bit
 (41 2)  (857 242)  (857 242)  LC_1 Logic Functioning bit
 (42 2)  (858 242)  (858 242)  LC_1 Logic Functioning bit
 (50 2)  (866 242)  (866 242)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (842 243)  (842 243)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 243)  (844 243)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (38 3)  (854 243)  (854 243)  LC_1 Logic Functioning bit
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 244)  (849 244)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (50 4)  (866 244)  (866 244)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (41 5)  (857 245)  (857 245)  LC_2 Logic Functioning bit
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g1_5
 (14 8)  (830 248)  (830 248)  routing T_16_15.rgt_op_0 <X> T_16_15.lc_trk_g2_0
 (21 8)  (837 248)  (837 248)  routing T_16_15.rgt_op_3 <X> T_16_15.lc_trk_g2_3
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 248)  (840 248)  routing T_16_15.rgt_op_3 <X> T_16_15.lc_trk_g2_3
 (25 8)  (841 248)  (841 248)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g2_2
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 248)  (851 248)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.input_2_4
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (40 8)  (856 248)  (856 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (42 8)  (858 248)  (858 248)  LC_4 Logic Functioning bit
 (15 9)  (831 249)  (831 249)  routing T_16_15.rgt_op_0 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 249)  (848 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (850 249)  (850 249)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.input_2_4
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (21 10)  (837 250)  (837 250)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (41 10)  (857 250)  (857 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 251)  (846 251)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (0 12)  (816 252)  (816 252)  routing T_16_15.glb_netwk_7 <X> T_16_15.glb2local_3
 (1 12)  (817 252)  (817 252)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_7 glb2local_3
 (15 12)  (831 252)  (831 252)  routing T_16_15.rgt_op_1 <X> T_16_15.lc_trk_g3_1
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.rgt_op_1 <X> T_16_15.lc_trk_g3_1
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 252)  (851 252)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.input_2_6
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (42 12)  (858 252)  (858 252)  LC_6 Logic Functioning bit
 (0 13)  (816 253)  (816 253)  routing T_16_15.glb_netwk_7 <X> T_16_15.glb2local_3
 (1 13)  (817 253)  (817 253)  routing T_16_15.glb_netwk_7 <X> T_16_15.glb2local_3
 (27 13)  (843 253)  (843 253)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (850 253)  (850 253)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.input_2_6
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (15 14)  (831 254)  (831 254)  routing T_16_15.rgt_op_5 <X> T_16_15.lc_trk_g3_5
 (17 14)  (833 254)  (833 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 254)  (834 254)  routing T_16_15.rgt_op_5 <X> T_16_15.lc_trk_g3_5
 (25 14)  (841 254)  (841 254)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g3_6
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (11 15)  (827 255)  (827 255)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_h_l_46
 (13 15)  (829 255)  (829 255)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_h_l_46
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 242)  (888 242)  routing T_17_15.sp4_h_l_1 <X> T_17_15.lc_trk_g0_4
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 242)  (910 242)  LC_1 Logic Functioning bit
 (37 2)  (911 242)  (911 242)  LC_1 Logic Functioning bit
 (38 2)  (912 242)  (912 242)  LC_1 Logic Functioning bit
 (39 2)  (913 242)  (913 242)  LC_1 Logic Functioning bit
 (45 2)  (919 242)  (919 242)  LC_1 Logic Functioning bit
 (15 3)  (889 243)  (889 243)  routing T_17_15.sp4_h_l_1 <X> T_17_15.lc_trk_g0_4
 (16 3)  (890 243)  (890 243)  routing T_17_15.sp4_h_l_1 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (31 3)  (905 243)  (905 243)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 243)  (910 243)  LC_1 Logic Functioning bit
 (37 3)  (911 243)  (911 243)  LC_1 Logic Functioning bit
 (38 3)  (912 243)  (912 243)  LC_1 Logic Functioning bit
 (39 3)  (913 243)  (913 243)  LC_1 Logic Functioning bit
 (21 4)  (895 244)  (895 244)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g1_3
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 246)  (902 246)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (38 6)  (912 246)  (912 246)  LC_3 Logic Functioning bit
 (45 6)  (919 246)  (919 246)  LC_3 Logic Functioning bit
 (30 7)  (904 247)  (904 247)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 247)  (910 247)  LC_3 Logic Functioning bit
 (38 7)  (912 247)  (912 247)  LC_3 Logic Functioning bit
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g2_5
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (21 12)  (895 252)  (895 252)  routing T_17_15.sp4_v_t_14 <X> T_17_15.lc_trk_g3_3
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 252)  (897 252)  routing T_17_15.sp4_v_t_14 <X> T_17_15.lc_trk_g3_3
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (893 255)  (893 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_15

 (9 2)  (1045 242)  (1045 242)  routing T_20_15.sp4_v_b_1 <X> T_20_15.sp4_h_l_36


LogicTile_21_15

 (4 12)  (1094 252)  (1094 252)  routing T_21_15.sp4_v_t_36 <X> T_21_15.sp4_v_b_9
 (6 12)  (1096 252)  (1096 252)  routing T_21_15.sp4_v_t_36 <X> T_21_15.sp4_v_b_9


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (12 4)  (1738 244)  (1738 244)  routing T_33_15.lc_trk_g1_3 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g1_3 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 246)  (1731 246)  routing T_33_15.span4_vert_b_7 <X> T_33_15.lc_trk_g0_7
 (7 6)  (1733 246)  (1733 246)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 247)  (1734 247)  routing T_33_15.span4_vert_b_7 <X> T_33_15.lc_trk_g0_7
 (5 10)  (1731 250)  (1731 250)  routing T_33_15.span4_vert_b_11 <X> T_33_15.lc_trk_g1_3
 (7 10)  (1733 250)  (1733 250)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 250)  (1734 250)  routing T_33_15.span4_vert_b_11 <X> T_33_15.lc_trk_g1_3
 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (12 11)  (1738 251)  (1738 251)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (16 14)  (1742 254)  (1742 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_12_14

 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.sp4_r_v_b_33 <X> T_12_14.lc_trk_g0_2
 (19 2)  (619 226)  (619 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 4)  (619 228)  (619 228)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (15 8)  (615 232)  (615 232)  routing T_12_14.sp4_v_t_28 <X> T_12_14.lc_trk_g2_1
 (16 8)  (616 232)  (616 232)  routing T_12_14.sp4_v_t_28 <X> T_12_14.lc_trk_g2_1
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (52 8)  (652 232)  (652 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (615 233)  (615 233)  routing T_12_14.sp4_v_t_29 <X> T_12_14.lc_trk_g2_0
 (16 9)  (616 233)  (616 233)  routing T_12_14.sp4_v_t_29 <X> T_12_14.lc_trk_g2_0
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (626 233)  (626 233)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (633 233)  (633 233)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.input_2_4
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (40 9)  (640 233)  (640 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 237)  (623 237)  routing T_12_14.sp4_v_b_42 <X> T_12_14.lc_trk_g3_2
 (24 13)  (624 237)  (624 237)  routing T_12_14.sp4_v_b_42 <X> T_12_14.lc_trk_g3_2


LogicTile_16_14

 (14 0)  (830 224)  (830 224)  routing T_16_14.bnr_op_0 <X> T_16_14.lc_trk_g0_0
 (14 1)  (830 225)  (830 225)  routing T_16_14.bnr_op_0 <X> T_16_14.lc_trk_g0_0
 (17 1)  (833 225)  (833 225)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (842 226)  (842 226)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (43 2)  (859 226)  (859 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (46 2)  (862 226)  (862 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (27 3)  (843 227)  (843 227)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 227)  (844 227)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 227)  (848 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (850 227)  (850 227)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.input_2_1
 (35 3)  (851 227)  (851 227)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.input_2_1
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (41 3)  (857 227)  (857 227)  LC_1 Logic Functioning bit
 (43 3)  (859 227)  (859 227)  LC_1 Logic Functioning bit
 (25 4)  (841 228)  (841 228)  routing T_16_14.sp4_h_r_10 <X> T_16_14.lc_trk_g1_2
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (839 229)  (839 229)  routing T_16_14.sp4_h_r_10 <X> T_16_14.lc_trk_g1_2
 (24 5)  (840 229)  (840 229)  routing T_16_14.sp4_h_r_10 <X> T_16_14.lc_trk_g1_2
 (25 10)  (841 234)  (841 234)  routing T_16_14.rgt_op_6 <X> T_16_14.lc_trk_g2_6
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 235)  (840 235)  routing T_16_14.rgt_op_6 <X> T_16_14.lc_trk_g2_6
 (14 14)  (830 238)  (830 238)  routing T_16_14.rgt_op_4 <X> T_16_14.lc_trk_g3_4
 (15 15)  (831 239)  (831 239)  routing T_16_14.rgt_op_4 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_17_14

 (5 0)  (879 224)  (879 224)  routing T_17_14.sp4_v_b_6 <X> T_17_14.sp4_h_r_0
 (15 0)  (889 224)  (889 224)  routing T_17_14.bot_op_1 <X> T_17_14.lc_trk_g0_1
 (17 0)  (891 224)  (891 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (896 224)  (896 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 224)  (898 224)  routing T_17_14.bot_op_3 <X> T_17_14.lc_trk_g0_3
 (25 0)  (899 224)  (899 224)  routing T_17_14.sp4_v_b_10 <X> T_17_14.lc_trk_g0_2
 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 224)  (904 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (48 0)  (922 224)  (922 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (878 225)  (878 225)  routing T_17_14.sp4_v_b_6 <X> T_17_14.sp4_h_r_0
 (6 1)  (880 225)  (880 225)  routing T_17_14.sp4_v_b_6 <X> T_17_14.sp4_h_r_0
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (897 225)  (897 225)  routing T_17_14.sp4_v_b_10 <X> T_17_14.lc_trk_g0_2
 (25 1)  (899 225)  (899 225)  routing T_17_14.sp4_v_b_10 <X> T_17_14.lc_trk_g0_2
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 225)  (905 225)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 225)  (907 225)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.input_2_0
 (34 1)  (908 225)  (908 225)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.input_2_0
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (38 1)  (912 225)  (912 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (898 226)  (898 226)  routing T_17_14.bot_op_7 <X> T_17_14.lc_trk_g0_7
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 226)  (904 226)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 226)  (907 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 226)  (909 226)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.input_2_1
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (42 2)  (916 226)  (916 226)  LC_1 Logic Functioning bit
 (43 2)  (917 226)  (917 226)  LC_1 Logic Functioning bit
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (15 3)  (889 227)  (889 227)  routing T_17_14.bot_op_4 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (901 227)  (901 227)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 227)  (904 227)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 227)  (906 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (908 227)  (908 227)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.input_2_1
 (35 3)  (909 227)  (909 227)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.input_2_1
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (42 3)  (916 227)  (916 227)  LC_1 Logic Functioning bit
 (43 3)  (917 227)  (917 227)  LC_1 Logic Functioning bit
 (21 4)  (895 228)  (895 228)  routing T_17_14.wire_logic_cluster/lc_3/out <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 228)  (911 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (15 5)  (889 229)  (889 229)  routing T_17_14.sp4_v_t_5 <X> T_17_14.lc_trk_g1_0
 (16 5)  (890 229)  (890 229)  routing T_17_14.sp4_v_t_5 <X> T_17_14.lc_trk_g1_0
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (896 229)  (896 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 229)  (898 229)  routing T_17_14.bot_op_2 <X> T_17_14.lc_trk_g1_2
 (26 5)  (900 229)  (900 229)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 229)  (906 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 229)  (907 229)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.input_2_2
 (34 5)  (908 229)  (908 229)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.input_2_2
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (52 5)  (926 229)  (926 229)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (21 6)  (895 230)  (895 230)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g1_7
 (22 6)  (896 230)  (896 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 230)  (909 230)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.input_2_3
 (40 6)  (914 230)  (914 230)  LC_3 Logic Functioning bit
 (22 7)  (896 231)  (896 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 231)  (898 231)  routing T_17_14.bot_op_6 <X> T_17_14.lc_trk_g1_6
 (26 7)  (900 231)  (900 231)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (909 231)  (909 231)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.input_2_3
 (14 8)  (888 232)  (888 232)  routing T_17_14.bnl_op_0 <X> T_17_14.lc_trk_g2_0
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 232)  (892 232)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g2_1
 (25 8)  (899 232)  (899 232)  routing T_17_14.wire_logic_cluster/lc_2/out <X> T_17_14.lc_trk_g2_2
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 232)  (909 232)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.input_2_4
 (39 8)  (913 232)  (913 232)  LC_4 Logic Functioning bit
 (14 9)  (888 233)  (888 233)  routing T_17_14.bnl_op_0 <X> T_17_14.lc_trk_g2_0
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (901 233)  (901 233)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 233)  (906 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (899 234)  (899 234)  routing T_17_14.wire_logic_cluster/lc_6/out <X> T_17_14.lc_trk_g2_6
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (901 235)  (901 235)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 235)  (904 235)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (41 11)  (915 235)  (915 235)  LC_5 Logic Functioning bit
 (43 11)  (917 235)  (917 235)  LC_5 Logic Functioning bit
 (15 12)  (889 236)  (889 236)  routing T_17_14.rgt_op_1 <X> T_17_14.lc_trk_g3_1
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 236)  (892 236)  routing T_17_14.rgt_op_1 <X> T_17_14.lc_trk_g3_1
 (27 12)  (901 236)  (901 236)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (50 12)  (924 236)  (924 236)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (900 237)  (900 237)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 237)  (901 237)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 237)  (904 237)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (42 13)  (916 237)  (916 237)  LC_6 Logic Functioning bit
 (14 14)  (888 238)  (888 238)  routing T_17_14.wire_logic_cluster/lc_4/out <X> T_17_14.lc_trk_g3_4
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (899 238)  (899 238)  routing T_17_14.sp12_v_b_6 <X> T_17_14.lc_trk_g3_6
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 238)  (914 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (42 14)  (916 238)  (916 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (50 14)  (924 238)  (924 238)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (898 239)  (898 239)  routing T_17_14.sp12_v_b_6 <X> T_17_14.lc_trk_g3_6
 (25 15)  (899 239)  (899 239)  routing T_17_14.sp12_v_b_6 <X> T_17_14.lc_trk_g3_6
 (27 15)  (901 239)  (901 239)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (41 15)  (915 239)  (915 239)  LC_7 Logic Functioning bit
 (42 15)  (916 239)  (916 239)  LC_7 Logic Functioning bit
 (43 15)  (917 239)  (917 239)  LC_7 Logic Functioning bit
 (48 15)  (922 239)  (922 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_14

 (14 0)  (942 224)  (942 224)  routing T_18_14.lft_op_0 <X> T_18_14.lc_trk_g0_0
 (16 0)  (944 224)  (944 224)  routing T_18_14.sp4_v_b_1 <X> T_18_14.lc_trk_g0_1
 (17 0)  (945 224)  (945 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (946 224)  (946 224)  routing T_18_14.sp4_v_b_1 <X> T_18_14.lc_trk_g0_1
 (25 0)  (953 224)  (953 224)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g0_2
 (15 1)  (943 225)  (943 225)  routing T_18_14.lft_op_0 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 226)  (942 226)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g0_4
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (963 226)  (963 226)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.input_2_1
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (15 3)  (943 227)  (943 227)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g0_4
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (950 227)  (950 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (952 227)  (952 227)  routing T_18_14.bot_op_6 <X> T_18_14.lc_trk_g0_6
 (26 3)  (954 227)  (954 227)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 227)  (955 227)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 227)  (956 227)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 227)  (959 227)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 227)  (960 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (961 227)  (961 227)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.input_2_1
 (34 3)  (962 227)  (962 227)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.input_2_1
 (35 3)  (963 227)  (963 227)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.input_2_1
 (47 3)  (975 227)  (975 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (942 228)  (942 228)  routing T_18_14.sp4_v_b_8 <X> T_18_14.lc_trk_g1_0
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (954 228)  (954 228)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 228)  (955 228)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 228)  (965 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (50 4)  (978 228)  (978 228)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (942 229)  (942 229)  routing T_18_14.sp4_v_b_8 <X> T_18_14.lc_trk_g1_0
 (16 5)  (944 229)  (944 229)  routing T_18_14.sp4_v_b_8 <X> T_18_14.lc_trk_g1_0
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 229)  (951 229)  routing T_18_14.sp4_v_b_18 <X> T_18_14.lc_trk_g1_2
 (24 5)  (952 229)  (952 229)  routing T_18_14.sp4_v_b_18 <X> T_18_14.lc_trk_g1_2
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 229)  (958 229)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (38 5)  (966 229)  (966 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (15 6)  (943 230)  (943 230)  routing T_18_14.sp4_h_r_13 <X> T_18_14.lc_trk_g1_5
 (16 6)  (944 230)  (944 230)  routing T_18_14.sp4_h_r_13 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 230)  (946 230)  routing T_18_14.sp4_h_r_13 <X> T_18_14.lc_trk_g1_5
 (21 6)  (949 230)  (949 230)  routing T_18_14.wire_logic_cluster/lc_7/out <X> T_18_14.lc_trk_g1_7
 (22 6)  (950 230)  (950 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 230)  (953 230)  routing T_18_14.lft_op_6 <X> T_18_14.lc_trk_g1_6
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 230)  (958 230)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 230)  (965 230)  LC_3 Logic Functioning bit
 (42 6)  (970 230)  (970 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 231)  (952 231)  routing T_18_14.lft_op_6 <X> T_18_14.lc_trk_g1_6
 (26 7)  (954 231)  (954 231)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 231)  (955 231)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 231)  (958 231)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 231)  (960 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (962 231)  (962 231)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.input_2_3
 (36 7)  (964 231)  (964 231)  LC_3 Logic Functioning bit
 (37 7)  (965 231)  (965 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (48 7)  (976 231)  (976 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (980 231)  (980 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 8)  (945 232)  (945 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 232)  (946 232)  routing T_18_14.wire_logic_cluster/lc_1/out <X> T_18_14.lc_trk_g2_1
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (946 234)  (946 234)  routing T_18_14.bnl_op_5 <X> T_18_14.lc_trk_g2_5
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 234)  (962 234)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (52 10)  (980 234)  (980 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (946 235)  (946 235)  routing T_18_14.bnl_op_5 <X> T_18_14.lc_trk_g2_5
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 235)  (955 235)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 235)  (960 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (38 11)  (966 235)  (966 235)  LC_5 Logic Functioning bit
 (41 11)  (969 235)  (969 235)  LC_5 Logic Functioning bit
 (43 11)  (971 235)  (971 235)  LC_5 Logic Functioning bit
 (25 12)  (953 236)  (953 236)  routing T_18_14.sp4_h_r_42 <X> T_18_14.lc_trk_g3_2
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 236)  (961 236)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 236)  (963 236)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.input_2_6
 (37 12)  (965 236)  (965 236)  LC_6 Logic Functioning bit
 (42 12)  (970 236)  (970 236)  LC_6 Logic Functioning bit
 (43 12)  (971 236)  (971 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 237)  (951 237)  routing T_18_14.sp4_h_r_42 <X> T_18_14.lc_trk_g3_2
 (24 13)  (952 237)  (952 237)  routing T_18_14.sp4_h_r_42 <X> T_18_14.lc_trk_g3_2
 (25 13)  (953 237)  (953 237)  routing T_18_14.sp4_h_r_42 <X> T_18_14.lc_trk_g3_2
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 237)  (960 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 237)  (962 237)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.input_2_6
 (36 13)  (964 237)  (964 237)  LC_6 Logic Functioning bit
 (37 13)  (965 237)  (965 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (43 13)  (971 237)  (971 237)  LC_6 Logic Functioning bit
 (48 13)  (976 237)  (976 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 238)  (946 238)  routing T_18_14.wire_logic_cluster/lc_5/out <X> T_18_14.lc_trk_g3_5
 (25 14)  (953 238)  (953 238)  routing T_18_14.wire_logic_cluster/lc_6/out <X> T_18_14.lc_trk_g3_6
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 238)  (958 238)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 238)  (962 238)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (22 15)  (950 239)  (950 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (954 239)  (954 239)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 239)  (955 239)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 239)  (960 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (961 239)  (961 239)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.input_2_7
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (51 15)  (979 239)  (979 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_32_14

 (19 2)  (1691 226)  (1691 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 228)  (1731 228)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g0_5
 (7 4)  (1733 228)  (1733 228)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (1734 229)  (1734 229)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g0_5
 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g0_5 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (3 4)  (183 212)  (183 212)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0
 (3 5)  (183 213)  (183 213)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0


LogicTile_6_13

 (19 15)  (307 223)  (307 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_13

 (2 0)  (398 208)  (398 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_13

 (4 2)  (442 210)  (442 210)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_v_t_37
 (6 2)  (444 210)  (444 210)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_v_t_37
 (4 10)  (442 218)  (442 218)  routing T_9_13.sp4_h_r_6 <X> T_9_13.sp4_v_t_43
 (11 10)  (449 218)  (449 218)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_v_t_45
 (5 11)  (443 219)  (443 219)  routing T_9_13.sp4_h_r_6 <X> T_9_13.sp4_v_t_43


LogicTile_11_13

 (12 7)  (558 215)  (558 215)  routing T_11_13.sp4_h_l_40 <X> T_11_13.sp4_v_t_40
 (12 8)  (558 216)  (558 216)  routing T_11_13.sp4_v_b_2 <X> T_11_13.sp4_h_r_8
 (11 9)  (557 217)  (557 217)  routing T_11_13.sp4_v_b_2 <X> T_11_13.sp4_h_r_8
 (13 9)  (559 217)  (559 217)  routing T_11_13.sp4_v_b_2 <X> T_11_13.sp4_h_r_8


LogicTile_13_13

 (5 10)  (659 218)  (659 218)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_h_l_43
 (4 11)  (658 219)  (658 219)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_h_l_43


LogicTile_15_13

 (4 10)  (766 218)  (766 218)  routing T_15_13.sp4_v_b_6 <X> T_15_13.sp4_v_t_43
 (12 11)  (774 219)  (774 219)  routing T_15_13.sp4_h_l_45 <X> T_15_13.sp4_v_t_45


LogicTile_16_13

 (28 0)  (844 208)  (844 208)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (42 0)  (858 208)  (858 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (30 1)  (846 209)  (846 209)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 211)  (816 211)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (14 4)  (830 212)  (830 212)  routing T_16_13.wire_logic_cluster/lc_0/out <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (840 218)  (840 218)  routing T_16_13.tnr_op_7 <X> T_16_13.lc_trk_g2_7
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (40 10)  (856 218)  (856 218)  LC_5 Logic Functioning bit
 (41 10)  (857 218)  (857 218)  LC_5 Logic Functioning bit
 (42 10)  (858 218)  (858 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (47 10)  (863 218)  (863 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (38 11)  (854 219)  (854 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (40 11)  (856 219)  (856 219)  LC_5 Logic Functioning bit
 (41 11)  (857 219)  (857 219)  LC_5 Logic Functioning bit
 (42 11)  (858 219)  (858 219)  LC_5 Logic Functioning bit
 (43 11)  (859 219)  (859 219)  LC_5 Logic Functioning bit
 (46 11)  (862 219)  (862 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_17_13

 (5 0)  (879 208)  (879 208)  routing T_17_13.sp4_v_b_0 <X> T_17_13.sp4_h_r_0
 (12 0)  (886 208)  (886 208)  routing T_17_13.sp4_v_b_8 <X> T_17_13.sp4_h_r_2
 (15 0)  (889 208)  (889 208)  routing T_17_13.top_op_1 <X> T_17_13.lc_trk_g0_1
 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (39 0)  (913 208)  (913 208)  LC_0 Logic Functioning bit
 (44 0)  (918 208)  (918 208)  LC_0 Logic Functioning bit
 (6 1)  (880 209)  (880 209)  routing T_17_13.sp4_v_b_0 <X> T_17_13.sp4_h_r_0
 (11 1)  (885 209)  (885 209)  routing T_17_13.sp4_v_b_8 <X> T_17_13.sp4_h_r_2
 (13 1)  (887 209)  (887 209)  routing T_17_13.sp4_v_b_8 <X> T_17_13.sp4_h_r_2
 (18 1)  (892 209)  (892 209)  routing T_17_13.top_op_1 <X> T_17_13.lc_trk_g0_1
 (40 1)  (914 209)  (914 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (42 1)  (916 209)  (916 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (49 1)  (923 209)  (923 209)  Carry_In_Mux bit 

 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (44 2)  (918 210)  (918 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (40 3)  (914 211)  (914 211)  LC_1 Logic Functioning bit
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (42 3)  (916 211)  (916 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (21 4)  (895 212)  (895 212)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 212)  (899 212)  routing T_17_13.wire_logic_cluster/lc_2/out <X> T_17_13.lc_trk_g1_2
 (27 4)  (901 212)  (901 212)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (44 4)  (918 212)  (918 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 213)  (904 213)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 213)  (914 213)  LC_2 Logic Functioning bit
 (41 5)  (915 213)  (915 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (43 5)  (917 213)  (917 213)  LC_2 Logic Functioning bit
 (4 6)  (878 214)  (878 214)  routing T_17_13.sp4_v_b_3 <X> T_17_13.sp4_v_t_38
 (5 6)  (879 214)  (879 214)  routing T_17_13.sp4_v_b_3 <X> T_17_13.sp4_h_l_38
 (21 6)  (895 214)  (895 214)  routing T_17_13.wire_logic_cluster/lc_7/out <X> T_17_13.lc_trk_g1_7
 (22 6)  (896 214)  (896 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (901 214)  (901 214)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (44 6)  (918 214)  (918 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 215)  (914 215)  LC_3 Logic Functioning bit
 (41 7)  (915 215)  (915 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (15 8)  (889 216)  (889 216)  routing T_17_13.tnl_op_1 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (901 216)  (901 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (44 8)  (918 216)  (918 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (18 9)  (892 217)  (892 217)  routing T_17_13.tnl_op_1 <X> T_17_13.lc_trk_g2_1
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 217)  (898 217)  routing T_17_13.tnr_op_2 <X> T_17_13.lc_trk_g2_2
 (40 9)  (914 217)  (914 217)  LC_4 Logic Functioning bit
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (42 9)  (916 217)  (916 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (44 10)  (918 218)  (918 218)  LC_5 Logic Functioning bit
 (30 11)  (904 219)  (904 219)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (914 219)  (914 219)  LC_5 Logic Functioning bit
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (42 11)  (916 219)  (916 219)  LC_5 Logic Functioning bit
 (43 11)  (917 219)  (917 219)  LC_5 Logic Functioning bit
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.wire_logic_cluster/lc_1/out <X> T_17_13.lc_trk_g3_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (37 12)  (911 220)  (911 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (44 12)  (918 220)  (918 220)  LC_6 Logic Functioning bit
 (40 13)  (914 221)  (914 221)  LC_6 Logic Functioning bit
 (41 13)  (915 221)  (915 221)  LC_6 Logic Functioning bit
 (42 13)  (916 221)  (916 221)  LC_6 Logic Functioning bit
 (43 13)  (917 221)  (917 221)  LC_6 Logic Functioning bit
 (14 14)  (888 222)  (888 222)  routing T_17_13.wire_logic_cluster/lc_4/out <X> T_17_13.lc_trk_g3_4
 (27 14)  (901 222)  (901 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 222)  (904 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (911 222)  (911 222)  LC_7 Logic Functioning bit
 (39 14)  (913 222)  (913 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 223)  (904 223)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (17 0)  (945 208)  (945 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 208)  (946 208)  routing T_18_13.wire_logic_cluster/lc_1/out <X> T_18_13.lc_trk_g0_1
 (22 0)  (950 208)  (950 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 208)  (952 208)  routing T_18_13.bot_op_3 <X> T_18_13.lc_trk_g0_3
 (26 0)  (954 208)  (954 208)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (969 208)  (969 208)  LC_0 Logic Functioning bit
 (42 0)  (970 208)  (970 208)  LC_0 Logic Functioning bit
 (26 1)  (954 209)  (954 209)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 209)  (958 209)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 209)  (959 209)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 209)  (960 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 209)  (961 209)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.input_2_0
 (34 1)  (962 209)  (962 209)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.input_2_0
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_5 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (943 210)  (943 210)  routing T_18_13.sp4_h_r_5 <X> T_18_13.lc_trk_g0_5
 (16 2)  (944 210)  (944 210)  routing T_18_13.sp4_h_r_5 <X> T_18_13.lc_trk_g0_5
 (17 2)  (945 210)  (945 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (949 210)  (949 210)  routing T_18_13.sp4_h_l_2 <X> T_18_13.lc_trk_g0_7
 (22 2)  (950 210)  (950 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (951 210)  (951 210)  routing T_18_13.sp4_h_l_2 <X> T_18_13.lc_trk_g0_7
 (24 2)  (952 210)  (952 210)  routing T_18_13.sp4_h_l_2 <X> T_18_13.lc_trk_g0_7
 (25 2)  (953 210)  (953 210)  routing T_18_13.sp4_h_r_14 <X> T_18_13.lc_trk_g0_6
 (28 2)  (956 210)  (956 210)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 210)  (959 210)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 210)  (961 210)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 210)  (964 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (41 2)  (969 210)  (969 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (50 2)  (978 210)  (978 210)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 210)  (980 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_5 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (18 3)  (946 211)  (946 211)  routing T_18_13.sp4_h_r_5 <X> T_18_13.lc_trk_g0_5
 (22 3)  (950 211)  (950 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 211)  (951 211)  routing T_18_13.sp4_h_r_14 <X> T_18_13.lc_trk_g0_6
 (24 3)  (952 211)  (952 211)  routing T_18_13.sp4_h_r_14 <X> T_18_13.lc_trk_g0_6
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 211)  (959 211)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (40 3)  (968 211)  (968 211)  LC_1 Logic Functioning bit
 (42 3)  (970 211)  (970 211)  LC_1 Logic Functioning bit
 (43 3)  (971 211)  (971 211)  LC_1 Logic Functioning bit
 (51 3)  (979 211)  (979 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (940 212)  (940 212)  routing T_18_13.sp4_v_b_11 <X> T_18_13.sp4_h_r_5
 (15 4)  (943 212)  (943 212)  routing T_18_13.bot_op_1 <X> T_18_13.lc_trk_g1_1
 (17 4)  (945 212)  (945 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (953 212)  (953 212)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g1_2
 (11 5)  (939 213)  (939 213)  routing T_18_13.sp4_v_b_11 <X> T_18_13.sp4_h_r_5
 (13 5)  (941 213)  (941 213)  routing T_18_13.sp4_v_b_11 <X> T_18_13.sp4_h_r_5
 (22 5)  (950 213)  (950 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 213)  (951 213)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g1_2
 (24 5)  (952 213)  (952 213)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g1_2
 (15 6)  (943 214)  (943 214)  routing T_18_13.sp4_h_r_13 <X> T_18_13.lc_trk_g1_5
 (16 6)  (944 214)  (944 214)  routing T_18_13.sp4_h_r_13 <X> T_18_13.lc_trk_g1_5
 (17 6)  (945 214)  (945 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 214)  (946 214)  routing T_18_13.sp4_h_r_13 <X> T_18_13.lc_trk_g1_5
 (14 8)  (942 216)  (942 216)  routing T_18_13.rgt_op_0 <X> T_18_13.lc_trk_g2_0
 (21 8)  (949 216)  (949 216)  routing T_18_13.rgt_op_3 <X> T_18_13.lc_trk_g2_3
 (22 8)  (950 216)  (950 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 216)  (952 216)  routing T_18_13.rgt_op_3 <X> T_18_13.lc_trk_g2_3
 (15 9)  (943 217)  (943 217)  routing T_18_13.rgt_op_0 <X> T_18_13.lc_trk_g2_0
 (17 9)  (945 217)  (945 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (25 10)  (953 218)  (953 218)  routing T_18_13.rgt_op_6 <X> T_18_13.lc_trk_g2_6
 (26 10)  (954 218)  (954 218)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 218)  (962 218)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (41 10)  (969 218)  (969 218)  LC_5 Logic Functioning bit
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 219)  (952 219)  routing T_18_13.rgt_op_6 <X> T_18_13.lc_trk_g2_6
 (26 11)  (954 219)  (954 219)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 219)  (960 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (961 219)  (961 219)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.input_2_5
 (34 11)  (962 219)  (962 219)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.input_2_5
 (40 11)  (968 219)  (968 219)  LC_5 Logic Functioning bit
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 220)  (946 220)  routing T_18_13.wire_logic_cluster/lc_1/out <X> T_18_13.lc_trk_g3_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 220)  (958 220)  routing T_18_13.lc_trk_g0_5 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (50 12)  (978 220)  (978 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (942 221)  (942 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (16 13)  (944 221)  (944 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (27 13)  (955 221)  (955 221)  routing T_18_13.lc_trk_g1_1 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 221)  (959 221)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (43 13)  (971 221)  (971 221)  LC_6 Logic Functioning bit
 (48 13)  (976 221)  (976 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (980 221)  (980 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_19_13

 (21 0)  (1003 208)  (1003 208)  routing T_19_13.wire_logic_cluster/lc_3/out <X> T_19_13.lc_trk_g0_3
 (22 0)  (1004 208)  (1004 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1007 208)  (1007 208)  routing T_19_13.wire_logic_cluster/lc_2/out <X> T_19_13.lc_trk_g0_2
 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 208)  (1010 208)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 208)  (1012 208)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g2_1 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 208)  (1017 208)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_0
 (40 0)  (1022 208)  (1022 208)  LC_0 Logic Functioning bit
 (22 1)  (1004 209)  (1004 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 209)  (1014 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1015 209)  (1015 209)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_0
 (35 1)  (1017 209)  (1017 209)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_0
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_5 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (996 210)  (996 210)  routing T_19_13.bnr_op_4 <X> T_19_13.lc_trk_g0_4
 (31 2)  (1013 210)  (1013 210)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 210)  (1018 210)  LC_1 Logic Functioning bit
 (39 2)  (1021 210)  (1021 210)  LC_1 Logic Functioning bit
 (41 2)  (1023 210)  (1023 210)  LC_1 Logic Functioning bit
 (42 2)  (1024 210)  (1024 210)  LC_1 Logic Functioning bit
 (45 2)  (1027 210)  (1027 210)  LC_1 Logic Functioning bit
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_5 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (14 3)  (996 211)  (996 211)  routing T_19_13.bnr_op_4 <X> T_19_13.lc_trk_g0_4
 (17 3)  (999 211)  (999 211)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (28 3)  (1010 211)  (1010 211)  routing T_19_13.lc_trk_g2_1 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 211)  (1011 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 211)  (1019 211)  LC_1 Logic Functioning bit
 (38 3)  (1020 211)  (1020 211)  LC_1 Logic Functioning bit
 (40 3)  (1022 211)  (1022 211)  LC_1 Logic Functioning bit
 (43 3)  (1025 211)  (1025 211)  LC_1 Logic Functioning bit
 (26 4)  (1008 212)  (1008 212)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 212)  (1010 212)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 212)  (1015 212)  routing T_19_13.lc_trk_g2_1 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 212)  (1017 212)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_2
 (39 4)  (1021 212)  (1021 212)  LC_2 Logic Functioning bit
 (27 5)  (1009 213)  (1009 213)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 213)  (1010 213)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 213)  (1011 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 213)  (1012 213)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 213)  (1014 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1015 213)  (1015 213)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_2
 (35 5)  (1017 213)  (1017 213)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_2
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 214)  (1000 214)  routing T_19_13.wire_logic_cluster/lc_5/out <X> T_19_13.lc_trk_g1_5
 (25 6)  (1007 214)  (1007 214)  routing T_19_13.wire_logic_cluster/lc_6/out <X> T_19_13.lc_trk_g1_6
 (27 6)  (1009 214)  (1009 214)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 214)  (1012 214)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 214)  (1015 214)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (39 6)  (1021 214)  (1021 214)  LC_3 Logic Functioning bit
 (41 6)  (1023 214)  (1023 214)  LC_3 Logic Functioning bit
 (45 6)  (1027 214)  (1027 214)  LC_3 Logic Functioning bit
 (50 6)  (1032 214)  (1032 214)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1004 215)  (1004 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1008 215)  (1008 215)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 215)  (1013 215)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (38 7)  (1020 215)  (1020 215)  LC_3 Logic Functioning bit
 (40 7)  (1022 215)  (1022 215)  LC_3 Logic Functioning bit
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (17 8)  (999 216)  (999 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 216)  (1000 216)  routing T_19_13.wire_logic_cluster/lc_1/out <X> T_19_13.lc_trk_g2_1
 (21 8)  (1003 216)  (1003 216)  routing T_19_13.rgt_op_3 <X> T_19_13.lc_trk_g2_3
 (22 8)  (1004 216)  (1004 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1006 216)  (1006 216)  routing T_19_13.rgt_op_3 <X> T_19_13.lc_trk_g2_3
 (25 8)  (1007 216)  (1007 216)  routing T_19_13.rgt_op_2 <X> T_19_13.lc_trk_g2_2
 (22 9)  (1004 217)  (1004 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 217)  (1006 217)  routing T_19_13.rgt_op_2 <X> T_19_13.lc_trk_g2_2
 (15 10)  (997 218)  (997 218)  routing T_19_13.rgt_op_5 <X> T_19_13.lc_trk_g2_5
 (17 10)  (999 218)  (999 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1000 218)  (1000 218)  routing T_19_13.rgt_op_5 <X> T_19_13.lc_trk_g2_5
 (25 10)  (1007 218)  (1007 218)  routing T_19_13.rgt_op_6 <X> T_19_13.lc_trk_g2_6
 (27 10)  (1009 218)  (1009 218)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 218)  (1010 218)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 218)  (1013 218)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 218)  (1017 218)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.input_2_5
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 219)  (1006 219)  routing T_19_13.rgt_op_6 <X> T_19_13.lc_trk_g2_6
 (26 11)  (1008 219)  (1008 219)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 219)  (1011 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 219)  (1014 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1016 219)  (1016 219)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.input_2_5
 (35 11)  (1017 219)  (1017 219)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.input_2_5
 (36 11)  (1018 219)  (1018 219)  LC_5 Logic Functioning bit
 (15 12)  (997 220)  (997 220)  routing T_19_13.rgt_op_1 <X> T_19_13.lc_trk_g3_1
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.rgt_op_1 <X> T_19_13.lc_trk_g3_1
 (27 12)  (1009 220)  (1009 220)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 220)  (1012 220)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 220)  (1013 220)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 220)  (1015 220)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 220)  (1016 220)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 220)  (1019 220)  LC_6 Logic Functioning bit
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (41 12)  (1023 220)  (1023 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (50 12)  (1032 220)  (1032 220)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (1008 221)  (1008 221)  routing T_19_13.lc_trk_g0_2 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 221)  (1012 221)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (39 13)  (1021 221)  (1021 221)  LC_6 Logic Functioning bit
 (41 13)  (1023 221)  (1023 221)  LC_6 Logic Functioning bit
 (43 13)  (1025 221)  (1025 221)  LC_6 Logic Functioning bit
 (14 14)  (996 222)  (996 222)  routing T_19_13.rgt_op_4 <X> T_19_13.lc_trk_g3_4
 (15 14)  (997 222)  (997 222)  routing T_19_13.rgt_op_5 <X> T_19_13.lc_trk_g3_5
 (17 14)  (999 222)  (999 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 222)  (1000 222)  routing T_19_13.rgt_op_5 <X> T_19_13.lc_trk_g3_5
 (15 15)  (997 223)  (997 223)  routing T_19_13.rgt_op_4 <X> T_19_13.lc_trk_g3_4
 (17 15)  (999 223)  (999 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_20_13

 (15 0)  (1051 208)  (1051 208)  routing T_20_13.lft_op_1 <X> T_20_13.lc_trk_g0_1
 (17 0)  (1053 208)  (1053 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 208)  (1054 208)  routing T_20_13.lft_op_1 <X> T_20_13.lc_trk_g0_1
 (21 0)  (1057 208)  (1057 208)  routing T_20_13.lft_op_3 <X> T_20_13.lc_trk_g0_3
 (22 0)  (1058 208)  (1058 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1060 208)  (1060 208)  routing T_20_13.lft_op_3 <X> T_20_13.lc_trk_g0_3
 (29 0)  (1065 208)  (1065 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (1071 208)  (1071 208)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.input_2_0
 (44 0)  (1080 208)  (1080 208)  LC_0 Logic Functioning bit
 (32 1)  (1068 209)  (1068 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_5 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (1063 210)  (1063 210)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 210)  (1064 210)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 210)  (1072 210)  LC_1 Logic Functioning bit
 (37 2)  (1073 210)  (1073 210)  LC_1 Logic Functioning bit
 (38 2)  (1074 210)  (1074 210)  LC_1 Logic Functioning bit
 (39 2)  (1075 210)  (1075 210)  LC_1 Logic Functioning bit
 (44 2)  (1080 210)  (1080 210)  LC_1 Logic Functioning bit
 (45 2)  (1081 210)  (1081 210)  LC_1 Logic Functioning bit
 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_5 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (15 3)  (1051 211)  (1051 211)  routing T_20_13.bot_op_4 <X> T_20_13.lc_trk_g0_4
 (17 3)  (1053 211)  (1053 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (40 3)  (1076 211)  (1076 211)  LC_1 Logic Functioning bit
 (41 3)  (1077 211)  (1077 211)  LC_1 Logic Functioning bit
 (42 3)  (1078 211)  (1078 211)  LC_1 Logic Functioning bit
 (43 3)  (1079 211)  (1079 211)  LC_1 Logic Functioning bit
 (47 3)  (1083 211)  (1083 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (1057 212)  (1057 212)  routing T_20_13.wire_logic_cluster/lc_3/out <X> T_20_13.lc_trk_g1_3
 (22 4)  (1058 212)  (1058 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 212)  (1072 212)  LC_2 Logic Functioning bit
 (37 4)  (1073 212)  (1073 212)  LC_2 Logic Functioning bit
 (38 4)  (1074 212)  (1074 212)  LC_2 Logic Functioning bit
 (39 4)  (1075 212)  (1075 212)  LC_2 Logic Functioning bit
 (44 4)  (1080 212)  (1080 212)  LC_2 Logic Functioning bit
 (8 5)  (1044 213)  (1044 213)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_v_b_4
 (9 5)  (1045 213)  (1045 213)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_v_b_4
 (10 5)  (1046 213)  (1046 213)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_v_b_4
 (30 5)  (1066 213)  (1066 213)  routing T_20_13.lc_trk_g0_3 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 213)  (1072 213)  LC_2 Logic Functioning bit
 (37 5)  (1073 213)  (1073 213)  LC_2 Logic Functioning bit
 (38 5)  (1074 213)  (1074 213)  LC_2 Logic Functioning bit
 (39 5)  (1075 213)  (1075 213)  LC_2 Logic Functioning bit
 (17 6)  (1053 214)  (1053 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 214)  (1054 214)  routing T_20_13.wire_logic_cluster/lc_5/out <X> T_20_13.lc_trk_g1_5
 (25 6)  (1061 214)  (1061 214)  routing T_20_13.lft_op_6 <X> T_20_13.lc_trk_g1_6
 (27 6)  (1063 214)  (1063 214)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 214)  (1065 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 214)  (1068 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 214)  (1072 214)  LC_3 Logic Functioning bit
 (37 6)  (1073 214)  (1073 214)  LC_3 Logic Functioning bit
 (38 6)  (1074 214)  (1074 214)  LC_3 Logic Functioning bit
 (39 6)  (1075 214)  (1075 214)  LC_3 Logic Functioning bit
 (44 6)  (1080 214)  (1080 214)  LC_3 Logic Functioning bit
 (45 6)  (1081 214)  (1081 214)  LC_3 Logic Functioning bit
 (22 7)  (1058 215)  (1058 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1060 215)  (1060 215)  routing T_20_13.lft_op_6 <X> T_20_13.lc_trk_g1_6
 (30 7)  (1066 215)  (1066 215)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (1076 215)  (1076 215)  LC_3 Logic Functioning bit
 (41 7)  (1077 215)  (1077 215)  LC_3 Logic Functioning bit
 (42 7)  (1078 215)  (1078 215)  LC_3 Logic Functioning bit
 (43 7)  (1079 215)  (1079 215)  LC_3 Logic Functioning bit
 (47 7)  (1083 215)  (1083 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (1063 216)  (1063 216)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 216)  (1065 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 216)  (1066 216)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 216)  (1072 216)  LC_4 Logic Functioning bit
 (37 8)  (1073 216)  (1073 216)  LC_4 Logic Functioning bit
 (38 8)  (1074 216)  (1074 216)  LC_4 Logic Functioning bit
 (39 8)  (1075 216)  (1075 216)  LC_4 Logic Functioning bit
 (44 8)  (1080 216)  (1080 216)  LC_4 Logic Functioning bit
 (30 9)  (1066 217)  (1066 217)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 217)  (1072 217)  LC_4 Logic Functioning bit
 (37 9)  (1073 217)  (1073 217)  LC_4 Logic Functioning bit
 (38 9)  (1074 217)  (1074 217)  LC_4 Logic Functioning bit
 (39 9)  (1075 217)  (1075 217)  LC_4 Logic Functioning bit
 (27 10)  (1063 218)  (1063 218)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 218)  (1065 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 218)  (1066 218)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 218)  (1068 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 218)  (1072 218)  LC_5 Logic Functioning bit
 (37 10)  (1073 218)  (1073 218)  LC_5 Logic Functioning bit
 (38 10)  (1074 218)  (1074 218)  LC_5 Logic Functioning bit
 (39 10)  (1075 218)  (1075 218)  LC_5 Logic Functioning bit
 (44 10)  (1080 218)  (1080 218)  LC_5 Logic Functioning bit
 (45 10)  (1081 218)  (1081 218)  LC_5 Logic Functioning bit
 (40 11)  (1076 219)  (1076 219)  LC_5 Logic Functioning bit
 (41 11)  (1077 219)  (1077 219)  LC_5 Logic Functioning bit
 (42 11)  (1078 219)  (1078 219)  LC_5 Logic Functioning bit
 (43 11)  (1079 219)  (1079 219)  LC_5 Logic Functioning bit
 (17 12)  (1053 220)  (1053 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 220)  (1054 220)  routing T_20_13.wire_logic_cluster/lc_1/out <X> T_20_13.lc_trk_g3_1
 (27 12)  (1063 220)  (1063 220)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 220)  (1064 220)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 220)  (1065 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 220)  (1066 220)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 220)  (1073 220)  LC_6 Logic Functioning bit
 (39 12)  (1075 220)  (1075 220)  LC_6 Logic Functioning bit
 (41 12)  (1077 220)  (1077 220)  LC_6 Logic Functioning bit
 (43 12)  (1079 220)  (1079 220)  LC_6 Logic Functioning bit
 (45 12)  (1081 220)  (1081 220)  LC_6 Logic Functioning bit
 (30 13)  (1066 221)  (1066 221)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (37 13)  (1073 221)  (1073 221)  LC_6 Logic Functioning bit
 (39 13)  (1075 221)  (1075 221)  LC_6 Logic Functioning bit
 (41 13)  (1077 221)  (1077 221)  LC_6 Logic Functioning bit
 (43 13)  (1079 221)  (1079 221)  LC_6 Logic Functioning bit
 (25 14)  (1061 222)  (1061 222)  routing T_20_13.wire_logic_cluster/lc_6/out <X> T_20_13.lc_trk_g3_6
 (27 14)  (1063 222)  (1063 222)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 222)  (1064 222)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 222)  (1065 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 222)  (1067 222)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 222)  (1071 222)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.input_2_7
 (39 14)  (1075 222)  (1075 222)  LC_7 Logic Functioning bit
 (22 15)  (1058 223)  (1058 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1062 223)  (1062 223)  routing T_20_13.lc_trk_g0_3 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 223)  (1068 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1070 223)  (1070 223)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.input_2_7
 (35 15)  (1071 223)  (1071 223)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.input_2_7


LogicTile_26_13

 (2 14)  (1350 222)  (1350 222)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_13

 (4 9)  (1514 217)  (1514 217)  routing T_29_13.sp4_h_l_47 <X> T_29_13.sp4_h_r_6
 (6 9)  (1516 217)  (1516 217)  routing T_29_13.sp4_h_l_47 <X> T_29_13.sp4_h_r_6


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0

 (12 12)  (1738 220)  (1738 220)  routing T_33_13.span4_horz_43 <X> T_33_13.span4_vert_t_15


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_11_12

 (19 2)  (565 194)  (565 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_13_12

 (3 12)  (657 204)  (657 204)  routing T_13_12.sp12_v_t_22 <X> T_13_12.sp12_h_r_1


LogicTile_17_12

 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 192)  (902 192)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (909 192)  (909 192)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_0
 (44 0)  (918 192)  (918 192)  LC_0 Logic Functioning bit
 (32 1)  (906 193)  (906 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 193)  (907 193)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_0
 (35 1)  (909 193)  (909 193)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_0
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 194)  (901 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 194)  (902 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (37 2)  (911 194)  (911 194)  LC_1 Logic Functioning bit
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (44 2)  (918 194)  (918 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (0 3)  (874 195)  (874 195)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (40 3)  (914 195)  (914 195)  LC_1 Logic Functioning bit
 (41 3)  (915 195)  (915 195)  LC_1 Logic Functioning bit
 (42 3)  (916 195)  (916 195)  LC_1 Logic Functioning bit
 (43 3)  (917 195)  (917 195)  LC_1 Logic Functioning bit
 (51 3)  (925 195)  (925 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (899 196)  (899 196)  routing T_17_12.wire_logic_cluster/lc_2/out <X> T_17_12.lc_trk_g1_2
 (27 4)  (901 196)  (901 196)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (37 4)  (911 196)  (911 196)  LC_2 Logic Functioning bit
 (38 4)  (912 196)  (912 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (44 4)  (918 196)  (918 196)  LC_2 Logic Functioning bit
 (45 4)  (919 196)  (919 196)  LC_2 Logic Functioning bit
 (22 5)  (896 197)  (896 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 197)  (904 197)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 197)  (914 197)  LC_2 Logic Functioning bit
 (41 5)  (915 197)  (915 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (43 5)  (917 197)  (917 197)  LC_2 Logic Functioning bit
 (53 5)  (927 197)  (927 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (891 198)  (891 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (899 198)  (899 198)  routing T_17_12.wire_logic_cluster/lc_6/out <X> T_17_12.lc_trk_g1_6
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 198)  (904 198)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 198)  (910 198)  LC_3 Logic Functioning bit
 (37 6)  (911 198)  (911 198)  LC_3 Logic Functioning bit
 (38 6)  (912 198)  (912 198)  LC_3 Logic Functioning bit
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (44 6)  (918 198)  (918 198)  LC_3 Logic Functioning bit
 (18 7)  (892 199)  (892 199)  routing T_17_12.sp4_r_v_b_29 <X> T_17_12.lc_trk_g1_5
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (914 199)  (914 199)  LC_3 Logic Functioning bit
 (41 7)  (915 199)  (915 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (43 7)  (917 199)  (917 199)  LC_3 Logic Functioning bit
 (53 7)  (927 199)  (927 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (888 200)  (888 200)  routing T_17_12.sp4_v_b_24 <X> T_17_12.lc_trk_g2_0
 (27 8)  (901 200)  (901 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 200)  (902 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 200)  (910 200)  LC_4 Logic Functioning bit
 (37 8)  (911 200)  (911 200)  LC_4 Logic Functioning bit
 (38 8)  (912 200)  (912 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (44 8)  (918 200)  (918 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (51 8)  (925 200)  (925 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (890 201)  (890 201)  routing T_17_12.sp4_v_b_24 <X> T_17_12.lc_trk_g2_0
 (17 9)  (891 201)  (891 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (40 9)  (914 201)  (914 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (42 9)  (916 201)  (916 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (25 10)  (899 202)  (899 202)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g2_6
 (28 10)  (902 202)  (902 202)  routing T_17_12.lc_trk_g2_0 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 202)  (910 202)  LC_5 Logic Functioning bit
 (37 10)  (911 202)  (911 202)  LC_5 Logic Functioning bit
 (38 10)  (912 202)  (912 202)  LC_5 Logic Functioning bit
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (44 10)  (918 202)  (918 202)  LC_5 Logic Functioning bit
 (52 10)  (926 202)  (926 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (888 203)  (888 203)  routing T_17_12.sp4_r_v_b_36 <X> T_17_12.lc_trk_g2_4
 (17 11)  (891 203)  (891 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (896 203)  (896 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 203)  (897 203)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g2_6
 (25 11)  (899 203)  (899 203)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g2_6
 (40 11)  (914 203)  (914 203)  LC_5 Logic Functioning bit
 (41 11)  (915 203)  (915 203)  LC_5 Logic Functioning bit
 (42 11)  (916 203)  (916 203)  LC_5 Logic Functioning bit
 (43 11)  (917 203)  (917 203)  LC_5 Logic Functioning bit
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 204)  (892 204)  routing T_17_12.wire_logic_cluster/lc_1/out <X> T_17_12.lc_trk_g3_1
 (27 12)  (901 204)  (901 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (37 12)  (911 204)  (911 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (44 12)  (918 204)  (918 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (14 13)  (888 205)  (888 205)  routing T_17_12.tnl_op_0 <X> T_17_12.lc_trk_g3_0
 (15 13)  (889 205)  (889 205)  routing T_17_12.tnl_op_0 <X> T_17_12.lc_trk_g3_0
 (17 13)  (891 205)  (891 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (914 205)  (914 205)  LC_6 Logic Functioning bit
 (41 13)  (915 205)  (915 205)  LC_6 Logic Functioning bit
 (42 13)  (916 205)  (916 205)  LC_6 Logic Functioning bit
 (43 13)  (917 205)  (917 205)  LC_6 Logic Functioning bit
 (53 13)  (927 205)  (927 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (888 206)  (888 206)  routing T_17_12.wire_logic_cluster/lc_4/out <X> T_17_12.lc_trk_g3_4
 (28 14)  (902 206)  (902 206)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 206)  (904 206)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (38 14)  (912 206)  (912 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (44 14)  (918 206)  (918 206)  LC_7 Logic Functioning bit
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (40 15)  (914 207)  (914 207)  LC_7 Logic Functioning bit
 (41 15)  (915 207)  (915 207)  LC_7 Logic Functioning bit
 (42 15)  (916 207)  (916 207)  LC_7 Logic Functioning bit
 (43 15)  (917 207)  (917 207)  LC_7 Logic Functioning bit
 (51 15)  (925 207)  (925 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_12

 (27 0)  (955 192)  (955 192)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 192)  (958 192)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (37 0)  (965 192)  (965 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (44 0)  (972 192)  (972 192)  LC_0 Logic Functioning bit
 (30 1)  (958 193)  (958 193)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (40 1)  (968 193)  (968 193)  LC_0 Logic Functioning bit
 (41 1)  (969 193)  (969 193)  LC_0 Logic Functioning bit
 (42 1)  (970 193)  (970 193)  LC_0 Logic Functioning bit
 (43 1)  (971 193)  (971 193)  LC_0 Logic Functioning bit
 (49 1)  (977 193)  (977 193)  Carry_In_Mux bit 

 (51 1)  (979 193)  (979 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 194)  (955 194)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (37 2)  (965 194)  (965 194)  LC_1 Logic Functioning bit
 (38 2)  (966 194)  (966 194)  LC_1 Logic Functioning bit
 (39 2)  (967 194)  (967 194)  LC_1 Logic Functioning bit
 (44 2)  (972 194)  (972 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (40 3)  (968 195)  (968 195)  LC_1 Logic Functioning bit
 (41 3)  (969 195)  (969 195)  LC_1 Logic Functioning bit
 (42 3)  (970 195)  (970 195)  LC_1 Logic Functioning bit
 (43 3)  (971 195)  (971 195)  LC_1 Logic Functioning bit
 (21 4)  (949 196)  (949 196)  routing T_18_12.wire_logic_cluster/lc_3/out <X> T_18_12.lc_trk_g1_3
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (956 196)  (956 196)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 196)  (958 196)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (37 4)  (965 196)  (965 196)  LC_2 Logic Functioning bit
 (38 4)  (966 196)  (966 196)  LC_2 Logic Functioning bit
 (39 4)  (967 196)  (967 196)  LC_2 Logic Functioning bit
 (44 4)  (972 196)  (972 196)  LC_2 Logic Functioning bit
 (30 5)  (958 197)  (958 197)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 197)  (968 197)  LC_2 Logic Functioning bit
 (41 5)  (969 197)  (969 197)  LC_2 Logic Functioning bit
 (42 5)  (970 197)  (970 197)  LC_2 Logic Functioning bit
 (43 5)  (971 197)  (971 197)  LC_2 Logic Functioning bit
 (21 6)  (949 198)  (949 198)  routing T_18_12.wire_logic_cluster/lc_7/out <X> T_18_12.lc_trk_g1_7
 (22 6)  (950 198)  (950 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (44 6)  (972 198)  (972 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (30 7)  (958 199)  (958 199)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 199)  (968 199)  LC_3 Logic Functioning bit
 (41 7)  (969 199)  (969 199)  LC_3 Logic Functioning bit
 (42 7)  (970 199)  (970 199)  LC_3 Logic Functioning bit
 (43 7)  (971 199)  (971 199)  LC_3 Logic Functioning bit
 (5 8)  (933 200)  (933 200)  routing T_18_12.sp4_v_t_43 <X> T_18_12.sp4_h_r_6
 (27 8)  (955 200)  (955 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 200)  (956 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 200)  (958 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 200)  (964 200)  LC_4 Logic Functioning bit
 (37 8)  (965 200)  (965 200)  LC_4 Logic Functioning bit
 (38 8)  (966 200)  (966 200)  LC_4 Logic Functioning bit
 (39 8)  (967 200)  (967 200)  LC_4 Logic Functioning bit
 (44 8)  (972 200)  (972 200)  LC_4 Logic Functioning bit
 (40 9)  (968 201)  (968 201)  LC_4 Logic Functioning bit
 (41 9)  (969 201)  (969 201)  LC_4 Logic Functioning bit
 (42 9)  (970 201)  (970 201)  LC_4 Logic Functioning bit
 (43 9)  (971 201)  (971 201)  LC_4 Logic Functioning bit
 (15 10)  (943 202)  (943 202)  routing T_18_12.rgt_op_5 <X> T_18_12.lc_trk_g2_5
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (946 202)  (946 202)  routing T_18_12.rgt_op_5 <X> T_18_12.lc_trk_g2_5
 (21 10)  (949 202)  (949 202)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g2_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 202)  (952 202)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g2_7
 (25 10)  (953 202)  (953 202)  routing T_18_12.rgt_op_6 <X> T_18_12.lc_trk_g2_6
 (28 10)  (956 202)  (956 202)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 202)  (958 202)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (37 10)  (965 202)  (965 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (39 10)  (967 202)  (967 202)  LC_5 Logic Functioning bit
 (44 10)  (972 202)  (972 202)  LC_5 Logic Functioning bit
 (22 11)  (950 203)  (950 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 203)  (952 203)  routing T_18_12.rgt_op_6 <X> T_18_12.lc_trk_g2_6
 (30 11)  (958 203)  (958 203)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (968 203)  (968 203)  LC_5 Logic Functioning bit
 (41 11)  (969 203)  (969 203)  LC_5 Logic Functioning bit
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (43 11)  (971 203)  (971 203)  LC_5 Logic Functioning bit
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 204)  (946 204)  routing T_18_12.wire_logic_cluster/lc_1/out <X> T_18_12.lc_trk_g3_1
 (28 12)  (956 204)  (956 204)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 204)  (958 204)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 204)  (964 204)  LC_6 Logic Functioning bit
 (37 12)  (965 204)  (965 204)  LC_6 Logic Functioning bit
 (38 12)  (966 204)  (966 204)  LC_6 Logic Functioning bit
 (39 12)  (967 204)  (967 204)  LC_6 Logic Functioning bit
 (44 12)  (972 204)  (972 204)  LC_6 Logic Functioning bit
 (40 13)  (968 205)  (968 205)  LC_6 Logic Functioning bit
 (41 13)  (969 205)  (969 205)  LC_6 Logic Functioning bit
 (42 13)  (970 205)  (970 205)  LC_6 Logic Functioning bit
 (43 13)  (971 205)  (971 205)  LC_6 Logic Functioning bit
 (14 14)  (942 206)  (942 206)  routing T_18_12.rgt_op_4 <X> T_18_12.lc_trk_g3_4
 (27 14)  (955 206)  (955 206)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 206)  (958 206)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 206)  (965 206)  LC_7 Logic Functioning bit
 (39 14)  (967 206)  (967 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (43 14)  (971 206)  (971 206)  LC_7 Logic Functioning bit
 (45 14)  (973 206)  (973 206)  LC_7 Logic Functioning bit
 (15 15)  (943 207)  (943 207)  routing T_18_12.rgt_op_4 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 207)  (951 207)  routing T_18_12.sp4_v_b_46 <X> T_18_12.lc_trk_g3_6
 (24 15)  (952 207)  (952 207)  routing T_18_12.sp4_v_b_46 <X> T_18_12.lc_trk_g3_6
 (30 15)  (958 207)  (958 207)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 207)  (965 207)  LC_7 Logic Functioning bit
 (39 15)  (967 207)  (967 207)  LC_7 Logic Functioning bit
 (41 15)  (969 207)  (969 207)  LC_7 Logic Functioning bit
 (43 15)  (971 207)  (971 207)  LC_7 Logic Functioning bit


LogicTile_19_12

 (15 0)  (997 192)  (997 192)  routing T_19_12.bot_op_1 <X> T_19_12.lc_trk_g0_1
 (17 0)  (999 192)  (999 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1004 192)  (1004 192)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1006 192)  (1006 192)  routing T_19_12.bot_op_3 <X> T_19_12.lc_trk_g0_3
 (25 0)  (1007 192)  (1007 192)  routing T_19_12.lft_op_2 <X> T_19_12.lc_trk_g0_2
 (22 1)  (1004 193)  (1004 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 193)  (1006 193)  routing T_19_12.lft_op_2 <X> T_19_12.lc_trk_g0_2
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (997 194)  (997 194)  routing T_19_12.lft_op_5 <X> T_19_12.lc_trk_g0_5
 (17 2)  (999 194)  (999 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 194)  (1000 194)  routing T_19_12.lft_op_5 <X> T_19_12.lc_trk_g0_5
 (25 2)  (1007 194)  (1007 194)  routing T_19_12.lft_op_6 <X> T_19_12.lc_trk_g0_6
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 195)  (1004 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 195)  (1006 195)  routing T_19_12.lft_op_6 <X> T_19_12.lc_trk_g0_6
 (15 4)  (997 196)  (997 196)  routing T_19_12.bot_op_1 <X> T_19_12.lc_trk_g1_1
 (17 4)  (999 196)  (999 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (14 6)  (996 198)  (996 198)  routing T_19_12.lft_op_4 <X> T_19_12.lc_trk_g1_4
 (15 7)  (997 199)  (997 199)  routing T_19_12.lft_op_4 <X> T_19_12.lc_trk_g1_4
 (17 7)  (999 199)  (999 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 200)  (1013 200)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 200)  (1016 200)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 200)  (1019 200)  LC_4 Logic Functioning bit
 (38 8)  (1020 200)  (1020 200)  LC_4 Logic Functioning bit
 (39 8)  (1021 200)  (1021 200)  LC_4 Logic Functioning bit
 (45 8)  (1027 200)  (1027 200)  LC_4 Logic Functioning bit
 (26 9)  (1008 201)  (1008 201)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 201)  (1010 201)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 201)  (1012 201)  routing T_19_12.lc_trk_g0_3 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 201)  (1014 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1016 201)  (1016 201)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.input_2_4
 (36 9)  (1018 201)  (1018 201)  LC_4 Logic Functioning bit
 (37 9)  (1019 201)  (1019 201)  LC_4 Logic Functioning bit
 (38 9)  (1020 201)  (1020 201)  LC_4 Logic Functioning bit
 (39 9)  (1021 201)  (1021 201)  LC_4 Logic Functioning bit
 (28 10)  (1010 202)  (1010 202)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 202)  (1012 202)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 202)  (1013 202)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 202)  (1019 202)  LC_5 Logic Functioning bit
 (38 10)  (1020 202)  (1020 202)  LC_5 Logic Functioning bit
 (39 10)  (1021 202)  (1021 202)  LC_5 Logic Functioning bit
 (45 10)  (1027 202)  (1027 202)  LC_5 Logic Functioning bit
 (22 11)  (1004 203)  (1004 203)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1006 203)  (1006 203)  routing T_19_12.tnl_op_6 <X> T_19_12.lc_trk_g2_6
 (25 11)  (1007 203)  (1007 203)  routing T_19_12.tnl_op_6 <X> T_19_12.lc_trk_g2_6
 (26 11)  (1008 203)  (1008 203)  routing T_19_12.lc_trk_g0_3 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 203)  (1012 203)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 203)  (1013 203)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 203)  (1014 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1018 203)  (1018 203)  LC_5 Logic Functioning bit
 (37 11)  (1019 203)  (1019 203)  LC_5 Logic Functioning bit
 (38 11)  (1020 203)  (1020 203)  LC_5 Logic Functioning bit
 (39 11)  (1021 203)  (1021 203)  LC_5 Logic Functioning bit
 (26 12)  (1008 204)  (1008 204)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 204)  (1013 204)  routing T_19_12.lc_trk_g0_5 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 204)  (1019 204)  LC_6 Logic Functioning bit
 (38 12)  (1020 204)  (1020 204)  LC_6 Logic Functioning bit
 (39 12)  (1021 204)  (1021 204)  LC_6 Logic Functioning bit
 (45 12)  (1027 204)  (1027 204)  LC_6 Logic Functioning bit
 (26 13)  (1008 205)  (1008 205)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 205)  (1010 205)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 205)  (1011 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 205)  (1012 205)  routing T_19_12.lc_trk_g0_3 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 205)  (1014 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1016 205)  (1016 205)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.input_2_6
 (36 13)  (1018 205)  (1018 205)  LC_6 Logic Functioning bit
 (37 13)  (1019 205)  (1019 205)  LC_6 Logic Functioning bit
 (38 13)  (1020 205)  (1020 205)  LC_6 Logic Functioning bit
 (39 13)  (1021 205)  (1021 205)  LC_6 Logic Functioning bit
 (28 14)  (1010 206)  (1010 206)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 206)  (1011 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 206)  (1012 206)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 206)  (1019 206)  LC_7 Logic Functioning bit
 (38 14)  (1020 206)  (1020 206)  LC_7 Logic Functioning bit
 (39 14)  (1021 206)  (1021 206)  LC_7 Logic Functioning bit
 (45 14)  (1027 206)  (1027 206)  LC_7 Logic Functioning bit
 (26 15)  (1008 207)  (1008 207)  routing T_19_12.lc_trk_g0_3 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 207)  (1011 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 207)  (1012 207)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 207)  (1013 207)  routing T_19_12.lc_trk_g0_2 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 207)  (1014 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1018 207)  (1018 207)  LC_7 Logic Functioning bit
 (37 15)  (1019 207)  (1019 207)  LC_7 Logic Functioning bit
 (38 15)  (1020 207)  (1020 207)  LC_7 Logic Functioning bit
 (39 15)  (1021 207)  (1021 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (22 0)  (1058 192)  (1058 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1060 192)  (1060 192)  routing T_20_12.top_op_3 <X> T_20_12.lc_trk_g0_3
 (27 0)  (1063 192)  (1063 192)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 192)  (1066 192)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 192)  (1067 192)  routing T_20_12.lc_trk_g0_5 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (1076 192)  (1076 192)  LC_0 Logic Functioning bit
 (42 0)  (1078 192)  (1078 192)  LC_0 Logic Functioning bit
 (21 1)  (1057 193)  (1057 193)  routing T_20_12.top_op_3 <X> T_20_12.lc_trk_g0_3
 (30 1)  (1066 193)  (1066 193)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (40 1)  (1076 193)  (1076 193)  LC_0 Logic Functioning bit
 (42 1)  (1078 193)  (1078 193)  LC_0 Logic Functioning bit
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_5 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 194)  (1051 194)  routing T_20_12.top_op_5 <X> T_20_12.lc_trk_g0_5
 (17 2)  (1053 194)  (1053 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (1063 194)  (1063 194)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 194)  (1066 194)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 194)  (1069 194)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 194)  (1070 194)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (43 2)  (1079 194)  (1079 194)  LC_1 Logic Functioning bit
 (50 2)  (1086 194)  (1086 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_5 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (18 3)  (1054 195)  (1054 195)  routing T_20_12.top_op_5 <X> T_20_12.lc_trk_g0_5
 (26 3)  (1062 195)  (1062 195)  routing T_20_12.lc_trk_g0_3 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 195)  (1065 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 195)  (1066 195)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 195)  (1072 195)  LC_1 Logic Functioning bit
 (27 4)  (1063 196)  (1063 196)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 196)  (1064 196)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 196)  (1065 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 196)  (1066 196)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 196)  (1069 196)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 196)  (1070 196)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (1074 196)  (1074 196)  LC_2 Logic Functioning bit
 (39 4)  (1075 196)  (1075 196)  LC_2 Logic Functioning bit
 (45 4)  (1081 196)  (1081 196)  LC_2 Logic Functioning bit
 (47 4)  (1083 196)  (1083 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (1086 196)  (1086 196)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (1063 197)  (1063 197)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 197)  (1064 197)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 197)  (1065 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 197)  (1067 197)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 197)  (1072 197)  LC_2 Logic Functioning bit
 (38 5)  (1074 197)  (1074 197)  LC_2 Logic Functioning bit
 (39 5)  (1075 197)  (1075 197)  LC_2 Logic Functioning bit
 (43 5)  (1079 197)  (1079 197)  LC_2 Logic Functioning bit
 (51 5)  (1087 197)  (1087 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1050 198)  (1050 198)  routing T_20_12.wire_logic_cluster/lc_4/out <X> T_20_12.lc_trk_g1_4
 (22 6)  (1058 198)  (1058 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1060 198)  (1060 198)  routing T_20_12.top_op_7 <X> T_20_12.lc_trk_g1_7
 (17 7)  (1053 199)  (1053 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1057 199)  (1057 199)  routing T_20_12.top_op_7 <X> T_20_12.lc_trk_g1_7
 (22 7)  (1058 199)  (1058 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1060 199)  (1060 199)  routing T_20_12.top_op_6 <X> T_20_12.lc_trk_g1_6
 (25 7)  (1061 199)  (1061 199)  routing T_20_12.top_op_6 <X> T_20_12.lc_trk_g1_6
 (31 8)  (1067 200)  (1067 200)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 200)  (1070 200)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (1076 200)  (1076 200)  LC_4 Logic Functioning bit
 (41 8)  (1077 200)  (1077 200)  LC_4 Logic Functioning bit
 (42 8)  (1078 200)  (1078 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (40 9)  (1076 201)  (1076 201)  LC_4 Logic Functioning bit
 (41 9)  (1077 201)  (1077 201)  LC_4 Logic Functioning bit
 (42 9)  (1078 201)  (1078 201)  LC_4 Logic Functioning bit
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (15 12)  (1051 204)  (1051 204)  routing T_20_12.tnl_op_1 <X> T_20_12.lc_trk_g3_1
 (17 12)  (1053 204)  (1053 204)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (1061 204)  (1061 204)  routing T_20_12.wire_logic_cluster/lc_2/out <X> T_20_12.lc_trk_g3_2
 (18 13)  (1054 205)  (1054 205)  routing T_20_12.tnl_op_1 <X> T_20_12.lc_trk_g3_1
 (22 13)  (1058 205)  (1058 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 15)  (1050 207)  (1050 207)  routing T_20_12.sp4_r_v_b_44 <X> T_20_12.lc_trk_g3_4
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_22_12

 (4 0)  (1148 192)  (1148 192)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_v_b_0
 (6 0)  (1150 192)  (1150 192)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_v_b_0
 (5 1)  (1149 193)  (1149 193)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_v_b_0


RAM_Tile_25_12

 (3 13)  (1309 205)  (1309 205)  routing T_25_12.sp12_h_l_22 <X> T_25_12.sp12_h_r_1


LogicTile_26_12

 (3 1)  (1351 193)  (1351 193)  routing T_26_12.sp12_h_l_23 <X> T_26_12.sp12_v_b_0


LogicTile_32_12

 (2 6)  (1674 198)  (1674 198)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0

 (11 12)  (1737 204)  (1737 204)  routing T_33_12.span4_horz_19 <X> T_33_12.span4_vert_t_15
 (12 12)  (1738 204)  (1738 204)  routing T_33_12.span4_horz_19 <X> T_33_12.span4_vert_t_15


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_11_11

 (3 0)  (549 176)  (549 176)  routing T_11_11.sp12_v_t_23 <X> T_11_11.sp12_v_b_0


LogicTile_12_11

 (3 0)  (603 176)  (603 176)  routing T_12_11.sp12_v_t_23 <X> T_12_11.sp12_v_b_0


LogicTile_13_11

 (3 4)  (657 180)  (657 180)  routing T_13_11.sp12_v_t_23 <X> T_13_11.sp12_h_r_0


LogicTile_16_11

 (3 5)  (819 181)  (819 181)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_h_r_0


LogicTile_17_11

 (14 0)  (888 176)  (888 176)  routing T_17_11.bnr_op_0 <X> T_17_11.lc_trk_g0_0
 (26 0)  (900 176)  (900 176)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 176)  (901 176)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 176)  (904 176)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 176)  (905 176)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 176)  (907 176)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 176)  (908 176)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 176)  (911 176)  LC_0 Logic Functioning bit
 (38 0)  (912 176)  (912 176)  LC_0 Logic Functioning bit
 (39 0)  (913 176)  (913 176)  LC_0 Logic Functioning bit
 (45 0)  (919 176)  (919 176)  LC_0 Logic Functioning bit
 (14 1)  (888 177)  (888 177)  routing T_17_11.bnr_op_0 <X> T_17_11.lc_trk_g0_0
 (17 1)  (891 177)  (891 177)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (28 1)  (902 177)  (902 177)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 177)  (903 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 177)  (904 177)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 177)  (906 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (907 177)  (907 177)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.input_2_0
 (35 1)  (909 177)  (909 177)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.input_2_0
 (36 1)  (910 177)  (910 177)  LC_0 Logic Functioning bit
 (37 1)  (911 177)  (911 177)  LC_0 Logic Functioning bit
 (38 1)  (912 177)  (912 177)  LC_0 Logic Functioning bit
 (39 1)  (913 177)  (913 177)  LC_0 Logic Functioning bit
 (51 1)  (925 177)  (925 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 178)  (888 178)  routing T_17_11.wire_logic_cluster/lc_4/out <X> T_17_11.lc_trk_g0_4
 (26 2)  (900 178)  (900 178)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 178)  (905 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 178)  (907 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 178)  (908 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 178)  (914 178)  LC_1 Logic Functioning bit
 (0 3)  (874 179)  (874 179)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (900 179)  (900 179)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 179)  (902 179)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 179)  (905 179)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 179)  (906 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 179)  (907 179)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.input_2_1
 (53 3)  (927 179)  (927 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 6)  (899 182)  (899 182)  routing T_17_11.sp4_h_r_14 <X> T_17_11.lc_trk_g1_6
 (22 7)  (896 183)  (896 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (897 183)  (897 183)  routing T_17_11.sp4_h_r_14 <X> T_17_11.lc_trk_g1_6
 (24 7)  (898 183)  (898 183)  routing T_17_11.sp4_h_r_14 <X> T_17_11.lc_trk_g1_6
 (15 8)  (889 184)  (889 184)  routing T_17_11.rgt_op_1 <X> T_17_11.lc_trk_g2_1
 (17 8)  (891 184)  (891 184)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 184)  (892 184)  routing T_17_11.rgt_op_1 <X> T_17_11.lc_trk_g2_1
 (25 8)  (899 184)  (899 184)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (26 8)  (900 184)  (900 184)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 184)  (901 184)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 184)  (902 184)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 184)  (905 184)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 184)  (908 184)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 184)  (909 184)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.input_2_4
 (39 8)  (913 184)  (913 184)  LC_4 Logic Functioning bit
 (40 8)  (914 184)  (914 184)  LC_4 Logic Functioning bit
 (41 8)  (915 184)  (915 184)  LC_4 Logic Functioning bit
 (45 8)  (919 184)  (919 184)  LC_4 Logic Functioning bit
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 185)  (897 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (24 9)  (898 185)  (898 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (25 9)  (899 185)  (899 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (28 9)  (902 185)  (902 185)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 185)  (904 185)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 185)  (905 185)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 185)  (906 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (912 185)  (912 185)  LC_4 Logic Functioning bit
 (39 9)  (913 185)  (913 185)  LC_4 Logic Functioning bit
 (40 9)  (914 185)  (914 185)  LC_4 Logic Functioning bit
 (41 9)  (915 185)  (915 185)  LC_4 Logic Functioning bit
 (51 9)  (925 185)  (925 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (895 186)  (895 186)  routing T_17_11.rgt_op_7 <X> T_17_11.lc_trk_g2_7
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 186)  (898 186)  routing T_17_11.rgt_op_7 <X> T_17_11.lc_trk_g2_7
 (14 11)  (888 187)  (888 187)  routing T_17_11.sp4_r_v_b_36 <X> T_17_11.lc_trk_g2_4
 (17 11)  (891 187)  (891 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 12)  (899 188)  (899 188)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g3_2
 (22 13)  (896 189)  (896 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (897 189)  (897 189)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g3_2
 (24 13)  (898 189)  (898 189)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g3_2
 (25 13)  (899 189)  (899 189)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g3_2
 (14 14)  (888 190)  (888 190)  routing T_17_11.rgt_op_4 <X> T_17_11.lc_trk_g3_4
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 190)  (898 190)  routing T_17_11.tnr_op_7 <X> T_17_11.lc_trk_g3_7
 (15 15)  (889 191)  (889 191)  routing T_17_11.rgt_op_4 <X> T_17_11.lc_trk_g3_4
 (17 15)  (891 191)  (891 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_18_11

 (14 0)  (942 176)  (942 176)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g0_0
 (27 0)  (955 176)  (955 176)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (963 176)  (963 176)  routing T_18_11.lc_trk_g0_4 <X> T_18_11.input_2_0
 (44 0)  (972 176)  (972 176)  LC_0 Logic Functioning bit
 (15 1)  (943 177)  (943 177)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g0_0
 (17 1)  (945 177)  (945 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 178)  (942 178)  routing T_18_11.lft_op_4 <X> T_18_11.lc_trk_g0_4
 (27 2)  (955 178)  (955 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 178)  (956 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (37 2)  (965 178)  (965 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (39 2)  (967 178)  (967 178)  LC_1 Logic Functioning bit
 (44 2)  (972 178)  (972 178)  LC_1 Logic Functioning bit
 (45 2)  (973 178)  (973 178)  LC_1 Logic Functioning bit
 (0 3)  (928 179)  (928 179)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (15 3)  (943 179)  (943 179)  routing T_18_11.lft_op_4 <X> T_18_11.lc_trk_g0_4
 (17 3)  (945 179)  (945 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (40 3)  (968 179)  (968 179)  LC_1 Logic Functioning bit
 (41 3)  (969 179)  (969 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (43 3)  (971 179)  (971 179)  LC_1 Logic Functioning bit
 (21 4)  (949 180)  (949 180)  routing T_18_11.wire_logic_cluster/lc_3/out <X> T_18_11.lc_trk_g1_3
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 180)  (953 180)  routing T_18_11.wire_logic_cluster/lc_2/out <X> T_18_11.lc_trk_g1_2
 (27 4)  (955 180)  (955 180)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (37 4)  (965 180)  (965 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (39 4)  (967 180)  (967 180)  LC_2 Logic Functioning bit
 (44 4)  (972 180)  (972 180)  LC_2 Logic Functioning bit
 (45 4)  (973 180)  (973 180)  LC_2 Logic Functioning bit
 (52 4)  (980 180)  (980 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (943 181)  (943 181)  routing T_18_11.bot_op_0 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (950 181)  (950 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 181)  (958 181)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 181)  (968 181)  LC_2 Logic Functioning bit
 (41 5)  (969 181)  (969 181)  LC_2 Logic Functioning bit
 (42 5)  (970 181)  (970 181)  LC_2 Logic Functioning bit
 (43 5)  (971 181)  (971 181)  LC_2 Logic Functioning bit
 (25 6)  (953 182)  (953 182)  routing T_18_11.wire_logic_cluster/lc_6/out <X> T_18_11.lc_trk_g1_6
 (27 6)  (955 182)  (955 182)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 182)  (957 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 182)  (960 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 182)  (964 182)  LC_3 Logic Functioning bit
 (37 6)  (965 182)  (965 182)  LC_3 Logic Functioning bit
 (38 6)  (966 182)  (966 182)  LC_3 Logic Functioning bit
 (39 6)  (967 182)  (967 182)  LC_3 Logic Functioning bit
 (44 6)  (972 182)  (972 182)  LC_3 Logic Functioning bit
 (45 6)  (973 182)  (973 182)  LC_3 Logic Functioning bit
 (22 7)  (950 183)  (950 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 183)  (958 183)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 183)  (968 183)  LC_3 Logic Functioning bit
 (41 7)  (969 183)  (969 183)  LC_3 Logic Functioning bit
 (42 7)  (970 183)  (970 183)  LC_3 Logic Functioning bit
 (43 7)  (971 183)  (971 183)  LC_3 Logic Functioning bit
 (25 8)  (953 184)  (953 184)  routing T_18_11.rgt_op_2 <X> T_18_11.lc_trk_g2_2
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (41 8)  (969 184)  (969 184)  LC_4 Logic Functioning bit
 (42 8)  (970 184)  (970 184)  LC_4 Logic Functioning bit
 (44 8)  (972 184)  (972 184)  LC_4 Logic Functioning bit
 (22 9)  (950 185)  (950 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 185)  (952 185)  routing T_18_11.rgt_op_2 <X> T_18_11.lc_trk_g2_2
 (32 9)  (960 185)  (960 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (965 185)  (965 185)  LC_4 Logic Functioning bit
 (38 9)  (966 185)  (966 185)  LC_4 Logic Functioning bit
 (40 9)  (968 185)  (968 185)  LC_4 Logic Functioning bit
 (43 9)  (971 185)  (971 185)  LC_4 Logic Functioning bit
 (8 10)  (936 186)  (936 186)  routing T_18_11.sp4_h_r_7 <X> T_18_11.sp4_h_l_42
 (28 10)  (956 186)  (956 186)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 186)  (957 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 186)  (964 186)  LC_5 Logic Functioning bit
 (37 10)  (965 186)  (965 186)  LC_5 Logic Functioning bit
 (38 10)  (966 186)  (966 186)  LC_5 Logic Functioning bit
 (39 10)  (967 186)  (967 186)  LC_5 Logic Functioning bit
 (44 10)  (972 186)  (972 186)  LC_5 Logic Functioning bit
 (8 11)  (936 187)  (936 187)  routing T_18_11.sp4_h_r_7 <X> T_18_11.sp4_v_t_42
 (9 11)  (937 187)  (937 187)  routing T_18_11.sp4_h_r_7 <X> T_18_11.sp4_v_t_42
 (30 11)  (958 187)  (958 187)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (40 11)  (968 187)  (968 187)  LC_5 Logic Functioning bit
 (41 11)  (969 187)  (969 187)  LC_5 Logic Functioning bit
 (42 11)  (970 187)  (970 187)  LC_5 Logic Functioning bit
 (43 11)  (971 187)  (971 187)  LC_5 Logic Functioning bit
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 188)  (946 188)  routing T_18_11.wire_logic_cluster/lc_1/out <X> T_18_11.lc_trk_g3_1
 (27 12)  (955 188)  (955 188)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 188)  (957 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 188)  (958 188)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 188)  (964 188)  LC_6 Logic Functioning bit
 (37 12)  (965 188)  (965 188)  LC_6 Logic Functioning bit
 (38 12)  (966 188)  (966 188)  LC_6 Logic Functioning bit
 (39 12)  (967 188)  (967 188)  LC_6 Logic Functioning bit
 (44 12)  (972 188)  (972 188)  LC_6 Logic Functioning bit
 (45 12)  (973 188)  (973 188)  LC_6 Logic Functioning bit
 (30 13)  (958 189)  (958 189)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 189)  (968 189)  LC_6 Logic Functioning bit
 (41 13)  (969 189)  (969 189)  LC_6 Logic Functioning bit
 (42 13)  (970 189)  (970 189)  LC_6 Logic Functioning bit
 (43 13)  (971 189)  (971 189)  LC_6 Logic Functioning bit
 (21 14)  (949 190)  (949 190)  routing T_18_11.wire_logic_cluster/lc_7/out <X> T_18_11.lc_trk_g3_7
 (22 14)  (950 190)  (950 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 190)  (955 190)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 190)  (956 190)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 190)  (957 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 190)  (958 190)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 190)  (964 190)  LC_7 Logic Functioning bit
 (37 14)  (965 190)  (965 190)  LC_7 Logic Functioning bit
 (38 14)  (966 190)  (966 190)  LC_7 Logic Functioning bit
 (39 14)  (967 190)  (967 190)  LC_7 Logic Functioning bit
 (44 14)  (972 190)  (972 190)  LC_7 Logic Functioning bit
 (45 14)  (973 190)  (973 190)  LC_7 Logic Functioning bit
 (30 15)  (958 191)  (958 191)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (968 191)  (968 191)  LC_7 Logic Functioning bit
 (41 15)  (969 191)  (969 191)  LC_7 Logic Functioning bit
 (42 15)  (970 191)  (970 191)  LC_7 Logic Functioning bit
 (43 15)  (971 191)  (971 191)  LC_7 Logic Functioning bit


LogicTile_19_11

 (21 0)  (1003 176)  (1003 176)  routing T_19_11.lft_op_3 <X> T_19_11.lc_trk_g0_3
 (22 0)  (1004 176)  (1004 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 176)  (1006 176)  routing T_19_11.lft_op_3 <X> T_19_11.lc_trk_g0_3
 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (997 178)  (997 178)  routing T_19_11.lft_op_5 <X> T_19_11.lc_trk_g0_5
 (17 2)  (999 178)  (999 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 178)  (1000 178)  routing T_19_11.lft_op_5 <X> T_19_11.lc_trk_g0_5
 (22 2)  (1004 178)  (1004 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 178)  (1006 178)  routing T_19_11.top_op_7 <X> T_19_11.lc_trk_g0_7
 (25 2)  (1007 178)  (1007 178)  routing T_19_11.lft_op_6 <X> T_19_11.lc_trk_g0_6
 (26 2)  (1008 178)  (1008 178)  routing T_19_11.lc_trk_g0_7 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 178)  (1010 178)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 178)  (1011 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 178)  (1013 178)  routing T_19_11.lc_trk_g0_4 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 178)  (1014 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 178)  (1018 178)  LC_1 Logic Functioning bit
 (46 2)  (1028 178)  (1028 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (982 179)  (982 179)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (14 3)  (996 179)  (996 179)  routing T_19_11.top_op_4 <X> T_19_11.lc_trk_g0_4
 (15 3)  (997 179)  (997 179)  routing T_19_11.top_op_4 <X> T_19_11.lc_trk_g0_4
 (17 3)  (999 179)  (999 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (1003 179)  (1003 179)  routing T_19_11.top_op_7 <X> T_19_11.lc_trk_g0_7
 (22 3)  (1004 179)  (1004 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 179)  (1006 179)  routing T_19_11.lft_op_6 <X> T_19_11.lc_trk_g0_6
 (26 3)  (1008 179)  (1008 179)  routing T_19_11.lc_trk_g0_7 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 179)  (1011 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 179)  (1012 179)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 179)  (1014 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1015 179)  (1015 179)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.input_2_1
 (34 3)  (1016 179)  (1016 179)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.input_2_1
 (35 3)  (1017 179)  (1017 179)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.input_2_1
 (21 4)  (1003 180)  (1003 180)  routing T_19_11.wire_logic_cluster/lc_3/out <X> T_19_11.lc_trk_g1_3
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1010 180)  (1010 180)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 180)  (1011 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 180)  (1012 180)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 180)  (1013 180)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 180)  (1019 180)  LC_2 Logic Functioning bit
 (38 4)  (1020 180)  (1020 180)  LC_2 Logic Functioning bit
 (39 4)  (1021 180)  (1021 180)  LC_2 Logic Functioning bit
 (45 4)  (1027 180)  (1027 180)  LC_2 Logic Functioning bit
 (50 4)  (1032 180)  (1032 180)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (1008 181)  (1008 181)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 181)  (1009 181)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 181)  (1011 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 181)  (1018 181)  LC_2 Logic Functioning bit
 (37 5)  (1019 181)  (1019 181)  LC_2 Logic Functioning bit
 (38 5)  (1020 181)  (1020 181)  LC_2 Logic Functioning bit
 (39 5)  (1021 181)  (1021 181)  LC_2 Logic Functioning bit
 (15 6)  (997 182)  (997 182)  routing T_19_11.top_op_5 <X> T_19_11.lc_trk_g1_5
 (17 6)  (999 182)  (999 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (1008 182)  (1008 182)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 182)  (1011 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 182)  (1012 182)  routing T_19_11.lc_trk_g0_6 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 182)  (1013 182)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 182)  (1014 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 182)  (1016 182)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (18 7)  (1000 183)  (1000 183)  routing T_19_11.top_op_5 <X> T_19_11.lc_trk_g1_5
 (22 7)  (1004 183)  (1004 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1006 183)  (1006 183)  routing T_19_11.top_op_6 <X> T_19_11.lc_trk_g1_6
 (25 7)  (1007 183)  (1007 183)  routing T_19_11.top_op_6 <X> T_19_11.lc_trk_g1_6
 (26 7)  (1008 183)  (1008 183)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 183)  (1009 183)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 183)  (1011 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 183)  (1012 183)  routing T_19_11.lc_trk_g0_6 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 183)  (1014 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 183)  (1017 183)  routing T_19_11.lc_trk_g0_3 <X> T_19_11.input_2_3
 (39 7)  (1021 183)  (1021 183)  LC_3 Logic Functioning bit
 (47 7)  (1029 183)  (1029 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (1033 183)  (1033 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 9)  (1004 185)  (1004 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 185)  (1005 185)  routing T_19_11.sp4_v_b_42 <X> T_19_11.lc_trk_g2_2
 (24 9)  (1006 185)  (1006 185)  routing T_19_11.sp4_v_b_42 <X> T_19_11.lc_trk_g2_2
 (16 10)  (998 186)  (998 186)  routing T_19_11.sp4_v_b_37 <X> T_19_11.lc_trk_g2_5
 (17 10)  (999 186)  (999 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1000 186)  (1000 186)  routing T_19_11.sp4_v_b_37 <X> T_19_11.lc_trk_g2_5
 (18 11)  (1000 187)  (1000 187)  routing T_19_11.sp4_v_b_37 <X> T_19_11.lc_trk_g2_5
 (25 12)  (1007 188)  (1007 188)  routing T_19_11.wire_logic_cluster/lc_2/out <X> T_19_11.lc_trk_g3_2
 (22 13)  (1004 189)  (1004 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_20_11

 (3 5)  (1039 181)  (1039 181)  routing T_20_11.sp12_h_l_23 <X> T_20_11.sp12_h_r_0


RAM_Tile_25_11

 (3 1)  (1309 177)  (1309 177)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_v_b_0


LogicTile_28_11

 (3 1)  (1459 177)  (1459 177)  routing T_28_11.sp12_h_l_23 <X> T_28_11.sp12_v_b_0


LogicTile_32_11

 (3 1)  (1675 177)  (1675 177)  routing T_32_11.sp12_h_l_23 <X> T_32_11.sp12_v_b_0
 (10 8)  (1682 184)  (1682 184)  routing T_32_11.sp4_v_t_39 <X> T_32_11.sp4_h_r_7


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (11 2)  (1737 178)  (1737 178)  routing T_33_11.span4_horz_7 <X> T_33_11.span4_vert_t_13
 (12 2)  (1738 178)  (1738 178)  routing T_33_11.span4_horz_7 <X> T_33_11.span4_vert_t_13
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_18_10

 (27 0)  (955 160)  (955 160)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 160)  (956 160)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 160)  (958 160)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 160)  (962 160)  routing T_18_10.lc_trk_g1_0 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 160)  (964 160)  LC_0 Logic Functioning bit
 (39 0)  (967 160)  (967 160)  LC_0 Logic Functioning bit
 (41 0)  (969 160)  (969 160)  LC_0 Logic Functioning bit
 (42 0)  (970 160)  (970 160)  LC_0 Logic Functioning bit
 (45 0)  (973 160)  (973 160)  LC_0 Logic Functioning bit
 (36 1)  (964 161)  (964 161)  LC_0 Logic Functioning bit
 (39 1)  (967 161)  (967 161)  LC_0 Logic Functioning bit
 (41 1)  (969 161)  (969 161)  LC_0 Logic Functioning bit
 (42 1)  (970 161)  (970 161)  LC_0 Logic Functioning bit
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 163)  (928 163)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (14 4)  (942 164)  (942 164)  routing T_18_10.wire_logic_cluster/lc_0/out <X> T_18_10.lc_trk_g1_0
 (17 5)  (945 165)  (945 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 15)  (942 175)  (942 175)  routing T_18_10.tnl_op_4 <X> T_18_10.lc_trk_g3_4
 (15 15)  (943 175)  (943 175)  routing T_18_10.tnl_op_4 <X> T_18_10.lc_trk_g3_4
 (17 15)  (945 175)  (945 175)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (9 7)  (447 151)  (447 151)  routing T_9_9.sp4_v_b_4 <X> T_9_9.sp4_v_t_41


LogicTile_10_9

 (7 14)  (499 158)  (499 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_11_9

 (7 14)  (553 158)  (553 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (607 158)  (607 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (661 158)  (661 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (715 158)  (715 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_15_9

 (4 10)  (766 154)  (766 154)  routing T_15_9.sp4_v_b_6 <X> T_15_9.sp4_v_t_43
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (3 7)  (819 151)  (819 151)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (4 6)  (878 150)  (878 150)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_38
 (5 7)  (879 151)  (879 151)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_38
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (935 156)  (935 156)  Column buffer control bit: LH_colbuf_cntl_5

 (19 15)  (947 159)  (947 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (989 156)  (989 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_20_9

 (4 0)  (1040 144)  (1040 144)  routing T_20_9.sp4_v_t_41 <X> T_20_9.sp4_v_b_0
 (6 0)  (1042 144)  (1042 144)  routing T_20_9.sp4_v_t_41 <X> T_20_9.sp4_v_b_0
 (7 12)  (1043 156)  (1043 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (14 3)  (1362 147)  (1362 147)  routing T_26_9.sp12_h_r_20 <X> T_26_9.lc_trk_g0_4
 (16 3)  (1364 147)  (1364 147)  routing T_26_9.sp12_h_r_20 <X> T_26_9.lc_trk_g0_4
 (17 3)  (1365 147)  (1365 147)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 8)  (1374 152)  (1374 152)  routing T_26_9.lc_trk_g0_4 <X> T_26_9.wire_logic_cluster/lc_4/in_0
 (31 8)  (1379 152)  (1379 152)  routing T_26_9.lc_trk_g2_7 <X> T_26_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (1380 152)  (1380 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1381 152)  (1381 152)  routing T_26_9.lc_trk_g2_7 <X> T_26_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 152)  (1384 152)  LC_4 Logic Functioning bit
 (38 8)  (1386 152)  (1386 152)  LC_4 Logic Functioning bit
 (47 8)  (1395 152)  (1395 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (1377 153)  (1377 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1379 153)  (1379 153)  routing T_26_9.lc_trk_g2_7 <X> T_26_9.wire_logic_cluster/lc_4/in_3
 (37 9)  (1385 153)  (1385 153)  LC_4 Logic Functioning bit
 (39 9)  (1387 153)  (1387 153)  LC_4 Logic Functioning bit
 (21 10)  (1369 154)  (1369 154)  routing T_26_9.sp12_v_b_7 <X> T_26_9.lc_trk_g2_7
 (22 10)  (1370 154)  (1370 154)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1372 154)  (1372 154)  routing T_26_9.sp12_v_b_7 <X> T_26_9.lc_trk_g2_7
 (21 11)  (1369 155)  (1369 155)  routing T_26_9.sp12_v_b_7 <X> T_26_9.lc_trk_g2_7


LogicTile_27_9



LogicTile_28_9

 (14 2)  (1470 146)  (1470 146)  routing T_28_9.sp12_h_l_3 <X> T_28_9.lc_trk_g0_4
 (26 2)  (1482 146)  (1482 146)  routing T_28_9.lc_trk_g3_4 <X> T_28_9.wire_logic_cluster/lc_1/in_0
 (31 2)  (1487 146)  (1487 146)  routing T_28_9.lc_trk_g0_4 <X> T_28_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 146)  (1488 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 146)  (1492 146)  LC_1 Logic Functioning bit
 (38 2)  (1494 146)  (1494 146)  LC_1 Logic Functioning bit
 (40 2)  (1496 146)  (1496 146)  LC_1 Logic Functioning bit
 (41 2)  (1497 146)  (1497 146)  LC_1 Logic Functioning bit
 (42 2)  (1498 146)  (1498 146)  LC_1 Logic Functioning bit
 (43 2)  (1499 146)  (1499 146)  LC_1 Logic Functioning bit
 (3 3)  (1459 147)  (1459 147)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_h_l_23
 (14 3)  (1470 147)  (1470 147)  routing T_28_9.sp12_h_l_3 <X> T_28_9.lc_trk_g0_4
 (15 3)  (1471 147)  (1471 147)  routing T_28_9.sp12_h_l_3 <X> T_28_9.lc_trk_g0_4
 (17 3)  (1473 147)  (1473 147)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (1483 147)  (1483 147)  routing T_28_9.lc_trk_g3_4 <X> T_28_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (1484 147)  (1484 147)  routing T_28_9.lc_trk_g3_4 <X> T_28_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 147)  (1485 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (1493 147)  (1493 147)  LC_1 Logic Functioning bit
 (39 3)  (1495 147)  (1495 147)  LC_1 Logic Functioning bit
 (40 3)  (1496 147)  (1496 147)  LC_1 Logic Functioning bit
 (41 3)  (1497 147)  (1497 147)  LC_1 Logic Functioning bit
 (42 3)  (1498 147)  (1498 147)  LC_1 Logic Functioning bit
 (43 3)  (1499 147)  (1499 147)  LC_1 Logic Functioning bit
 (53 3)  (1509 147)  (1509 147)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 6)  (1459 150)  (1459 150)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_v_t_23
 (22 10)  (1478 154)  (1478 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 12)  (1482 156)  (1482 156)  routing T_28_9.lc_trk_g0_4 <X> T_28_9.wire_logic_cluster/lc_6/in_0
 (31 12)  (1487 156)  (1487 156)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 156)  (1488 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 156)  (1489 156)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 156)  (1492 156)  LC_6 Logic Functioning bit
 (37 12)  (1493 156)  (1493 156)  LC_6 Logic Functioning bit
 (38 12)  (1494 156)  (1494 156)  LC_6 Logic Functioning bit
 (39 12)  (1495 156)  (1495 156)  LC_6 Logic Functioning bit
 (40 12)  (1496 156)  (1496 156)  LC_6 Logic Functioning bit
 (42 12)  (1498 156)  (1498 156)  LC_6 Logic Functioning bit
 (29 13)  (1485 157)  (1485 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1487 157)  (1487 157)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (1492 157)  (1492 157)  LC_6 Logic Functioning bit
 (37 13)  (1493 157)  (1493 157)  LC_6 Logic Functioning bit
 (38 13)  (1494 157)  (1494 157)  LC_6 Logic Functioning bit
 (39 13)  (1495 157)  (1495 157)  LC_6 Logic Functioning bit
 (41 13)  (1497 157)  (1497 157)  LC_6 Logic Functioning bit
 (43 13)  (1499 157)  (1499 157)  LC_6 Logic Functioning bit
 (53 13)  (1509 157)  (1509 157)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (1470 158)  (1470 158)  routing T_28_9.sp12_v_t_3 <X> T_28_9.lc_trk_g3_4
 (14 15)  (1470 159)  (1470 159)  routing T_28_9.sp12_v_t_3 <X> T_28_9.lc_trk_g3_4
 (15 15)  (1471 159)  (1471 159)  routing T_28_9.sp12_v_t_3 <X> T_28_9.lc_trk_g3_4
 (17 15)  (1473 159)  (1473 159)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (7 14)  (823 142)  (823 142)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (6 4)  (1150 132)  (1150 132)  routing T_22_8.sp4_v_t_37 <X> T_22_8.sp4_v_b_3
 (5 5)  (1149 133)  (1149 133)  routing T_22_8.sp4_v_t_37 <X> T_22_8.sp4_v_b_3


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (13 8)  (1523 136)  (1523 136)  routing T_29_8.sp4_v_t_45 <X> T_29_8.sp4_v_b_8


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_12_7

 (3 6)  (603 118)  (603 118)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_v_t_23


LogicTile_16_7

 (31 2)  (847 114)  (847 114)  routing T_16_7.lc_trk_g0_4 <X> T_16_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 114)  (848 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 114)  (852 114)  LC_1 Logic Functioning bit
 (37 2)  (853 114)  (853 114)  LC_1 Logic Functioning bit
 (38 2)  (854 114)  (854 114)  LC_1 Logic Functioning bit
 (39 2)  (855 114)  (855 114)  LC_1 Logic Functioning bit
 (53 2)  (869 114)  (869 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (833 115)  (833 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (36 3)  (852 115)  (852 115)  LC_1 Logic Functioning bit
 (37 3)  (853 115)  (853 115)  LC_1 Logic Functioning bit
 (38 3)  (854 115)  (854 115)  LC_1 Logic Functioning bit
 (39 3)  (855 115)  (855 115)  LC_1 Logic Functioning bit
 (0 6)  (816 118)  (816 118)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0
 (1 6)  (817 118)  (817 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (0 7)  (816 119)  (816 119)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0
 (1 7)  (817 119)  (817 119)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0


LogicTile_18_7

 (3 12)  (931 124)  (931 124)  routing T_18_7.sp12_v_t_22 <X> T_18_7.sp12_h_r_1


LogicTile_21_7

 (19 14)  (1109 126)  (1109 126)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_24_7

 (13 0)  (1265 112)  (1265 112)  routing T_24_7.sp4_h_l_39 <X> T_24_7.sp4_v_b_2
 (12 1)  (1264 113)  (1264 113)  routing T_24_7.sp4_h_l_39 <X> T_24_7.sp4_v_b_2


LogicTile_29_7

 (11 0)  (1521 112)  (1521 112)  routing T_29_7.sp4_v_t_46 <X> T_29_7.sp4_v_b_2
 (12 1)  (1522 113)  (1522 113)  routing T_29_7.sp4_v_t_46 <X> T_29_7.sp4_v_b_2


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_11_6

 (19 4)  (565 100)  (565 100)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_12_6

 (3 0)  (603 96)  (603 96)  routing T_12_6.sp12_v_t_23 <X> T_12_6.sp12_v_b_0


LogicTile_13_6

 (19 10)  (673 106)  (673 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_6

 (3 5)  (819 101)  (819 101)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_h_r_0


LogicTile_18_6

 (3 5)  (931 101)  (931 101)  routing T_18_6.sp12_h_l_23 <X> T_18_6.sp12_h_r_0


LogicTile_26_6

 (2 8)  (1350 104)  (1350 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (1350 108)  (1350 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_6

 (5 0)  (1515 96)  (1515 96)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_h_r_0
 (4 1)  (1514 97)  (1514 97)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_h_r_0
 (11 2)  (1521 98)  (1521 98)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_v_t_39
 (11 4)  (1521 100)  (1521 100)  routing T_29_6.sp4_h_l_46 <X> T_29_6.sp4_v_b_5
 (13 4)  (1523 100)  (1523 100)  routing T_29_6.sp4_h_l_46 <X> T_29_6.sp4_v_b_5
 (12 5)  (1522 101)  (1522 101)  routing T_29_6.sp4_h_l_46 <X> T_29_6.sp4_v_b_5


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 103)  (1739 103)  routing T_33_6.span4_horz_37 <X> T_33_6.span4_vert_b_2


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0
 (2 12)  (290 92)  (290 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0
 (3 7)  (399 87)  (399 87)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_v_t_23


LogicTile_9_5

 (10 7)  (448 87)  (448 87)  routing T_9_5.sp4_h_l_46 <X> T_9_5.sp4_v_t_41


LogicTile_11_5

 (3 0)  (549 80)  (549 80)  routing T_11_5.sp12_v_t_23 <X> T_11_5.sp12_v_b_0


LogicTile_12_5

 (3 4)  (603 84)  (603 84)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (3 5)  (603 85)  (603 85)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_v_t_23
 (19 13)  (619 93)  (619 93)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_14_5

 (3 4)  (711 84)  (711 84)  routing T_14_5.sp12_v_t_23 <X> T_14_5.sp12_h_r_0


LogicTile_15_5

 (6 10)  (768 90)  (768 90)  routing T_15_5.sp4_h_l_36 <X> T_15_5.sp4_v_t_43


LogicTile_18_5

 (3 5)  (931 85)  (931 85)  routing T_18_5.sp12_h_l_23 <X> T_18_5.sp12_h_r_0


LogicTile_20_5

 (3 5)  (1039 85)  (1039 85)  routing T_20_5.sp12_h_l_23 <X> T_20_5.sp12_h_r_0
 (11 8)  (1047 88)  (1047 88)  routing T_20_5.sp4_v_t_37 <X> T_20_5.sp4_v_b_8
 (13 8)  (1049 88)  (1049 88)  routing T_20_5.sp4_v_t_37 <X> T_20_5.sp4_v_b_8


LogicTile_24_5

 (3 6)  (1255 86)  (1255 86)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23
 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23


LogicTile_26_5

 (3 5)  (1351 85)  (1351 85)  routing T_26_5.sp12_h_l_23 <X> T_26_5.sp12_h_r_0
 (2 8)  (1350 88)  (1350 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_5

 (3 6)  (1459 86)  (1459 86)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23
 (3 7)  (1459 87)  (1459 87)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23
 (19 15)  (1475 95)  (1475 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_5

 (5 0)  (1515 80)  (1515 80)  routing T_29_5.sp4_h_l_44 <X> T_29_5.sp4_h_r_0
 (4 1)  (1514 81)  (1514 81)  routing T_29_5.sp4_h_l_44 <X> T_29_5.sp4_h_r_0


LogicTile_31_5

 (5 8)  (1623 88)  (1623 88)  routing T_31_5.sp4_h_l_38 <X> T_31_5.sp4_h_r_6
 (4 9)  (1622 89)  (1622 89)  routing T_31_5.sp4_h_l_38 <X> T_31_5.sp4_h_r_6


LogicTile_32_5

 (3 7)  (1675 87)  (1675 87)  routing T_32_5.sp12_h_l_23 <X> T_32_5.sp12_v_t_23


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 87)  (1739 87)  routing T_33_5.span4_horz_37 <X> T_33_5.span4_vert_b_2
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 7)  (75 71)  (75 71)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_v_t_23


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


LogicTile_10_4

 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_v_t_23


LogicTile_13_4

 (5 9)  (659 73)  (659 73)  routing T_13_4.sp4_h_r_6 <X> T_13_4.sp4_v_b_6


LogicTile_17_4

 (5 10)  (879 74)  (879 74)  routing T_17_4.sp4_v_t_43 <X> T_17_4.sp4_h_l_43
 (6 11)  (880 75)  (880 75)  routing T_17_4.sp4_v_t_43 <X> T_17_4.sp4_h_l_43


LogicTile_22_4

 (6 8)  (1150 72)  (1150 72)  routing T_22_4.sp4_v_t_38 <X> T_22_4.sp4_v_b_6
 (5 9)  (1149 73)  (1149 73)  routing T_22_4.sp4_v_t_38 <X> T_22_4.sp4_v_b_6


LogicTile_29_4

 (10 0)  (1520 64)  (1520 64)  routing T_29_4.sp4_v_t_45 <X> T_29_4.sp4_h_r_1


LogicTile_32_4

 (19 6)  (1691 70)  (1691 70)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (4 4)  (1730 68)  (1730 68)  routing T_33_4.span4_horz_36 <X> T_33_4.lc_trk_g0_4
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span4_horz_36 <X> T_33_4.lc_trk_g0_4
 (6 5)  (1732 69)  (1732 69)  routing T_33_4.span4_horz_36 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 70)  (1731 70)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 71)  (1734 71)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g0_7
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_11_3

 (3 6)  (549 54)  (549 54)  routing T_11_3.sp12_v_b_0 <X> T_11_3.sp12_v_t_23
 (8 9)  (554 57)  (554 57)  routing T_11_3.sp4_v_t_41 <X> T_11_3.sp4_v_b_7
 (10 9)  (556 57)  (556 57)  routing T_11_3.sp4_v_t_41 <X> T_11_3.sp4_v_b_7


LogicTile_12_3

 (3 4)  (603 52)  (603 52)  routing T_12_3.sp12_v_t_23 <X> T_12_3.sp12_h_r_0
 (19 13)  (619 61)  (619 61)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_3

 (8 1)  (662 49)  (662 49)  routing T_13_3.sp4_v_t_47 <X> T_13_3.sp4_v_b_1
 (10 1)  (664 49)  (664 49)  routing T_13_3.sp4_v_t_47 <X> T_13_3.sp4_v_b_1


LogicTile_15_3

 (8 1)  (770 49)  (770 49)  routing T_15_3.sp4_h_l_36 <X> T_15_3.sp4_v_b_1
 (9 1)  (771 49)  (771 49)  routing T_15_3.sp4_h_l_36 <X> T_15_3.sp4_v_b_1
 (3 6)  (765 54)  (765 54)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_v_t_23


LogicTile_24_3

 (13 0)  (1265 48)  (1265 48)  routing T_24_3.sp4_v_t_39 <X> T_24_3.sp4_v_b_2


LogicTile_29_3

 (12 0)  (1522 48)  (1522 48)  routing T_29_3.sp4_v_t_39 <X> T_29_3.sp4_h_r_2


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_horz_39 <X> T_33_3.lc_trk_g0_7
 (6 6)  (1732 54)  (1732 54)  routing T_33_3.span4_horz_39 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (1734 54)  (1734 54)  routing T_33_3.span4_horz_39 <X> T_33_3.lc_trk_g0_7
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_29_2

 (12 4)  (1522 36)  (1522 36)  routing T_29_2.sp4_v_t_40 <X> T_29_2.sp4_h_r_5


IO_Tile_33_2

 (4 0)  (1730 32)  (1730 32)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (4 1)  (1730 33)  (1730 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (5 1)  (1731 33)  (1731 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (6 1)  (1732 33)  (1732 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (7 1)  (1733 33)  (1733 33)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (14 7)  (1740 39)  (1740 39)  routing T_33_2.span4_vert_t_14 <X> T_33_2.span4_vert_b_2
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (4 14)  (1730 46)  (1730 46)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g1_6
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (5 15)  (1731 47)  (1731 47)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g1_6
 (7 15)  (1733 47)  (1733 47)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_v_t_23


LogicTile_20_1

 (13 8)  (1049 24)  (1049 24)  routing T_20_1.sp4_v_t_45 <X> T_20_1.sp4_v_b_8


LogicTile_32_1

 (5 8)  (1677 24)  (1677 24)  routing T_32_1.sp4_v_t_43 <X> T_32_1.sp4_h_r_6


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (4 6)  (1730 22)  (1730 22)  routing T_33_1.span4_horz_6 <X> T_33_1.lc_trk_g0_6
 (6 7)  (1732 23)  (1732 23)  routing T_33_1.span4_horz_6 <X> T_33_1.lc_trk_g0_6
 (7 7)  (1733 23)  (1733 23)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_6 lc_trk_g0_6
 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (4 15)  (1730 31)  (1730 31)  routing T_33_1.span4_vert_b_6 <X> T_33_1.lc_trk_g1_6
 (5 15)  (1731 31)  (1731 31)  routing T_33_1.span4_vert_b_6 <X> T_33_1.lc_trk_g1_6
 (7 15)  (1733 31)  (1733 31)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 1)  (185 14)  (185 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0



IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (581 13)  (581 13)  routing T_11_0.span4_vert_31 <X> T_11_0.span4_horz_r_1
 (4 5)  (562 10)  (562 10)  routing T_11_0.span12_vert_20 <X> T_11_0.lc_trk_g0_4
 (6 5)  (564 10)  (564 10)  routing T_11_0.span12_vert_20 <X> T_11_0.lc_trk_g0_4
 (7 5)  (565 10)  (565 10)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (6 9)  (564 6)  (564 6)  routing T_11_0.span12_vert_8 <X> T_11_0.lc_trk_g1_0
 (7 9)  (565 6)  (565 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0
 (16 9)  (550 6)  (550 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (578 4)  (578 4)  routing T_11_0.lc_trk_g0_4 <X> T_11_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_0 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (11 11)  (579 5)  (579 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (605 12)  (605 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (5 4)  (617 11)  (617 11)  routing T_12_0.span4_horz_r_5 <X> T_12_0.lc_trk_g0_5
 (7 4)  (619 11)  (619 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (10 4)  (632 11)  (632 11)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (8 5)  (620 10)  (620 10)  routing T_12_0.span4_horz_r_5 <X> T_12_0.lc_trk_g0_5
 (11 5)  (633 10)  (633 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (17 9)  (605 6)  (605 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (6 10)  (618 4)  (618 4)  routing T_12_0.span12_vert_11 <X> T_12_0.lc_trk_g1_3
 (7 10)  (619 4)  (619 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3
 (10 10)  (632 4)  (632 4)  routing T_12_0.lc_trk_g1_5 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (633 4)  (633 4)  routing T_12_0.lc_trk_g1_5 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (11 11)  (633 5)  (633 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (617 3)  (617 3)  routing T_12_0.span4_horz_r_5 <X> T_12_0.lc_trk_g1_5
 (7 12)  (619 3)  (619 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (4 13)  (616 2)  (616 2)  routing T_12_0.span12_vert_20 <X> T_12_0.lc_trk_g1_4
 (6 13)  (618 2)  (618 2)  routing T_12_0.span12_vert_20 <X> T_12_0.lc_trk_g1_4
 (7 13)  (619 2)  (619 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_20 lc_trk_g1_4
 (8 13)  (620 2)  (620 2)  routing T_12_0.span4_horz_r_5 <X> T_12_0.lc_trk_g1_5
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (689 14)  (689 14)  routing T_13_0.span4_vert_25 <X> T_13_0.span4_horz_r_0
 (5 2)  (671 12)  (671 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (8 3)  (674 13)  (674 13)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (5 0)  (779 15)  (779 15)  routing T_15_0.span4_vert_25 <X> T_15_0.lc_trk_g0_1
 (6 0)  (780 15)  (780 15)  routing T_15_0.span4_vert_25 <X> T_15_0.lc_trk_g0_1
 (7 0)  (781 15)  (781 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (8 1)  (782 14)  (782 14)  routing T_15_0.span4_vert_25 <X> T_15_0.lc_trk_g0_1
 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (11 3)  (795 13)  (795 13)  routing T_15_0.span4_horz_l_13 <X> T_15_0.span4_vert_31
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (794 4)  (794 4)  routing T_15_0.lc_trk_g1_7 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (795 4)  (795 4)  routing T_15_0.lc_trk_g1_7 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g1_7 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (5 14)  (779 0)  (779 0)  routing T_15_0.span4_vert_31 <X> T_15_0.lc_trk_g1_7
 (6 14)  (780 0)  (780 0)  routing T_15_0.span4_vert_31 <X> T_15_0.lc_trk_g1_7
 (7 14)  (781 0)  (781 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_31 lc_trk_g1_7
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit
 (8 15)  (782 1)  (782 1)  routing T_15_0.span4_vert_31 <X> T_15_0.lc_trk_g1_7


IO_Tile_16_0

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (4 4)  (832 11)  (832 11)  routing T_16_0.span4_horz_r_12 <X> T_16_0.lc_trk_g0_4
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_4 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (5 5)  (833 10)  (833 10)  routing T_16_0.span4_horz_r_12 <X> T_16_0.lc_trk_g0_4
 (7 5)  (835 10)  (835 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (1052 7)  (1052 7)  routing T_20_0.span4_vert_8 <X> T_20_0.lc_trk_g1_0
 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_8 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_8 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (5 3)  (1269 13)  (1269 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (13 4)  (1341 11)  (1341 11)  routing T_25_0.lc_trk_g0_4 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (4 5)  (1322 10)  (1322 10)  routing T_25_0.span12_vert_20 <X> T_25_0.lc_trk_g0_4
 (6 5)  (1324 10)  (1324 10)  routing T_25_0.span12_vert_20 <X> T_25_0.lc_trk_g0_4
 (7 5)  (1325 10)  (1325 10)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


