<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2022.1" CL="3481164" TimeStamp="Thu Mar  3 21:25:49 2022"/>
  <DSA Vendor="xilinx" BoardId="u50" Name="gen3x16_xdma_5" VersionMajor="202210" VersionMinor="1" Description="" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false" DefaultOutputType="xclbin">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="pfm_top_wrapper"/>
    <Board Name="xilinx.com:au50:1.1" Vendor="xilinx.com" Part="xcu50-fsvh2104-2-e" BoardPart="xilinx.com:au50:part0:1.1">
      <Images>
        <Img Type="HDPI" File=""/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
      <PCIeId Vendor="" Device="" Subsystem=""/>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="virtexuplusHBM:xcu50:fsvh2104:-2:e">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60" InstancePath="pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst" DRBDName="pfm_dynamic.bd"/>
      </Device>
    </Devices>
    <Files>
      <File Type="PRE_SYS_LINK_OVERLAY_TCL" Name="tcl_hooks/dynamic_prelink.tcl"/>
      <File Type="POST_SYS_LINK_OVERLAY_TCL" Name="tcl_hooks/dynamic_postlink.tcl"/>
      <File Type="HPFM" Name="hw_emu.hpfm"/>
      <File Type="REBUILD_TCL" Name="prj/rebuild.tcl"/>
      <File Type="TOP_BD" Name="prj/202210_1_dev.srcs/sources_1/bd/pfm_top/pfm_top.bd"/>
      <File Type="IP_REPO_PATH" Name="iprepo"/>
      <File Type="BOARD_REPO_PATH" Name="board"/>
      <File Type="EXT_META_JSON" Name="ext_metadata.json"/>
    </Files>
  </DSA>
</Root>
