9:40:03 PM
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Mon Aug 28 21:46:03 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd changed - recompiling
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@E: CD200 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":233:24:233:30|Misspelled variable, signal or procedure name?
1 error parsing file C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Aug 28 21:46:06 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Aug 28 21:46:06 2017

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 9 seconds"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "FunctionGen_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 21 seconds
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 12:37:34 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":50:11:50:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":54:8:54:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":55:8:55:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":182:4:182:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":182:4:182:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":182:4:182:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":182:4:182:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":182:4:182:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 12:37:36 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 12:37:38 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 12:37:38 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 12:37:40 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":208:4:208:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             12.0 MHz      83.333        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":221:16:221:17|Found inferred clock FunctionGen|r_Clock which controls 33 sequential elements including dds_clk_counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Aug 29 12:37:43 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":182:4:182:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[22] because it is equivalent to instance SineDDS_INST.r_fcw[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[16] because it is equivalent to instance SineDDS_INST.r_fcw[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[15] because it is equivalent to instance SineDDS_INST.r_fcw[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[8] because it is equivalent to instance SineDDS_INST.r_fcw[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":196:4:196:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 280 /       212
@N: FX1016 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":9:15:9:21|SB_GB_IO inserted on the port r_Clock.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":124:8:124:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_107.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":236:16:236:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_56_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 131 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 101 clock pin(s) of sequential element(s)
69 instances converted, 101 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0004       r_Clock_ibuf_gb_io     SB_GB_IO               131        fifo_wr_data[10]
===========================================================================================
========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       93         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       1          fifo_clear                                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 139MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 140MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 83.33ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 12:37:49 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                                   Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333     derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       NA            100.617       NA            NA         derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             12.0 MHz      132.9 MHz     83.333        7.527         NA         derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      122.7 MHz     83.333        8.151         75.182     inferred                               Inferred_clkgroup_0
===========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen|r_Clock                        FunctionGen|r_Clock                        |  83.333      75.182  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen|r_Clock                        FunctionGen|dds_clk_derived_clock          |  83.333      75.806  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen|r_Clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                            Arrival           
Instance                  Reference               Type         Pin     Net                    Time        Slack 
                          Clock                                                                                 
----------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]     FunctionGen|r_Clock     SB_DFFER     Q       r_fcw[1]               0.540       75.182
SineDDS_INST.r_nco[0]     FunctionGen|r_Clock     SB_DFFER     Q       r_nco[0]               0.540       75.210
dds_clk_counter[0]        FunctionGen|r_Clock     SB_DFF       Q       dds_clk_counter[0]     0.540       75.285
dds_clk_counter[1]        FunctionGen|r_Clock     SB_DFF       Q       dds_clk_counter[1]     0.540       75.322
SineDDS_INST.r_nco[1]     FunctionGen|r_Clock     SB_DFFER     Q       r_nco[1]               0.540       75.351
dds_clk_counter[2]        FunctionGen|r_Clock     SB_DFF       Q       dds_clk_counter[2]     0.540       75.355
dds_clk_counter[3]        FunctionGen|r_Clock     SB_DFF       Q       dds_clk_counter[3]     0.540       75.418
dds_clk_counter[4]        FunctionGen|r_Clock     SB_DFF       Q       dds_clk_counter[4]     0.540       75.425
dds_clk_counter[5]        FunctionGen|r_Clock     SB_DFF       Q       dds_clk_counter[5]     0.540       75.474
SineDDS_INST.r_nco[2]     FunctionGen|r_Clock     SB_DFFER     Q       r_nco[2]               0.540       75.491
================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                 Required           
Instance                          Reference               Type         Pin     Net                         Time         Slack 
                                  Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]            FunctionGen|r_Clock     SB_DFFER     D       r_nco_4[31]                 83.228       75.182
async_fifo_inst.reg_fifo_full     FunctionGen|r_Clock     SB_DFFS      D       reg_fifo_full               83.228       75.285
dds_clk_counter[31]               FunctionGen|r_Clock     SB_DFF       D       dds_clk_counter_RNO[31]     83.228       75.322
SineDDS_INST.r_nco[30]            FunctionGen|r_Clock     SB_DFFER     D       r_nco_4[30]                 83.228       75.322
dds_clk_counter[30]               FunctionGen|r_Clock     SB_DFF       D       dds_clk_counter_RNO[30]     83.228       75.462
SineDDS_INST.r_nco[29]            FunctionGen|r_Clock     SB_DFFER     D       r_nco_4[29]                 83.228       75.462
dds_clk_counter[29]               FunctionGen|r_Clock     SB_DFF       D       dds_clk_counter_RNO[29]     83.228       75.603
SineDDS_INST.r_nco[28]            FunctionGen|r_Clock     SB_DFFER     D       r_nco_4[28]                 83.228       75.603
dds_clk_counter[28]               FunctionGen|r_Clock     SB_DFF       D       dds_clk_counter_RNO[28]     83.228       75.743
SineDDS_INST.r_nco[27]            FunctionGen|r_Clock     SB_DFFER     D       r_nco_4[27]                 83.228       75.743
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      8.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 75.182

    Number of logic level(s):                32
    Starting point:                          SineDDS_INST.r_fcw[0] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen|r_Clock [rising] on pin C
    The end   point is clocked by            FunctionGen|r_Clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]               SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           20        
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_0                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.711       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.223       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.539       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         8.046       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.151 is 5.004(61.4%) logic and 3.147(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 140MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        127 uses
SB_DFF          37 uses
SB_DFFE         48 uses
SB_DFFER        82 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           6 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         247 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   212 (16%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen|dds_clk_derived_clock: 7
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 93
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 247 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 247 = 247 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 57MB peak: 140MB)

Process took 0h:00m:05s realtime, 0h:00m:02s cputime
# Tue Aug 29 12:37:49 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 23 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[0]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	247
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	127
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	51
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	3
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	59
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_r_Clock_c_g_THRU_LUT4_0_LC_305", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	308
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	127

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	108
    Combinational LogicCells
        Only LUT         	:	95
        CARRY Only       	:	18
        LUT with CARRY   	:	1
    LogicCells                  :	326/1280
    PLBs                        :	49/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.8 (sec)

Final Design Statistics
    Number of LUTs      	:	308
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	127
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	326/1280
    PLBs                        :	90/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 83.59 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: 107.67 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1265
used logic cells: 326
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1265
used logic cells: 326
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_10_4/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_10_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 463 
I1212: Iteration  1 :   152 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_10_4/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_10_4/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "FunctionGen_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 123 seconds
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
FunctionGen_Implmnt: newer file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf detected. Need to run "Import P&R Input Files"
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 12:59:18 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":50:11:50:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":54:8:54:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":55:8:55:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":182:4:182:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":182:4:182:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":182:4:182:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":182:4:182:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":182:4:182:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 12:59:18 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 12:59:18 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 12:59:18 2017

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_multi_srs_gen.srr"
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":208:4:208:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 12:59:20 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":34:35:34:37|Found counter in view:work.FunctionGen(behave) inst dds_clk_counter[5:0]
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":182:4:182:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[22] because it is equivalent to instance SineDDS_INST.r_fcw[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[16] because it is equivalent to instance SineDDS_INST.r_fcw[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[15] because it is equivalent to instance SineDDS_INST.r_fcw[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[8] because it is equivalent to instance SineDDS_INST.r_fcw[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":196:4:196:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 240 /       186
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":124:8:124:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":124:8:124:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_103.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":229:16:229:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_18_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 206 clock pin(s) of sequential element(s)
0 instances converted, 206 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       106        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       93         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 12:59:23 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       122.7 MHz     100.617       8.151         92.465      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.465  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.465
SineDDS_INST.r_nco[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[0]     0.540       92.494
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.634
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.774
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.886
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.055
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.465
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.605
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.746
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      92.886
SineDDS_INST.r_nco[27]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[27]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      8.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.465

    Number of logic level(s):                32
    Starting point:                          SineDDS_INST.r_fcw[0] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]               SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           20        
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_0                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.711       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.223       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.539       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         8.046       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.151 is 5.004(61.4%) logic and 3.147(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        94 uses
SB_DFF          11 uses
SB_DFFE         48 uses
SB_DFFER        82 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         212 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   186 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 93
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 106
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 212 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 212 = 212 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 12:59:23 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[0]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	212
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	271
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	101
        LUT, DFF and CARRY	:	85
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	280/1280
    PLBs                        :	42/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.5 (sec)

Final Design Statistics
    Number of LUTs      	:	271
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	280/1280
    PLBs                        :	85/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 80.73 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 154.07 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1098
used logic cells: 280
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1098
used logic cells: 280
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_9_5/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_9_5/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 402 
I1212: Iteration  1 :   118 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_9_5/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_9_5/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "FunctionGen_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 358 seconds
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
FunctionGen_Implmnt: newer file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf detected. Need to run "Import P&R Input Files"
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 14:19:25 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:19:25 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:19:25 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:19:25 2017

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_multi_srs_gen.srr"
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":211:4:211:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 14:19:27 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":36:35:36:37|Found counter in view:work.FunctionGen(behave) inst dds_clk_counter[5:0]
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":184:4:184:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[22] because it is equivalent to instance SineDDS_INST.r_fcw[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[16] because it is equivalent to instance SineDDS_INST.r_fcw[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[15] because it is equivalent to instance SineDDS_INST.r_fcw[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[8] because it is equivalent to instance SineDDS_INST.r_fcw[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":199:4:199:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 240 /       186
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_103.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":232:16:232:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_18_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 206 clock pin(s) of sequential element(s)
0 instances converted, 206 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       106        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       93         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 14:19:30 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       122.7 MHz     100.617       8.151         92.465      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.465  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.465
SineDDS_INST.r_nco[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[0]     0.540       92.494
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.634
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.774
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.886
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.055
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.465
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.605
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.746
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      92.886
SineDDS_INST.r_nco[27]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[27]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      8.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.465

    Number of logic level(s):                32
    Starting point:                          SineDDS_INST.r_fcw[0] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]               SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           20        
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_0                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.711       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.223       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.539       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         8.046       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.151 is 5.004(61.4%) logic and 3.147(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        94 uses
SB_DFF          11 uses
SB_DFFE         48 uses
SB_DFFER        82 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         212 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   186 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 93
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 106
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 212 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 212 = 212 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 14:19:30 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[0]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	212
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	271
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	101
        LUT, DFF and CARRY	:	85
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	280/1280
    PLBs                        :	42/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.0 (sec)

Final Design Statistics
    Number of LUTs      	:	271
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	280/1280
    PLBs                        :	85/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 80.73 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 154.07 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1098
used logic cells: 280
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1098
used logic cells: 280
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_9_5/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_9_5/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 402 
I1212: Iteration  1 :   118 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_9_5/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_9_5/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 14:38:37 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:38:38 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:38:38 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:38:39 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:38:40 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":211:4:211:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 14:38:41 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":184:4:184:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[24] because it is equivalent to instance SineDDS_INST.r_fcw[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[22] because it is equivalent to instance SineDDS_INST.r_fcw[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[20] because it is equivalent to instance SineDDS_INST.r_fcw[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[18] because it is equivalent to instance SineDDS_INST.r_fcw[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":199:4:199:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 239 /       184
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_108.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":232:16:232:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_58_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 204 clock pin(s) of sequential element(s)
0 instances converted, 204 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       104        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       93         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 14:38:45 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       122.7 MHz     100.617       8.151         92.465      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.465  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[2]     0.540       92.465
SineDDS_INST.r_nco[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[0]     0.540       92.494
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.605
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.774
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.886
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.055
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.465
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.605
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.746
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      92.886
SineDDS_INST.r_nco[27]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[27]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      8.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.465

    Number of logic level(s):                32
    Starting point:                          SineDDS_INST.r_fcw[0] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]               SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[2]                            Net          -        -       0.834     -           30        
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_0                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.711       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.223       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.539       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         8.046       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.151 is 5.004(61.4%) logic and 3.147(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        89 uses
SB_DFF          9 uses
SB_DFFE         48 uses
SB_DFFER        82 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         210 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   184 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 93
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 104
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 210 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 210 = 210 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 57MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 14:38:45 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[0]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	210
    Number of DFFs      	:	184
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	269
    Number of DFFs      	:	184
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	80
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	278/1280
    PLBs                        :	42/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.8 (sec)

Final Design Statistics
    Number of LUTs      	:	269
    Number of DFFs      	:	184
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	278/1280
    PLBs                        :	80/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 83.26 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 141.93 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1172
used logic cells: 278
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1172
used logic cells: 278
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_8_4/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_8_4/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 391 
I1212: Iteration  1 :   133 unrouted : 1 seconds
I1212: Iteration  2 :    13 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_8_4/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_8_4/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 14:43:30 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:43:31 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:43:31 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:43:31 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:43:33 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":211:4:211:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 14:43:34 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":36:35:36:37|Found counter in view:work.FunctionGen(behave) inst dds_clk_counter[5:0]
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":184:4:184:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[23] because it is equivalent to instance SineDDS_INST.r_fcw[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[22] because it is equivalent to instance SineDDS_INST.r_fcw[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[21] because it is equivalent to instance SineDDS_INST.r_fcw[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[19] because it is equivalent to instance SineDDS_INST.r_fcw[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":199:4:199:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing sequential instance SineDDS_INST.r_nco[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 238 /       185
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_119.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":232:16:232:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_18_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 205 clock pin(s) of sequential element(s)
0 instances converted, 205 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       105        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       93         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 14:43:37 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       124.8 MHz     100.617       8.011         92.605      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.605  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]                           FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.605
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.634
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.774
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.914
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.055
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[4]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[4]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.605
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.746
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.886
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[5]     wr_ptr[5]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      7.906
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.605

    Number of logic level(s):                31
    Starting point:                          SineDDS_INST.r_fcw[10] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]              SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           32        
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.083       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.399       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         7.906       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.011 is 4.878(60.9%) logic and 3.133(39.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        93 uses
SB_DFF          11 uses
SB_DFFE         48 uses
SB_DFFER        81 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         211 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   185 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 93
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 105
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 211 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 211 = 211 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 14:43:38 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[10]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	211
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.4 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	270
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	101
        LUT, DFF and CARRY	:	84
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	279/1280
    PLBs                        :	42/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 33.6 (sec)

Final Design Statistics
    Number of LUTs      	:	270
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	279/1280
    PLBs                        :	83/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 85.23 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 157.13 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1064
used logic cells: 279
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1064
used logic cells: 279
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_9_3/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_9_3/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 399 
I1212: Iteration  1 :   139 unrouted : 1 seconds
I1212: Iteration  2 :    19 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_9_3/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_9_3/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 14:50:32 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:50:32 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:50:33 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:50:33 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:50:34 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":211:4:211:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 14:50:35 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":36:35:36:37|Found counter in view:work.FunctionGen(behave) inst dds_clk_counter[5:0]
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":184:4:184:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[27] because it is equivalent to instance SineDDS_INST.r_fcw[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[21] because it is equivalent to instance SineDDS_INST.r_fcw[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[20] because it is equivalent to instance SineDDS_INST.r_fcw[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[16] because it is equivalent to instance SineDDS_INST.r_fcw[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":199:4:199:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 240 /       186
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_101.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":232:16:232:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_18_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 206 clock pin(s) of sequential element(s)
0 instances converted, 206 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       106        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       93         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 14:50:38 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       122.7 MHz     100.617       8.151         92.465      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.465  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[3]     0.540       92.465
SineDDS_INST.r_nco[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[0]     0.540       92.494
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.605
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.746
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.914
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.026
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.465
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.605
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.746
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      92.886
SineDDS_INST.r_nco[27]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[27]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      8.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.465

    Number of logic level(s):                32
    Starting point:                          SineDDS_INST.r_fcw[0] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]               SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[3]                            Net          -        -       0.834     -           24        
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_0                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.711       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.223       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.539       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         8.046       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.151 is 5.004(61.4%) logic and 3.147(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        94 uses
SB_DFF          11 uses
SB_DFFE         48 uses
SB_DFFER        82 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         212 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   186 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 93
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 106
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 212 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 212 = 212 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 14:50:39 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[0]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	212
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	271
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	101
        LUT, DFF and CARRY	:	85
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	280/1280
    PLBs                        :	42/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.6 (sec)

Final Design Statistics
    Number of LUTs      	:	271
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	280/1280
    PLBs                        :	78/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 86.85 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 144.51 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1133
used logic cells: 280
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1133
used logic cells: 280
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_9_8_3/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_9_8_3/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 400 
I1212: Iteration  1 :   118 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_9_8_3/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_9_8_3/lcout" to break the combinatorial loop
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 14:56:48 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:56:49 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:56:49 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:56:49 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 14:56:50 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":211:4:211:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 14:56:51 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":36:35:36:37|Found counter in view:work.FunctionGen(behave) inst dds_clk_counter[5:0]
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":184:4:184:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[23] because it is equivalent to instance SineDDS_INST.r_fcw[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[22] because it is equivalent to instance SineDDS_INST.r_fcw[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[20] because it is equivalent to instance SineDDS_INST.r_fcw[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[18] because it is equivalent to instance SineDDS_INST.r_fcw[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":199:4:199:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 240 /       186
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_100.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":232:16:232:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_18_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 206 clock pin(s) of sequential element(s)
0 instances converted, 206 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       106        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       93         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 14:56:54 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       121.7 MHz     100.617       8.214         92.402      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.402  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[2]     0.540       92.402
SineDDS_INST.r_nco[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[0]     0.540       92.431
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.542
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.711
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.851
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       92.992
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.402
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.605
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.746
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      92.886
SineDDS_INST.r_nco[27]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[27]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      8.109
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.402

    Number of logic level(s):                32
    Starting point:                          SineDDS_INST.r_fcw[0] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]               SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[2]                            Net          -        -       0.834     -           33        
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_0                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.711       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I2       In      -         6.223       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.379     6.602       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         8.109       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.214 is 5.067(61.7%) logic and 3.147(38.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        94 uses
SB_DFF          11 uses
SB_DFFE         48 uses
SB_DFFER        82 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         212 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   186 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 93
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 106
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 212 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 212 = 212 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 139MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue Aug 29 14:56:55 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[0]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	212
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	271
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	101
        LUT, DFF and CARRY	:	85
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	280/1280
    PLBs                        :	42/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.4 (sec)

Final Design Statistics
    Number of LUTs      	:	271
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	280/1280
    PLBs                        :	87/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 86.85 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 144.51 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1090
used logic cells: 280
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1090
used logic cells: 280
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_7_4/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_7_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 401 
I1212: Iteration  1 :   133 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_7_4/in2" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_7_4/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 15:01:49 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:01:50 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:01:50 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:01:50 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:01:52 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":211:4:211:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 15:01:53 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":36:35:36:37|Found counter in view:work.FunctionGen(behave) inst dds_clk_counter[5:0]
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":184:4:184:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[21] because it is equivalent to instance SineDDS_INST.r_fcw[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[19] because it is equivalent to instance SineDDS_INST.r_fcw[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[16] because it is equivalent to instance SineDDS_INST.r_fcw[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[15] because it is equivalent to instance SineDDS_INST.r_fcw[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":199:4:199:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 240 /       186
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_100.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":232:16:232:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_18_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 206 clock pin(s) of sequential element(s)
0 instances converted, 206 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       106        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       93         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 15:01:56 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       122.7 MHz     100.617       8.151         92.465      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.465  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.465
SineDDS_INST.r_nco[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[0]     0.540       92.494
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.634
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.746
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.914
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.026
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.465
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.605
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.746
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      92.886
SineDDS_INST.r_nco[27]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[27]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      8.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.465

    Number of logic level(s):                32
    Starting point:                          SineDDS_INST.r_fcw[0] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]               SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           26        
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_0                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.711       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.223       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.539       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         8.046       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.151 is 5.004(61.4%) logic and 3.147(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        94 uses
SB_DFF          11 uses
SB_DFFE         48 uses
SB_DFFER        82 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         212 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   186 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 93
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 106
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 212 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 212 = 212 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 15:01:56 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[0]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	212
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	271
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	101
        LUT, DFF and CARRY	:	85
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	280/1280
    PLBs                        :	42/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 35.4 (sec)

Final Design Statistics
    Number of LUTs      	:	271
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	94
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	280/1280
    PLBs                        :	76/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 80.09 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 154.07 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1094
used logic cells: 280
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1094
used logic cells: 280
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_10_4/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_10_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 399 
I1212: Iteration  1 :   132 unrouted : 1 seconds
I1212: Iteration  2 :    18 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_10_4/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_10_4/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 15:10:45 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:10:46 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:10:46 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:10:46 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:10:48 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":211:4:211:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 15:10:49 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":36:35:36:37|Found counter in view:work.FunctionGen(behave) inst dds_clk_counter[4:0]
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":184:4:184:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[21] because it is equivalent to instance SineDDS_INST.r_fcw[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[19] because it is equivalent to instance SineDDS_INST.r_fcw[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[16] because it is equivalent to instance SineDDS_INST.r_fcw[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[15] because it is equivalent to instance SineDDS_INST.r_fcw[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":199:4:199:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 239 /       185
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_100.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":232:16:232:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_18_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 205 clock pin(s) of sequential element(s)
0 instances converted, 205 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       105        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       93         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 15:10:52 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       122.7 MHz     100.617       8.151         92.465      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.465  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.465
SineDDS_INST.r_nco[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[0]     0.540       92.494
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.634
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.746
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.914
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.026
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.465
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.605
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.746
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      92.886
SineDDS_INST.r_nco[27]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[27]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      8.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.465

    Number of logic level(s):                32
    Starting point:                          SineDDS_INST.r_fcw[0] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]               SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           26        
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_0                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.711       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.223       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.539       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         8.046       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.151 is 5.004(61.4%) logic and 3.147(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        93 uses
SB_DFF          10 uses
SB_DFFE         48 uses
SB_DFFER        82 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         211 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   185 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 93
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 105
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 211 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 211 = 211 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 15:10:53 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[0]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	211
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	270
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	101
        LUT, DFF and CARRY	:	84
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	279/1280
    PLBs                        :	42/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.5 (sec)

Final Design Statistics
    Number of LUTs      	:	270
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	279/1280
    PLBs                        :	79/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 80.09 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 154.07 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 39.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1116
used logic cells: 279
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1116
used logic cells: 279
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_10_4/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_10_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 398 
I1212: Iteration  1 :   123 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_10_4/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_8_10_4/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 15:14:44 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@E: CD614 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":55:66:55:69|separator required between number and identifier
1 error parsing file C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 15:14:45 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 15:14:45 2017

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 15:17:30 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:17:30 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:17:31 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:17:31 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 15:17:32 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":211:4:211:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 15:17:33 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":184:4:184:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[18] because it is equivalent to instance SineDDS_INST.r_fcw[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[16] because it is equivalent to instance SineDDS_INST.r_fcw[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[13] because it is equivalent to instance SineDDS_INST.r_fcw[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[12] because it is equivalent to instance SineDDS_INST.r_fcw[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":199:4:199:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 238 /       183
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_105.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":232:16:232:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_55_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 203 clock pin(s) of sequential element(s)
0 instances converted, 203 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       103        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       93         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 15:17:36 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       122.7 MHz     100.617       8.151         92.465      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.465  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[2]     0.540       92.465
SineDDS_INST.r_nco[0]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[0]     0.540       92.494
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.605
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.774
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.914
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.026
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.465
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.605
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.746
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      92.886
SineDDS_INST.r_nco[27]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[27]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      8.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.465

    Number of logic level(s):                32
    Starting point:                          SineDDS_INST.r_fcw[0] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]               SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[2]                            Net          -        -       0.834     -           22        
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_0                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.711       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.223       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.539       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         8.046       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.151 is 5.004(61.4%) logic and 3.147(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        89 uses
SB_DFF          8 uses
SB_DFFE         48 uses
SB_DFFER        82 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         209 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   183 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 93
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 103
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 209 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 209 = 209 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 57MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 15:17:37 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[0]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	209
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	103
        LUT, DFF and CARRY	:	80
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	277/1280
    PLBs                        :	42/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.5 (sec)

Final Design Statistics
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	277/1280
    PLBs                        :	84/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 85.03 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 154.07 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1191
used logic cells: 277
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1191
used logic cells: 277
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_9_2/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_9_2/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 394 
I1212: Iteration  1 :   142 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_9_2/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_9_2/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 17:33:01 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:33:04 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:33:05 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:33:05 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:33:07 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":211:4:211:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Aug 29 17:33:10 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":36:35:36:37|Found counter in view:work.FunctionGen(behave) inst dds_clk_counter[5:0]
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":184:4:184:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[19] because it is equivalent to instance SineDDS_INST.r_fcw[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[17] because it is equivalent to instance SineDDS_INST.r_fcw[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[14] because it is equivalent to instance SineDDS_INST.r_fcw[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[13] because it is equivalent to instance SineDDS_INST.r_fcw[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":199:4:199:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing sequential instance SineDDS_INST.r_nco[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 238 /       185
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_129.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":232:16:232:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_18_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 205 clock pin(s) of sequential element(s)
0 instances converted, 205 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       105        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       93         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 17:33:17 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       124.8 MHz     100.617       8.011         92.605      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.605  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]                           FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.605
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.634
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.746
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.914
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.055
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[4]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[4]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.605
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.746
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.886
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[5]     wr_ptr[5]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      7.906
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.605

    Number of logic level(s):                31
    Starting point:                          SineDDS_INST.r_fcw[10] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]              SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           22        
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.083       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.399       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         7.906       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.011 is 4.878(60.9%) logic and 3.133(39.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        93 uses
SB_DFF          11 uses
SB_DFFE         48 uses
SB_DFFER        81 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         211 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   185 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 93
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 105
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 211 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 211 = 211 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 139MB)

Process took 0h:00m:06s realtime, 0h:00m:02s cputime
# Tue Aug 29 17:33:17 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 28 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[10]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	211
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	270
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	101
        LUT, DFF and CARRY	:	84
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	279/1280
    PLBs                        :	42/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 35.0 (sec)

Final Design Statistics
    Number of LUTs      	:	270
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	279/1280
    PLBs                        :	85/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 77.25 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 146.94 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1114
used logic cells: 279
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1114
used logic cells: 279
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_13_4/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_13_4/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 400 
I1212: Iteration  1 :   120 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_13_4/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_13_4/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 17:55:56 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@E: CD242 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":244:1:244:3|Expecting ;
1 error parsing file C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 17:55:56 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 17:55:56 2017

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 17:56:11 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":34:11:34:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":53:11:53:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":58:8:58:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:56:12 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:56:12 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:56:12 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:56:14 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":212:4:212:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
FunctionGen|test_dds_clk_derived_clock        9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 17:56:15 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":37:35:37:37|Found counter in view:work.FunctionGen(behave) inst dds_clk_counter[5:0]
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":185:4:185:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[19] because it is equivalent to instance SineDDS_INST.r_fcw[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[17] because it is equivalent to instance SineDDS_INST.r_fcw[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[14] because it is equivalent to instance SineDDS_INST.r_fcw[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[13] because it is equivalent to instance SineDDS_INST.r_fcw[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":200:4:200:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing sequential instance SineDDS_INST.r_nco[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 240 /       185
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":127:8:127:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":127:8:127:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_129.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":233:16:233:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_18_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 205 clock pin(s) of sequential element(s)
0 instances converted, 205 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       104        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       94         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|test_dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 17:56:19 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       124.8 MHz     100.617       8.011         92.605      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
FunctionGen|test_dds_clk_derived_clock        9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.605  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|test_dds_clk_derived_clock     |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]                           FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.605
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.634
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.746
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.914
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.055
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[4]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[4]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.605
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.746
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.886
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[5]     wr_ptr[5]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      7.906
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.605

    Number of logic level(s):                31
    Starting point:                          SineDDS_INST.r_fcw[10] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]              SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           22        
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.083       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.399       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         7.906       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.011 is 4.878(60.9%) logic and 3.133(39.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        93 uses
SB_DFF          11 uses
SB_DFFE         48 uses
SB_DFFER        81 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         211 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   185 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 94
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 104
   FunctionGen|test_dds_clk_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 211 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 211 = 211 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 57MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 17:56:19 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[10]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 0 (sec)
edif parser succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 17:58:45 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":34:11:34:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":53:11:53:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":58:8:58:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:58:45 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:58:45 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:58:45 2017

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen_XXXXXOLD.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen_XXXXXOLD.edf...
Error: Module module_fifo_regs_with_flags_work_functiongen_behave_0 is not a valid primitive. Please check!
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 17:59:41 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":34:11:34:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":53:11:53:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":58:8:58:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:59:41 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:59:41 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 17:59:41 2017

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 18:00:04 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":34:11:34:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":53:11:53:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":58:8:58:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:00:04 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:00:04 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:00:04 2017

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 18:00:24 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":34:11:34:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":53:11:53:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":58:8:58:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:00:25 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:00:25 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:00:25 2017

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "FunctionGen_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 22 seconds
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[10]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	211
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	270
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	101
        LUT, DFF and CARRY	:	84
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	279/1280
    PLBs                        :	42/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	6/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 33.0 (sec)

Final Design Statistics
    Number of LUTs      	:	270
    Number of DFFs      	:	185
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	279/1280
    PLBs                        :	83/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	6/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 86.85 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 155.94 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|test_dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1121
used logic cells: 279
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1121
used logic cells: 279
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_6_3/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_6_3/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 399 
I1212: Iteration  1 :   121 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "test_dds_clk_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_6_3/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_7_6_3/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 18:06:47 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":34:11:34:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":53:11:53:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":58:8:58:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":185:4:185:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:06:48 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:06:49 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:06:49 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:06:50 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":212:4:212:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
FunctionGen|test_dds_clk_derived_clock        9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 18:06:51 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":185:4:185:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[19] because it is equivalent to instance SineDDS_INST.r_fcw[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[17] because it is equivalent to instance SineDDS_INST.r_fcw[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[14] because it is equivalent to instance SineDDS_INST.r_fcw[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[13] because it is equivalent to instance SineDDS_INST.r_fcw[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":200:4:200:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing sequential instance SineDDS_INST.r_nco[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 239 /       183
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":127:8:127:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":127:8:127:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_137.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":233:16:233:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_58_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 203 clock pin(s) of sequential element(s)
0 instances converted, 203 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       102        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       94         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|test_dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 18:06:55 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       124.8 MHz     100.617       8.011         92.605      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
FunctionGen|test_dds_clk_derived_clock        9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.605  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|test_dds_clk_derived_clock     |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]                           FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.605
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.634
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.746
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.914
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.055
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[4]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[4]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.605
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.746
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.886
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[5]     wr_ptr[5]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      7.906
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.605

    Number of logic level(s):                31
    Starting point:                          SineDDS_INST.r_fcw[10] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]              SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           22        
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.083       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.399       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         7.906       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.011 is 4.878(60.9%) logic and 3.133(39.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        88 uses
SB_DFF          9 uses
SB_DFFE         48 uses
SB_DFFER        81 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         209 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   183 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 94
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 102
   FunctionGen|test_dds_clk_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 209 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 209 = 209 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 57MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Aug 29 18:06:55 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[10]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	209
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	79
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	277/1280
    PLBs                        :	41/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	6/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.9 (sec)

Final Design Statistics
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	277/1280
    PLBs                        :	78/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	6/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 86.85 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 157.13 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|test_dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 39.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1105
used logic cells: 277
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1105
used logic cells: 277
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_8_4/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_8_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 391 
I1212: Iteration  1 :   121 unrouted : 0 seconds
I1212: Iteration  2 :    14 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "test_dds_clk_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_8_4/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_5_8_4/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 18:17:09 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:17:10 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:17:10 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:17:10 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:17:11 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":211:4:211:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 18:17:12 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":184:4:184:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[19] because it is equivalent to instance SineDDS_INST.r_fcw[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[17] because it is equivalent to instance SineDDS_INST.r_fcw[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[14] because it is equivalent to instance SineDDS_INST.r_fcw[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[13] because it is equivalent to instance SineDDS_INST.r_fcw[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":199:4:199:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing sequential instance SineDDS_INST.r_nco[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 237 /       183
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":126:8:126:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_137.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":232:16:232:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_58_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 203 clock pin(s) of sequential element(s)
0 instances converted, 203 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       102        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       94         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 18:17:16 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       124.8 MHz     100.617       8.011         92.605      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.605  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]                           FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.605
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.634
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.746
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.914
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.055
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[4]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[4]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.605
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.746
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.886
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[5]     wr_ptr[5]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      7.906
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.605

    Number of logic level(s):                31
    Starting point:                          SineDDS_INST.r_fcw[10] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]              SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           22        
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.083       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.399       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         7.906       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.011 is 4.878(60.9%) logic and 3.133(39.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 139MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        88 uses
SB_DFF          9 uses
SB_DFFE         48 uses
SB_DFFER        81 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         209 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   183 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 94
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 102
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 209 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 209 = 209 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 57MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 18:17:16 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
Warning: pin test_dds_clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf 
parse file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[10]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	209
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	79
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	277/1280
    PLBs                        :	41/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.9 (sec)

Final Design Statistics
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	277/1280
    PLBs                        :	80/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 83.26 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 146.94 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1116
used logic cells: 277
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1116
used logic cells: 277
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 389 
I1212: Iteration  1 :   123 unrouted : 0 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 18:19:26 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:19:26 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:19:26 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:19:26 2017

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 18:19:40 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:19:40 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:19:40 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:19:40 2017

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 18:19:46 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":33:11:33:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":52:11:52:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":56:8:56:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":57:8:57:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
Post processing for work.functiongen.behave
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":184:4:184:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:19:46 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:19:47 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:19:47 2017

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "FunctionGen_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 5 seconds
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[10]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	209
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	79
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	277/1280
    PLBs                        :	41/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.9 (sec)

Final Design Statistics
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	277/1280
    PLBs                        :	80/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 83.26 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 146.94 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1116
used logic cells: 277
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "FunctionGen_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 1898 seconds
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
FunctionGen_Implmnt: newer file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Error: Module spi_slave_work_functiongen_behave_0 is not a valid primitive. Please check!
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "FunctionGen_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2220 seconds
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	223
    Number of DFFs      	:	357
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	215
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	222
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'i_sclk_in_ibuf_gb_io' is assigned to a non-GB pin '118'. Replacing it with SB_IO 'i_sclk_in_ibuf_gb_io' and SB_GB 'i_sclk_in_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "i_sclk_in_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	447
    Number of DFFs      	:	357
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	274
        LUT, DFF and CARRY	:	83
    Combinational LogicCells
        Only LUT         	:	90
        CARRY Only       	:	14
        LUT with CARRY   	:	0
    LogicCells                  :	461/1280
    PLBs                        :	66/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.2 (sec)

Final Design Statistics
    Number of LUTs      	:	447
    Number of DFFs      	:	357
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	461/1280
    PLBs                        :	100/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 75.70 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 128.75 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|i_sclk_in | Frequency: 227.09 MHz | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1627
used logic cells: 461
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1627
used logic cells: 461
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_4_7_4/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_4_7_4/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 581 
I1212: Iteration  1 :   193 unrouted : 1 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_sclk_in_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_4_7_4/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_4_7_4/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 18:59:44 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":36:11:36:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":55:11:55:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":60:8:60:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":7:7:7:15|Synthesizing work.spi_slave.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":38:17:38:18|Using sequential encoding for type t_sm_rx
@W: CD604 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":131:16:131:29|OTHERS clause is not synthesized 
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":55:11:55:20|Signal tx_sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behave
Post processing for work.functiongen.behave
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":103:8:103:9|Trying to extract state machine for register SM_RX.
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:59:44 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:59:44 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:59:44 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 18:59:45 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":253:4:253:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_slave.vhd":142:8:142:9|Removing sequential instance to_TX_Data[31:0] (in view: work.spi_slave(behave)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|i_sclk_in                         12.0 MHz      83.333        inferred                               Inferred_clkgroup_1
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_slave.vhd":76:8:76:9|Found inferred clock FunctionGen|i_sclk_in which controls 39 sequential elements including spi_slave_inst.bit_counter[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 18:59:46 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":226:4:226:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":241:4:241:5|Removing instance r_Data_to_DAC[15] because it is equivalent to instance r_Data_to_DAC[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":241:4:241:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@W: BN132 :|Removing instance SineDDS_INST.p_rom.lut_value_1_0_1_sr_rst_0 because it is equivalent to instance SineDDS_INST.p_rom.lut_value_1_0_0_sr_rst_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance SineDDS_INST.p_rom.lut_value_1_0_2_sr_rst_0 because it is equivalent to instance SineDDS_INST.p_rom.lut_value_1_0_0_sr_rst_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance SineDDS_INST.p_rom.lut_value_1_0_3_sr_rst_0 because it is equivalent to instance SineDDS_INST.p_rom.lut_value_1_0_0_sr_rst_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 253 /       357
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":168:8:168:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":168:8:168:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1016 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":18:15:18:23|SB_GB_IO inserted on the port i_sclk_in.
@N: FX1017 :|SB_GB inserted on the net N_278.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net i_ss_in_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_slave.vhd":103:8:103:9|SB_GB inserted on the net spi_rx_done.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 39 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 338 clock pin(s) of sequential element(s)
0 instances converted, 338 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance           
-------------------------------------------------------------------------------------------------------
@K:CKID0004       i_sclk_in_ibuf_gb_io     SB_GB_IO               39         spi_slave_inst.rx_complete
=======================================================================================================
========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       197        r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       134        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 139MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 141MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@W: MT420 |Found inferred clock FunctionGen|i_sclk_in with period 83.33ns. Please declare a user-defined clock on object "p:i_sclk_in"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 18:59:50 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       121.7 MHz     100.617       8.214         92.402      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|i_sclk_in                         12.0 MHz      132.5 MHz     83.333        7.545         75.788      inferred                               Inferred_clkgroup_1
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen|i_sclk_in                      FunctionGen|i_sclk_in                      |  83.333      75.788  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen|i_sclk_in                      FunctionGen_pll|PLLOUTCOREA_derived_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  50.308      47.095  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.402  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                        Arrival           
Instance                  Reference                                     Type         Pin     Net          Time        Slack 
                          Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[0]     0.540       92.402
SineDDS_INST.r_nco[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[0]     0.540       92.431
SineDDS_INST.r_fcw[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.542
SineDDS_INST.r_nco[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.571
SineDDS_INST.r_fcw[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[2]     0.540       92.683
SineDDS_INST.r_nco[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.711
SineDDS_INST.r_fcw[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[3]     0.540       92.823
SineDDS_INST.r_nco[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.851
SineDDS_INST.r_fcw[4]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[4]     0.540       92.963
SineDDS_INST.r_nco[4]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       92.992
============================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.402
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.605
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.746
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      92.886
SineDDS_INST.r_nco[27]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[27]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      8.109
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.402

    Number of logic level(s):                32
    Starting point:                          SineDDS_INST.r_fcw[0] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[0]               SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[0]                            Net          -        -       0.834     -           2         
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_0_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_0                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.711       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I2       In      -         6.223       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.379     6.602       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         8.109       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.214 is 5.067(61.7%) logic and 3.147(38.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen|i_sclk_in
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                           Arrival           
Instance                            Reference                 Type        Pin     Net                  Time        Slack 
                                    Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.bit_counter[1]       FunctionGen|i_sclk_in     SB_DFFE     Q       bit_counter[1]       0.540       75.788
spi_slave_inst.bit_counter[2]       FunctionGen|i_sclk_in     SB_DFFE     Q       bit_counter[2]       0.540       75.837
spi_slave_inst.bit_counter[3]       FunctionGen|i_sclk_in     SB_DFFE     Q       bit_counter[3]       0.540       75.858
spi_slave_inst.bit_counter[5]       FunctionGen|i_sclk_in     SB_DFF      Q       bit_counter[5]       0.540       75.921
spi_slave_inst.bit_counter[0]       FunctionGen|i_sclk_in     SB_DFF      Q       bit_counter[0]       0.540       77.517
spi_slave_inst.bit_counter[4]       FunctionGen|i_sclk_in     SB_DFFE     Q       bit_counter[4]       0.540       77.545
spi_slave_inst.r_RX_Received[0]     FunctionGen|i_sclk_in     SB_DFFE     Q       r_RX_Received[0]     0.540       80.120
spi_slave_inst.r_RX_Received[1]     FunctionGen|i_sclk_in     SB_DFFE     Q       r_RX_Received[1]     0.540       80.120
spi_slave_inst.r_RX_Received[2]     FunctionGen|i_sclk_in     SB_DFFE     Q       r_RX_Received[2]     0.540       80.120
spi_slave_inst.r_RX_Received[3]     FunctionGen|i_sclk_in     SB_DFFE     Q       r_RX_Received[3]     0.540       80.120
=========================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                             Required           
Instance                            Reference                 Type        Pin     Net                    Time         Slack 
                                    Clock                                                                                   
----------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.bit_counter[5]       FunctionGen|i_sclk_in     SB_DFF      D       bit_counter_2          83.228       75.788
spi_slave_inst.rx_complete          FunctionGen|i_sclk_in     SB_DFF      D       rx_complete_0          83.228       77.447
spi_slave_inst.bit_counter[0]       FunctionGen|i_sclk_in     SB_DFF      D       bit_counter_1          83.228       77.475
spi_slave_inst.bit_counter[4]       FunctionGen|i_sclk_in     SB_DFFE     D       bit_counter_RNO[4]     83.228       79.108
spi_slave_inst.bit_counter[1]       FunctionGen|i_sclk_in     SB_DFFE     D       bit_counter_RNO[1]     83.228       79.182
spi_slave_inst.bit_counter[2]       FunctionGen|i_sclk_in     SB_DFFE     D       bit_counter_RNO[2]     83.228       79.182
spi_slave_inst.bit_counter[3]       FunctionGen|i_sclk_in     SB_DFFE     D       bit_counter_RNO[3]     83.228       79.182
spi_slave_inst.r_RX_Received[1]     FunctionGen|i_sclk_in     SB_DFFE     D       r_RX_Received[0]       83.228       80.120
spi_slave_inst.r_RX_Received[2]     FunctionGen|i_sclk_in     SB_DFFE     D       r_RX_Received[1]       83.228       80.120
spi_slave_inst.r_RX_Received[3]     FunctionGen|i_sclk_in     SB_DFFE     D       r_RX_Received[2]       83.228       80.120
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 75.788

    Number of logic level(s):                3
    Starting point:                          spi_slave_inst.bit_counter[1] / Q
    Ending point:                            spi_slave_inst.bit_counter[5] / D
    The start point is clocked by            FunctionGen|i_sclk_in [rising] on pin C
    The end   point is clocked by            FunctionGen|i_sclk_in [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
spi_slave_inst.bit_counter[1]              SB_DFFE     Q        Out     0.540     0.540       -         
bit_counter[1]                             Net         -        -       1.599     -           3         
spi_slave_inst.bit_counter_RNI7E3U1[5]     SB_LUT4     I0       In      -         2.139       -         
spi_slave_inst.bit_counter_RNI7E3U1[5]     SB_LUT4     O        Out     0.449     2.588       -         
un3_i_ss_3                                 Net         -        -       1.371     -           2         
spi_slave_inst.bit_counter_RNI2CLV2[0]     SB_LUT4     I3       In      -         3.959       -         
spi_slave_inst.bit_counter_RNI2CLV2[0]     SB_LUT4     O        Out     0.316     4.274       -         
rx_complete_0                              Net         -        -       1.371     -           2         
spi_slave_inst.bit_counter_RNO[5]          SB_LUT4     I3       In      -         5.645       -         
spi_slave_inst.bit_counter_RNO[5]          SB_LUT4     O        Out     0.287     5.933       -         
bit_counter_2                              Net         -        -       1.507     -           1         
spi_slave_inst.bit_counter[5]              SB_DFF      D        In      -         7.440       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 141MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             8 uses
SB_CARRY        93 uses
SB_DFF          19 uses
SB_DFFE         180 uses
SB_DFFER        113 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             8 uses
SB_LUT4         223 uses

I/O ports: 8
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   357 (27%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen|i_sclk_in: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 197
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 134
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 223 (17%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 223 = 223 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 57MB peak: 141MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 18:59:50 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	223
    Number of DFFs      	:	357
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	215
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	222
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'i_sclk_in_ibuf_gb_io' is assigned to a non-GB pin '118'. Replacing it with SB_IO 'i_sclk_in_ibuf_gb_io' and SB_GB 'i_sclk_in_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "i_sclk_in_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_172/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	447
    Number of DFFs      	:	357
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	274
        LUT, DFF and CARRY	:	83
    Combinational LogicCells
        Only LUT         	:	90
        CARRY Only       	:	14
        LUT with CARRY   	:	0
    LogicCells                  :	461/1280
    PLBs                        :	66/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.6 (sec)

Final Design Statistics
    Number of LUTs      	:	447
    Number of DFFs      	:	357
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	461/1280
    PLBs                        :	100/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 75.70 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 128.75 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|i_sclk_in | Frequency: 227.09 MHz | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1627
used logic cells: 461
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1627
used logic cells: 461
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_4_7_4/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_4_7_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 581 
I1212: Iteration  1 :   193 unrouted : 1 seconds
I1212: Iteration  2 :    15 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "i_sclk_in_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_4_7_4/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_4_7_4/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 19:40:48 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":36:11:36:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":55:11:55:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":59:8:59:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":60:8:60:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":7:7:7:15|Synthesizing work.spi_slave.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":38:17:38:18|Using sequential encoding for type t_sm_rx
@W: CD604 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":131:16:131:29|OTHERS clause is not synthesized 
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":55:11:55:20|Signal tx_sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behave
Post processing for work.functiongen.behave
@W: CL168 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":151:8:151:21|Pruning instance spi_slave_inst -- not in use ... 
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":103:8:103:9|Trying to extract state machine for register SM_RX.
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":18:15:18:23|Input i_sclk_in is unused.
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":19:15:19:23|Input i_mosi_in is unused.
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":20:15:20:21|Input i_ss_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 19:40:49 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 19:40:49 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 19:40:50 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 19:40:51 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":253:4:253:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 19:40:52 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":226:4:226:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[19] because it is equivalent to instance SineDDS_INST.r_fcw[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[17] because it is equivalent to instance SineDDS_INST.r_fcw[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[14] because it is equivalent to instance SineDDS_INST.r_fcw[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[13] because it is equivalent to instance SineDDS_INST.r_fcw[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":241:4:241:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing sequential instance SineDDS_INST.r_nco[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 237 /       183
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":168:8:168:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":168:8:168:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_137.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":283:16:283:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_58_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 203 clock pin(s) of sequential element(s)
0 instances converted, 203 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       102        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       94         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 140MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 19:40:55 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       124.8 MHz     100.617       8.011         92.605      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.605  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]                           FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.605
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.634
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.746
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.914
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.055
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[4]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[4]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.605
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.746
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.886
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[5]     wr_ptr[5]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      7.906
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.605

    Number of logic level(s):                31
    Starting point:                          SineDDS_INST.r_fcw[10] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]              SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           22        
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.083       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.399       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         7.906       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.011 is 4.878(60.9%) logic and 3.133(39.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 140MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        88 uses
SB_DFF          9 uses
SB_DFFE         48 uses
SB_DFFER        81 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         209 uses

I/O ports: 8
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   183 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 94
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 102
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 209 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 209 = 209 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 57MB peak: 140MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue Aug 29 19:40:55 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[10]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	209
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_mosi_in, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_sclk_in, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_ss_in, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	79
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	277/1280
    PLBs                        :	41/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.7 (sec)

Final Design Statistics
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	277/1280
    PLBs                        :	80/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 83.26 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 146.94 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1116
used logic cells: 277
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1116
used logic cells: 277
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 389 
I1212: Iteration  1 :   126 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/lcout" to break the combinatorial loop
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FunctionGen_syn.prj" -log "FunctionGen_Implmnt/FunctionGen.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FunctionGen_Implmnt/FunctionGen.srr
#Build: Synplify Pro K-2015.09L, Build 119R, Dec  9 2015
#install: C:\lscc\iCEcube2.2016.02\synpbase
#OS: Windows 8 6.2
#Hostname: CHRIS-PC

# Tue Aug 29 20:01:42 2017

#Implementation: FunctionGen_Implmnt

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Top entity is set to FunctionGen.
File C:\lscc\iCEcube2.2016.02\synpbase\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd changed - recompiling
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":5:7:5:17|Synthesizing work.functiongen.behave.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":36:11:36:22|Signal dac_cmd_bits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":55:11:55:22|Signal w_sync_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":59:8:59:12|Signal w_fcw is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":60:8:60:20|Signal w_start_phase is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":6:7:6:16|Synthesizing work.spi_master.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":39:30:39:31|Using sequential encoding for type spi_controller_state
Post processing for work.spi_master.behave
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":7:7:7:14|Synthesizing work.dds_sine.rtl.
Post processing for work.dds_sine.rtl
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":6:7:6:16|Synthesizing work.async_fifo.behave.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":5:7:5:24|Synthesizing work.true_dual_port_ram.behave.
Post processing for work.true_dual_port_ram.behave
@N: CL134 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found RAM mem, depth=2048, width=16
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\grey_counter.vhd":5:7:5:18|Synthesizing work.gray_counter.behave.
Post processing for work.gray_counter.behave
Post processing for work.async_fifo.behave
@W: CL117 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\Async_FIFO.vhd":68:4:68:5|Latch generated from process for signal quadrant_status; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":4:7:4:21|Synthesizing work.functiongen_pll.behavior.
@W: CD280 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":16:10:16:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
Post processing for work.functiongen_pll.behavior
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input extfeedback of instance FunctionGen_pll_inst is floating
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 0 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 1 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 2 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 3 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 4 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 5 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 6 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Bit 7 of input dynamicdelay of instance FunctionGen_pll_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input latchinputvalue of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sdi of instance FunctionGen_pll_inst is floating
@W: CL167 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\FunctionGen_pll.vhd":61:0:61:19|Input sclk of instance FunctionGen_pll_inst is floating
@N: CD630 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":7:7:7:15|Synthesizing work.spi_slave.behave.
@N: CD233 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":38:17:38:18|Using sequential encoding for type t_sm_rx
@W: CD604 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":131:16:131:29|OTHERS clause is not synthesized 
@W: CD638 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":55:11:55:20|Signal tx_sending is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_slave.behave
Post processing for work.functiongen.behave
@W: CL168 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":151:8:151:21|Pruning instance spi_slave_inst -- not in use ... 
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\SPI_Slave.vhd":103:8:103:9|Trying to extract state machine for register SM_RX.
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\true_dual_port_ram.vhd":19:5:19:8|Input b_rd is unused.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Register bit lut_value(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":68:85:68:85|Pruning register bit 11 of lut_value(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Register bit o_sine(11) is always 0.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\DDS_sine.vhd":101:3:101:4|Pruning register bit 11 of o_sine(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Optimizing register bit clock_counter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":64:8:64:9|Pruning register bit 1 of clock_counter(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\vhdl files\SPI_Master.vhd":55:8:55:9|Trying to extract state machine for register st_current.
Extracted state machine for register st_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(12) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(13) is always 1.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(14) is always 0.
@N: CL189 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Register bit fifo_wr_data(15) is always 0.
@W: CL279 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":226:4:226:5|Pruning register bits 15 to 12 of fifo_wr_data(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":18:15:18:23|Input i_sclk_in is unused.
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":19:15:19:23|Input i_mosi_in is unused.
@N: CL159 :"C:\Users\chris\OneDrive\HW_Projects\FuncGen\VHDL Files\Top.vhd":20:15:20:21|Input i_ss_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 20:01:43 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 20:01:44 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 20:01:44 2017

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 29 20:01:46 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt 
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":253:4:253:5|Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

@W: MT531 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":68:4:68:5|Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 20:01:48 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":59:18:59:52|Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":226:4:226:5|Removing sequential instance fifo_wr_data[11] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[14] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":46:4:46:5|Sequential instance async_fifo_inst.tdp_ram_inst.b_dout[15] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|No read/write conflict check. Possible simulation mismatch!
@N: FX702 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\true_dual_port_ram.vhd":30:8:30:10|Found startup values on RAM instance tdp_ram_inst.mem[13:0]
@W: BN132 :|Removing instance mem_0_1_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_2_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_3_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_4_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_5_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance mem_0_6_wclke because it is equivalent to instance mem_0_0_wclke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd":48:29:48:41|Found 11 bit by 11 bit '==' comparator, 'check_equal_addr'
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_1(behave) inst count[10:0]
@N:"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\grey_counter.vhd":24:8:24:9|Found counter in view:work.gray_counter_0(behave) inst count[10:0]
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[19] because it is equivalent to instance SineDDS_INST.r_fcw[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[17] because it is equivalent to instance SineDDS_INST.r_fcw[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[14] because it is equivalent to instance SineDDS_INST.r_fcw[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing instance SineDDS_INST.r_fcw[13] because it is equivalent to instance SineDDS_INST.r_fcw[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\spi_master.vhd":36:39:36:41|Register bit Bit_Index[31] is always 0, optimizing ...

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":241:4:241:5|Removing sequential instance r_Data_to_DAC[14] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_00 = 71B1B1B1C6C6C6C6C6C6C5B1B1B1B16C6C6C1B1B16C6C1B1BC6C6B1B06C6B1B0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_01 = 887721D8B721D8761CB62D861CB61871CB2CB2CB2C7186DB2C61B2C6DB1B6C6C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_02 = 4E39E79279E78D349E378D2348DE27788DD2227777888888888888B7776221DD
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_03 = FFFFFFFFFFAA5500FEA503E943E943E50E90E93E4F93E4E4F939393924E4E393
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_04 = 1B2C6C61B1B1B1BC6C6F1BC6F1AC1AC16F05AF05AF016AFC0156ABFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_05 = DD2227777888888888888B7776221DC8B762DC8721CB72D871CB6DB61B6DB2C7
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_06 = E4E7939E4E3924E39E4934E38E38E38D349278D249E278D2749D23789D237489
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_07 = 393A4E4393A4E4F9390E4E539390E4E4E5393939394E4E4E4E4E4E4D39393934
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_08 = 24E4E4E493939393939390E4E4E4E4F939394E4E439394E4E9393E4E5393E4E4
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_09 = DD227489D2748D2349E278D249E34D249E79E79E7924934E7924E7938E4E3939
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0A = 1B6CB2C72CB2D861CB62D8761D8B722DD887772222DDDDDDDDDDDDE222377488
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0B = 1555555AAAFF0055ABF056BC15BC16B05BC5BC6B1AC6B1B16C6C6C6C61B1B6C6
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0C = 4E793924E4E4E4E5393A4E93A4F94F943A50F950FA543FA95403FEAA95555550
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0D = 887772222DDDDDDDDDDDDE222377489DE23789D2749E278D249E38E34E38E792
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0E = B1B2C6CB1B6C61B6C71861B6DB6DB6D861C72D861CB62D8721C8761D887621DC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_0.INIT_0F = 6C6F1B16C6F1B1AC6C5B1B06C6C5B1B1BC6C6C6C6C1B1B1B1B1B1B186C6C6C61
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_00 = 4394E93E53A4F90E53A4F93E4394E93A4F90E4394E53A4E93A4F93E4390E4394
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_01 = 0F943E50E943A53E90E94FA43A43E53E53E53E53E53E53A43A4394F90E93E53A
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_02 = 0FEA5403EA540FEA503EA543FA503E950FA943E943FA50FA50FA50E943E943A5
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_03 = FFFFFFFFFFFFFFFFAAAAA955540003FFFAAA55400FFEAA55003FEA9540FFA954
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_04 = 55ABFC055AAFF00156AAFFC00556AABFFF00005555AAAAABFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_05 = 6B05AF05AC16BC16BC16BF05AF05ABC15AF016BF056AF016AFC056AF0056AFC0
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_06 = B16F1AC1BC5B06B06B16F16F16F16F16F16F06B06BC5AC1AF16B05AC16F05BC1
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_07 = 5B06C1B06F1BC6B1AC6B16C5B06C1BC6B1AC5B06F1BC6B16C1BC6B16F1AC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_08 = F16C1BC6B06F1AC5B06F1BC6B16C1BC6F1AC6B16C5B06C1BC6F1AC6B1AC5B16C
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_09 = C1AF06BC1AF16B05BC1AF16F16B06B06BC5BC5BC5B06B06B06F16F1AC1BC5B06
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0A = 0056AFC056AFC15ABF056BF056BF05ABC16AF05AF016BC16BC16BC1AF05AF16B
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0B = 0000000000005555555AAAABFFFC0005556AABFF00155AAFFC0156ABF0055ABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0C = FA95403FAA5500FFEA955003FFAAA5554000FFFFAAAA95555554000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0D = A53E943E90FA50FA50FA503E943EA50FA943FA543FA543FA950FEA540FEA5403
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0E = 4394F90E93E53E43A43A4394F94F94FA43A43A53E53E90F943A53E90FA43E90F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_1.INIT_0F = E5394E93A4E93E4F90E4394E53A4E93E4F90E53A4F93E4394E93E43A4F90E53E
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_00 = 03FFAA955400FFFAA955003FFEAA55400FFFAA955003FFAA955003FFEAA55400
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_01 = 50003FFFAAA9554000FFFAAA9554003FFEAA9554003FFEAA955400FFFAA95540
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_02 = FAAAAAA955555000003FFFFEAAAA9555500003FFFEAAAA55550000FFFEAAA955
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA55555555540000000FFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_04 = FFFFFC00000005555555556AAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_05 = 55AAAAFFFC00015556AAAAFFFF000015555AAAAAFFFFF00000155555AAAAAABF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_06 = 0555AABFFC00555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF00015
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_07 = 00556AAFFF00155AABFF00155AABFFC00556AAFFF00155AABFFC00555AABFF00
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_08 = F001556AAFFF00155AAAFFC00556AABFF00155AABFF001556AAFFC00556AAFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_09 = BFFF0001555AAAFFFC000555AAAFFF0001556AABFF000555AAAFFF001556AAFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0A = 5555556AAAAABFFFFF0000055555AAAABFFFF000055556AAABFFFC0005555AAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0B = 0000000000000000000000000001555555555555AAAAAAAAABFFFFFFF0000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0C = 0000003FFFFFFFAAAAAAAAA95555555555550000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0D = AA95554000FFFFAAAA555540003FFFFAAAA95555400003FFFFFAAAAAA5555554
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0E = FEAA555003FFEAA9554003FFAAA5550003FFEAA9554000FFFEAA95550003FFFA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_2.INIT_0F = FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA955003FFEAA555003F
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_00 = A9555555555500000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_01 = FFFFEAAAAAAAAAAAAA5555555555554000000000003FFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_02 = AAAAAAAAAAAAAAAAAA955555555555555555540000000000000000FFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_04 = AAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_05 = FFFFFFFFFC00000000000000005555555555555555555AAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_06 = AAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_07 = 00000000005555555555AAAAAAAAAABFFFFFFFFFF000000000015555555555AA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_08 = 5AAAAAAAAAAAFFFFFFFFFFC00000000005555555555AAAAAAAAAABFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_09 = 000055555555555556AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0A = 555555555555555555AAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000005555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0C = 5555554000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0D = 0000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA9555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0E = 5555555554000000000003FFFFFFFFFFFEAAAAAAAAAAAA555555555555540000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_3.INIT_0F = FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFEAAAAAAAAAA95
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_00 = 5555555555555555555555400000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_01 = AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_02 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_03 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_04 = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_05 = AAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_06 = 555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_07 = 0000000000000000000000000000000000000000055555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_08 = AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_09 = 555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0A = 0000000000000000000000000000000000000000000000000000015555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0D = 5555555555000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0E = AAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_4.INIT_0F = FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAA
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_00 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_01 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_02 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_03 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_04 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_05 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_06 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_07 = 5555555555555555555555555555555555555555555555555555555555555555
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_08 = 0000000000000000000000000000000000000000000000000000000000000001
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX276 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":95:17:95:25|Startup value SineDDS_INST.p_rom\.lut_value_1_0_5.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
@N: FX211 |Packed ROM SineDDS_INST.p_rom\.lut_value_1_0[10:0] (11 input, 11 output) to Block SelectRAM 
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_4_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_3_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_2_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_1_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_rst_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_sr_en_0 (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_0_OLD_0[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\dds_sine.vhd":64:51:64:53|Removing sequential instance SineDDS_INST.r_nco[0] (in view: work.FunctionGen(behave)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance SineDDS_INST.p_rom\.lut_value_1_0_5_OLD[1] (in view: work.FunctionGen(behave)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    42.27ns		 237 /       183
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":168:8:168:27|SB_GB inserted on the net r_PLL_DDS_Clk.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":168:8:168:27|SB_GB inserted on the net r_PLL_Clk.
@N: FX1017 :|SB_GB inserted on the net N_137.
@N: FX1017 :|SB_GB inserted on the net w_reset_i.
@N: FX1017 :|SB_GB inserted on the net w_rstb_c_i.
@N: FX1017 :"c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd":283:16:283:17|SB_GB inserted on the net fifo_clear.
@N: FX1017 :|SB_GB inserted on the net N_58_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.quadrant_status
1) instance async_fifo_inst.quadrant_status_latch (in view: work.FunctionGen(behave)), output net async_fifo_inst.quadrant_status (in view: work.FunctionGen(behave))
    net        async_fifo_inst.quadrant_status
    input  pin async_fifo_inst.quadrant_status_latch/I1
    instance   async_fifo_inst.quadrant_status_latch (cell SB_LUT4)
    output pin async_fifo_inst.quadrant_status_latch/O
    net        async_fifo_inst.quadrant_status
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 203 clock pin(s) of sequential element(s)
0 instances converted, 203 sequential instances remain driven by gated/generated clocks

========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       102        fifo_wr_data[10]                             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FunctionGen_pll_inst.FunctionGen_pll_inst     SB_PLL40_2F_CORE       94         r_Data_to_DAC[10]                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       dds_clk                                       SB_DFF                 7          async_fifo_inst.tdp_ram_inst.mem_mem_0_6     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2                                                            
=============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 138MB)

Writing Analyst data base C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synwork\FunctionGen_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.edf
K-2015.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 140MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net async_fifo_inst.wr_ptr_counter_inst.quadrant_status
1) instance count_RNI44I82[10] (in view: work.gray_counter_1(netlist)), output net quadrant_status (in view: work.gray_counter_1(netlist))
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
    input  pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/I1
    instance   async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10] (cell SB_LUT4)
    output pin async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]/O
    net        async_fifo_inst.wr_ptr_counter_inst.quadrant_status
End of loops
@W: MT420 |Found inferred clock FunctionGen|r_Clock with period 83.33ns. Please declare a user-defined clock on object "p:r_Clock"
@N: MT615 |Found clock FunctionGen|dds_clk_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREB_derived_clock with period 100.62ns 
@N: MT615 |Found clock FunctionGen_pll|PLLOUTCOREA_derived_clock with period 50.31ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 29 20:01:51 2017
#


Top view:               FunctionGen
Requested Frequency:    9.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 37.333

                                              Requested     Estimated     Requested     Estimated                 Clock                                  Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                                   Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      77.1 MHz      50.308        12.975        37.333      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       124.8 MHz     100.617       8.011         92.605      derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       132.9 MHz     100.617       7.527         NA          derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      NA            83.333        NA            DCM/PLL     inferred                               Inferred_clkgroup_0
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock  FunctionGen_pll|PLLOUTCOREA_derived_clock  |  50.308      37.333  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen_pll|PLLOUTCOREB_derived_clock  |  100.617     92.605  |  No paths    -      |  No paths    -      |  No paths    -    
FunctionGen_pll|PLLOUTCOREB_derived_clock  FunctionGen|dds_clk_derived_clock          |  100.617     93.089  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                           Arrival           
Instance                         Reference                                     Type        Pin     Net              Time        Slack 
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[0]     0.540       37.333
SPI_Master_INST.Bit_Index[1]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[1]     0.540       37.382
SPI_Master_INST.Bit_Index[2]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[2]     0.540       37.403
SPI_Master_INST.Bit_Index[3]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFS     Q       Bit_Index[3]     0.540       37.466
SPI_Master_INST.Bit_Index[4]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[4]     0.540       37.473
SPI_Master_INST.Bit_Index[5]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[5]     0.540       37.522
SPI_Master_INST.Bit_Index[6]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[6]     0.540       37.543
SPI_Master_INST.Bit_Index[7]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[7]     0.540       37.606
SPI_Master_INST.Bit_Index[8]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[8]     0.540       37.613
SPI_Master_INST.Bit_Index[9]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     Q       Bit_Index[9]     0.540       37.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                              Required           
Instance                          Reference                                     Type        Pin     Net                 Time         Slack 
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[30]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[30]     50.203       37.333
SPI_Master_INST.Bit_Index[29]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[29]     50.203       37.473
SPI_Master_INST.Bit_Index[28]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[28]     50.203       37.613
SPI_Master_INST.Bit_Index[27]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[27]     50.203       37.753
SPI_Master_INST.Bit_Index[26]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[26]     50.203       37.894
SPI_Master_INST.Bit_Index[25]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[25]     50.203       38.034
SPI_Master_INST.Bit_Index[24]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[24]     50.203       38.174
SPI_Master_INST.Bit_Index[23]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[23]     50.203       38.314
SPI_Master_INST.Bit_Index[22]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[22]     50.203       38.454
SPI_Master_INST.Bit_Index[21]     FunctionGen_pll|PLLOUTCOREA_derived_clock     SB_DFFR     D       Bit_Index_5[21]     50.203       38.595
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.308
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         50.203

    - Propagation time:                      12.870
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     37.333

    Number of logic level(s):                41
    Starting point:                          SPI_Master_INST.Bit_Index[0] / Q
    Ending point:                            SPI_Master_INST.Bit_Index[30] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
SPI_Master_INST.Bit_Index[0]                                SB_DFFS      Q        Out     0.540     0.540       -         
Bit_Index[0]                                                Net          -        -       1.599     -           4         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_w_tc_counter_datalto30_i_a2_and                         Net          -        -       0.905     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     I0       In      -         3.493       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_w_tc_counter_datalto30_i_a2                             Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CI       In      -         3.764       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_w_tc_counter_datalto30_i_a2_0                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CI       In      -         3.905       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_w_tc_counter_datalto30_i_a2_1                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CI       In      -         4.045       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_w_tc_counter_datalto30_i_a2_2                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CI       In      -         4.185       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
un1_w_tc_counter_datalto30_i_a2_3                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CI       In      -         4.325       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_w_tc_counter_datalto30_i_a2_4                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CI       In      -         4.465       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
un1_w_tc_counter_datalto30_i_a2_5                           Net          -        -       0.014     -           1         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CI       In      -         4.606       -         
SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
w_tc_counter_data                                           Net          -        -       0.386     -           33        
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      I3       In      -         5.118       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c_RNO                   SB_LUT4      O        Out     0.316     5.433       -         
un1_Bit_Index_cry_0_c_RNO                                   Net          -        -       0.905     -           1         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     I0       In      -         6.338       -         
SPI_Master_INST.un1_Bit_Index_cry_0_c                       SB_CARRY     CO       Out     0.258     6.596       -         
un1_Bit_Index_cry_0                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CI       In      -         6.610       -         
SPI_Master_INST.un1_Bit_Index_cry_1_c                       SB_CARRY     CO       Out     0.126     6.736       -         
un1_Bit_Index_cry_1                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CI       In      -         6.750       -         
SPI_Master_INST.un1_Bit_Index_cry_2_c                       SB_CARRY     CO       Out     0.126     6.876       -         
un1_Bit_Index_cry_2                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CI       In      -         6.890       -         
SPI_Master_INST.un1_Bit_Index_cry_3_c                       SB_CARRY     CO       Out     0.126     7.016       -         
un1_Bit_Index_cry_3                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CI       In      -         7.030       -         
SPI_Master_INST.un1_Bit_Index_cry_4_c                       SB_CARRY     CO       Out     0.126     7.157       -         
un1_Bit_Index_cry_4                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CI       In      -         7.171       -         
SPI_Master_INST.un1_Bit_Index_cry_5_c                       SB_CARRY     CO       Out     0.126     7.297       -         
un1_Bit_Index_cry_5                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CI       In      -         7.311       -         
SPI_Master_INST.un1_Bit_Index_cry_6_c                       SB_CARRY     CO       Out     0.126     7.437       -         
un1_Bit_Index_cry_6                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CI       In      -         7.451       -         
SPI_Master_INST.un1_Bit_Index_cry_7_c                       SB_CARRY     CO       Out     0.126     7.577       -         
un1_Bit_Index_cry_7                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CI       In      -         7.591       -         
SPI_Master_INST.un1_Bit_Index_cry_8_c                       SB_CARRY     CO       Out     0.126     7.717       -         
un1_Bit_Index_cry_8                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CI       In      -         7.731       -         
SPI_Master_INST.un1_Bit_Index_cry_9_c                       SB_CARRY     CO       Out     0.126     7.858       -         
un1_Bit_Index_cry_9                                         Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CI       In      -         7.872       -         
SPI_Master_INST.un1_Bit_Index_cry_10_c                      SB_CARRY     CO       Out     0.126     7.998       -         
un1_Bit_Index_cry_10                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CI       In      -         8.012       -         
SPI_Master_INST.un1_Bit_Index_cry_11_c                      SB_CARRY     CO       Out     0.126     8.138       -         
un1_Bit_Index_cry_11                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CI       In      -         8.152       -         
SPI_Master_INST.un1_Bit_Index_cry_12_c                      SB_CARRY     CO       Out     0.126     8.278       -         
un1_Bit_Index_cry_12                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CI       In      -         8.292       -         
SPI_Master_INST.un1_Bit_Index_cry_13_c                      SB_CARRY     CO       Out     0.126     8.418       -         
un1_Bit_Index_cry_13                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CI       In      -         8.432       -         
SPI_Master_INST.un1_Bit_Index_cry_14_c                      SB_CARRY     CO       Out     0.126     8.559       -         
un1_Bit_Index_cry_14                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CI       In      -         8.573       -         
SPI_Master_INST.un1_Bit_Index_cry_15_c                      SB_CARRY     CO       Out     0.126     8.699       -         
un1_Bit_Index_cry_15                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CI       In      -         8.713       -         
SPI_Master_INST.un1_Bit_Index_cry_16_c                      SB_CARRY     CO       Out     0.126     8.839       -         
un1_Bit_Index_cry_16                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CI       In      -         8.853       -         
SPI_Master_INST.un1_Bit_Index_cry_17_c                      SB_CARRY     CO       Out     0.126     8.979       -         
un1_Bit_Index_cry_17                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CI       In      -         8.993       -         
SPI_Master_INST.un1_Bit_Index_cry_18_c                      SB_CARRY     CO       Out     0.126     9.119       -         
un1_Bit_Index_cry_18                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CI       In      -         9.133       -         
SPI_Master_INST.un1_Bit_Index_cry_19_c                      SB_CARRY     CO       Out     0.126     9.260       -         
un1_Bit_Index_cry_19                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CI       In      -         9.274       -         
SPI_Master_INST.un1_Bit_Index_cry_20_c                      SB_CARRY     CO       Out     0.126     9.400       -         
un1_Bit_Index_cry_20                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CI       In      -         9.414       -         
SPI_Master_INST.un1_Bit_Index_cry_21_c                      SB_CARRY     CO       Out     0.126     9.540       -         
un1_Bit_Index_cry_21                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CI       In      -         9.554       -         
SPI_Master_INST.un1_Bit_Index_cry_22_c                      SB_CARRY     CO       Out     0.126     9.680       -         
un1_Bit_Index_cry_22                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CI       In      -         9.694       -         
SPI_Master_INST.un1_Bit_Index_cry_23_c                      SB_CARRY     CO       Out     0.126     9.820       -         
un1_Bit_Index_cry_23                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CI       In      -         9.834       -         
SPI_Master_INST.un1_Bit_Index_cry_24_c                      SB_CARRY     CO       Out     0.126     9.961       -         
un1_Bit_Index_cry_24                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CI       In      -         9.975       -         
SPI_Master_INST.un1_Bit_Index_cry_25_c                      SB_CARRY     CO       Out     0.126     10.101      -         
un1_Bit_Index_cry_25                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CI       In      -         10.115      -         
SPI_Master_INST.un1_Bit_Index_cry_26_c                      SB_CARRY     CO       Out     0.126     10.241      -         
un1_Bit_Index_cry_26                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CI       In      -         10.255      -         
SPI_Master_INST.un1_Bit_Index_cry_27_c                      SB_CARRY     CO       Out     0.126     10.381      -         
un1_Bit_Index_cry_27                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CI       In      -         10.395      -         
SPI_Master_INST.un1_Bit_Index_cry_28_c                      SB_CARRY     CO       Out     0.126     10.521      -         
un1_Bit_Index_cry_28                                        Net          -        -       0.014     -           2         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CI       In      -         10.535      -         
SPI_Master_INST.un1_Bit_Index_cry_29_c                      SB_CARRY     CO       Out     0.126     10.662      -         
un1_Bit_Index_cry_29                                        Net          -        -       0.386     -           1         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      I3       In      -         11.048      -         
SPI_Master_INST.Bit_Index_RNO[30]                           SB_LUT4      O        Out     0.316     11.363      -         
Bit_Index_5[30]                                             Net          -        -       1.507     -           1         
SPI_Master_INST.Bit_Index[30]                               SB_DFFR      D        In      -         12.870      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.975 is 6.783(52.3%) logic and 6.192(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FunctionGen_pll|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                        Arrival           
Instance                                         Reference                                     Type         Pin     Net          Time        Slack 
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]                           FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_fcw[1]     0.540       92.605
SineDDS_INST.r_nco[1]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[1]     0.540       92.634
SineDDS_INST.r_nco[2]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[2]     0.540       92.746
SineDDS_INST.r_nco[3]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[3]     0.540       92.914
SineDDS_INST.r_nco[4]                            FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       r_nco[4]     0.540       93.055
async_fifo_inst.wr_ptr_counter_inst.count[0]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[0]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[1]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[1]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[2]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[2]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[3]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[3]     0.540       93.089
async_fifo_inst.wr_ptr_counter_inst.count[4]     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER     Q       count[4]     0.540       93.089
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                    Required           
Instance                                     Reference                                     Type             Pin          Net             Time         Slack 
                                             Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
SineDDS_INST.r_nco[31]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[31]     100.511      92.605
SineDDS_INST.r_nco[30]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[30]     100.511      92.746
SineDDS_INST.r_nco[29]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[29]     100.511      92.886
SineDDS_INST.r_nco[28]                       FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_DFFER         D            r_nco_4[28]     100.511      93.026
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[0]     wr_ptr[0]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[1]     wr_ptr[1]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[2]     wr_ptr[2]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[3]     wr_ptr[3]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[4]     wr_ptr[4]       100.392      93.089
async_fifo_inst.tdp_ram_inst.mem_mem_0_0     FunctionGen_pll|PLLOUTCOREB_derived_clock     SB_RAM2048x2     WADDR[5]     wr_ptr[5]       100.392      93.089
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      100.617
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         100.511

    - Propagation time:                      7.906
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 92.605

    Number of logic level(s):                31
    Starting point:                          SineDDS_INST.r_fcw[10] / Q
    Ending point:                            SineDDS_INST.r_nco[31] / D
    The start point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            FunctionGen_pll|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
SineDDS_INST.r_fcw[10]              SB_DFFER     Q        Out     0.540     0.540       -         
r_fcw[1]                            Net          -        -       0.834     -           22        
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
SineDDS_INST.un1_r_nco_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_r_nco_cry_1                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
SineDDS_INST.un1_r_nco_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_r_nco_cry_2                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
SineDDS_INST.un1_r_nco_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_r_nco_cry_3                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CI       In      -         1.926       -         
SineDDS_INST.un1_r_nco_cry_4_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_r_nco_cry_4                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CI       In      -         2.066       -         
SineDDS_INST.un1_r_nco_cry_5_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_r_nco_cry_5                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CI       In      -         2.206       -         
SineDDS_INST.un1_r_nco_cry_6_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_r_nco_cry_6                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CI       In      -         2.346       -         
SineDDS_INST.un1_r_nco_cry_7_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_r_nco_cry_7                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CI       In      -         2.487       -         
SineDDS_INST.un1_r_nco_cry_8_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_r_nco_cry_8                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CI       In      -         2.627       -         
SineDDS_INST.un1_r_nco_cry_9_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_r_nco_cry_9                     Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CI       In      -         2.767       -         
SineDDS_INST.un1_r_nco_cry_10_c     SB_CARRY     CO       Out     0.126     2.893       -         
un1_r_nco_cry_10                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CI       In      -         2.907       -         
SineDDS_INST.un1_r_nco_cry_11_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_r_nco_cry_11                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CI       In      -         3.047       -         
SineDDS_INST.un1_r_nco_cry_12_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_r_nco_cry_12                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CI       In      -         3.188       -         
SineDDS_INST.un1_r_nco_cry_13_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_r_nco_cry_13                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CI       In      -         3.328       -         
SineDDS_INST.un1_r_nco_cry_14_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_r_nco_cry_14                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CI       In      -         3.468       -         
SineDDS_INST.un1_r_nco_cry_15_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_r_nco_cry_15                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CI       In      -         3.608       -         
SineDDS_INST.un1_r_nco_cry_16_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_r_nco_cry_16                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CI       In      -         3.748       -         
SineDDS_INST.un1_r_nco_cry_17_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_r_nco_cry_17                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CI       In      -         3.889       -         
SineDDS_INST.un1_r_nco_cry_18_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_r_nco_cry_18                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CI       In      -         4.029       -         
SineDDS_INST.un1_r_nco_cry_19_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_r_nco_cry_19                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CI       In      -         4.169       -         
SineDDS_INST.un1_r_nco_cry_20_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_r_nco_cry_20                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CI       In      -         4.309       -         
SineDDS_INST.un1_r_nco_cry_21_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_r_nco_cry_21                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CI       In      -         4.449       -         
SineDDS_INST.un1_r_nco_cry_22_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_r_nco_cry_22                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CI       In      -         4.590       -         
SineDDS_INST.un1_r_nco_cry_23_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_r_nco_cry_23                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CI       In      -         4.730       -         
SineDDS_INST.un1_r_nco_cry_24_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_r_nco_cry_24                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CI       In      -         4.870       -         
SineDDS_INST.un1_r_nco_cry_25_c     SB_CARRY     CO       Out     0.126     4.996       -         
un1_r_nco_cry_25                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CI       In      -         5.010       -         
SineDDS_INST.un1_r_nco_cry_26_c     SB_CARRY     CO       Out     0.126     5.136       -         
un1_r_nco_cry_26                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CI       In      -         5.151       -         
SineDDS_INST.un1_r_nco_cry_27_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_r_nco_cry_27                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CI       In      -         5.291       -         
SineDDS_INST.un1_r_nco_cry_28_c     SB_CARRY     CO       Out     0.126     5.417       -         
un1_r_nco_cry_28                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CI       In      -         5.431       -         
SineDDS_INST.un1_r_nco_cry_29_c     SB_CARRY     CO       Out     0.126     5.557       -         
un1_r_nco_cry_29                    Net          -        -       0.014     -           2         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CI       In      -         5.571       -         
SineDDS_INST.un1_r_nco_cry_30_c     SB_CARRY     CO       Out     0.126     5.697       -         
un1_r_nco_cry_30                    Net          -        -       0.386     -           1         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      I3       In      -         6.083       -         
SineDDS_INST.r_nco_RNO[31]          SB_LUT4      O        Out     0.316     6.399       -         
r_nco_4[31]                         Net          -        -       1.507     -           1         
SineDDS_INST.r_nco[31]              SB_DFFER     D        In      -         7.906       -         
==================================================================================================
Total path delay (propagation time + setup) of 8.011 is 4.878(60.9%) logic and 3.133(39.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 140MB)

---------------------------------------
Resource Usage Report for FunctionGen 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             7 uses
SB_CARRY        88 uses
SB_DFF          9 uses
SB_DFFE         48 uses
SB_DFFER        81 uses
SB_DFFES        2 uses
SB_DFFR         35 uses
SB_DFFS         8 uses
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_RAM2048x2    13 uses
VCC             7 uses
SB_LUT4         209 uses

I/O ports: 8
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   183 (14%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   FunctionGen|r_Clock: 1
   FunctionGen_pll|PLLOUTCOREA_derived_clock: 94
   FunctionGen_pll|PLLOUTCOREB_derived_clock: 102
   FunctionGen|dds_clk_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 209 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 209 = 209 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 57MB peak: 140MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 29 20:01:52 2017

###########################################################]


Synthesis exit by 0.
Current Implementation FunctionGen_Implmnt its sbt path: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf " "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:37:53

Parsing edif file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.edf...
Parsing constraint file: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/constraint/FunctionGen_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
sdc_reader OK C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/FunctionGen.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen...
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal async_fifo_inst.tdp_ram_inst.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal SineDDS_INST.r_fcw[10]:D is driven by non-default constant value VCC
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_0:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_1:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_2:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_3:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_4:WCLKE is driven by non-default constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLK is driven by constant value GND
Warning: The terminal SineDDS_INST.p_rom.lut_value_1_0_5:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: FunctionGen

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:49:10

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	209
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for i_mosi_in, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_sclk_in, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_ss_in, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	79
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	277/1280
    PLBs                        :	41/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.0 (sec)

Final Design Statistics
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	277/1280
    PLBs                        :	80/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 83.26 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 146.94 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1116
used logic cells: 277
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2016.02\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc" --dst_sdc_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:38:40

Begin Packing...
initializing finish
Total HPWL cost is 1116
used logic cells: 277
Translating sdc file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc...
Translated sdc file is C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --outdir "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc --outdir C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\router --sdf_file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:43:41

I1203: Reading Design FunctionGen
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 389 
I1212: Iteration  1 :   126 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design FunctionGen
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v" --vhdl "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd" --lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --view rt --device "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\packer\FunctionGen_pk.sdc" --out-sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:04:13

Generating Verilog & VHDL netlist files ...
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.v
Writing C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt/sbt/outputs/simulation_netlist\FunctionGen_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --lib-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc" --sdf-file "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf" --report-file "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt" --device-file "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\netlister\FunctionGen_sbt.sdc --sdf-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\simulation_netlist\FunctionGen_sbt.sdf --report-file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\sbt\outputs\timer\FunctionGen_timing.rpt --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 28 2016 17:42:23

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "r_Clock_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/in3" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82_10_LC_6_8_6/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2016.02/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 28 2016 18:03:50

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
9:18:24 PM
