{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "bba012bf",
   "metadata": {},
   "source": [
    "# 3- Assignment\n",
    "\n",
    "## 3.1.1 Modeling the L1 Data Cache\n",
    "\n",
    "### a) What are the processor events that will be analyzed during its execution? Explain their meaning.\n",
    "\n",
    "### b) Plot the variation of the average number of misses (Avg Misses) with the stride size, for each considered dimension of the L1 data cache (8kB, 16kB, 32kB and 64kB). Note that, you may fill these tables and graphics (as well as the following ones in this report) on your computer and submit the printed version.\n",
    "\n",
    "| Array Size        |  Stride           |  Avg Misses       |  Avg Cycle Time   |\n",
    "| :---------------: |:-----------------:|:-----------------:|:-----------------:|\n",
    "|                   |          1        |                   |                   |\n",
    "|                   |          2        |                   |                   |\n",
    "|                   |          4        |                   |                   |\n",
    "|                   |          8        |                   |                   |\n",
    "|                   |          16       |                   |                   |\n",
    "|                   |           32      |                   |                   |\n",
    "|     8k Bytes      |          64       |                   |                   |\n",
    "|                   |          128      |                   |                   |\n",
    "|                   |           512     |                   |                   |\n",
    "|                   |           1024    |                   |                   |\n",
    "|                   |           2048    |                   |                   |\n",
    "|                   |          4096     |                   |                   |\n",
    "| ----------------- |-----------------  |-----------------  |-----------------  |\n",
    "|                   |          1        |                   |                   |\n",
    "|                   |          2        |                   |                   |\n",
    "|                   |          4        |                   |                   |\n",
    "|                   |          8        |                   |                   |\n",
    "|                   |          16       |                   |                   |\n",
    "|                   |           32      |                   |                   |\n",
    "|     16k Bytes     |          64       |                   |                   |\n",
    "|                   |          128      |                   |                   |\n",
    "|                   |           512     |                   |                   |\n",
    "|                   |           1024    |                   |                   |\n",
    "|                   |           2048    |                   |                   |\n",
    "|                   |          4096     |                   |                   |\n",
    "|                   |          8192     |                   |                   |\n",
    "| ----------------- |-----------------  |-----------------  |-----------------  |\n",
    "|                   |          1        |                   |                   |\n",
    "|                   |          2        |                   |                   |\n",
    "|                   |          4        |                   |                   |\n",
    "|                   |          8        |                   |                   |\n",
    "|                   |          16       |                   |                   |\n",
    "|                   |           32      |                   |                   |\n",
    "|     32k Bytes     |          64       |                   |                   |\n",
    "|                   |          128      |                   |                   |\n",
    "|                   |           512     |                   |                   |\n",
    "|                   |           1024    |                   |                   |\n",
    "|                   |           2048    |                   |                   |\n",
    "|                   |          4096     |                   |                   |\n",
    "|                   |          8192     |                   |                   |\n",
    "|                   |          16384    |                   |                   |\n",
    "| ----------------- |-----------------  |-----------------  |-----------------  |\n",
    "|                   |          1        |                   |                   |\n",
    "|                   |          2        |                   |                   |\n",
    "|                   |          4        |                   |                   |\n",
    "|                   |          8        |                   |                   |\n",
    "|                   |          16       |                   |                   |\n",
    "|                   |           32      |                   |                   |\n",
    "|     64k Bytes     |          64       |                   |                   |\n",
    "|                   |          128      |                   |                   |\n",
    "|                   |           512     |                   |                   |\n",
    "|                   |           1024    |                   |                   |\n",
    "|                   |           2048    |                   |                   |\n",
    "|                   |          4096     |                   |                   |\n",
    "|                   |          8192     |                   |                   |\n",
    "|                   |          16384    |                   |                   |\n",
    "|                   |          32768    |                   |                   |\n",
    "\n",
    "    Fazer Plot - Ver PDF\n",
    "\n",
    "\n",
    "### c) By analyzing the obtained results:\n",
    "\n",
    "#### • Determine the size of the L1 data cache. Justify your answer.\n",
    "\n",
    "Based on the graph and table, we can see that the time for read+write with arrays of size <= 32KB is small and constant. With an array of size 64KB, there is a noticeable jump in time and we see that the time gets really big. Hence, we can assume that size of the L1 data cache is 32KB.\n",
    "\n",
    "#### • Determine the block size adopted in this cache. Justify your answer.\n",
    "\n",
    "The size of the blocks of this cache is 64 words, which corresponds to a size of 256B (assuming a size of 4B per word). \n",
    "\n",
    "From the graph, we see that the read+write time increases sharply starting at stride = 64.\n",
    "\n",
    "This is due to the fact that when the stride equals the cache block size, every access maps to a different block, leading to more cache misses. \n",
    "\n",
    "Therefore, the cache block must hold 64 words (assuming 4 B per word), which corresponds to 256B.\n",
    "\n",
    "#### • Characterize the associativity set size adopted in this cache. Justify your answer.\n",
    "\n",
    "Nao faco a menor ideia - tenho de estudar\n",
    "\n",
    "\n",
    "## 3.1.2 Modeling the L2 Cache\n",
    "\n",
    "### a) Describe and justify the changes introduced in this program.\n",
    "\n",
    "### b) Plot the variation of the average number of misses (Avg Misses) with the stride considered dimension of the L2 cache.\n",
    "\n",
    "    Fazer Plot -> ver PDF\n",
    "\n",
    "### c) By analyzing the obtained results:\n",
    "\n",
    "#### • Determine the size of the L2 data cache. Justify your answer.\n",
    "\n",
    "The size of the L2 data cache is xxKB due to the fact that with an array of size xxKB, the time of read+write flunctuates a lot, meaning that there are more misses with arrays of size xxKB and bigger.\n",
    "\n",
    "#### • Determine the block size adopted in this cache. Justify your answer.\n",
    "\n",
    "The size of the blocks of this cache is xx words, which corresponds to a size of xxxB (assuming a size of 4B per word). \n",
    "\n",
    "From the graph, we see that the read+write time increases sharply starting at stride = xx.\n",
    "\n",
    "This is due to the fact that when the stride equals the cache block size, every access maps to a different block, leading to more cache misses. \n",
    "\n",
    "Therefore, the cache block must hold xx words (assuming 4 B per word), which corresponds to xxB.\n",
    "\n",
    "#### • Characterize the associativity set size adopted in this cache. Justify your answer.\n",
    "\n",
    "Nao faco a menor ideia - tenho de estudar"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
