// Seed: 1526393074
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    input wand id_3
);
endmodule
module module_1 #(
    parameter id_16 = 32'd14,
    parameter id_8  = 32'd59
) (
    input wire id_0,
    input wand id_1,
    input wor id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input supply1 id_6
    , id_18,
    output tri1 id_7,
    input tri0 _id_8,
    output supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    output wire id_12,
    output logic id_13,
    input wire id_14,
    output wor id_15,
    input wire _id_16
);
  wire id_19;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_2,
      id_4
  );
  assign modCall_1.id_2 = 0;
  always_ff @* id_13 <= id_8;
  logic [id_8 : id_16] id_20 = id_8;
  logic id_21;
  ;
  wire id_22;
  assign id_22 = id_10;
  always @(1) disable id_23;
  assign id_12 = id_14;
endmodule
