/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.13.0.56.2 */
/* Module Version: 6.5 */
/* D:\ProgramFiles\Develop\lscc\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n SystemDataRAM -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -rdata_width 32 -data_width 32 -num_rows 512 -byte 8 -cascade 11 -mem_init0  */
/* Tue Jan 07 01:32:27 2025 */


`timescale 1 ns / 1 ps
module SystemDataRAM (WrAddress, RdAddress, Data, ByteEn, WE, RdClock, 
    RdClockEn, Reset, WrClock, WrClockEn, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [8:0] WrAddress;
    input wire [8:0] RdAddress;
    input wire [31:0] Data;
    input wire [3:0] ByteEn;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [31:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    defparam SystemDataRAM_0_0_1.INIT_DATA = "STATIC" ;
    defparam SystemDataRAM_0_0_1.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam SystemDataRAM_0_0_1.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_0_1.CSDECODE_R = "0b000" ;
    defparam SystemDataRAM_0_0_1.CSDECODE_W = "0b001" ;
    defparam SystemDataRAM_0_0_1.GSR = "ENABLED" ;
    defparam SystemDataRAM_0_0_1.RESETMODE = "ASYNC" ;
    defparam SystemDataRAM_0_0_1.REGMODE = "NOREG" ;
    defparam SystemDataRAM_0_0_1.DATA_WIDTH_R = 18 ;
    defparam SystemDataRAM_0_0_1.DATA_WIDTH_W = 18 ;
    PDPW8KC SystemDataRAM_0_0_1 (.DI17(scuba_vlo), .DI16(Data[15]), .DI15(Data[14]), 
        .DI14(Data[13]), .DI13(Data[12]), .DI12(Data[11]), .DI11(Data[10]), 
        .DI10(Data[9]), .DI9(Data[8]), .DI8(scuba_vlo), .DI7(Data[7]), .DI6(Data[6]), 
        .DI5(Data[5]), .DI4(Data[4]), .DI3(Data[3]), .DI2(Data[2]), .DI1(Data[1]), 
        .DI0(Data[0]), .ADW8(WrAddress[8]), .ADW7(WrAddress[7]), .ADW6(WrAddress[6]), 
        .ADW5(WrAddress[5]), .ADW4(WrAddress[4]), .ADW3(WrAddress[3]), .ADW2(WrAddress[2]), 
        .ADW1(WrAddress[1]), .ADW0(WrAddress[0]), .BE1(ByteEn[1]), .BE0(ByteEn[0]), 
        .CEW(WrClockEn), .CLKW(WrClock), .CSW2(scuba_vlo), .CSW1(scuba_vlo), 
        .CSW0(WE), .ADR12(RdAddress[8]), .ADR11(RdAddress[7]), .ADR10(RdAddress[6]), 
        .ADR9(RdAddress[5]), .ADR8(RdAddress[4]), .ADR7(RdAddress[3]), .ADR6(RdAddress[2]), 
        .ADR5(RdAddress[1]), .ADR4(RdAddress[0]), .ADR3(scuba_vlo), .ADR2(scuba_vlo), 
        .ADR1(scuba_vlo), .ADR0(scuba_vlo), .CER(RdClockEn), .OCER(RdClockEn), 
        .CLKR(RdClock), .CSR2(scuba_vlo), .CSR1(scuba_vlo), .CSR0(scuba_vlo), 
        .RST(Reset), .DO17(), .DO16(Q[7]), .DO15(Q[6]), .DO14(Q[5]), .DO13(Q[4]), 
        .DO12(Q[3]), .DO11(Q[2]), .DO10(Q[1]), .DO9(Q[0]), .DO8(), .DO7(Q[15]), 
        .DO6(Q[14]), .DO5(Q[13]), .DO4(Q[12]), .DO3(Q[11]), .DO2(Q[10]), 
        .DO1(Q[9]), .DO0(Q[8]))
             /* synthesis MEM_LPC_FILE="SystemDataRAM.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    defparam SystemDataRAM_0_1_0.INIT_DATA = "STATIC" ;
    defparam SystemDataRAM_0_1_0.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam SystemDataRAM_0_1_0.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam SystemDataRAM_0_1_0.CSDECODE_R = "0b000" ;
    defparam SystemDataRAM_0_1_0.CSDECODE_W = "0b001" ;
    defparam SystemDataRAM_0_1_0.GSR = "ENABLED" ;
    defparam SystemDataRAM_0_1_0.RESETMODE = "ASYNC" ;
    defparam SystemDataRAM_0_1_0.REGMODE = "NOREG" ;
    defparam SystemDataRAM_0_1_0.DATA_WIDTH_R = 18 ;
    defparam SystemDataRAM_0_1_0.DATA_WIDTH_W = 18 ;
    PDPW8KC SystemDataRAM_0_1_0 (.DI17(scuba_vlo), .DI16(Data[31]), .DI15(Data[30]), 
        .DI14(Data[29]), .DI13(Data[28]), .DI12(Data[27]), .DI11(Data[26]), 
        .DI10(Data[25]), .DI9(Data[24]), .DI8(scuba_vlo), .DI7(Data[23]), 
        .DI6(Data[22]), .DI5(Data[21]), .DI4(Data[20]), .DI3(Data[19]), 
        .DI2(Data[18]), .DI1(Data[17]), .DI0(Data[16]), .ADW8(WrAddress[8]), 
        .ADW7(WrAddress[7]), .ADW6(WrAddress[6]), .ADW5(WrAddress[5]), .ADW4(WrAddress[4]), 
        .ADW3(WrAddress[3]), .ADW2(WrAddress[2]), .ADW1(WrAddress[1]), .ADW0(WrAddress[0]), 
        .BE1(ByteEn[3]), .BE0(ByteEn[2]), .CEW(WrClockEn), .CLKW(WrClock), 
        .CSW2(scuba_vlo), .CSW1(scuba_vlo), .CSW0(WE), .ADR12(RdAddress[8]), 
        .ADR11(RdAddress[7]), .ADR10(RdAddress[6]), .ADR9(RdAddress[5]), 
        .ADR8(RdAddress[4]), .ADR7(RdAddress[3]), .ADR6(RdAddress[2]), .ADR5(RdAddress[1]), 
        .ADR4(RdAddress[0]), .ADR3(scuba_vlo), .ADR2(scuba_vlo), .ADR1(scuba_vlo), 
        .ADR0(scuba_vlo), .CER(RdClockEn), .OCER(RdClockEn), .CLKR(RdClock), 
        .CSR2(scuba_vlo), .CSR1(scuba_vlo), .CSR0(scuba_vlo), .RST(Reset), 
        .DO17(), .DO16(Q[23]), .DO15(Q[22]), .DO14(Q[21]), .DO13(Q[20]), 
        .DO12(Q[19]), .DO11(Q[18]), .DO10(Q[17]), .DO9(Q[16]), .DO8(), .DO7(Q[31]), 
        .DO6(Q[30]), .DO5(Q[29]), .DO4(Q[28]), .DO3(Q[27]), .DO2(Q[26]), 
        .DO1(Q[25]), .DO0(Q[24]))
             /* synthesis MEM_LPC_FILE="SystemDataRAM.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;



    // exemplar begin
    // exemplar attribute SystemDataRAM_0_0_1 MEM_LPC_FILE SystemDataRAM.lpc
    // exemplar attribute SystemDataRAM_0_0_1 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute SystemDataRAM_0_1_0 MEM_LPC_FILE SystemDataRAM.lpc
    // exemplar attribute SystemDataRAM_0_1_0 MEM_INIT_FILE INIT_ALL_0s
    // exemplar end

endmodule
