 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : fsm
Version: G-2012.06-SP2
Date   : Sun Mar 12 13:25:05 2017
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_ss0p95v125c
Wire Load Model Mode: top

  Startpoint: current_state_reg[0]
              (rising edge-triggered flip-flop clocked by Hclk)
  Endpoint: current_state_reg[0]
            (rising edge-triggered flip-flop clocked by Hclk)
  Path Group: Hclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[0]/CK (DFFR_X1)        0.00       0.00 r
  current_state_reg[0]/QN (DFFR_X1)        0.23       0.23 r
  U216/ZN (OAI22_X1)                       0.07       0.30 f
  current_state_reg[0]/D (DFFR_X1)         0.01       0.31 f
  data arrival time                                   0.31

  clock Hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[0]/CK (DFFR_X1)        0.00       0.00 r
  library hold time                        0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: current_state_reg[0]
              (rising edge-triggered flip-flop clocked by Hclk)
  Endpoint: current_state_reg[1]
            (rising edge-triggered flip-flop clocked by Hclk)
  Path Group: Hclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[0]/CK (DFFR_X1)        0.00       0.00 r
  current_state_reg[0]/QN (DFFR_X1)        0.23       0.23 r
  U110/ZN (NAND3_X1)                       0.08       0.31 f
  U218/ZN (OAI21_X1)                       0.08       0.39 r
  current_state_reg[1]/D (DFFR_X1)         0.01       0.40 r
  data arrival time                                   0.40

  clock Hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[1]/CK (DFFR_X1)        0.00       0.00 r
  library hold time                        0.03       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: current_state_reg[1]
              (rising edge-triggered flip-flop clocked by Hclk)
  Endpoint: current_state_reg[2]
            (rising edge-triggered flip-flop clocked by Hclk)
  Path Group: Hclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[1]/CK (DFFR_X1)        0.00       0.00 r
  current_state_reg[1]/Q (DFFR_X1)         0.29       0.29 f
  U217/ZN (OAI21_X1)                       0.11       0.40 r
  current_state_reg[2]/D (DFFR_X1)         0.01       0.41 r
  data arrival time                                   0.41

  clock Hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[2]/CK (DFFR_X1)        0.00       0.00 r
  library hold time                        0.03       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.38


1
