0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_in1.v,1746531561,systemVerilog,,,,AESL_autobram_in1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_in2.v,1746531561,systemVerilog,,,,AESL_autobram_in2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_autobram_out_r.v,1746531561,systemVerilog,,,,AESL_autobram_out_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/AESL_axi_slave_control.v,1746531561,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/csv_file_dump.svh,1746531561,verilog,,,,,,,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/dataflow_monitor.sv,1746531561,systemVerilog,C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/nodf_module_interface.svh;C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/upc_loop_interface.svh,,C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/dump_file_agent.svh;C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/csv_file_dump.svh;C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/sample_agent.svh;C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/loop_sample_agent.svh;C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/sample_manager.svh;C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/nodf_module_interface.svh;C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/nodf_module_monitor.svh;C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/upc_loop_interface.svh;C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/dump_file_agent.svh,1746531561,verilog,,,,,,,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/fifo_para.vh,1746531561,verilog,,,,,,,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/loop_sample_agent.svh,1746531561,verilog,,,,,,,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/mat_mul.autotb.v,1746531561,systemVerilog,,,C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/fifo_para.vh,apatb_mat_mul_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/mat_mul.v,1746531480,systemVerilog,,,,mat_mul,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/mat_mul_control_s_axi.v,1746531481,systemVerilog,,,,mat_mul_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/mat_mul_flow_control_loop_delay_pipe.v,1746531481,systemVerilog,,,,mat_mul_flow_control_loop_delay_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/mat_mul_mul_32s_32s_32_2_1.v,1746531480,systemVerilog,,,,mat_mul_mul_32s_32s_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/nodf_module_interface.svh,1746531561,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/nodf_module_monitor.svh,1746531561,verilog,,,,,,,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/sample_agent.svh,1746531561,verilog,,,,,,,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/sample_manager.svh,1746531561,verilog,,,,,,,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/upc_loop_interface.svh,1746531561,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/liuut/Desktop/Project/test/hls_test/hls_test/hls/sim/verilog/upc_loop_monitor.svh,1746531561,verilog,,,,,,,,,,,,
