{
  "design": {
    "design_info": {
      "boundary_crc": "0xE251CDEDBBE72B11",
      "device": "xc7z010clg400-1",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "ila_0": "",
      "vio_0": "",
      "c_counter_binary_0": "",
      "xlslice_0": "",
      "util_vector_logic_0": "",
      "clk_wiz_1": "",
      "ring_osc_top_0": "",
      "util_vector_logic_1": "",
      "power_virus_bank_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_2_ila_0_0",
        "parameters": {
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_DATA_DEPTH": {
            "value": "65536"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "1"
          },
          "C_PROBE0_WIDTH": {
            "value": "24"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_2_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "2"
          },
          "C_NUM_PROBE_OUT": {
            "value": "3"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "1"
          }
        }
      },
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "design_2_c_counter_binary_0_0",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Final_Count_Value": {
            "value": "20FF"
          },
          "Restrict_Count": {
            "value": "true"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_2_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "13"
          },
          "DIN_TO": {
            "value": "13"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_2_util_vector_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_2_clk_wiz_1_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "136.756"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "122.096"
          },
          "CLKOUT2_JITTER": {
            "value": "249.501"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "122.096"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "5"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "147.112"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "128.132"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.250"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "125"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "ring_osc_top_0": {
        "vlnv": "xilinx.com:module_ref:ring_osc_top:1.0",
        "xci_name": "design_2_ring_osc_top_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ring_osc_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "monitor_count": {
            "direction": "O",
            "left": "35",
            "right": "0"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_2_util_vector_logic_1_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "power_virus_bank_0": {
        "vlnv": "xilinx.com:module_ref:power_virus_bank:1.0",
        "xci_name": "design_2_power_virus_bank_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "power_virus_bank",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          }
        }
      }
    },
    "nets": {
      "monitor_enable": {
        "ports": [
          "vio_0/probe_out1",
          "c_counter_binary_0/CE",
          "util_vector_logic_0/Op2"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "xlslice_0/Din"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "vio_0/clk",
          "c_counter_binary_0/CLK",
          "power_virus_bank_0/clk"
        ]
      },
      "count_enable": {
        "ports": [
          "util_vector_logic_0/Res",
          "vio_0/probe_in0",
          "ila_0/probe1",
          "ring_osc_top_0/enable"
        ]
      },
      "reset": {
        "ports": [
          "vio_0/probe_out0",
          "ring_osc_top_0/reset"
        ]
      },
      "monitor_count": {
        "ports": [
          "ring_osc_top_0/monitor_count",
          "ila_0/probe0",
          "vio_0/probe_in1"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_1/clk_in1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz_1/reset"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "ila_0/clk"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "util_vector_logic_1/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_0/Op1"
        ]
      },
      "power_virus_enable": {
        "ports": [
          "vio_0/probe_out2",
          "power_virus_bank_0/enable"
        ]
      }
    }
  }
}