# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_project.srcs/sources_1/ip/dds_compiler_0_2/sim/dds_compiler_0.vhd" \
"../../../../final_project.srcs/sources_1/new/da_interface.vhd" \
"../../../../final_project.srcs/sources_1/new/pa.vhd" \
"../../../../final_project.srcs/sources_1/new/synth_shell.vhd" \
"../../../../final_project.srcs/sim_1/new/synth_shell_tb.vhd" \

# Do not sort compile order
nosort
