.Volume I: RISC-V Unprivileged ISA Specification
* xref:unpriv-index.adoc[Unprivileged Architecture]
* xref:unpriv-contributors.adoc[Preamble]
* xref:colophon.adoc[Preface]
* xref:intro.adoc[Chapter 1. Introduction]
** xref:intro.adoc#sec:terminology[RISC-V Hardware Platform Terminology]
** xref:intro.adoc#sec:harts[RISC-V Software Execution Environments and Harts]
** xref:intro.adoc#sec:isa-overview[RISC-V ISA Overview]
** xref:intro.adoc#sec:memory[Memory]
** xref:intro.adoc#sec:instlength[Base Instruction-Length Encoding]
*** xref:intro.adoc#sec:instlengthext[Expanded Instruction-Length Encoding]
** xref:intro.adoc#sec:traps[Exceptions, Traps, and Interrupts]
** xref:intro.adoc#sec:unspecifiedbehaviors[UNSPECIFIED Behaviors and Values]
* xref:rv32.adoc[Chapter 2. RV32I Base Integer Instruction Set, Version 2.1]
** xref:rv32.adoc#sec:rv32i-model[Programmers' Model]
** xref:rv32.adoc#sec:instr[Base Instruction Formats]
** xref:rv32.adoc#sec:imm-variants[Immediate Value Variants]
** xref:rv32.adoc#sec:int-comp[Integer Computational Instructions]
*** xref:rv32.adoc#sec:int-reg-imm[Integer Register-Immediate Instructions]
*** xref:rv32.adoc#sec:reg-reg[Integer Register-Register Instructions]
*** xref:rv32.adoc#sec:nop[NOP Instruction]
** xref:rv32.adoc#sec:ct-instructions[Control Transfer Instructions]
*** xref:rv32.adoc#sec:ct-branches[Unconditional Jump Instructions]
*** xref:rv32.adoc#sec:ct-cond-branches[Conditional Branch Instructions]
** xref:rv32.adoc#sec:rv32i-load-store[Load and Store Instructions]
** xref:rv32.adoc#sec:mem-order[Memory Ordering Instructions]
** xref:rv32.adoc#sec:env-call-breakpoints[Environment Call and Breakpoints]
** xref:rv32.adoc#sec:rv32i-hints[HINT Instructions]
include::unpriv:partial$navfiles/rv32e-nav.adoc[]
include::unpriv:partial$navfiles/rv64-nav.adoc[]
* xref:rv128.adoc[Chapter 5. RV128I Base Integer Instruction Set, Version 1.7]
* xref:zifencei.adoc[Chapter 6. "Zifencei" Extension for Instruction-Fetch Fence, Version 2.0]
include::unpriv:partial$navfiles/zicsr-nav.adoc[]
include::unpriv:partial$navfiles/counters-nav.adoc[]
* xref:zihintntl.adoc[Chapter 9. "Zihintntl" Extension for Non-Temporal Locality Hints, Version 1.0]
* xref:zihintpause.adoc[Chapter 10. "Zihintpause" Extension for Pause Hint, Version 2.0]
* xref:zimop.adoc[Chapter 11. "Zimop" Extension for May-Be-Operations, Version 1.0]
* xref:zicond.adoc[Chapter 12. "Zicond" Extension for Integer Conditional Operations, Version 1.0.0]
* xref:m-st-ext.adoc[Chapter 13. "M" Extension for Integer Multiplication and Division, Version 2.0]
* xref:a-st-ext.adoc[Chapter 14. "A" Extension for Atomic Instructions, Version 2.1]
* xref:zawrs.adoc[Chapter 15. "Zawrs" Extension for Wait-on-Reservation-Set instructions, Version 1.01]
* xref:zacas.adoc[Chapter 16. "Zacas" Extension for Atomic Compare-and-Swap (CAS) Instructions, Version 1.0.0]
* xref:rvwmo.adoc[Chapter 17. RVWMO Memory Consistency Model, Version 2.0]
* xref:ztso-st-ext.adoc[Chapter 18. "Ztso" Extension for Total Store Ordering, Version 1.0]
* xref:cmo.adoc[Chapter 19. "CMO" Extensions for Base Cache Management Operation ISA, Version 1.0.0]
* xref:f-st-ext.adoc[Chapter 20. "F" Extension for Single-Precision Floating-Point, Version 2.2]
* xref:d-st-ext.adoc[Chapter 21. "D" Extension for Double-Precision Floating-Point, Version 2.2]
* xref:q-st-ext.adoc[Chapter 22. "Q" Extension for Quad-Precision Floating-Point, Version 2.2]
* xref:zfh.adoc[Chapter 23. "Zfh" and "Zfhmin" Extensions for Half-Precision Floating-Point, Version 1.0]
* xref:zfa.adoc[Chapter 24. "Zfa" Extension for Additional Floating-Point Instructions, Version 1.0]
* xref:zfinx.adoc[Chapter 25. "Zfinx", "Zdinx", "Zhinx", "Zhinxmin" Extensions for Floating-Point in Integer Registers, Version 1.0]
* xref:c-st-ext.adoc[Chapter 26. "C" Extension for Compressed Instructions, Version 2.0]
* xref:zc.adoc[Chapter 27. "Zc*" Extension for Code Size Reduction, Version 1.0.0]
* xref:b-st-ext.adoc[Chapter 28. "B" Extension for Bit Manipulation, Version 1.0.0]
* xref:j-st-ext.adoc[Chapter 29. "J" Extension for Dynamically Translated Languages, Version 1.0.0]
* xref:p-st-ext.adoc[Chapter 30. "P" Extension for Packed SIMD Instructions, Version 1.0.0]
* xref:v-st-ext.adoc[Chapter 31. "V" Standard Extension for Vector Operations, Version 1.0]
* xref:scalar-crypto.adoc[Chapter 32. Cryptography Extensions: Scalar & Entropy Source Instructions, Version 1.0.1]
* xref:vector-crypto.adoc[Chapter 33.Cryptography Extensions: Vector Instructions, Version 1.0]
* xref:rv-32-64g.adoc[Chapter 34. RV32/64G Instruction Set Listings]
* xref:extending.adoc[Chapter 35. Appendix: Extending the RISC-V ISA]
* xref:naming.adoc[Chapter 36. ISA Extension Naming Conventions]
* xref:history.adoc[Chapter 37. Document Revision History]
* xref:mm-eplan.adoc[Appendix A: RVWMO Explanatory Material, Version 0.1]
* xref:mm-formal.adoc[Appendix B: Formal Memory Model Specifications, Version 0.1]
//Appendices for Vector
* xref:vector-examples.adoc[Appendix C: Vector Assembly Code Examples]
* xref:calling-convention.adoc[Appendix D: Calling Convention for Vector State (Not authoritative - Placeholder Only)]
//End of Vector appendices
//* xref:index.adoc[]
// this is generated generated from index markers.
//* xref:bibliography.adoc[Bibliography]