

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Apr  9 16:33:42 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        class_hier_design
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.369 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 70.000 ns | 70.000 ns |    4|    4| dataflow |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |           |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |  Instance | Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |BLOCK0_U0  |BLOCK0  |        4|        4| 40.000 ns | 40.000 ns |    4|    4| function |
        |BLOCK1_U0  |BLOCK1  |        2|        2| 20.000 ns | 20.000 ns |    2|    2| function |
        +-----------+--------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        0|      -|       5|     17|    -|
|Instance         |        -|      -|      33|    224|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      38|    243|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------+--------+---------+-------+----+-----+-----+
    |  Instance | Module | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------+--------+---------+-------+----+-----+-----+
    |BLOCK0_U0  |BLOCK0  |        0|      0|  21|  150|    0|
    |BLOCK1_U0  |BLOCK1  |        0|      0|  12|   74|    0|
    +-----------+--------+---------+-------+----+-----+-----+
    |Total      |        |        0|      0|  33|  224|    0|
    +-----------+--------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------+---------+---+----+-----+------+-----+---------+
    |    Name   | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------+---------+---+----+-----+------+-----+---------+
    |tmp_V_V_U  |        0|  5|   0|    -|     2|    5|       10|
    +-----------+---------+---+----+-----+------+-----+---------+
    |Total      |        0|  5|   0|    0|     2|    5|       10|
    +-----------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|in_V_V_dout     |  in |    4|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din     | out |    5|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|ap_clk          |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      top     | return value |
+----------------+-----+-----+------------+--------------+--------------+

