Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 02:38:46 2024
| Host         : DESKTOP-JBTK6O5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.175        0.000                      0                  209       -0.478       -0.478                      1                  209        4.500        0.000                       0                   128  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           1.175        0.000                      0                  209       -0.478       -0.478                      1                  209        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk100MHz                   
(none)                      clk100MHz     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.478ns,  Total Violation       -0.478ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        8.765ns  (logic 1.862ns (21.248%)  route 6.903ns (78.752%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=5, routed)           4.571    11.061    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    11.185 f  hdmi_ctrl_inst/i2c_stream_inst/HD_CLK_i_2/O
                         net (fo=22, routed)          0.753    11.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I0_O)        0.124    12.062 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3/O
                         net (fo=16, routed)          0.537    12.599    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3_n_0
    SLICE_X104Y41        LUT4 (Prop_lut4_I3_O)        0.124    12.723 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.042    13.765    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y43        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.697    15.180    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y43        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/C
                         clock pessimism              0.000    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X107Y43        FDCE (Setup_fdce_C_CE)      -0.205    14.940    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        8.765ns  (logic 1.862ns (21.248%)  route 6.903ns (78.752%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=5, routed)           4.571    11.061    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    11.185 f  hdmi_ctrl_inst/i2c_stream_inst/HD_CLK_i_2/O
                         net (fo=22, routed)          0.753    11.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I0_O)        0.124    12.062 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3/O
                         net (fo=16, routed)          0.537    12.599    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3_n_0
    SLICE_X104Y41        LUT4 (Prop_lut4_I3_O)        0.124    12.723 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.042    13.765    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y43        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.697    15.180    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y43        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/C
                         clock pessimism              0.000    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X107Y43        FDCE (Setup_fdce_C_CE)      -0.205    14.940    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        8.765ns  (logic 1.862ns (21.248%)  route 6.903ns (78.752%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=5, routed)           4.571    11.061    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    11.185 f  hdmi_ctrl_inst/i2c_stream_inst/HD_CLK_i_2/O
                         net (fo=22, routed)          0.753    11.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I0_O)        0.124    12.062 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3/O
                         net (fo=16, routed)          0.537    12.599    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3_n_0
    SLICE_X104Y41        LUT4 (Prop_lut4_I3_O)        0.124    12.723 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.042    13.765    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y43        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.697    15.180    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y43        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/C
                         clock pessimism              0.000    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X107Y43        FDCE (Setup_fdce_C_CE)      -0.205    14.940    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        8.765ns  (logic 1.862ns (21.248%)  route 6.903ns (78.752%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=5, routed)           4.571    11.061    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    11.185 f  hdmi_ctrl_inst/i2c_stream_inst/HD_CLK_i_2/O
                         net (fo=22, routed)          0.753    11.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I0_O)        0.124    12.062 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3/O
                         net (fo=16, routed)          0.537    12.599    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3_n_0
    SLICE_X104Y41        LUT4 (Prop_lut4_I3_O)        0.124    12.723 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          1.042    13.765    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y43        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.697    15.180    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y43        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/C
                         clock pessimism              0.000    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X107Y43        FDCE (Setup_fdce_C_CE)      -0.205    14.940    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        8.585ns  (logic 1.862ns (21.693%)  route 6.723ns (78.307%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=5, routed)           4.571    11.061    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    11.185 f  hdmi_ctrl_inst/i2c_stream_inst/HD_CLK_i_2/O
                         net (fo=22, routed)          0.753    11.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I0_O)        0.124    12.062 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3/O
                         net (fo=16, routed)          0.537    12.599    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3_n_0
    SLICE_X104Y41        LUT4 (Prop_lut4_I3_O)        0.124    12.723 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.862    13.585    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.695    15.178    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/C
                         clock pessimism              0.000    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X107Y40        FDCE (Setup_fdce_C_CE)      -0.205    14.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        8.585ns  (logic 1.862ns (21.693%)  route 6.723ns (78.307%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=5, routed)           4.571    11.061    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    11.185 f  hdmi_ctrl_inst/i2c_stream_inst/HD_CLK_i_2/O
                         net (fo=22, routed)          0.753    11.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I0_O)        0.124    12.062 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3/O
                         net (fo=16, routed)          0.537    12.599    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3_n_0
    SLICE_X104Y41        LUT4 (Prop_lut4_I3_O)        0.124    12.723 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.862    13.585    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.695    15.178    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[1]/C
                         clock pessimism              0.000    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X107Y40        FDCE (Setup_fdce_C_CE)      -0.205    14.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        8.585ns  (logic 1.862ns (21.693%)  route 6.723ns (78.307%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=5, routed)           4.571    11.061    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    11.185 f  hdmi_ctrl_inst/i2c_stream_inst/HD_CLK_i_2/O
                         net (fo=22, routed)          0.753    11.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I0_O)        0.124    12.062 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3/O
                         net (fo=16, routed)          0.537    12.599    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3_n_0
    SLICE_X104Y41        LUT4 (Prop_lut4_I3_O)        0.124    12.723 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.862    13.585    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.695    15.178    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[2]/C
                         clock pessimism              0.000    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X107Y40        FDCE (Setup_fdce_C_CE)      -0.205    14.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        8.585ns  (logic 1.862ns (21.693%)  route 6.723ns (78.307%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=5, routed)           4.571    11.061    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    11.185 f  hdmi_ctrl_inst/i2c_stream_inst/HD_CLK_i_2/O
                         net (fo=22, routed)          0.753    11.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I0_O)        0.124    12.062 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3/O
                         net (fo=16, routed)          0.537    12.599    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3_n_0
    SLICE_X104Y41        LUT4 (Prop_lut4_I3_O)        0.124    12.723 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.862    13.585    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.695    15.178    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[3]/C
                         clock pessimism              0.000    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X107Y40        FDCE (Setup_fdce_C_CE)      -0.205    14.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        8.576ns  (logic 1.862ns (21.715%)  route 6.714ns (78.285%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=5, routed)           4.571    11.061    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    11.185 f  hdmi_ctrl_inst/i2c_stream_inst/HD_CLK_i_2/O
                         net (fo=22, routed)          0.753    11.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I0_O)        0.124    12.062 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3/O
                         net (fo=16, routed)          0.537    12.599    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3_n_0
    SLICE_X104Y41        LUT4 (Prop_lut4_I3_O)        0.124    12.723 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.853    13.576    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y42        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.696    15.179    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/C
                         clock pessimism              0.000    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X107Y42        FDCE (Setup_fdce_C_CE)      -0.205    14.939    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -13.576    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz rise@10.000ns - clk100MHz fall@5.000ns)
  Data Path Delay:        8.576ns  (logic 1.862ns (21.715%)  route 6.714ns (78.285%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_IBUF_inst/O
                         net (fo=5, routed)           4.571    11.061    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.124    11.185 f  hdmi_ctrl_inst/i2c_stream_inst/HD_CLK_i_2/O
                         net (fo=22, routed)          0.753    11.938    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]_0
    SLICE_X103Y42        LUT6 (Prop_lut6_I0_O)        0.124    12.062 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3/O
                         net (fo=16, routed)          0.537    12.599    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[15]_i_3_n_0
    SLICE_X104Y41        LUT4 (Prop_lut4_I3_O)        0.124    12.723 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.853    13.576    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y42        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.696    15.179    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/C
                         clock pessimism              0.000    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X107Y42        FDCE (Setup_fdce_C_CE)      -0.205    14.939    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -13.576    
  -------------------------------------------------------------------
                         slack                                  1.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.478ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.284ns (17.590%)  route 1.331ns (82.410%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.668     1.615    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X104Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.880     2.074    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X104Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/C
                         clock pessimism              0.000     2.074    
                         clock uncertainty            0.035     2.109    
    SLICE_X104Y39        FDCE (Hold_fdce_C_CE)       -0.016     2.093    hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.620ns (27.370%)  route 4.298ns (72.630%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           3.871     5.291    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y39        LUT6 (Prop_lut6_I0_O)        0.100     5.391 r  hdmi_ctrl_inst/i2c_stream_inst/HD_CLK_i_2/O
                         net (fo=22, routed)          0.427     5.818    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]_0
    SLICE_X103Y40        LUT2 (Prop_lut2_I1_O)        0.100     5.918 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.918    hdmi_ctrl_inst/hdmi_stream_inst/p_1_in[0]
    SLICE_X103Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.798     5.560    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
                         clock pessimism              0.000     5.560    
                         clock uncertainty            0.035     5.596    
    SLICE_X103Y40        FDCE (Hold_fdce_C_D)         0.270     5.866    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.866    
                         arrival time                           5.918    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk100MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/phase_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 1.520ns (25.196%)  route 4.512ns (74.804%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           4.512     5.932    hdmi_ctrl_inst/i2c_stream_inst/clk_IBUF
    SLICE_X104Y42        LUT3 (Prop_lut3_I1_O)        0.100     6.032 r  hdmi_ctrl_inst/i2c_stream_inst/phase[0]_i_1/O
                         net (fo=1, routed)           0.000     6.032    hdmi_ctrl_inst/hdmi_stream_inst/phase_reg[0]_1
    SLICE_X104Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/phase_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.799     5.561    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X104Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/phase_reg[0]/C
                         clock pessimism              0.000     5.561    
                         clock uncertainty            0.035     5.597    
    SLICE_X104Y42        FDCE (Hold_fdce_C_D)         0.330     5.927    hdmi_ctrl_inst/hdmi_stream_inst/phase_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.927    
                         arrival time                           6.032    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.637     1.584    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y37        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/Q
                         net (fo=1, routed)           0.054     1.779    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_1[3]
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[3]_i_1/O
                         net (fo=1, routed)           0.000     1.824    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[3]_i_1_n_0
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.907     2.101    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/CLK
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[3]/C
                         clock pessimism             -0.504     1.597    
    SLICE_X112Y37        FDRE (Hold_fdre_C_D)         0.121     1.718    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.583    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y36        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[1]/Q
                         net (fo=1, routed)           0.087     1.811    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_2[1]
    SLICE_X112Y36        LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[1]_i_1_n_0
    SLICE_X112Y36        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.906     2.100    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/CLK
    SLICE_X112Y36        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]/C
                         clock pessimism             -0.504     1.596    
    SLICE_X112Y36        FDRE (Hold_fdre_C_D)         0.120     1.716    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.637     1.584    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y37        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/Q
                         net (fo=1, routed)           0.089     1.814    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_1[4]
    SLICE_X112Y37        LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[4]_i_1/O
                         net (fo=1, routed)           0.000     1.859    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[4]_i_1_n_0
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.907     2.101    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/CLK
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[4]/C
                         clock pessimism             -0.504     1.597    
    SLICE_X112Y37        FDRE (Hold_fdre_C_D)         0.121     1.718    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.638     1.585    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y38        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[2]/Q
                         net (fo=1, routed)           0.112     1.838    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_2[2]
    SLICE_X112Y37        LUT6 (Prop_lut6_I3_O)        0.045     1.883 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[2]_i_1/O
                         net (fo=1, routed)           0.000     1.883    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[2]_i_1_n_0
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.907     2.101    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/CLK
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]/C
                         clock pessimism             -0.502     1.599    
    SLICE_X112Y37        FDRE (Hold_fdre_C_D)         0.120     1.719    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.638     1.585    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y38        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[5]/Q
                         net (fo=1, routed)           0.137     1.863    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_2[5]
    SLICE_X112Y37        LUT6 (Prop_lut6_I4_O)        0.045     1.908 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[5]_i_1/O
                         net (fo=1, routed)           0.000     1.908    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[5]_i_1_n_0
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.907     2.101    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/CLK
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[5]/C
                         clock pessimism             -0.502     1.599    
    SLICE_X112Y37        FDRE (Hold_fdre_C_D)         0.121     1.720    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.367%)  route 0.122ns (39.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.583    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/CLK
    SLICE_X110Y36        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]/Q
                         net (fo=4, routed)           0.122     1.846    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_0[0]
    SLICE_X111Y36        LUT6 (Prop_lut6_I0_O)        0.045     1.891 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/st[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.891    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[2]_0[1]
    SLICE_X111Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.906     2.100    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X111Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[2]/C
                         clock pessimism             -0.504     1.596    
    SLICE_X111Y36        FDCE (Hold_fdce_C_D)         0.092     1.688    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/lst_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.425%)  route 0.144ns (50.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.583    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X111Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y36        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[1]/Q
                         net (fo=9, routed)           0.144     1.868    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[1]
    SLICE_X111Y35        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/lst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.906     2.100    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X111Y35        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/lst_reg[1]/C
                         clock pessimism             -0.502     1.598    
    SLICE_X111Y35        FDCE (Hold_fdce_C_D)         0.066     1.664    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/lst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X104Y39  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X103Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X103Y43  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X103Y42  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X103Y42  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X103Y43  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X103Y43  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X103Y43  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X103Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X104Y39  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X104Y39  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y43  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y43  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y42  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y42  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y42  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y42  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X104Y39  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X104Y39  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y40  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y43  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y43  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y42  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y42  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y42  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X103Y42  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_DE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.537ns  (logic 4.603ns (48.260%)  route 4.935ns (51.740%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.874     5.636    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X106Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.419     6.055 f  hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/Q
                         net (fo=32, routed)          1.650     7.706    hdmi_ctrl_inst/i2c_stream_inst/st_reg_n_0_[3]
    SLICE_X107Y38        LUT5 (Prop_lut5_I0_O)        0.327     8.033 r  hdmi_ctrl_inst/i2c_stream_inst/HD_DE_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.788     8.821    hdmi_ctrl_inst/hdmi_stream_inst/HD_DE
    SLICE_X107Y41        LUT6 (Prop_lut6_I5_O)        0.332     9.153 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.496    11.649    HD_DE_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.525    15.174 r  HD_DE_OBUF_inst/O
                         net (fo=0)                   0.000    15.174    HD_DE
    U16                                                               r  HD_DE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.544ns  (logic 4.334ns (45.409%)  route 5.210ns (54.591%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.799     5.561    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X103Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y42        FDCE (Prop_fdce_C_Q)         0.456     6.017 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/Q
                         net (fo=2, routed)           0.820     6.838    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg_n_0_[11]
    SLICE_X103Y43        LUT5 (Prop_lut5_I4_O)        0.124     6.962 f  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.590     7.552    hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_3_n_0
    SLICE_X103Y42        LUT4 (Prop_lut4_I0_O)        0.124     7.676 f  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.016     8.691    hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_2_n_0
    SLICE_X103Y41        LUT6 (Prop_lut6_I5_O)        0.124     8.815 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.784    11.599    HD_HSYNC_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.506    15.105 r  HD_HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    15.105    HD_HSYNC
    V17                                                               r  HD_HSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 4.243ns (47.909%)  route 4.613ns (52.091%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.878     5.640    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y43        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDCE (Prop_fdce_C_Q)         0.456     6.096 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/Q
                         net (fo=2, routed)           1.270     7.367    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg_n_0_[14]
    SLICE_X107Y43        LUT6 (Prop_lut6_I1_O)        0.124     7.491 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.881     8.371    hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_2_n_0
    SLICE_X107Y41        LUT6 (Prop_lut6_I4_O)        0.124     8.495 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.462    10.958    HD_VSYNC_OBUF
    W17                  OBUF (Prop_obuf_I_O)         3.539    14.497 r  HD_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    14.497    HD_VSYNC
    W17                                                               r  HD_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.969ns  (logic 3.958ns (56.791%)  route 3.011ns (43.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.876     5.638    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y38        FDCE (Prop_fdce_C_Q)         0.456     6.094 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/Q
                         net (fo=5, routed)           3.011     9.106    acc[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    12.608 r  LD_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.608    LD[7]
    U14                                                               r  LD[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 4.047ns (62.751%)  route 2.402ns (37.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.798     5.560    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X104Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y39        FDCE (Prop_fdce_C_Q)         0.518     6.078 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/Q
                         net (fo=1, routed)           2.402     8.481    HD_CLK_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.529    12.010 r  HD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.010    HD_CLK
    W18                                                               r  HD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 3.987ns (64.398%)  route 2.204ns (35.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.875     5.637    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     6.093 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/Q
                         net (fo=6, routed)           2.204     8.298    acc[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    11.829 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.829    LD[2]
    U22                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 4.103ns (66.539%)  route 2.063ns (33.461%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.874     5.636    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X112Y35        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y35        FDPE (Prop_fdpe_C_Q)         0.518     6.154 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/Q
                         net (fo=2, routed)           2.063     8.218    i2c_sda_IOBUF_inst/T
    Y16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.585    11.802 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.802    i2c_sda
    Y16                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.138ns  (logic 4.032ns (65.687%)  route 2.106ns (34.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.876     5.638    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDCE (Prop_fdce_C_Q)         0.518     6.156 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=6, routed)           2.106     8.262    acc[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.776 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.776    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.085ns  (logic 4.040ns (66.403%)  route 2.044ns (33.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.875     5.637    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X108Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y38        FDCE (Prop_fdce_C_Q)         0.518     6.155 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/Q
                         net (fo=5, routed)           2.044     8.200    acc[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    11.722 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.722    LD[0]
    T22                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 3.968ns (65.451%)  route 2.095ns (34.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.875     5.637    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.456     6.093 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/Q
                         net (fo=5, routed)           2.095     8.188    acc[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    11.700 r  LD_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.700    LD[6]
    U19                                                               r  LD[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 0.965ns (56.757%)  route 0.735ns (43.243%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.583    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X110Y34        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y34        FDPE (Prop_fdpe_C_Q)         0.141     1.724 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/Q
                         net (fo=2, routed)           0.735     2.459    i2c_scl_IOBUF_inst/T
    AA18                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.283 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.283    i2c_scl
    AA18                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 0.988ns (55.879%)  route 0.780ns (44.121%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.636     1.583    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X112Y35        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y35        FDPE (Prop_fdpe_C_Q)         0.164     1.747 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/Q
                         net (fo=2, routed)           0.780     2.527    i2c_sda_IOBUF_inst/T
    Y16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.351 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.351    i2c_sda
    Y16                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.396ns (77.601%)  route 0.403ns (22.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.638     1.585    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDCE (Prop_fdce_C_Q)         0.164     1.749 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/Q
                         net (fo=5, routed)           0.403     2.152    acc[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.384 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.384    LD[5]
    W22                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.379ns (75.606%)  route 0.445ns (24.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.638     1.585    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y38        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/Q
                         net (fo=5, routed)           0.445     2.171    acc[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.408 r  LD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.408    LD[4]
    V22                                                               r  LD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.372ns (74.317%)  route 0.474ns (25.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.637     1.584    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/Q
                         net (fo=6, routed)           0.474     2.199    acc[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.430 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.430    LD[3]
    U21                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.387ns (73.616%)  route 0.497ns (26.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.637     1.584    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X108Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y38        FDCE (Prop_fdce_C_Q)         0.164     1.748 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/Q
                         net (fo=5, routed)           0.497     2.245    acc[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.468 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.468    LD[0]
    T22                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.354ns (71.732%)  route 0.534ns (28.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.637     1.584    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/Q
                         net (fo=5, routed)           0.534     2.259    acc[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     3.472 r  LD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.472    LD[6]
    U19                                                               r  LD[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.379ns (71.630%)  route 0.546ns (28.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.638     1.585    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDCE (Prop_fdce_C_Q)         0.164     1.749 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=6, routed)           0.546     2.295    acc[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.510 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.510    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.373ns (70.546%)  route 0.573ns (29.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.637     1.584    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/Q
                         net (fo=6, routed)           0.573     2.298    acc[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.530 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.530    LD[2]
    U22                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.394ns (66.621%)  route 0.698ns (33.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.610     1.557    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X104Y39        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y39        FDCE (Prop_fdce_C_Q)         0.164     1.721 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_CLK_reg/Q
                         net (fo=1, routed)           0.698     2.419    HD_CLK_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.230     3.649 r  HD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.649    HD_CLK
    W18                                                               r  HD_CLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.105ns  (logic 1.068ns (20.929%)  route 4.036ns (79.071%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=112, routed)         3.553     4.497    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X113Y37        LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write[7]_i_1/O
                         net (fo=8, routed)           0.484     5.105    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write
    SLICE_X109Y38        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.694     5.177    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X109Y38        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.068ns (21.317%)  route 3.944ns (78.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=112, routed)         3.553     4.497    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X113Y37        LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write[7]_i_1/O
                         net (fo=8, routed)           0.391     5.012    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.695     5.178    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.068ns (21.317%)  route 3.944ns (78.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=112, routed)         3.553     4.497    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X113Y37        LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write[7]_i_1/O
                         net (fo=8, routed)           0.391     5.012    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.695     5.178    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.068ns (21.317%)  route 3.944ns (78.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=112, routed)         3.553     4.497    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X113Y37        LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write[7]_i_1/O
                         net (fo=8, routed)           0.391     5.012    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.695     5.178    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.068ns (21.317%)  route 3.944ns (78.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=112, routed)         3.553     4.497    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X113Y37        LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write[7]_i_1/O
                         net (fo=8, routed)           0.391     5.012    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.695     5.178    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.068ns (21.317%)  route 3.944ns (78.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=112, routed)         3.553     4.497    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X113Y37        LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write[7]_i_1/O
                         net (fo=8, routed)           0.391     5.012    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.695     5.178    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.068ns (21.317%)  route 3.944ns (78.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=112, routed)         3.553     4.497    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X113Y37        LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write[7]_i_1/O
                         net (fo=8, routed)           0.391     5.012    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.695     5.178    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.068ns (21.317%)  route 3.944ns (78.683%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=112, routed)         3.553     4.497    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X113Y37        LUT6 (Prop_lut6_I0_O)        0.124     4.621 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write[7]_i_1/O
                         net (fo=8, routed)           0.391     5.012    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.695     5.178    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X113Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[7]/C

Slack:                    inf
  Source:                 i2c_scl
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.527ns  (logic 2.082ns (46.000%)  route 2.445ns (54.000%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AA18                 IBUF (Prop_ibuf_I_O)         1.480     1.480 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           1.604     3.084    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/i2c_scl_IBUF
    SLICE_X111Y35        LUT5 (Prop_lut5_I4_O)        0.152     3.236 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_3__0/O
                         net (fo=1, routed)           0.578     3.814    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_3__0_n_0
    SLICE_X111Y36        LUT6 (Prop_lut6_I0_O)        0.326     4.140 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_2/O
                         net (fo=1, routed)           0.263     4.403    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_2_n_0
    SLICE_X111Y36        LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.527    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_1__0_n_0
    SLICE_X111Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.694     5.177    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X111Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.446ns  (logic 1.327ns (29.835%)  route 3.120ns (70.165%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  start_IBUF_inst/O
                         net (fo=2, routed)           1.962     2.917    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/start_IBUF
    SLICE_X105Y38        LUT4 (Prop_lut4_I3_O)        0.124     3.041 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[1]_i_7/O
                         net (fo=1, routed)           0.433     3.474    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[1]_i_7_n_0
    SLICE_X105Y38        LUT6 (Prop_lut6_I2_O)        0.124     3.598 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[1]_i_4/O
                         net (fo=1, routed)           0.724     4.322    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[1]_i_4_n_0
    SLICE_X107Y38        LUT6 (Prop_lut6_I3_O)        0.124     4.446 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[1]_i_1/O
                         net (fo=1, routed)           0.000     4.446    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst_n_6
    SLICE_X107Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.694     5.177    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X107Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.173ns (22.965%)  route 0.582ns (77.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=112, routed)         0.582     0.755    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y43        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.910     2.104    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y43        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.173ns (22.965%)  route 0.582ns (77.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=112, routed)         0.582     0.755    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y43        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.910     2.104    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y43        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.173ns (22.965%)  route 0.582ns (77.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=112, routed)         0.582     0.755    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y43        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.910     2.104    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y43        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.173ns (22.965%)  route 0.582ns (77.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=112, routed)         0.582     0.755    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y43        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.910     2.104    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y43        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.173ns (19.557%)  route 0.714ns (80.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=112, routed)         0.714     0.887    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y42        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.173ns (19.557%)  route 0.714ns (80.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=112, routed)         0.714     0.887    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y42        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.173ns (19.557%)  route 0.714ns (80.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=112, routed)         0.714     0.887    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y42        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.173ns (19.557%)  route 0.714ns (80.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=112, routed)         0.714     0.887    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y42        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.173ns (19.447%)  route 0.719ns (80.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=112, routed)         0.719     0.892    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y41        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.173ns (19.447%)  route 0.719ns (80.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=112, routed)         0.719     0.892    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y41        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.909     2.103    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[5]/C





