INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSL/CCTA/CCTA.srcs/sources_1/new/q5_1005502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCTA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSL/CCTA/CCTA.srcs/sim_1/new/q5_tb_1005502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCTA_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSL/CCTA/CCTA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
