Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Feb 21 23:29:07 2023
| Host         : DESKTOP-VEN7OOV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7s25
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            9 |
| Yes          | No                    | No                     |              71 |           44 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                   Enable Signal                   |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  clk_variable    |                                                   |                                                 |                1 |              1 |         1.00 |
|  pio40_OBUF_BUFG | uart_writer/dout_i_1_n_0                          |                                                 |                1 |              1 |         1.00 |
|  pio40_OBUF_BUFG | uart_writer/tx_data_in                            | uart_writer/FSM_sequential_current_state_reg[0] |                2 |              5 |         2.50 |
|  pio40_OBUF_BUFG | uart_reader/FSM_sequential_current_state_reg[2]_0 |                                                 |                2 |              8 |         4.00 |
|  pio40_OBUF_BUFG | uart_reader/bit_cnt[0]_i_1_n_0                    |                                                 |                1 |              8 |         8.00 |
|  pio40_OBUF_BUFG | uart_writer/bit_cnt[2]_i_1__0_n_0                 |                                                 |                3 |             11 |         3.67 |
|  pio40_OBUF_BUFG |                                                   | uart_reader/etu_cnt[14]_i_1__0_n_0              |                5 |             15 |         3.00 |
|  pio40_OBUF_BUFG |                                                   | clk_div_cnt[0]_i_1_n_0                          |                4 |             16 |         4.00 |
|  pio40_OBUF_BUFG |                                                   |                                                 |               14 |             36 |         2.57 |
|  pio40_OBUF_BUFG | uart_reader/valid_reg_0                           |                                                 |               37 |             43 |         1.16 |
+------------------+---------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


