<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="F"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA5SOC095T" family="PolarFireSoC" package="fcsg325"/><componentInstances/><component name="PROC_SUBSYSTEM::work"/><component name="CoreAPB3_C0::work"/><component name="PF_CCC_C0::work"/><component name="PF_SRAM_AHBL_AXI_C0::work"/><component name="CoreGPIO_C0::work"/><component name="CORERESET_PF_C0::work"/><component name="CoreTimer_C0::work"/><component name="CoreUARTapb_C0::work"/><component name="PFSOC_INIT_MONITOR_C0::work"/><component name="COREJTAGDEBUG_C0::work"/><component name="MIV_RV32_C0::work"/><component name="PROC_SUBSYSTEM_tb::work"/><component name="RESET_GEN_C0::work"/><component name="CLK_GEN_C0::work"/><SmartGen version="8.0"/></workspace>