// Seed: 3926777834
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output uwire id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    output wire id_6,
    output tri id_7,
    output tri0 id_8,
    output supply1 id_9,
    output tri0 id_10
);
  assign id_1 = id_0 || id_0 || 1'h0;
  supply0 id_12;
  assign id_12 = 1;
  supply1 id_13;
  wire id_14;
  id_15(
      1, id_13, 1, id_12, 1, 1, 1 == 1, id_2, 1
  );
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wand id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri0 id_9
);
  assign id_2 = 1;
  assign id_1 = 1;
  module_0(
      id_7, id_6, id_1, id_1, id_5, id_0, id_1, id_1, id_2, id_1, id_1
  );
  wire id_11;
endmodule
