<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - btrfstest.info - arch/x86/include/asm/bitops.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/include/asm</a> - bitops.h<span style="font-size: 80%;"> (source / <a href="bitops.h.func.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">btrfstest.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">13</td>
            <td class="headerCovTableEntry">17</td>
            <td class="headerCovTableEntryMed">76.5 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2014-11-28</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : #ifndef _ASM_X86_BITOPS_H</a>
<span class="lineNum">       2 </span>            : #define _ASM_X86_BITOPS_H
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : /*
<span class="lineNum">       5 </span>            :  * Copyright 1992, Linus Torvalds.
<span class="lineNum">       6 </span>            :  *
<span class="lineNum">       7 </span>            :  * Note: inlines with more than a single statement should be marked
<span class="lineNum">       8 </span>            :  * __always_inline to avoid problems with older gcc's inlining heuristics.
<span class="lineNum">       9 </span>            :  */
<span class="lineNum">      10 </span>            : 
<span class="lineNum">      11 </span>            : #ifndef _LINUX_BITOPS_H
<span class="lineNum">      12 </span>            : #error only &lt;linux/bitops.h&gt; can be included directly
<span class="lineNum">      13 </span>            : #endif
<span class="lineNum">      14 </span>            : 
<span class="lineNum">      15 </span>            : #include &lt;linux/compiler.h&gt;
<span class="lineNum">      16 </span>            : #include &lt;asm/alternative.h&gt;
<span class="lineNum">      17 </span>            : #include &lt;asm/rmwcc.h&gt;
<span class="lineNum">      18 </span>            : #include &lt;asm/barrier.h&gt;
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : #if BITS_PER_LONG == 32
<span class="lineNum">      21 </span>            : # define _BITOPS_LONG_SHIFT 5
<span class="lineNum">      22 </span>            : #elif BITS_PER_LONG == 64
<span class="lineNum">      23 </span>            : # define _BITOPS_LONG_SHIFT 6
<span class="lineNum">      24 </span>            : #else
<span class="lineNum">      25 </span>            : # error &quot;Unexpected BITS_PER_LONG&quot;
<span class="lineNum">      26 </span>            : #endif
<span class="lineNum">      27 </span>            : 
<span class="lineNum">      28 </span>            : #define BIT_64(n)                       (U64_C(1) &lt;&lt; (n))
<span class="lineNum">      29 </span>            : 
<span class="lineNum">      30 </span>            : /*
<span class="lineNum">      31 </span>            :  * These have to be done with inline assembly: that way the bit-setting
<span class="lineNum">      32 </span>            :  * is guaranteed to be atomic. All bit operations return 0 if the bit
<span class="lineNum">      33 </span>            :  * was cleared before the operation and != 0 if it was not.
<span class="lineNum">      34 </span>            :  *
<span class="lineNum">      35 </span>            :  * bit 0 is the LSB of addr; bit 32 is the LSB of (addr+1).
<span class="lineNum">      36 </span>            :  */
<span class="lineNum">      37 </span>            : 
<span class="lineNum">      38 </span>            : #if __GNUC__ &lt; 4 || (__GNUC__ == 4 &amp;&amp; __GNUC_MINOR__ &lt; 1)
<span class="lineNum">      39 </span>            : /* Technically wrong, but this avoids compilation errors on some gcc
<span class="lineNum">      40 </span>            :    versions. */
<span class="lineNum">      41 </span>            : #define BITOP_ADDR(x) &quot;=m&quot; (*(volatile long *) (x))
<span class="lineNum">      42 </span>            : #else
<span class="lineNum">      43 </span>            : #define BITOP_ADDR(x) &quot;+m&quot; (*(volatile long *) (x))
<span class="lineNum">      44 </span>            : #endif
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span>            : #define ADDR                            BITOP_ADDR(addr)
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span>            : /*
<span class="lineNum">      49 </span>            :  * We do the locked ops that don't return the old value as
<span class="lineNum">      50 </span>            :  * a mask operation on a byte.
<span class="lineNum">      51 </span>            :  */
<span class="lineNum">      52 </span>            : #define IS_IMMEDIATE(nr)                (__builtin_constant_p(nr))
<span class="lineNum">      53 </span>            : #define CONST_MASK_ADDR(nr, addr)       BITOP_ADDR((void *)(addr) + ((nr)&gt;&gt;3))
<span class="lineNum">      54 </span>            : #define CONST_MASK(nr)                  (1 &lt;&lt; ((nr) &amp; 7))
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span>            : /**
<span class="lineNum">      57 </span>            :  * set_bit - Atomically set a bit in memory
<span class="lineNum">      58 </span>            :  * @nr: the bit to set
<span class="lineNum">      59 </span>            :  * @addr: the address to start counting from
<span class="lineNum">      60 </span>            :  *
<span class="lineNum">      61 </span>            :  * This function is atomic and may not be reordered.  See __set_bit()
<span class="lineNum">      62 </span>            :  * if you do not require the atomic guarantees.
<span class="lineNum">      63 </span>            :  *
<span class="lineNum">      64 </span>            :  * Note: there are no guarantees that this function will not be reordered
<span class="lineNum">      65 </span>            :  * on non x86 architectures, so if you are writing portable code,
<span class="lineNum">      66 </span>            :  * make sure not to rely on its reordering guarantees.
<span class="lineNum">      67 </span>            :  *
<span class="lineNum">      68 </span>            :  * Note that @nr may be almost arbitrarily large; this function is not
<span class="lineNum">      69 </span>            :  * restricted to acting on a single-word quantity.
<span class="lineNum">      70 </span>            :  */
<span class="lineNum">      71 </span>            : static __always_inline void
<span class="lineNum">      72 </span>            : set_bit(long nr, volatile unsigned long *addr)
<span class="lineNum">      73 </span>            : {
<span class="lineNum">      74 </span><span class="lineCov">       5860 :         if (IS_IMMEDIATE(nr)) {</span>
<span class="lineNum">      75 </span><span class="lineCov">    6352801 :                 asm volatile(LOCK_PREFIX &quot;orb %1,%0&quot;</span>
<span class="lineNum">      76 </span><span class="lineCov">    6270515 :                         : CONST_MASK_ADDR(nr, addr)</span>
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :                         : &quot;iq&quot; ((u8)CONST_MASK(nr))</span>
<span class="lineNum">      78 </span>            :                         : &quot;memory&quot;);
<span class="lineNum">      79 </span>            :         } else {
<span class="lineNum">      80 </span><span class="lineCov">       5860 :                 asm volatile(LOCK_PREFIX &quot;bts %1,%0&quot;</span>
<span class="lineNum">      81 </span>            :                         : BITOP_ADDR(addr) : &quot;Ir&quot; (nr) : &quot;memory&quot;);
<span class="lineNum">      82 </span>            :         }
<span class="lineNum">      83 </span>            : }
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span>            : /**
<span class="lineNum">      86 </span>            :  * __set_bit - Set a bit in memory
<span class="lineNum">      87 </span>            :  * @nr: the bit to set
<span class="lineNum">      88 </span>            :  * @addr: the address to start counting from
<span class="lineNum">      89 </span>            :  *
<span class="lineNum">      90 </span>            :  * Unlike set_bit(), this function is non-atomic and may be reordered.
<span class="lineNum">      91 </span>            :  * If it's called on the same region of memory simultaneously, the effect
<span class="lineNum">      92 </span>            :  * may be that only one operation succeeds.
<span class="lineNum">      93 </span>            :  */
<span class="lineNum">      94 </span>            : static inline void __set_bit(long nr, volatile unsigned long *addr)
<span class="lineNum">      95 </span>            : {
<span class="lineNum">      96 </span>            :         asm volatile(&quot;bts %1,%0&quot; : ADDR : &quot;Ir&quot; (nr) : &quot;memory&quot;);
<span class="lineNum">      97 </span>            : }
<span class="lineNum">      98 </span>            : 
<span class="lineNum">      99 </span>            : /**
<span class="lineNum">     100 </span>            :  * clear_bit - Clears a bit in memory
<span class="lineNum">     101 </span>            :  * @nr: Bit to clear
<span class="lineNum">     102 </span>            :  * @addr: Address to start counting from
<span class="lineNum">     103 </span>            :  *
<span class="lineNum">     104 </span>            :  * clear_bit() is atomic and may not be reordered.  However, it does
<span class="lineNum">     105 </span>            :  * not contain a memory barrier, so if it is used for locking purposes,
<span class="lineNum">     106 </span>            :  * you should call smp_mb__before_atomic() and/or smp_mb__after_atomic()
<span class="lineNum">     107 </span>            :  * in order to ensure changes are visible on other processors.
<span class="lineNum">     108 </span>            :  */
<span class="lineNum">     109 </span>            : static __always_inline void
<span class="lineNum">     110 </span>            : clear_bit(long nr, volatile unsigned long *addr)
<span class="lineNum">     111 </span>            : {
<span class="lineNum">     112 </span>            :         if (IS_IMMEDIATE(nr)) {
<span class="lineNum">     113 </span><span class="lineCov">   10966769 :                 asm volatile(LOCK_PREFIX &quot;andb %1,%0&quot;</span>
<span class="lineNum">     114 </span><span class="lineCov">    9386637 :                         : CONST_MASK_ADDR(nr, addr)</span>
<span class="lineNum">     115 </span>            :                         : &quot;iq&quot; ((u8)~CONST_MASK(nr)));
<span class="lineNum">     116 </span>            :         } else {
<span class="lineNum">     117 </span>            :                 asm volatile(LOCK_PREFIX &quot;btr %1,%0&quot;
<span class="lineNum">     118 </span>            :                         : BITOP_ADDR(addr)
<span class="lineNum">     119 </span>            :                         : &quot;Ir&quot; (nr));
<span class="lineNum">     120 </span>            :         }
<span class="lineNum">     121 </span>            : }
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span>            : /*
<span class="lineNum">     124 </span>            :  * clear_bit_unlock - Clears a bit in memory
<span class="lineNum">     125 </span>            :  * @nr: Bit to clear
<span class="lineNum">     126 </span>            :  * @addr: Address to start counting from
<span class="lineNum">     127 </span>            :  *
<span class="lineNum">     128 </span>            :  * clear_bit() is atomic and implies release semantics before the memory
<span class="lineNum">     129 </span>            :  * operation. It can be used for an unlock.
<span class="lineNum">     130 </span>            :  */
<span class="lineNum">     131 </span>            : static inline void clear_bit_unlock(long nr, volatile unsigned long *addr)
<span class="lineNum">     132 </span>            : {
<span class="lineNum">     133 </span>            :         barrier();
<span class="lineNum">     134 </span>            :         clear_bit(nr, addr);
<span class="lineNum">     135 </span>            : }
<span class="lineNum">     136 </span>            : 
<span class="lineNum">     137 </span>            : static inline void __clear_bit(long nr, volatile unsigned long *addr)
<span class="lineNum">     138 </span>            : {
<span class="lineNum">     139 </span>            :         asm volatile(&quot;btr %1,%0&quot; : ADDR : &quot;Ir&quot; (nr));
<span class="lineNum">     140 </span>            : }
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span>            : /*
<span class="lineNum">     143 </span>            :  * __clear_bit_unlock - Clears a bit in memory
<span class="lineNum">     144 </span>            :  * @nr: Bit to clear
<span class="lineNum">     145 </span>            :  * @addr: Address to start counting from
<span class="lineNum">     146 </span>            :  *
<span class="lineNum">     147 </span>            :  * __clear_bit() is non-atomic and implies release semantics before the memory
<span class="lineNum">     148 </span>            :  * operation. It can be used for an unlock if no other CPUs can concurrently
<span class="lineNum">     149 </span>            :  * modify other bits in the word.
<span class="lineNum">     150 </span>            :  *
<span class="lineNum">     151 </span>            :  * No memory barrier is required here, because x86 cannot reorder stores past
<span class="lineNum">     152 </span>            :  * older loads. Same principle as spin_unlock.
<span class="lineNum">     153 </span>            :  */
<span class="lineNum">     154 </span>            : static inline void __clear_bit_unlock(long nr, volatile unsigned long *addr)
<span class="lineNum">     155 </span>            : {
<span class="lineNum">     156 </span>            :         barrier();
<span class="lineNum">     157 </span>            :         __clear_bit(nr, addr);
<span class="lineNum">     158 </span>            : }
<span class="lineNum">     159 </span>            : 
<span class="lineNum">     160 </span>            : /**
<span class="lineNum">     161 </span>            :  * __change_bit - Toggle a bit in memory
<span class="lineNum">     162 </span>            :  * @nr: the bit to change
<span class="lineNum">     163 </span>            :  * @addr: the address to start counting from
<span class="lineNum">     164 </span>            :  *
<span class="lineNum">     165 </span>            :  * Unlike change_bit(), this function is non-atomic and may be reordered.
<span class="lineNum">     166 </span>            :  * If it's called on the same region of memory simultaneously, the effect
<span class="lineNum">     167 </span>            :  * may be that only one operation succeeds.
<span class="lineNum">     168 </span>            :  */
<span class="lineNum">     169 </span>            : static inline void __change_bit(long nr, volatile unsigned long *addr)
<span class="lineNum">     170 </span>            : {
<span class="lineNum">     171 </span>            :         asm volatile(&quot;btc %1,%0&quot; : ADDR : &quot;Ir&quot; (nr));
<span class="lineNum">     172 </span>            : }
<span class="lineNum">     173 </span>            : 
<span class="lineNum">     174 </span>            : /**
<span class="lineNum">     175 </span>            :  * change_bit - Toggle a bit in memory
<span class="lineNum">     176 </span>            :  * @nr: Bit to change
<span class="lineNum">     177 </span>            :  * @addr: Address to start counting from
<span class="lineNum">     178 </span>            :  *
<span class="lineNum">     179 </span>            :  * change_bit() is atomic and may not be reordered.
<span class="lineNum">     180 </span>            :  * Note that @nr may be almost arbitrarily large; this function is not
<span class="lineNum">     181 </span>            :  * restricted to acting on a single-word quantity.
<span class="lineNum">     182 </span>            :  */
<span class="lineNum">     183 </span>            : static inline void change_bit(long nr, volatile unsigned long *addr)
<span class="lineNum">     184 </span>            : {
<span class="lineNum">     185 </span>            :         if (IS_IMMEDIATE(nr)) {
<span class="lineNum">     186 </span>            :                 asm volatile(LOCK_PREFIX &quot;xorb %1,%0&quot;
<span class="lineNum">     187 </span>            :                         : CONST_MASK_ADDR(nr, addr)
<span class="lineNum">     188 </span>            :                         : &quot;iq&quot; ((u8)CONST_MASK(nr)));
<span class="lineNum">     189 </span>            :         } else {
<span class="lineNum">     190 </span>            :                 asm volatile(LOCK_PREFIX &quot;btc %1,%0&quot;
<span class="lineNum">     191 </span>            :                         : BITOP_ADDR(addr)
<span class="lineNum">     192 </span>            :                         : &quot;Ir&quot; (nr));
<span class="lineNum">     193 </span>            :         }
<span class="lineNum">     194 </span>            : }
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span>            : /**
<span class="lineNum">     197 </span>            :  * test_and_set_bit - Set a bit and return its old value
<span class="lineNum">     198 </span>            :  * @nr: Bit to set
<span class="lineNum">     199 </span>            :  * @addr: Address to count from
<span class="lineNum">     200 </span>            :  *
<span class="lineNum">     201 </span>            :  * This operation is atomic and cannot be reordered.
<a name="202"><span class="lineNum">     202 </span>            :  * It also implies a memory barrier.</a>
<span class="lineNum">     203 </span>            :  */
<span class="lineNum">     204 </span><span class="lineCov">    2829409 : static inline int test_and_set_bit(long nr, volatile unsigned long *addr)</span>
<span class="lineNum">     205 </span>            : {
<span class="lineNum">     206 </span><span class="lineCov">    4216768 :         GEN_BINARY_RMWcc(LOCK_PREFIX &quot;bts&quot;, *addr, &quot;Ir&quot;, nr, &quot;%0&quot;, &quot;c&quot;);</span>
<span class="lineNum">     207 </span>            : }
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span>            : /**
<span class="lineNum">     210 </span>            :  * test_and_set_bit_lock - Set a bit and return its old value for lock
<span class="lineNum">     211 </span>            :  * @nr: Bit to set
<span class="lineNum">     212 </span>            :  * @addr: Address to count from
<span class="lineNum">     213 </span>            :  *
<span class="lineNum">     214 </span>            :  * This is the same as test_and_set_bit on x86.
<span class="lineNum">     215 </span>            :  */
<span class="lineNum">     216 </span>            : static __always_inline int
<span class="lineNum">     217 </span>            : test_and_set_bit_lock(long nr, volatile unsigned long *addr)
<span class="lineNum">     218 </span>            : {
<span class="lineNum">     219 </span><span class="lineCov">    2829518 :         return test_and_set_bit(nr, addr);</span>
<span class="lineNum">     220 </span>            : }
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span>            : /**
<span class="lineNum">     223 </span>            :  * __test_and_set_bit - Set a bit and return its old value
<span class="lineNum">     224 </span>            :  * @nr: Bit to set
<span class="lineNum">     225 </span>            :  * @addr: Address to count from
<span class="lineNum">     226 </span>            :  *
<span class="lineNum">     227 </span>            :  * This operation is non-atomic and can be reordered.
<span class="lineNum">     228 </span>            :  * If two examples of this operation race, one can appear to succeed
<span class="lineNum">     229 </span>            :  * but actually fail.  You must protect multiple accesses with a lock.
<span class="lineNum">     230 </span>            :  */
<span class="lineNum">     231 </span>            : static inline int __test_and_set_bit(long nr, volatile unsigned long *addr)
<span class="lineNum">     232 </span>            : {
<span class="lineNum">     233 </span>            :         int oldbit;
<span class="lineNum">     234 </span>            : 
<span class="lineNum">     235 </span>            :         asm(&quot;bts %2,%1\n\t&quot;
<span class="lineNum">     236 </span>            :             &quot;sbb %0,%0&quot;
<span class="lineNum">     237 </span>            :             : &quot;=r&quot; (oldbit), ADDR
<span class="lineNum">     238 </span>            :             : &quot;Ir&quot; (nr));
<span class="lineNum">     239 </span>            :         return oldbit;
<span class="lineNum">     240 </span>            : }
<span class="lineNum">     241 </span>            : 
<span class="lineNum">     242 </span>            : /**
<span class="lineNum">     243 </span>            :  * test_and_clear_bit - Clear a bit and return its old value
<span class="lineNum">     244 </span>            :  * @nr: Bit to clear
<span class="lineNum">     245 </span>            :  * @addr: Address to count from
<span class="lineNum">     246 </span>            :  *
<span class="lineNum">     247 </span>            :  * This operation is atomic and cannot be reordered.
<span class="lineNum">     248 </span>            :  * It also implies a memory barrier.
<span class="lineNum">     249 </span>            :  */
<span class="lineNum">     250 </span>            : static inline int test_and_clear_bit(long nr, volatile unsigned long *addr)
<span class="lineNum">     251 </span>            : {
<span class="lineNum">     252 </span><span class="lineCov">    2318025 :         GEN_BINARY_RMWcc(LOCK_PREFIX &quot;btr&quot;, *addr, &quot;Ir&quot;, nr, &quot;%0&quot;, &quot;c&quot;);</span>
<span class="lineNum">     253 </span>            : }
<span class="lineNum">     254 </span>            : 
<span class="lineNum">     255 </span>            : /**
<span class="lineNum">     256 </span>            :  * __test_and_clear_bit - Clear a bit and return its old value
<span class="lineNum">     257 </span>            :  * @nr: Bit to clear
<span class="lineNum">     258 </span>            :  * @addr: Address to count from
<span class="lineNum">     259 </span>            :  *
<span class="lineNum">     260 </span>            :  * This operation is non-atomic and can be reordered.
<span class="lineNum">     261 </span>            :  * If two examples of this operation race, one can appear to succeed
<span class="lineNum">     262 </span>            :  * but actually fail.  You must protect multiple accesses with a lock.
<span class="lineNum">     263 </span>            :  *
<span class="lineNum">     264 </span>            :  * Note: the operation is performed atomically with respect to
<span class="lineNum">     265 </span>            :  * the local CPU, but not other CPUs. Portable code should not
<span class="lineNum">     266 </span>            :  * rely on this behaviour.
<span class="lineNum">     267 </span>            :  * KVM relies on this behaviour on x86 for modifying memory that is also
<span class="lineNum">     268 </span>            :  * accessed from a hypervisor on the same CPU if running in a VM: don't change
<span class="lineNum">     269 </span>            :  * this without also updating arch/x86/kernel/kvm.c
<span class="lineNum">     270 </span>            :  */
<span class="lineNum">     271 </span>            : static inline int __test_and_clear_bit(long nr, volatile unsigned long *addr)
<span class="lineNum">     272 </span>            : {
<span class="lineNum">     273 </span>            :         int oldbit;
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span>            :         asm volatile(&quot;btr %2,%1\n\t&quot;
<span class="lineNum">     276 </span>            :                      &quot;sbb %0,%0&quot;
<span class="lineNum">     277 </span>            :                      : &quot;=r&quot; (oldbit), ADDR
<span class="lineNum">     278 </span>            :                      : &quot;Ir&quot; (nr));
<span class="lineNum">     279 </span>            :         return oldbit;
<span class="lineNum">     280 </span>            : }
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span>            : /* WARNING: non atomic and it can be reordered! */
<span class="lineNum">     283 </span>            : static inline int __test_and_change_bit(long nr, volatile unsigned long *addr)
<span class="lineNum">     284 </span>            : {
<span class="lineNum">     285 </span>            :         int oldbit;
<span class="lineNum">     286 </span>            : 
<span class="lineNum">     287 </span>            :         asm volatile(&quot;btc %2,%1\n\t&quot;
<span class="lineNum">     288 </span>            :                      &quot;sbb %0,%0&quot;
<span class="lineNum">     289 </span>            :                      : &quot;=r&quot; (oldbit), ADDR
<span class="lineNum">     290 </span>            :                      : &quot;Ir&quot; (nr) : &quot;memory&quot;);
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span>            :         return oldbit;
<span class="lineNum">     293 </span>            : }
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span>            : /**
<span class="lineNum">     296 </span>            :  * test_and_change_bit - Change a bit and return its old value
<span class="lineNum">     297 </span>            :  * @nr: Bit to change
<span class="lineNum">     298 </span>            :  * @addr: Address to count from
<span class="lineNum">     299 </span>            :  *
<span class="lineNum">     300 </span>            :  * This operation is atomic and cannot be reordered.
<span class="lineNum">     301 </span>            :  * It also implies a memory barrier.
<span class="lineNum">     302 </span>            :  */
<span class="lineNum">     303 </span>            : static inline int test_and_change_bit(long nr, volatile unsigned long *addr)
<span class="lineNum">     304 </span>            : {
<span class="lineNum">     305 </span>            :         GEN_BINARY_RMWcc(LOCK_PREFIX &quot;btc&quot;, *addr, &quot;Ir&quot;, nr, &quot;%0&quot;, &quot;c&quot;);
<span class="lineNum">     306 </span>            : }
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span>            : static __always_inline int constant_test_bit(long nr, const volatile unsigned long *addr)
<span class="lineNum">     309 </span>            : {
<span class="lineNum">     310 </span><span class="lineCov">    7060892 :         return ((1UL &lt;&lt; (nr &amp; (BITS_PER_LONG-1))) &amp;</span>
<span class="lineNum">     311 </span><span class="lineCov">   48013430 :                 (addr[nr &gt;&gt; _BITOPS_LONG_SHIFT])) != 0;</span>
<span class="lineNum">     312 </span>            : }
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span>            : static inline int variable_test_bit(long nr, volatile const unsigned long *addr)
<span class="lineNum">     315 </span>            : {
<span class="lineNum">     316 </span>            :         int oldbit;
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         asm volatile(&quot;bt %2,%1\n\t&quot;</span>
<span class="lineNum">     319 </span>            :                      &quot;sbb %0,%0&quot;
<span class="lineNum">     320 </span>            :                      : &quot;=r&quot; (oldbit)
<span class="lineNum">     321 </span>            :                      : &quot;m&quot; (*(unsigned long *)addr), &quot;Ir&quot; (nr));
<span class="lineNum">     322 </span>            : 
<span class="lineNum">     323 </span>            :         return oldbit;
<span class="lineNum">     324 </span>            : }
<span class="lineNum">     325 </span>            : 
<span class="lineNum">     326 </span>            : #if 0 /* Fool kernel-doc since it doesn't do macros yet */
<span class="lineNum">     327 </span>            : /**
<span class="lineNum">     328 </span>            :  * test_bit - Determine whether a bit is set
<span class="lineNum">     329 </span>            :  * @nr: bit number to test
<span class="lineNum">     330 </span>            :  * @addr: Address to start counting from
<span class="lineNum">     331 </span>            :  */
<span class="lineNum">     332 </span>            : static int test_bit(int nr, const volatile unsigned long *addr);
<span class="lineNum">     333 </span>            : #endif
<span class="lineNum">     334 </span>            : 
<span class="lineNum">     335 </span>            : #define test_bit(nr, addr)                      \
<span class="lineNum">     336 </span>            :         (__builtin_constant_p((nr))             \
<span class="lineNum">     337 </span>            :          ? constant_test_bit((nr), (addr))      \
<span class="lineNum">     338 </span>            :          : variable_test_bit((nr), (addr)))
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span>            : /**
<span class="lineNum">     341 </span>            :  * __ffs - find first set bit in word
<span class="lineNum">     342 </span>            :  * @word: The word to search
<span class="lineNum">     343 </span>            :  *
<span class="lineNum">     344 </span>            :  * Undefined if no bit exists, so code should check against 0 first.
<span class="lineNum">     345 </span>            :  */
<span class="lineNum">     346 </span>            : static inline unsigned long __ffs(unsigned long word)
<span class="lineNum">     347 </span>            : {
<span class="lineNum">     348 </span>            :         asm(&quot;rep; bsf %1,%0&quot;
<span class="lineNum">     349 </span>            :                 : &quot;=r&quot; (word)
<span class="lineNum">     350 </span>            :                 : &quot;rm&quot; (word));
<span class="lineNum">     351 </span>            :         return word;
<span class="lineNum">     352 </span>            : }
<span class="lineNum">     353 </span>            : 
<span class="lineNum">     354 </span>            : /**
<span class="lineNum">     355 </span>            :  * ffz - find first zero bit in word
<span class="lineNum">     356 </span>            :  * @word: The word to search
<span class="lineNum">     357 </span>            :  *
<span class="lineNum">     358 </span>            :  * Undefined if no zero exists, so code should check against ~0UL first.
<span class="lineNum">     359 </span>            :  */
<span class="lineNum">     360 </span>            : static inline unsigned long ffz(unsigned long word)
<span class="lineNum">     361 </span>            : {
<span class="lineNum">     362 </span>            :         asm(&quot;rep; bsf %1,%0&quot;
<span class="lineNum">     363 </span>            :                 : &quot;=r&quot; (word)
<span class="lineNum">     364 </span>            :                 : &quot;r&quot; (~word));
<span class="lineNum">     365 </span>            :         return word;
<span class="lineNum">     366 </span>            : }
<span class="lineNum">     367 </span>            : 
<span class="lineNum">     368 </span>            : /*
<span class="lineNum">     369 </span>            :  * __fls: find last set bit in word
<span class="lineNum">     370 </span>            :  * @word: The word to search
<span class="lineNum">     371 </span>            :  *
<span class="lineNum">     372 </span>            :  * Undefined if no set bit exists, so code should check against 0 first.
<span class="lineNum">     373 </span>            :  */
<span class="lineNum">     374 </span>            : static inline unsigned long __fls(unsigned long word)
<span class="lineNum">     375 </span>            : {
<span class="lineNum">     376 </span>            :         asm(&quot;bsr %1,%0&quot;
<span class="lineNum">     377 </span>            :             : &quot;=r&quot; (word)
<span class="lineNum">     378 </span>            :             : &quot;rm&quot; (word));
<span class="lineNum">     379 </span>            :         return word;
<span class="lineNum">     380 </span>            : }
<span class="lineNum">     381 </span>            : 
<span class="lineNum">     382 </span>            : #undef ADDR
<span class="lineNum">     383 </span>            : 
<span class="lineNum">     384 </span>            : #ifdef __KERNEL__
<span class="lineNum">     385 </span>            : /**
<span class="lineNum">     386 </span>            :  * ffs - find first set bit in word
<span class="lineNum">     387 </span>            :  * @x: the word to search
<span class="lineNum">     388 </span>            :  *
<span class="lineNum">     389 </span>            :  * This is defined the same way as the libc and compiler builtin ffs
<span class="lineNum">     390 </span>            :  * routines, therefore differs in spirit from the other bitops.
<span class="lineNum">     391 </span>            :  *
<span class="lineNum">     392 </span>            :  * ffs(value) returns 0 if value is 0 or the position of the first
<span class="lineNum">     393 </span>            :  * set bit if value is nonzero. The first (least significant) bit
<span class="lineNum">     394 </span>            :  * is at position 1.
<span class="lineNum">     395 </span>            :  */
<span class="lineNum">     396 </span>            : static inline int ffs(int x)
<span class="lineNum">     397 </span>            : {
<span class="lineNum">     398 </span>            :         int r;
<span class="lineNum">     399 </span>            : 
<span class="lineNum">     400 </span>            : #ifdef CONFIG_X86_64
<span class="lineNum">     401 </span>            :         /*
<span class="lineNum">     402 </span>            :          * AMD64 says BSFL won't clobber the dest reg if x==0; Intel64 says the
<span class="lineNum">     403 </span>            :          * dest reg is undefined if x==0, but their CPU architect says its
<span class="lineNum">     404 </span>            :          * value is written to set it to the same as before, except that the
<span class="lineNum">     405 </span>            :          * top 32 bits will be cleared.
<span class="lineNum">     406 </span>            :          *
<span class="lineNum">     407 </span>            :          * We cannot do this on 32 bits because at the very least some
<span class="lineNum">     408 </span>            :          * 486 CPUs did not behave this way.
<span class="lineNum">     409 </span>            :          */
<span class="lineNum">     410 </span>            :         asm(&quot;bsfl %1,%0&quot;
<span class="lineNum">     411 </span>            :             : &quot;=r&quot; (r)
<span class="lineNum">     412 </span>            :             : &quot;rm&quot; (x), &quot;0&quot; (-1));
<span class="lineNum">     413 </span>            : #elif defined(CONFIG_X86_CMOV)
<span class="lineNum">     414 </span>            :         asm(&quot;bsfl %1,%0\n\t&quot;
<span class="lineNum">     415 </span>            :             &quot;cmovzl %2,%0&quot;
<span class="lineNum">     416 </span>            :             : &quot;=&amp;r&quot; (r) : &quot;rm&quot; (x), &quot;r&quot; (-1));
<span class="lineNum">     417 </span>            : #else
<span class="lineNum">     418 </span>            :         asm(&quot;bsfl %1,%0\n\t&quot;
<span class="lineNum">     419 </span>            :             &quot;jnz 1f\n\t&quot;
<span class="lineNum">     420 </span>            :             &quot;movl $-1,%0\n&quot;
<span class="lineNum">     421 </span>            :             &quot;1:&quot; : &quot;=r&quot; (r) : &quot;rm&quot; (x));
<span class="lineNum">     422 </span>            : #endif
<span class="lineNum">     423 </span>            :         return r + 1;
<span class="lineNum">     424 </span>            : }
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span>            : /**
<span class="lineNum">     427 </span>            :  * fls - find last set bit in word
<span class="lineNum">     428 </span>            :  * @x: the word to search
<span class="lineNum">     429 </span>            :  *
<span class="lineNum">     430 </span>            :  * This is defined in a similar way as the libc and compiler builtin
<span class="lineNum">     431 </span>            :  * ffs, but returns the position of the most significant set bit.
<span class="lineNum">     432 </span>            :  *
<span class="lineNum">     433 </span>            :  * fls(value) returns 0 if value is 0 or the position of the last
<span class="lineNum">     434 </span>            :  * set bit if value is nonzero. The last (most significant) bit is
<span class="lineNum">     435 </span>            :  * at position 32.
<span class="lineNum">     436 </span>            :  */
<span class="lineNum">     437 </span>            : static inline int fls(int x)
<span class="lineNum">     438 </span>            : {
<span class="lineNum">     439 </span>            :         int r;
<span class="lineNum">     440 </span>            : 
<span class="lineNum">     441 </span>            : #ifdef CONFIG_X86_64
<span class="lineNum">     442 </span>            :         /*
<span class="lineNum">     443 </span>            :          * AMD64 says BSRL won't clobber the dest reg if x==0; Intel64 says the
<span class="lineNum">     444 </span>            :          * dest reg is undefined if x==0, but their CPU architect says its
<span class="lineNum">     445 </span>            :          * value is written to set it to the same as before, except that the
<span class="lineNum">     446 </span>            :          * top 32 bits will be cleared.
<span class="lineNum">     447 </span>            :          *
<span class="lineNum">     448 </span>            :          * We cannot do this on 32 bits because at the very least some
<span class="lineNum">     449 </span>            :          * 486 CPUs did not behave this way.
<span class="lineNum">     450 </span>            :          */
<span class="lineNum">     451 </span><span class="lineCov">        663 :         asm(&quot;bsrl %1,%0&quot;</span>
<span class="lineNum">     452 </span>            :             : &quot;=r&quot; (r)
<span class="lineNum">     453 </span>            :             : &quot;rm&quot; (x), &quot;0&quot; (-1));
<span class="lineNum">     454 </span>            : #elif defined(CONFIG_X86_CMOV)
<span class="lineNum">     455 </span>            :         asm(&quot;bsrl %1,%0\n\t&quot;
<span class="lineNum">     456 </span>            :             &quot;cmovzl %2,%0&quot;
<span class="lineNum">     457 </span>            :             : &quot;=&amp;r&quot; (r) : &quot;rm&quot; (x), &quot;rm&quot; (-1));
<span class="lineNum">     458 </span>            : #else
<span class="lineNum">     459 </span>            :         asm(&quot;bsrl %1,%0\n\t&quot;
<span class="lineNum">     460 </span>            :             &quot;jnz 1f\n\t&quot;
<span class="lineNum">     461 </span>            :             &quot;movl $-1,%0\n&quot;
<span class="lineNum">     462 </span>            :             &quot;1:&quot; : &quot;=r&quot; (r) : &quot;rm&quot; (x));
<span class="lineNum">     463 </span>            : #endif
<span class="lineNum">     464 </span>            :         return r + 1;
<span class="lineNum">     465 </span>            : }
<span class="lineNum">     466 </span>            : 
<span class="lineNum">     467 </span>            : /**
<span class="lineNum">     468 </span>            :  * fls64 - find last set bit in a 64-bit word
<span class="lineNum">     469 </span>            :  * @x: the word to search
<span class="lineNum">     470 </span>            :  *
<span class="lineNum">     471 </span>            :  * This is defined in a similar way as the libc and compiler builtin
<span class="lineNum">     472 </span>            :  * ffsll, but returns the position of the most significant set bit.
<span class="lineNum">     473 </span>            :  *
<span class="lineNum">     474 </span>            :  * fls64(value) returns 0 if value is 0 or the position of the last
<span class="lineNum">     475 </span>            :  * set bit if value is nonzero. The last (most significant) bit is
<span class="lineNum">     476 </span>            :  * at position 64.
<span class="lineNum">     477 </span>            :  */
<span class="lineNum">     478 </span>            : #ifdef CONFIG_X86_64
<span class="lineNum">     479 </span>            : static __always_inline int fls64(__u64 x)
<span class="lineNum">     480 </span>            : {
<span class="lineNum">     481 </span>            :         int bitpos = -1;
<span class="lineNum">     482 </span>            :         /*
<span class="lineNum">     483 </span>            :          * AMD64 says BSRQ won't clobber the dest reg if x==0; Intel64 says the
<span class="lineNum">     484 </span>            :          * dest reg is undefined if x==0, but their CPU architect says its
<span class="lineNum">     485 </span>            :          * value is written to set it to the same as before.
<span class="lineNum">     486 </span>            :          */
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :         asm(&quot;bsrq %1,%q0&quot;</span>
<span class="lineNum">     488 </span>            :             : &quot;+r&quot; (bitpos)
<span class="lineNum">     489 </span>            :             : &quot;rm&quot; (x));
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         return bitpos + 1;</span>
<span class="lineNum">     491 </span>            : }
<span class="lineNum">     492 </span>            : #else
<span class="lineNum">     493 </span>            : #include &lt;asm-generic/bitops/fls64.h&gt;
<span class="lineNum">     494 </span>            : #endif
<span class="lineNum">     495 </span>            : 
<span class="lineNum">     496 </span>            : #include &lt;asm-generic/bitops/find.h&gt;
<span class="lineNum">     497 </span>            : 
<span class="lineNum">     498 </span>            : #include &lt;asm-generic/bitops/sched.h&gt;
<span class="lineNum">     499 </span>            : 
<span class="lineNum">     500 </span>            : #include &lt;asm/arch_hweight.h&gt;
<span class="lineNum">     501 </span>            : 
<span class="lineNum">     502 </span>            : #include &lt;asm-generic/bitops/const_hweight.h&gt;
<span class="lineNum">     503 </span>            : 
<span class="lineNum">     504 </span>            : #include &lt;asm-generic/bitops/le.h&gt;
<span class="lineNum">     505 </span>            : 
<span class="lineNum">     506 </span>            : #include &lt;asm-generic/bitops/ext2-atomic-setbit.h&gt;
<span class="lineNum">     507 </span>            : 
<span class="lineNum">     508 </span>            : #endif /* __KERNEL__ */
<span class="lineNum">     509 </span>            : #endif /* _ASM_X86_BITOPS_H */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.10</a></td></tr>
  </table>
  <br>

</body>
</html>
