[
  {
    "name": "范育成",
    "email": "skystar@ntut.edu.tw",
    "latestUpdate": "2024-03-15 19:14:58",
    "objective": "內容包含：1. 數位電子平台簡介 (NC Verilog, Logic Synthesis, DFT, APR, Custom-Sim); 2. NC Verilog to Logic Synthesis; 3. Logic Synthesis with Design Compiler; 4. Adder Design (NC Verilog + Design Compiler); 5. Block Level Design (NC Verilog+Design Compiler+TSMC Process); 6. CHIP Level Design Using TSMC Process; 7. Retiming (NC Verilog+Design Compiler); 8. Design for Testability with \u000bDFT Compiler and TetraMAX; 9. Auto Placement & Routing \u000bwith Innovus; 10. Server 環境操作，11. Schematic 的使用，12. Spectre 的使用，13. Inverter simulation，14. Oscillator simulation，15. VCO simulation，16. OP simulation",
    "schedule": "1 數位電子平台簡介 (NC Verilog, Logic Synthesis, DFT, APR, Custom-Sim)\n2 數位電路實驗 (1) NC Verilog to Logic Synthesis\n3 數位電路實驗 (2) Logic Synthesis with Design Compiler\n4 數位電路實驗 (3) Adder Design (NC Verilog + Design Compiler)\n5 數位電路實驗 (4) Block Level Design (NC Verilog+Design Compiler+TSMC Process)\n6 數位電路實驗 (5) CHIP Level Design Using TSMC Process\n7 數位電路實驗 (6) Retiming (NC Verilog+Design Compiler)\n8 數位電路實驗 (7) Design for Testability with \u000bDFT Compiler and TetraMAX\n9 數位電路實驗 (8) Auto Placement & Routing \u000bwith Innovus\n10 Server 環境操作\n11 Schematic 的使用\n12 Spectre 的使用\n13 Inverter simulation\n14 Oscillator simulation\n15 VCO simulation\n16 OP simulation (I)\n17 OP simulation (II)\n18 期末測驗",
    "scorePolicy": "數位實驗分數     50%\n類比實驗分數     50%",
    "materials": "教師自編講義",
    "consultation": "Office Hours: Mon. 345678",
    "remarks": "若因疫情而暫停實體上課時，將使用 Google Meet 視訊上課。並設 line 群方便同學聯繫與討論。",
    "foreignLanguageTextbooks": false
  }
]
