{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714157232368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714157232369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 21:47:12 2024 " "Processing started: Fri Apr 26 21:47:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714157232369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714157232369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keySchedule -c keySchedule " "Command: quartus_map --read_settings_files=on --write_settings_files=off keySchedule -c keySchedule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714157232369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714157232618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714157232618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "universalkeyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file universalkeyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 keySchedule " "Found entity 1: keySchedule" {  } { { "UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714157238319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714157238319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2Wire UniversalKeyExpansion.v(561) " "Verilog HDL Implicit Net warning at UniversalKeyExpansion.v(561): created implicit net for \"temp2Wire\"" {  } { { "UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714157238319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1Wire UniversalKeyExpansion.v(562) " "Verilog HDL Implicit Net warning at UniversalKeyExpansion.v(562): created implicit net for \"temp1Wire\"" {  } { { "UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714157238319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keySchedule " "Elaborating entity \"keySchedule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714157238345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2Wire UniversalKeyExpansion.v(561) " "Verilog HDL or VHDL warning at UniversalKeyExpansion.v(561): object \"temp2Wire\" assigned a value but never read" {  } { { "UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714157238347 "|keySchedule"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1Wire UniversalKeyExpansion.v(562) " "Verilog HDL or VHDL warning at UniversalKeyExpansion.v(562): object \"temp1Wire\" assigned a value but never read" {  } { { "UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714157238347 "|keySchedule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UniversalKeyExpansion.v(561) " "Verilog HDL assignment warning at UniversalKeyExpansion.v(561): truncated value with size 32 to match size of target (1)" {  } { { "UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714157238350 "|keySchedule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UniversalKeyExpansion.v(562) " "Verilog HDL assignment warning at UniversalKeyExpansion.v(562): truncated value with size 32 to match size of target (1)" {  } { { "UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714157238350 "|keySchedule"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "40 " "Found 40 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram0 " "RAM logic \"Ram0\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram1 " "RAM logic \"Ram1\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram1" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram2 " "RAM logic \"Ram2\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram2" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram3 " "RAM logic \"Ram3\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram3" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram4 " "RAM logic \"Ram4\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram4" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram5 " "RAM logic \"Ram5\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram5" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram6 " "RAM logic \"Ram6\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram6" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram7 " "RAM logic \"Ram7\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram7" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram8 " "RAM logic \"Ram8\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram8" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram9 " "RAM logic \"Ram9\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram9" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram10 " "RAM logic \"Ram10\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram10" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram11 " "RAM logic \"Ram11\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram11" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram12 " "RAM logic \"Ram12\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram12" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram13 " "RAM logic \"Ram13\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram13" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram14 " "RAM logic \"Ram14\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram14" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram15 " "RAM logic \"Ram15\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram15" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram16 " "RAM logic \"Ram16\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram16" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram17 " "RAM logic \"Ram17\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram17" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram18 " "RAM logic \"Ram18\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram18" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram19 " "RAM logic \"Ram19\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram19" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram20 " "RAM logic \"Ram20\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram20" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram21 " "RAM logic \"Ram21\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram21" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram22 " "RAM logic \"Ram22\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram22" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram23 " "RAM logic \"Ram23\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram23" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram24 " "RAM logic \"Ram24\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram24" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram25 " "RAM logic \"Ram25\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram25" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram26 " "RAM logic \"Ram26\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram26" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram27 " "RAM logic \"Ram27\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram27" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram28 " "RAM logic \"Ram28\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram28" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram29 " "RAM logic \"Ram29\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram29" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram30 " "RAM logic \"Ram30\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram30" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram31 " "RAM logic \"Ram31\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram31" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram32 " "RAM logic \"Ram32\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram32" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram33 " "RAM logic \"Ram33\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram33" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram34 " "RAM logic \"Ram34\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram34" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram35 " "RAM logic \"Ram35\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram35" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram36 " "RAM logic \"Ram36\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram36" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram37 " "RAM logic \"Ram37\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram37" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram38 " "RAM logic \"Ram38\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram38" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram39 " "RAM logic \"Ram39\" is uninferred due to asynchronous read logic" {  } { { "UniversalKeyExpansion.v" "Ram39" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714157238675 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714157238675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714157244003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714157245292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714157245292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4476 " "Implemented 4476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714157245500 ""} { "Info" "ICUT_CUT_TM_OPINS" "1408 " "Implemented 1408 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714157245500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2940 " "Implemented 2940 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714157245500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714157245500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714157245513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 21:47:25 2024 " "Processing ended: Fri Apr 26 21:47:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714157245513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714157245513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714157245513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714157245513 ""}
