One matching license found for this product: synplifypro_gowin

Starting:    C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
Hostname:    EYE-02
Date:        Fri Jul 10 10:18:04 2020
Version:     P-2019.03G

Arguments:   -product synplify_pro -batch J:/Source_bac/Gowin_RUNBER_BOARD/course_code_prj/course15_FRE/FRE/impl/synthesize/FRE.prj
ProductType: synplify_pro

License checkout: synplifypro_gowin
License: synplifypro_gowin node-locked 
Licensed Vendor: gowin

Running in Vendor Mode

log file: "J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE.srr"
Running: rev_1 in foreground

Running FRE|rev_1

Running Flow: compile (Compile) on FRE|rev_1
# Fri Jul 10 10:18:05 2020

Running Flow: compile_flow (Compile Process) on FRE|rev_1
# Fri Jul 10 10:18:05 2020

Running: compiler (Compile Input) on FRE|rev_1
# Fri Jul 10 10:18:05 2020
Copied J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\synwork\FRE_comp.srs to J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE.srs

compiler completed
# Fri Jul 10 10:18:09 2020

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on FRE|rev_1
# Fri Jul 10 10:18:09 2020

multi_srs_gen completed
# Fri Jul 10 10:18:09 2020

Return Code: 0
Run Time:00h:00m:00s
Copied J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\synwork\FRE_mult.srs to J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE.srs
Complete: Compile Process on FRE|rev_1

Running: premap (Premap) on FRE|rev_1
# Fri Jul 10 10:18:09 2020

premap completed with warnings
# Fri Jul 10 10:18:12 2020

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on FRE|rev_1

Running Flow: map (Map) on FRE|rev_1
# Fri Jul 10 10:18:12 2020

Running: fpga_mapper (Map & Optimize) on FRE|rev_1
# Fri Jul 10 10:18:12 2020
Copied J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\synwork\FRE_m.srm to J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE.srm

fpga_mapper completed with warnings
# Fri Jul 10 10:18:18 2020

Return Code: 1
Run Time:00h:00m:06s
Complete: Map on FRE|rev_1
Complete: Logic Synthesis on FRE|rev_1
exit status=0
exit status=0
License checkin: synplifypro_gowin
