
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/opt/Xilinx/Vivado/2021.1/scripts/Vivado_init.tcl'
source top.tcl -notrace
WARNING: [Board 49-91] Board repository path '<extracted path>/vivado-boards/new/board_files' does not exist, it will not be used to search board files.
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.176 ; gain = 0.000 ; free physical = 1642 ; free virtual = 9048
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/b230admin/kcpsm_demo/kcpsm_demo.srcs/Nexys4/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/b230admin/kcpsm_demo/kcpsm_demo.srcs/Nexys4/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.109 ; gain = 0.000 ; free physical = 1538 ; free virtual = 8945
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 69 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2573.141 ; gain = 64.031 ; free physical = 1522 ; free virtual = 8928

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 23838b353

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2659.953 ; gain = 86.812 ; free physical = 1159 ; free virtual = 8566

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129d3c8d1

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2837.922 ; gain = 0.000 ; free physical = 972 ; free virtual = 8378
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f8dae837

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2837.922 ; gain = 0.000 ; free physical = 972 ; free virtual = 8378
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17325d041

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2837.922 ; gain = 0.000 ; free physical = 972 ; free virtual = 8378
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17325d041

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2837.922 ; gain = 0.000 ; free physical = 972 ; free virtual = 8378
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17325d041

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2837.922 ; gain = 0.000 ; free physical = 972 ; free virtual = 8378
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17325d041

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2837.922 ; gain = 0.000 ; free physical = 972 ; free virtual = 8378
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               3  |                                              0  |
|  Constant propagation         |               8  |               8  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.922 ; gain = 0.000 ; free physical = 972 ; free virtual = 8378
Ending Logic Optimization Task | Checksum: 219f686fe

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2837.922 ; gain = 0.000 ; free physical = 972 ; free virtual = 8378

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 17e8be703

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 973 ; free virtual = 8379
Ending Power Optimization Task | Checksum: 17e8be703

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3158.891 ; gain = 320.969 ; free physical = 976 ; free virtual = 8383

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17e8be703

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 976 ; free virtual = 8383

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 976 ; free virtual = 8383
Ending Netlist Obfuscation Task | Checksum: 1af3947d1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 976 ; free virtual = 8383
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3158.891 ; gain = 649.781 ; free physical = 976 ; free virtual = 8383
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 973 ; free virtual = 8381
INFO: [Common 17-1381] The checkpoint '/home/b230admin/kcpsm_demo/kcpsm_demo.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/b230admin/kcpsm_demo/kcpsm_demo.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8309
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f7bd8dfa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8309

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: be273602

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 922 ; free virtual = 8329

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e21fbe21

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 934 ; free virtual = 8341

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e21fbe21

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 934 ; free virtual = 8341
Phase 1 Placer Initialization | Checksum: e21fbe21

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 934 ; free virtual = 8341

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e8e401d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 927 ; free virtual = 8334

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c22e93d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 928 ; free virtual = 8335

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c22e93d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 928 ; free virtual = 8335

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 7 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 905 ; free virtual = 8312

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 116445be0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 905 ; free virtual = 8312
Phase 2.4 Global Placement Core | Checksum: 152a55bf8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 905 ; free virtual = 8312
Phase 2 Global Placement | Checksum: 152a55bf8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 905 ; free virtual = 8312

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1977c8445

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 906 ; free virtual = 8313

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14a134fa3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 905 ; free virtual = 8312

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20090664a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 905 ; free virtual = 8312

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e5e36c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 905 ; free virtual = 8312

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15d4b933f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8310

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae9521b8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8310

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 110ab511f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8310
Phase 3 Detail Placement | Checksum: 110ab511f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8310

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12bd09279

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.562 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cc2ab041

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8310
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ccde24b0

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8310
Phase 4.1.1.1 BUFG Insertion | Checksum: 12bd09279

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8310

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.562. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 142110f76

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8310

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8310
Phase 4.1 Post Commit Optimization | Checksum: 142110f76

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 903 ; free virtual = 8310

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 142110f76

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 904 ; free virtual = 8311

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 142110f76

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 904 ; free virtual = 8311
Phase 4.3 Placer Reporting | Checksum: 142110f76

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 904 ; free virtual = 8311

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 904 ; free virtual = 8311

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 904 ; free virtual = 8311
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e9684d41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 904 ; free virtual = 8311
Ending Placer Task | Checksum: bcb9a8a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 904 ; free virtual = 8311
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 928 ; free virtual = 8337
INFO: [Common 17-1381] The checkpoint '/home/b230admin/kcpsm_demo/kcpsm_demo.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 922 ; free virtual = 8329
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 929 ; free virtual = 8336
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 900 ; free virtual = 8308
INFO: [Common 17-1381] The checkpoint '/home/b230admin/kcpsm_demo/kcpsm_demo.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 17219c0f ConstDB: 0 ShapeSum: a5980c95 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 118389770

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 738 ; free virtual = 8146
Post Restoration Checksum: NetGraph: db3bdf32 NumContArr: 3cfcb83e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 118389770

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 739 ; free virtual = 8147

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 118389770

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 706 ; free virtual = 8114

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 118389770

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 706 ; free virtual = 8114
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2af4c9d7d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 697 ; free virtual = 8105
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.558  | TNS=0.000  | WHS=-0.660 | THS=-0.660 |

Phase 2 Router Initialization | Checksum: 2c37a7e94

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 696 ; free virtual = 8104

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 561
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 561
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2c37a7e94

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 693 ; free virtual = 8101
Phase 3 Initial Routing | Checksum: 1888e16e9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 694 ; free virtual = 8102

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.230  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 244c73cc1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 695 ; free virtual = 8103
Phase 4 Rip-up And Reroute | Checksum: 244c73cc1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 695 ; free virtual = 8103

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 244c73cc1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 695 ; free virtual = 8103

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 244c73cc1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 695 ; free virtual = 8103
Phase 5 Delay and Skew Optimization | Checksum: 244c73cc1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 695 ; free virtual = 8103

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b1fa503d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 695 ; free virtual = 8103
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.230  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b1fa503d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 695 ; free virtual = 8103
Phase 6 Post Hold Fix | Checksum: 1b1fa503d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 695 ; free virtual = 8103

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0720285 %
  Global Horizontal Routing Utilization  = 0.10152 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 213460d1e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 695 ; free virtual = 8103

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 213460d1e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 694 ; free virtual = 8102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fba63db4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 695 ; free virtual = 8103

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.230  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fba63db4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 695 ; free virtual = 8103
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 733 ; free virtual = 8141

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 733 ; free virtual = 8141
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3158.891 ; gain = 0.000 ; free physical = 729 ; free virtual = 8138
INFO: [Common 17-1381] The checkpoint '/home/b230admin/kcpsm_demo/kcpsm_demo.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/b230admin/kcpsm_demo/kcpsm_demo.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/b230admin/kcpsm_demo/kcpsm_demo.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/b230admin/kcpsm_demo/kcpsm_demo.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Nov  9 15:35:30 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 3446.023 ; gain = 225.246 ; free physical = 672 ; free virtual = 8085
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 15:35:30 2022...
