#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fa578bedf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001fa578fbf10_0 .net "PC", 31 0, v000001fa578f4fe0_0;  1 drivers
v000001fa578fc0f0_0 .var "clk", 0 0;
v000001fa578fa6b0_0 .net "clkout", 0 0, L_000001fa5798f120;  1 drivers
v000001fa578fb010_0 .net "cycles_consumed", 31 0, v000001fa578fae30_0;  1 drivers
v000001fa578fb650_0 .var "rst", 0 0;
S_000001fa57865d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001fa578bedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001fa578d3190 .param/l "RType" 0 4 2, C4<000000>;
P_000001fa578d31c8 .param/l "add" 0 4 5, C4<100000>;
P_000001fa578d3200 .param/l "addi" 0 4 8, C4<001000>;
P_000001fa578d3238 .param/l "addu" 0 4 5, C4<100001>;
P_000001fa578d3270 .param/l "and_" 0 4 5, C4<100100>;
P_000001fa578d32a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fa578d32e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fa578d3318 .param/l "bne" 0 4 10, C4<000101>;
P_000001fa578d3350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fa578d3388 .param/l "j" 0 4 12, C4<000010>;
P_000001fa578d33c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fa578d33f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fa578d3430 .param/l "lw" 0 4 8, C4<100011>;
P_000001fa578d3468 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fa578d34a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fa578d34d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fa578d3510 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fa578d3548 .param/l "sll" 0 4 6, C4<000000>;
P_000001fa578d3580 .param/l "slt" 0 4 5, C4<101010>;
P_000001fa578d35b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fa578d35f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fa578d3628 .param/l "sub" 0 4 5, C4<100010>;
P_000001fa578d3660 .param/l "subu" 0 4 5, C4<100011>;
P_000001fa578d3698 .param/l "sw" 0 4 8, C4<101011>;
P_000001fa578d36d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fa578d3708 .param/l "xori" 0 4 8, C4<001110>;
L_000001fa5798e7f0 .functor NOT 1, v000001fa578fb650_0, C4<0>, C4<0>, C4<0>;
L_000001fa5798ef60 .functor NOT 1, v000001fa578fb650_0, C4<0>, C4<0>, C4<0>;
L_000001fa5798e6a0 .functor NOT 1, v000001fa578fb650_0, C4<0>, C4<0>, C4<0>;
L_000001fa5798ea20 .functor NOT 1, v000001fa578fb650_0, C4<0>, C4<0>, C4<0>;
L_000001fa5798e8d0 .functor NOT 1, v000001fa578fb650_0, C4<0>, C4<0>, C4<0>;
L_000001fa5798f270 .functor NOT 1, v000001fa578fb650_0, C4<0>, C4<0>, C4<0>;
L_000001fa5798f0b0 .functor NOT 1, v000001fa578fb650_0, C4<0>, C4<0>, C4<0>;
L_000001fa5798e710 .functor NOT 1, v000001fa578fb650_0, C4<0>, C4<0>, C4<0>;
L_000001fa5798f120 .functor OR 1, v000001fa578fc0f0_0, v000001fa578c73c0_0, C4<0>, C4<0>;
L_000001fa5798efd0 .functor OR 1, L_000001fa578fdb60, L_000001fa578fda20, C4<0>, C4<0>;
L_000001fa5798e780 .functor AND 1, L_000001fa578fd5c0, L_000001fa578fe060, C4<1>, C4<1>;
L_000001fa5798e860 .functor NOT 1, v000001fa578fb650_0, C4<0>, C4<0>, C4<0>;
L_000001fa5798f200 .functor OR 1, L_000001fa578fdd40, L_000001fa578fde80, C4<0>, C4<0>;
L_000001fa5798f350 .functor OR 1, L_000001fa5798f200, L_000001fa578fdf20, C4<0>, C4<0>;
L_000001fa5798f3c0 .functor OR 1, L_000001fa578fd020, L_000001fa579e9280, C4<0>, C4<0>;
L_000001fa5798ee10 .functor AND 1, L_000001fa578fcda0, L_000001fa5798f3c0, C4<1>, C4<1>;
L_000001fa5798f2e0 .functor OR 1, L_000001fa579e8ba0, L_000001fa579e9500, C4<0>, C4<0>;
L_000001fa5798ee80 .functor AND 1, L_000001fa579e8920, L_000001fa5798f2e0, C4<1>, C4<1>;
L_000001fa5798e630 .functor NOT 1, L_000001fa5798f120, C4<0>, C4<0>, C4<0>;
v000001fa578f51c0_0 .net "ALUOp", 3 0, v000001fa578c78c0_0;  1 drivers
v000001fa578f5260_0 .net "ALUResult", 31 0, v000001fa578f5b20_0;  1 drivers
v000001fa578f53a0_0 .net "ALUSrc", 0 0, v000001fa578c6c40_0;  1 drivers
v000001fa578f6b90_0 .net "ALUin2", 31 0, L_000001fa579e7f20;  1 drivers
v000001fa578f6e10_0 .net "MemReadEn", 0 0, v000001fa578c6a60_0;  1 drivers
v000001fa578f7130_0 .net "MemWriteEn", 0 0, v000001fa578c6420_0;  1 drivers
v000001fa578f8170_0 .net "MemtoReg", 0 0, v000001fa578c76e0_0;  1 drivers
v000001fa578f65f0_0 .net "PC", 31 0, v000001fa578f4fe0_0;  alias, 1 drivers
v000001fa578f80d0_0 .net "PCPlus1", 31 0, L_000001fa578fc300;  1 drivers
v000001fa578f6370_0 .net "PCsrc", 0 0, v000001fa578f4cc0_0;  1 drivers
v000001fa578f7a90_0 .net "RegDst", 0 0, v000001fa578c7960_0;  1 drivers
v000001fa578f7b30_0 .net "RegWriteEn", 0 0, v000001fa578c6060_0;  1 drivers
v000001fa578f76d0_0 .net "WriteRegister", 4 0, L_000001fa578fc760;  1 drivers
v000001fa578f7770_0 .net *"_ivl_0", 0 0, L_000001fa5798e7f0;  1 drivers
L_000001fa5798f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fa578f7f90_0 .net/2u *"_ivl_10", 4 0, L_000001fa5798f640;  1 drivers
L_000001fa5798fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f7db0_0 .net *"_ivl_101", 15 0, L_000001fa5798fa30;  1 drivers
v000001fa578f74f0_0 .net *"_ivl_102", 31 0, L_000001fa578fd660;  1 drivers
L_000001fa5798fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f7270_0 .net *"_ivl_105", 25 0, L_000001fa5798fa78;  1 drivers
L_000001fa5798fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f62d0_0 .net/2u *"_ivl_106", 31 0, L_000001fa5798fac0;  1 drivers
v000001fa578f7810_0 .net *"_ivl_108", 0 0, L_000001fa578fd5c0;  1 drivers
L_000001fa5798fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fa578f6410_0 .net/2u *"_ivl_110", 5 0, L_000001fa5798fb08;  1 drivers
v000001fa578f64b0_0 .net *"_ivl_112", 0 0, L_000001fa578fe060;  1 drivers
v000001fa578f6ff0_0 .net *"_ivl_115", 0 0, L_000001fa5798e780;  1 drivers
v000001fa578f7450_0 .net *"_ivl_116", 47 0, L_000001fa578fc580;  1 drivers
L_000001fa5798fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f78b0_0 .net *"_ivl_119", 15 0, L_000001fa5798fb50;  1 drivers
L_000001fa5798f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fa578f6d70_0 .net/2u *"_ivl_12", 5 0, L_000001fa5798f688;  1 drivers
v000001fa578f6550_0 .net *"_ivl_120", 47 0, L_000001fa578fcb20;  1 drivers
L_000001fa5798fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f8030_0 .net *"_ivl_123", 15 0, L_000001fa5798fb98;  1 drivers
v000001fa578f7630_0 .net *"_ivl_125", 0 0, L_000001fa578fc620;  1 drivers
v000001fa578f7310_0 .net *"_ivl_126", 31 0, L_000001fa578fe1a0;  1 drivers
v000001fa578f7090_0 .net *"_ivl_128", 47 0, L_000001fa578fcf80;  1 drivers
v000001fa578f7e50_0 .net *"_ivl_130", 47 0, L_000001fa578fc3a0;  1 drivers
v000001fa578f6690_0 .net *"_ivl_132", 47 0, L_000001fa578fd700;  1 drivers
v000001fa578f6730_0 .net *"_ivl_134", 47 0, L_000001fa578fd7a0;  1 drivers
v000001fa578f7ef0_0 .net *"_ivl_14", 0 0, L_000001fa578fb5b0;  1 drivers
v000001fa578f7950_0 .net *"_ivl_140", 0 0, L_000001fa5798e860;  1 drivers
L_000001fa5798fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f7590_0 .net/2u *"_ivl_142", 31 0, L_000001fa5798fc28;  1 drivers
L_000001fa5798fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fa578f71d0_0 .net/2u *"_ivl_146", 5 0, L_000001fa5798fd00;  1 drivers
v000001fa578f67d0_0 .net *"_ivl_148", 0 0, L_000001fa578fdd40;  1 drivers
L_000001fa5798fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fa578f79f0_0 .net/2u *"_ivl_150", 5 0, L_000001fa5798fd48;  1 drivers
v000001fa578f73b0_0 .net *"_ivl_152", 0 0, L_000001fa578fde80;  1 drivers
v000001fa578f7bd0_0 .net *"_ivl_155", 0 0, L_000001fa5798f200;  1 drivers
L_000001fa5798fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fa578f6870_0 .net/2u *"_ivl_156", 5 0, L_000001fa5798fd90;  1 drivers
v000001fa578f7c70_0 .net *"_ivl_158", 0 0, L_000001fa578fdf20;  1 drivers
L_000001fa5798f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fa578f6910_0 .net/2u *"_ivl_16", 4 0, L_000001fa5798f6d0;  1 drivers
v000001fa578f7d10_0 .net *"_ivl_161", 0 0, L_000001fa5798f350;  1 drivers
L_000001fa5798fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f69b0_0 .net/2u *"_ivl_162", 15 0, L_000001fa5798fdd8;  1 drivers
v000001fa578f6a50_0 .net *"_ivl_164", 31 0, L_000001fa578fc8a0;  1 drivers
v000001fa578f6af0_0 .net *"_ivl_167", 0 0, L_000001fa578fc940;  1 drivers
v000001fa578f6c30_0 .net *"_ivl_168", 15 0, L_000001fa578fc9e0;  1 drivers
v000001fa578f6cd0_0 .net *"_ivl_170", 31 0, L_000001fa578fcbc0;  1 drivers
v000001fa578f6eb0_0 .net *"_ivl_174", 31 0, L_000001fa578fcd00;  1 drivers
L_000001fa5798fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f6f50_0 .net *"_ivl_177", 25 0, L_000001fa5798fe20;  1 drivers
L_000001fa5798fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f9d20_0 .net/2u *"_ivl_178", 31 0, L_000001fa5798fe68;  1 drivers
v000001fa578f84c0_0 .net *"_ivl_180", 0 0, L_000001fa578fcda0;  1 drivers
L_000001fa5798feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f95a0_0 .net/2u *"_ivl_182", 5 0, L_000001fa5798feb0;  1 drivers
v000001fa578fa180_0 .net *"_ivl_184", 0 0, L_000001fa578fd020;  1 drivers
L_000001fa5798fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fa578f8920_0 .net/2u *"_ivl_186", 5 0, L_000001fa5798fef8;  1 drivers
v000001fa578f8880_0 .net *"_ivl_188", 0 0, L_000001fa579e9280;  1 drivers
v000001fa578f8b00_0 .net *"_ivl_19", 4 0, L_000001fa578fa2f0;  1 drivers
v000001fa578f9f00_0 .net *"_ivl_191", 0 0, L_000001fa5798f3c0;  1 drivers
v000001fa578f90a0_0 .net *"_ivl_193", 0 0, L_000001fa5798ee10;  1 drivers
L_000001fa5798ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fa578f98c0_0 .net/2u *"_ivl_194", 5 0, L_000001fa5798ff40;  1 drivers
v000001fa578f9820_0 .net *"_ivl_196", 0 0, L_000001fa579e8d80;  1 drivers
L_000001fa5798ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fa578f8560_0 .net/2u *"_ivl_198", 31 0, L_000001fa5798ff88;  1 drivers
L_000001fa5798f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f8740_0 .net/2u *"_ivl_2", 5 0, L_000001fa5798f5f8;  1 drivers
v000001fa578f9780_0 .net *"_ivl_20", 4 0, L_000001fa578fb3d0;  1 drivers
v000001fa578f9500_0 .net *"_ivl_200", 31 0, L_000001fa579e8ce0;  1 drivers
v000001fa578f8d80_0 .net *"_ivl_204", 31 0, L_000001fa579e8e20;  1 drivers
L_000001fa5798ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f9640_0 .net *"_ivl_207", 25 0, L_000001fa5798ffd0;  1 drivers
L_000001fa57990018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f9a00_0 .net/2u *"_ivl_208", 31 0, L_000001fa57990018;  1 drivers
v000001fa578f86a0_0 .net *"_ivl_210", 0 0, L_000001fa579e8920;  1 drivers
L_000001fa57990060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f8e20_0 .net/2u *"_ivl_212", 5 0, L_000001fa57990060;  1 drivers
v000001fa578f8ba0_0 .net *"_ivl_214", 0 0, L_000001fa579e8ba0;  1 drivers
L_000001fa579900a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fa578f9280_0 .net/2u *"_ivl_216", 5 0, L_000001fa579900a8;  1 drivers
v000001fa578f9b40_0 .net *"_ivl_218", 0 0, L_000001fa579e9500;  1 drivers
v000001fa578f9140_0 .net *"_ivl_221", 0 0, L_000001fa5798f2e0;  1 drivers
v000001fa578f96e0_0 .net *"_ivl_223", 0 0, L_000001fa5798ee80;  1 drivers
L_000001fa579900f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fa578f89c0_0 .net/2u *"_ivl_224", 5 0, L_000001fa579900f0;  1 drivers
v000001fa578f9320_0 .net *"_ivl_226", 0 0, L_000001fa579e7840;  1 drivers
v000001fa578f9960_0 .net *"_ivl_228", 31 0, L_000001fa579e81a0;  1 drivers
v000001fa578fa0e0_0 .net *"_ivl_24", 0 0, L_000001fa5798e6a0;  1 drivers
L_000001fa5798f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fa578f9fa0_0 .net/2u *"_ivl_26", 4 0, L_000001fa5798f718;  1 drivers
v000001fa578f9000_0 .net *"_ivl_29", 4 0, L_000001fa578fa390;  1 drivers
v000001fa578f82e0_0 .net *"_ivl_32", 0 0, L_000001fa5798ea20;  1 drivers
L_000001fa5798f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fa578f91e0_0 .net/2u *"_ivl_34", 4 0, L_000001fa5798f760;  1 drivers
v000001fa578f9be0_0 .net *"_ivl_37", 4 0, L_000001fa578fa4d0;  1 drivers
v000001fa578f93c0_0 .net *"_ivl_40", 0 0, L_000001fa5798e8d0;  1 drivers
L_000001fa5798f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f8c40_0 .net/2u *"_ivl_42", 15 0, L_000001fa5798f7a8;  1 drivers
v000001fa578f9aa0_0 .net *"_ivl_45", 15 0, L_000001fa578fd840;  1 drivers
v000001fa578f8380_0 .net *"_ivl_48", 0 0, L_000001fa5798f270;  1 drivers
v000001fa578f9460_0 .net *"_ivl_5", 5 0, L_000001fa578fabb0;  1 drivers
L_000001fa5798f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f9c80_0 .net/2u *"_ivl_50", 36 0, L_000001fa5798f7f0;  1 drivers
L_000001fa5798f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578fa040_0 .net/2u *"_ivl_52", 31 0, L_000001fa5798f838;  1 drivers
v000001fa578f9dc0_0 .net *"_ivl_55", 4 0, L_000001fa578fe100;  1 drivers
v000001fa578f9e60_0 .net *"_ivl_56", 36 0, L_000001fa578fd160;  1 drivers
v000001fa578f8ce0_0 .net *"_ivl_58", 36 0, L_000001fa578fd480;  1 drivers
v000001fa578f8420_0 .net *"_ivl_62", 0 0, L_000001fa5798f0b0;  1 drivers
L_000001fa5798f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f8a60_0 .net/2u *"_ivl_64", 5 0, L_000001fa5798f880;  1 drivers
v000001fa578f8600_0 .net *"_ivl_67", 5 0, L_000001fa578fd3e0;  1 drivers
v000001fa578f87e0_0 .net *"_ivl_70", 0 0, L_000001fa5798e710;  1 drivers
L_000001fa5798f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f8ec0_0 .net/2u *"_ivl_72", 57 0, L_000001fa5798f8c8;  1 drivers
L_000001fa5798f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f8f60_0 .net/2u *"_ivl_74", 31 0, L_000001fa5798f910;  1 drivers
v000001fa578fc050_0 .net *"_ivl_77", 25 0, L_000001fa578fd2a0;  1 drivers
v000001fa578fb150_0 .net *"_ivl_78", 57 0, L_000001fa578fcee0;  1 drivers
v000001fa578fac50_0 .net *"_ivl_8", 0 0, L_000001fa5798ef60;  1 drivers
v000001fa578fb8d0_0 .net *"_ivl_80", 57 0, L_000001fa578fdac0;  1 drivers
L_000001fa5798f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fa578fba10_0 .net/2u *"_ivl_84", 31 0, L_000001fa5798f958;  1 drivers
L_000001fa5798f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fa578fb790_0 .net/2u *"_ivl_88", 5 0, L_000001fa5798f9a0;  1 drivers
v000001fa578fbab0_0 .net *"_ivl_90", 0 0, L_000001fa578fdb60;  1 drivers
L_000001fa5798f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fa578fb6f0_0 .net/2u *"_ivl_92", 5 0, L_000001fa5798f9e8;  1 drivers
v000001fa578fb830_0 .net *"_ivl_94", 0 0, L_000001fa578fda20;  1 drivers
v000001fa578fa7f0_0 .net *"_ivl_97", 0 0, L_000001fa5798efd0;  1 drivers
v000001fa578fb970_0 .net *"_ivl_98", 47 0, L_000001fa578fd520;  1 drivers
v000001fa578fbb50_0 .net "adderResult", 31 0, L_000001fa578fd8e0;  1 drivers
v000001fa578faa70_0 .net "address", 31 0, L_000001fa578fd340;  1 drivers
v000001fa578fb290_0 .net "clk", 0 0, L_000001fa5798f120;  alias, 1 drivers
v000001fa578fae30_0 .var "cycles_consumed", 31 0;
v000001fa578fb510_0 .net "extImm", 31 0, L_000001fa578fcc60;  1 drivers
v000001fa578fc190_0 .net "funct", 5 0, L_000001fa578fce40;  1 drivers
v000001fa578fab10_0 .net "hlt", 0 0, v000001fa578c73c0_0;  1 drivers
v000001fa578faf70_0 .net "imm", 15 0, L_000001fa578fd0c0;  1 drivers
v000001fa578fa750_0 .net "immediate", 31 0, L_000001fa579e90a0;  1 drivers
v000001fa578fad90_0 .net "input_clk", 0 0, v000001fa578fc0f0_0;  1 drivers
v000001fa578fa930_0 .net "instruction", 31 0, L_000001fa578fc6c0;  1 drivers
v000001fa578fbbf0_0 .net "memoryReadData", 31 0, v000001fa578f4d60_0;  1 drivers
v000001fa578fb1f0_0 .net "nextPC", 31 0, L_000001fa578fd200;  1 drivers
v000001fa578fbc90_0 .net "opcode", 5 0, L_000001fa578fb330;  1 drivers
v000001fa578fa570_0 .net "rd", 4 0, L_000001fa578fb470;  1 drivers
v000001fa578fa610_0 .net "readData1", 31 0, L_000001fa5798f4a0;  1 drivers
v000001fa578fa9d0_0 .net "readData1_w", 31 0, L_000001fa579e9140;  1 drivers
v000001fa578fbd30_0 .net "readData2", 31 0, L_000001fa5798f190;  1 drivers
v000001fa578facf0_0 .net "rs", 4 0, L_000001fa578fa430;  1 drivers
v000001fa578faed0_0 .net "rst", 0 0, v000001fa578fb650_0;  1 drivers
v000001fa578fbdd0_0 .net "rt", 4 0, L_000001fa578fca80;  1 drivers
v000001fa578fa890_0 .net "shamt", 31 0, L_000001fa578fdfc0;  1 drivers
v000001fa578fbfb0_0 .net "wire_instruction", 31 0, L_000001fa5798f430;  1 drivers
v000001fa578fb0b0_0 .net "writeData", 31 0, L_000001fa579e7700;  1 drivers
v000001fa578fbe70_0 .net "zero", 0 0, L_000001fa579e8c40;  1 drivers
L_000001fa578fabb0 .part L_000001fa578fc6c0, 26, 6;
L_000001fa578fb330 .functor MUXZ 6, L_000001fa578fabb0, L_000001fa5798f5f8, L_000001fa5798e7f0, C4<>;
L_000001fa578fb5b0 .cmp/eq 6, L_000001fa578fb330, L_000001fa5798f688;
L_000001fa578fa2f0 .part L_000001fa578fc6c0, 11, 5;
L_000001fa578fb3d0 .functor MUXZ 5, L_000001fa578fa2f0, L_000001fa5798f6d0, L_000001fa578fb5b0, C4<>;
L_000001fa578fb470 .functor MUXZ 5, L_000001fa578fb3d0, L_000001fa5798f640, L_000001fa5798ef60, C4<>;
L_000001fa578fa390 .part L_000001fa578fc6c0, 21, 5;
L_000001fa578fa430 .functor MUXZ 5, L_000001fa578fa390, L_000001fa5798f718, L_000001fa5798e6a0, C4<>;
L_000001fa578fa4d0 .part L_000001fa578fc6c0, 16, 5;
L_000001fa578fca80 .functor MUXZ 5, L_000001fa578fa4d0, L_000001fa5798f760, L_000001fa5798ea20, C4<>;
L_000001fa578fd840 .part L_000001fa578fc6c0, 0, 16;
L_000001fa578fd0c0 .functor MUXZ 16, L_000001fa578fd840, L_000001fa5798f7a8, L_000001fa5798e8d0, C4<>;
L_000001fa578fe100 .part L_000001fa578fc6c0, 6, 5;
L_000001fa578fd160 .concat [ 5 32 0 0], L_000001fa578fe100, L_000001fa5798f838;
L_000001fa578fd480 .functor MUXZ 37, L_000001fa578fd160, L_000001fa5798f7f0, L_000001fa5798f270, C4<>;
L_000001fa578fdfc0 .part L_000001fa578fd480, 0, 32;
L_000001fa578fd3e0 .part L_000001fa578fc6c0, 0, 6;
L_000001fa578fce40 .functor MUXZ 6, L_000001fa578fd3e0, L_000001fa5798f880, L_000001fa5798f0b0, C4<>;
L_000001fa578fd2a0 .part L_000001fa578fc6c0, 0, 26;
L_000001fa578fcee0 .concat [ 26 32 0 0], L_000001fa578fd2a0, L_000001fa5798f910;
L_000001fa578fdac0 .functor MUXZ 58, L_000001fa578fcee0, L_000001fa5798f8c8, L_000001fa5798e710, C4<>;
L_000001fa578fd340 .part L_000001fa578fdac0, 0, 32;
L_000001fa578fc300 .arith/sum 32, v000001fa578f4fe0_0, L_000001fa5798f958;
L_000001fa578fdb60 .cmp/eq 6, L_000001fa578fb330, L_000001fa5798f9a0;
L_000001fa578fda20 .cmp/eq 6, L_000001fa578fb330, L_000001fa5798f9e8;
L_000001fa578fd520 .concat [ 32 16 0 0], L_000001fa578fd340, L_000001fa5798fa30;
L_000001fa578fd660 .concat [ 6 26 0 0], L_000001fa578fb330, L_000001fa5798fa78;
L_000001fa578fd5c0 .cmp/eq 32, L_000001fa578fd660, L_000001fa5798fac0;
L_000001fa578fe060 .cmp/eq 6, L_000001fa578fce40, L_000001fa5798fb08;
L_000001fa578fc580 .concat [ 32 16 0 0], L_000001fa5798f4a0, L_000001fa5798fb50;
L_000001fa578fcb20 .concat [ 32 16 0 0], v000001fa578f4fe0_0, L_000001fa5798fb98;
L_000001fa578fc620 .part L_000001fa578fd0c0, 15, 1;
LS_000001fa578fe1a0_0_0 .concat [ 1 1 1 1], L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620;
LS_000001fa578fe1a0_0_4 .concat [ 1 1 1 1], L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620;
LS_000001fa578fe1a0_0_8 .concat [ 1 1 1 1], L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620;
LS_000001fa578fe1a0_0_12 .concat [ 1 1 1 1], L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620;
LS_000001fa578fe1a0_0_16 .concat [ 1 1 1 1], L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620;
LS_000001fa578fe1a0_0_20 .concat [ 1 1 1 1], L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620;
LS_000001fa578fe1a0_0_24 .concat [ 1 1 1 1], L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620;
LS_000001fa578fe1a0_0_28 .concat [ 1 1 1 1], L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620, L_000001fa578fc620;
LS_000001fa578fe1a0_1_0 .concat [ 4 4 4 4], LS_000001fa578fe1a0_0_0, LS_000001fa578fe1a0_0_4, LS_000001fa578fe1a0_0_8, LS_000001fa578fe1a0_0_12;
LS_000001fa578fe1a0_1_4 .concat [ 4 4 4 4], LS_000001fa578fe1a0_0_16, LS_000001fa578fe1a0_0_20, LS_000001fa578fe1a0_0_24, LS_000001fa578fe1a0_0_28;
L_000001fa578fe1a0 .concat [ 16 16 0 0], LS_000001fa578fe1a0_1_0, LS_000001fa578fe1a0_1_4;
L_000001fa578fcf80 .concat [ 16 32 0 0], L_000001fa578fd0c0, L_000001fa578fe1a0;
L_000001fa578fc3a0 .arith/sum 48, L_000001fa578fcb20, L_000001fa578fcf80;
L_000001fa578fd700 .functor MUXZ 48, L_000001fa578fc3a0, L_000001fa578fc580, L_000001fa5798e780, C4<>;
L_000001fa578fd7a0 .functor MUXZ 48, L_000001fa578fd700, L_000001fa578fd520, L_000001fa5798efd0, C4<>;
L_000001fa578fd8e0 .part L_000001fa578fd7a0, 0, 32;
L_000001fa578fd200 .functor MUXZ 32, L_000001fa578fc300, L_000001fa578fd8e0, v000001fa578f4cc0_0, C4<>;
L_000001fa578fc6c0 .functor MUXZ 32, L_000001fa5798f430, L_000001fa5798fc28, L_000001fa5798e860, C4<>;
L_000001fa578fdd40 .cmp/eq 6, L_000001fa578fb330, L_000001fa5798fd00;
L_000001fa578fde80 .cmp/eq 6, L_000001fa578fb330, L_000001fa5798fd48;
L_000001fa578fdf20 .cmp/eq 6, L_000001fa578fb330, L_000001fa5798fd90;
L_000001fa578fc8a0 .concat [ 16 16 0 0], L_000001fa578fd0c0, L_000001fa5798fdd8;
L_000001fa578fc940 .part L_000001fa578fd0c0, 15, 1;
LS_000001fa578fc9e0_0_0 .concat [ 1 1 1 1], L_000001fa578fc940, L_000001fa578fc940, L_000001fa578fc940, L_000001fa578fc940;
LS_000001fa578fc9e0_0_4 .concat [ 1 1 1 1], L_000001fa578fc940, L_000001fa578fc940, L_000001fa578fc940, L_000001fa578fc940;
LS_000001fa578fc9e0_0_8 .concat [ 1 1 1 1], L_000001fa578fc940, L_000001fa578fc940, L_000001fa578fc940, L_000001fa578fc940;
LS_000001fa578fc9e0_0_12 .concat [ 1 1 1 1], L_000001fa578fc940, L_000001fa578fc940, L_000001fa578fc940, L_000001fa578fc940;
L_000001fa578fc9e0 .concat [ 4 4 4 4], LS_000001fa578fc9e0_0_0, LS_000001fa578fc9e0_0_4, LS_000001fa578fc9e0_0_8, LS_000001fa578fc9e0_0_12;
L_000001fa578fcbc0 .concat [ 16 16 0 0], L_000001fa578fd0c0, L_000001fa578fc9e0;
L_000001fa578fcc60 .functor MUXZ 32, L_000001fa578fcbc0, L_000001fa578fc8a0, L_000001fa5798f350, C4<>;
L_000001fa578fcd00 .concat [ 6 26 0 0], L_000001fa578fb330, L_000001fa5798fe20;
L_000001fa578fcda0 .cmp/eq 32, L_000001fa578fcd00, L_000001fa5798fe68;
L_000001fa578fd020 .cmp/eq 6, L_000001fa578fce40, L_000001fa5798feb0;
L_000001fa579e9280 .cmp/eq 6, L_000001fa578fce40, L_000001fa5798fef8;
L_000001fa579e8d80 .cmp/eq 6, L_000001fa578fb330, L_000001fa5798ff40;
L_000001fa579e8ce0 .functor MUXZ 32, L_000001fa578fcc60, L_000001fa5798ff88, L_000001fa579e8d80, C4<>;
L_000001fa579e90a0 .functor MUXZ 32, L_000001fa579e8ce0, L_000001fa578fdfc0, L_000001fa5798ee10, C4<>;
L_000001fa579e8e20 .concat [ 6 26 0 0], L_000001fa578fb330, L_000001fa5798ffd0;
L_000001fa579e8920 .cmp/eq 32, L_000001fa579e8e20, L_000001fa57990018;
L_000001fa579e8ba0 .cmp/eq 6, L_000001fa578fce40, L_000001fa57990060;
L_000001fa579e9500 .cmp/eq 6, L_000001fa578fce40, L_000001fa579900a8;
L_000001fa579e7840 .cmp/eq 6, L_000001fa578fb330, L_000001fa579900f0;
L_000001fa579e81a0 .functor MUXZ 32, L_000001fa5798f4a0, v000001fa578f4fe0_0, L_000001fa579e7840, C4<>;
L_000001fa579e9140 .functor MUXZ 32, L_000001fa579e81a0, L_000001fa5798f190, L_000001fa5798ee80, C4<>;
S_000001fa57865ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001fa57865d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fa578b89a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fa5798f510 .functor NOT 1, v000001fa578c6c40_0, C4<0>, C4<0>, C4<0>;
v000001fa578c71e0_0 .net *"_ivl_0", 0 0, L_000001fa5798f510;  1 drivers
v000001fa578c66a0_0 .net "in1", 31 0, L_000001fa5798f190;  alias, 1 drivers
v000001fa578c7280_0 .net "in2", 31 0, L_000001fa579e90a0;  alias, 1 drivers
v000001fa578c7dc0_0 .net "out", 31 0, L_000001fa579e7f20;  alias, 1 drivers
v000001fa578c6f60_0 .net "s", 0 0, v000001fa578c6c40_0;  alias, 1 drivers
L_000001fa579e7f20 .functor MUXZ 32, L_000001fa579e90a0, L_000001fa5798f190, L_000001fa5798f510, C4<>;
S_000001fa579469c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001fa57865d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fa57980090 .param/l "RType" 0 4 2, C4<000000>;
P_000001fa579800c8 .param/l "add" 0 4 5, C4<100000>;
P_000001fa57980100 .param/l "addi" 0 4 8, C4<001000>;
P_000001fa57980138 .param/l "addu" 0 4 5, C4<100001>;
P_000001fa57980170 .param/l "and_" 0 4 5, C4<100100>;
P_000001fa579801a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fa579801e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fa57980218 .param/l "bne" 0 4 10, C4<000101>;
P_000001fa57980250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fa57980288 .param/l "j" 0 4 12, C4<000010>;
P_000001fa579802c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fa579802f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fa57980330 .param/l "lw" 0 4 8, C4<100011>;
P_000001fa57980368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fa579803a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fa579803d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fa57980410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fa57980448 .param/l "sll" 0 4 6, C4<000000>;
P_000001fa57980480 .param/l "slt" 0 4 5, C4<101010>;
P_000001fa579804b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fa579804f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fa57980528 .param/l "sub" 0 4 5, C4<100010>;
P_000001fa57980560 .param/l "subu" 0 4 5, C4<100011>;
P_000001fa57980598 .param/l "sw" 0 4 8, C4<101011>;
P_000001fa579805d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fa57980608 .param/l "xori" 0 4 8, C4<001110>;
v000001fa578c78c0_0 .var "ALUOp", 3 0;
v000001fa578c6c40_0 .var "ALUSrc", 0 0;
v000001fa578c6a60_0 .var "MemReadEn", 0 0;
v000001fa578c6420_0 .var "MemWriteEn", 0 0;
v000001fa578c76e0_0 .var "MemtoReg", 0 0;
v000001fa578c7960_0 .var "RegDst", 0 0;
v000001fa578c6060_0 .var "RegWriteEn", 0 0;
v000001fa578c7b40_0 .net "funct", 5 0, L_000001fa578fce40;  alias, 1 drivers
v000001fa578c73c0_0 .var "hlt", 0 0;
v000001fa578c7500_0 .net "opcode", 5 0, L_000001fa578fb330;  alias, 1 drivers
v000001fa578c6600_0 .net "rst", 0 0, v000001fa578fb650_0;  alias, 1 drivers
E_000001fa578b89e0 .event anyedge, v000001fa578c6600_0, v000001fa578c7500_0, v000001fa578c7b40_0;
S_000001fa57946b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001fa57865d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001fa578b8a60 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001fa5798f430 .functor BUFZ 32, L_000001fa578fc440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa578c5fc0_0 .net "Data_Out", 31 0, L_000001fa5798f430;  alias, 1 drivers
v000001fa578c7c80 .array "InstMem", 0 1023, 31 0;
v000001fa578c6740_0 .net *"_ivl_0", 31 0, L_000001fa578fc440;  1 drivers
v000001fa578c61a0_0 .net *"_ivl_3", 9 0, L_000001fa578fc4e0;  1 drivers
v000001fa578c6b00_0 .net *"_ivl_4", 11 0, L_000001fa578fd980;  1 drivers
L_000001fa5798fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa578c67e0_0 .net *"_ivl_7", 1 0, L_000001fa5798fbe0;  1 drivers
v000001fa578c7460_0 .net "addr", 31 0, v000001fa578f4fe0_0;  alias, 1 drivers
v000001fa578c6880_0 .var/i "i", 31 0;
L_000001fa578fc440 .array/port v000001fa578c7c80, L_000001fa578fd980;
L_000001fa578fc4e0 .part v000001fa578f4fe0_0, 0, 10;
L_000001fa578fd980 .concat [ 10 2 0 0], L_000001fa578fc4e0, L_000001fa5798fbe0;
S_000001fa578653d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001fa57865d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001fa5798f4a0 .functor BUFZ 32, L_000001fa578fc800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa5798f190 .functor BUFZ 32, L_000001fa578fdca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa578c6ec0_0 .net *"_ivl_0", 31 0, L_000001fa578fc800;  1 drivers
v000001fa578c7000_0 .net *"_ivl_10", 6 0, L_000001fa578fdde0;  1 drivers
L_000001fa5798fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa578a4340_0 .net *"_ivl_13", 1 0, L_000001fa5798fcb8;  1 drivers
v000001fa578a4a20_0 .net *"_ivl_2", 6 0, L_000001fa578fdc00;  1 drivers
L_000001fa5798fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa578f4900_0 .net *"_ivl_5", 1 0, L_000001fa5798fc70;  1 drivers
v000001fa578f5580_0 .net *"_ivl_8", 31 0, L_000001fa578fdca0;  1 drivers
v000001fa578f5d00_0 .net "clk", 0 0, L_000001fa5798f120;  alias, 1 drivers
v000001fa578f4360_0 .var/i "i", 31 0;
v000001fa578f5ee0_0 .net "readData1", 31 0, L_000001fa5798f4a0;  alias, 1 drivers
v000001fa578f5620_0 .net "readData2", 31 0, L_000001fa5798f190;  alias, 1 drivers
v000001fa578f4ae0_0 .net "readRegister1", 4 0, L_000001fa578fa430;  alias, 1 drivers
v000001fa578f4a40_0 .net "readRegister2", 4 0, L_000001fa578fca80;  alias, 1 drivers
v000001fa578f5f80 .array "registers", 31 0, 31 0;
v000001fa578f49a0_0 .net "rst", 0 0, v000001fa578fb650_0;  alias, 1 drivers
v000001fa578f4b80_0 .net "we", 0 0, v000001fa578c6060_0;  alias, 1 drivers
v000001fa578f5760_0 .net "writeData", 31 0, L_000001fa579e7700;  alias, 1 drivers
v000001fa578f56c0_0 .net "writeRegister", 4 0, L_000001fa578fc760;  alias, 1 drivers
E_000001fa578b8ea0/0 .event negedge, v000001fa578c6600_0;
E_000001fa578b8ea0/1 .event posedge, v000001fa578f5d00_0;
E_000001fa578b8ea0 .event/or E_000001fa578b8ea0/0, E_000001fa578b8ea0/1;
L_000001fa578fc800 .array/port v000001fa578f5f80, L_000001fa578fdc00;
L_000001fa578fdc00 .concat [ 5 2 0 0], L_000001fa578fa430, L_000001fa5798fc70;
L_000001fa578fdca0 .array/port v000001fa578f5f80, L_000001fa578fdde0;
L_000001fa578fdde0 .concat [ 5 2 0 0], L_000001fa578fca80, L_000001fa5798fcb8;
S_000001fa57865560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001fa578653d0;
 .timescale 0 0;
v000001fa578c6ce0_0 .var/i "i", 31 0;
S_000001fa5784e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001fa57865d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fa578b58e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fa5798ed30 .functor NOT 1, v000001fa578c7960_0, C4<0>, C4<0>, C4<0>;
v000001fa578f6020_0 .net *"_ivl_0", 0 0, L_000001fa5798ed30;  1 drivers
v000001fa578f5440_0 .net "in1", 4 0, L_000001fa578fca80;  alias, 1 drivers
v000001fa578f5e40_0 .net "in2", 4 0, L_000001fa578fb470;  alias, 1 drivers
v000001fa578f5da0_0 .net "out", 4 0, L_000001fa578fc760;  alias, 1 drivers
v000001fa578f5800_0 .net "s", 0 0, v000001fa578c7960_0;  alias, 1 drivers
L_000001fa578fc760 .functor MUXZ 5, L_000001fa578fb470, L_000001fa578fca80, L_000001fa5798ed30, C4<>;
S_000001fa5784e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001fa57865d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fa578b5160 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fa5798eef0 .functor NOT 1, v000001fa578c76e0_0, C4<0>, C4<0>, C4<0>;
v000001fa578f5bc0_0 .net *"_ivl_0", 0 0, L_000001fa5798eef0;  1 drivers
v000001fa578f58a0_0 .net "in1", 31 0, v000001fa578f5b20_0;  alias, 1 drivers
v000001fa578f54e0_0 .net "in2", 31 0, v000001fa578f4d60_0;  alias, 1 drivers
v000001fa578f5940_0 .net "out", 31 0, L_000001fa579e7700;  alias, 1 drivers
v000001fa578f60c0_0 .net "s", 0 0, v000001fa578c76e0_0;  alias, 1 drivers
L_000001fa579e7700 .functor MUXZ 32, v000001fa578f4d60_0, v000001fa578f5b20_0, L_000001fa5798eef0, C4<>;
S_000001fa57893200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001fa57865d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fa57893390 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fa578933c8 .param/l "AND" 0 9 12, C4<0010>;
P_000001fa57893400 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fa57893438 .param/l "OR" 0 9 12, C4<0011>;
P_000001fa57893470 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fa578934a8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fa578934e0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fa57893518 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fa57893550 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fa57893588 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fa578935c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fa578935f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fa57990138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa578f6160_0 .net/2u *"_ivl_0", 31 0, L_000001fa57990138;  1 drivers
v000001fa578f4c20_0 .net "opSel", 3 0, v000001fa578c78c0_0;  alias, 1 drivers
v000001fa578f59e0_0 .net "operand1", 31 0, L_000001fa579e9140;  alias, 1 drivers
v000001fa578f5a80_0 .net "operand2", 31 0, L_000001fa579e7f20;  alias, 1 drivers
v000001fa578f5b20_0 .var "result", 31 0;
v000001fa578f5c60_0 .net "zero", 0 0, L_000001fa579e8c40;  alias, 1 drivers
E_000001fa578b5ca0 .event anyedge, v000001fa578c78c0_0, v000001fa578f59e0_0, v000001fa578c7dc0_0;
L_000001fa579e8c40 .cmp/eq 32, v000001fa578f5b20_0, L_000001fa57990138;
S_000001fa5787b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001fa57865d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001fa57981660 .param/l "RType" 0 4 2, C4<000000>;
P_000001fa57981698 .param/l "add" 0 4 5, C4<100000>;
P_000001fa579816d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fa57981708 .param/l "addu" 0 4 5, C4<100001>;
P_000001fa57981740 .param/l "and_" 0 4 5, C4<100100>;
P_000001fa57981778 .param/l "andi" 0 4 8, C4<001100>;
P_000001fa579817b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fa579817e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fa57981820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fa57981858 .param/l "j" 0 4 12, C4<000010>;
P_000001fa57981890 .param/l "jal" 0 4 12, C4<000011>;
P_000001fa579818c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fa57981900 .param/l "lw" 0 4 8, C4<100011>;
P_000001fa57981938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fa57981970 .param/l "or_" 0 4 5, C4<100101>;
P_000001fa579819a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fa579819e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fa57981a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001fa57981a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001fa57981a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001fa57981ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fa57981af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001fa57981b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001fa57981b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001fa57981ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fa57981bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001fa578f4cc0_0 .var "PCsrc", 0 0;
v000001fa578f42c0_0 .net "funct", 5 0, L_000001fa578fce40;  alias, 1 drivers
v000001fa578f4400_0 .net "opcode", 5 0, L_000001fa578fb330;  alias, 1 drivers
v000001fa578f44a0_0 .net "operand1", 31 0, L_000001fa5798f4a0;  alias, 1 drivers
v000001fa578f4540_0 .net "operand2", 31 0, L_000001fa579e7f20;  alias, 1 drivers
v000001fa578f5300_0 .net "rst", 0 0, v000001fa578fb650_0;  alias, 1 drivers
E_000001fa578b5320/0 .event anyedge, v000001fa578c6600_0, v000001fa578c7500_0, v000001fa578f5ee0_0, v000001fa578c7dc0_0;
E_000001fa578b5320/1 .event anyedge, v000001fa578c7b40_0;
E_000001fa578b5320 .event/or E_000001fa578b5320/0, E_000001fa578b5320/1;
S_000001fa5787ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001fa57865d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fa578f45e0 .array "DataMem", 0 1023, 31 0;
v000001fa578f4680_0 .net "address", 31 0, v000001fa578f5b20_0;  alias, 1 drivers
v000001fa578f4720_0 .net "clock", 0 0, L_000001fa5798e630;  1 drivers
v000001fa578f47c0_0 .net "data", 31 0, L_000001fa5798f190;  alias, 1 drivers
v000001fa578f4860_0 .var/i "i", 31 0;
v000001fa578f4d60_0 .var "q", 31 0;
v000001fa578f4e00_0 .net "rden", 0 0, v000001fa578c6a60_0;  alias, 1 drivers
v000001fa578f4ea0_0 .net "wren", 0 0, v000001fa578c6420_0;  alias, 1 drivers
E_000001fa578b5b20 .event posedge, v000001fa578f4720_0;
S_000001fa57981c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001fa57865d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fa578b5920 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fa578f4f40_0 .net "PCin", 31 0, L_000001fa578fd200;  alias, 1 drivers
v000001fa578f4fe0_0 .var "PCout", 31 0;
v000001fa578f5080_0 .net "clk", 0 0, L_000001fa5798f120;  alias, 1 drivers
v000001fa578f5120_0 .net "rst", 0 0, v000001fa578fb650_0;  alias, 1 drivers
    .scope S_000001fa5787b890;
T_0 ;
    %wait E_000001fa578b5320;
    %load/vec4 v000001fa578f5300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa578f4cc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fa578f4400_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001fa578f44a0_0;
    %load/vec4 v000001fa578f4540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001fa578f4400_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001fa578f44a0_0;
    %load/vec4 v000001fa578f4540_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001fa578f4400_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001fa578f4400_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001fa578f4400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001fa578f42c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001fa578f4cc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fa57981c20;
T_1 ;
    %wait E_000001fa578b8ea0;
    %load/vec4 v000001fa578f5120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fa578f4fe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fa578f4f40_0;
    %assign/vec4 v000001fa578f4fe0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fa57946b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa578c6880_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fa578c6880_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fa578c6880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %load/vec4 v000001fa578c6880_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa578c6880_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578c7c80, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fa579469c0;
T_3 ;
    %wait E_000001fa578b89e0;
    %load/vec4 v000001fa578c6600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fa578c73c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa578c6c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa578c6060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa578c6420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa578c76e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa578c6a60_0, 0;
    %assign/vec4 v000001fa578c7960_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fa578c73c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fa578c78c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fa578c6c40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fa578c6060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fa578c6420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fa578c76e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fa578c6a60_0, 0, 1;
    %store/vec4 v000001fa578c7960_0, 0, 1;
    %load/vec4 v000001fa578c7500_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c73c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6060_0, 0;
    %load/vec4 v000001fa578c7b40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6c40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6c40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6c40_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa578c7960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6c40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6c40_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6c40_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6c40_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6c40_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c76e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa578c6c40_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fa578c78c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fa578653d0;
T_4 ;
    %wait E_000001fa578b8ea0;
    %fork t_1, S_000001fa57865560;
    %jmp t_0;
    .scope S_000001fa57865560;
t_1 ;
    %load/vec4 v000001fa578f49a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa578c6ce0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fa578c6ce0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fa578c6ce0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578f5f80, 0, 4;
    %load/vec4 v000001fa578c6ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa578c6ce0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fa578f4b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fa578f5760_0;
    %load/vec4 v000001fa578f56c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578f5f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578f5f80, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fa578653d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fa578653d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa578f4360_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fa578f4360_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fa578f4360_0;
    %ix/getv/s 4, v000001fa578f4360_0;
    %load/vec4a v000001fa578f5f80, 4;
    %ix/getv/s 4, v000001fa578f4360_0;
    %load/vec4a v000001fa578f5f80, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fa578f4360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa578f4360_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fa57893200;
T_6 ;
    %wait E_000001fa578b5ca0;
    %load/vec4 v000001fa578f4c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fa578f5b20_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fa578f59e0_0;
    %load/vec4 v000001fa578f5a80_0;
    %add;
    %assign/vec4 v000001fa578f5b20_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fa578f59e0_0;
    %load/vec4 v000001fa578f5a80_0;
    %sub;
    %assign/vec4 v000001fa578f5b20_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fa578f59e0_0;
    %load/vec4 v000001fa578f5a80_0;
    %and;
    %assign/vec4 v000001fa578f5b20_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fa578f59e0_0;
    %load/vec4 v000001fa578f5a80_0;
    %or;
    %assign/vec4 v000001fa578f5b20_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fa578f59e0_0;
    %load/vec4 v000001fa578f5a80_0;
    %xor;
    %assign/vec4 v000001fa578f5b20_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fa578f59e0_0;
    %load/vec4 v000001fa578f5a80_0;
    %or;
    %inv;
    %assign/vec4 v000001fa578f5b20_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fa578f59e0_0;
    %load/vec4 v000001fa578f5a80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fa578f5b20_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fa578f5a80_0;
    %load/vec4 v000001fa578f59e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fa578f5b20_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fa578f59e0_0;
    %ix/getv 4, v000001fa578f5a80_0;
    %shiftl 4;
    %assign/vec4 v000001fa578f5b20_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fa578f59e0_0;
    %ix/getv 4, v000001fa578f5a80_0;
    %shiftr 4;
    %assign/vec4 v000001fa578f5b20_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fa5787ba20;
T_7 ;
    %wait E_000001fa578b5b20;
    %load/vec4 v000001fa578f4e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fa578f4680_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fa578f45e0, 4;
    %assign/vec4 v000001fa578f4d60_0, 0;
T_7.0 ;
    %load/vec4 v000001fa578f4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fa578f47c0_0;
    %ix/getv 3, v000001fa578f4680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578f45e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fa5787ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa578f4860_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001fa578f4860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fa578f4860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa578f45e0, 0, 4;
    %load/vec4 v000001fa578f4860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa578f4860_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001fa5787ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa578f4860_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fa578f4860_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fa578f4860_0;
    %load/vec4a v000001fa578f45e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001fa578f4860_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fa578f4860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa578f4860_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fa57865d10;
T_10 ;
    %wait E_000001fa578b8ea0;
    %load/vec4 v000001fa578faed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa578fae30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fa578fae30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fa578fae30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fa578bedf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa578fc0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa578fb650_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fa578bedf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fa578fc0f0_0;
    %inv;
    %assign/vec4 v000001fa578fc0f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fa578bedf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa578fb650_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa578fb650_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001fa578fb010_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
