// Seed: 2452674638
module module_0 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    input wire id_7,
    input supply1 id_8,
    input tri id_9,
    output tri id_10
);
endmodule
program module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    input wand id_5,
    output wire id_6,
    input wor id_7,
    output logic id_8,
    input uwire id_9,
    input uwire id_10,
    output uwire id_11,
    input supply0 id_12,
    input tri id_13,
    input tri id_14,
    input supply1 id_15,
    input wire id_16,
    input wire id_17
);
  always @(id_2 or posedge -1) id_8 <= 1;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_17,
      id_2,
      id_2,
      id_6,
      id_6,
      id_10,
      id_2,
      id_17,
      id_11
  );
  assign modCall_1.type_1 = 0;
  wire id_19;
endmodule
