#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Nov 25 15:20:04 2025
# Process ID         : 20844
# Current directory  : C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.runs/synth_1
# Command line       : vivado.exe -log metronome.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source metronome.tcl
# Log file           : C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.runs/synth_1/metronome.vds
# Journal file       : C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.runs/synth_1\vivado.jou
# Running On         : DESKTOP-S7FGGER
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16849 MB
# Swap memory        : 25950 MB
# Total Virtual      : 42799 MB
# Available Virtual  : 26678 MB
#-----------------------------------------------------------
source metronome.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 491.328 ; gain = 210.707
Command: synth_design -top metronome -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20248
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1173.262 ; gain = 491.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'metronome' [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/metronome.sv:23]
INFO: [Synth 8-6157] synthesizing module 'button_logic' [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/button_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'button_logic' (0#1) [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/button_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bpm_input' [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/bpm_input.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bpm_input' (0#1) [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/bpm_input.sv:23]
WARNING: [Synth 8-689] width (9) of port connection 'bpm_out' does not match port width (8) of module 'bpm_input' [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/metronome.sv:46]
INFO: [Synth 8-6157] synthesizing module 'tempo_generator' [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/tempo_generator.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ms_tick' [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/ms_tick.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'ms_tick' (0#1) [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/ms_tick.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'tempo_generator' (0#1) [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/tempo_generator.sv:23]
WARNING: [Synth 8-689] width (9) of port connection 'bpm' does not match port width (8) of module 'tempo_generator' [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/metronome.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'metronome' (0#1) [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/metronome.sv:23]
WARNING: [Synth 8-7137] Register button_sync_reg in module button_logic has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.srcs/sources_1/new/button_logic.sv:45]
WARNING: [Synth 8-3917] design metronome has port bpm_out[8] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.859 ; gain = 599.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.859 ; gain = 599.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.859 ; gain = 599.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1280.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Isaac/vivado_projects/cpe133-metronome/basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/Isaac/vivado_projects/cpe133-metronome/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Isaac/vivado_projects/cpe133-metronome/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/metronome_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/metronome_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1356.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1356.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.367 ; gain = 674.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.367 ; gain = 674.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.367 ; gain = 674.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'button_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'button_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.367 ; gain = 674.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design metronome has port bpm_out[8] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (bpm_button_up_debounced/FSM_sequential_state_reg[1]) is unused and will be removed from module metronome.
WARNING: [Synth 8-3332] Sequential element (bpm_button_up_debounced/FSM_sequential_state_reg[0]) is unused and will be removed from module metronome.
WARNING: [Synth 8-3332] Sequential element (bpm_button_down_debounced/FSM_sequential_state_reg[1]) is unused and will be removed from module metronome.
WARNING: [Synth 8-3332] Sequential element (bpm_button_down_debounced/FSM_sequential_state_reg[0]) is unused and will be removed from module metronome.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1356.367 ; gain = 674.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1483.211 ; gain = 801.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1483.211 ; gain = 801.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1492.789 ; gain = 811.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1727.832 ; gain = 1046.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1727.832 ; gain = 1046.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1727.832 ; gain = 1046.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1727.832 ; gain = 1046.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1727.832 ; gain = 1046.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1727.832 ; gain = 1046.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT5   |     2|
|6     |LUT6   |     1|
|7     |FDCE   |     4|
|8     |FDPE   |     4|
|9     |IBUF   |     4|
|10    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1727.832 ; gain = 1046.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1727.832 ; gain = 970.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1727.832 ; gain = 1046.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1737.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fef3afb0
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1740.691 ; gain = 1249.363
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1740.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Isaac/vivado_projects/cpe133-metronome/project_1.runs/synth_1/metronome.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file metronome_utilization_synth.rpt -pb metronome_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 15:20:36 2025...
