<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML>
<HEAD>
<META http-equiv="Content-Type" content="text/html; charset=UTF-8">
<META http-equiv="X-UA-Compatible" content="IE=8">
<TITLE>Digital Circuit and Logic Design</TITLE>
<META name="generator" content="BCL easyConverter SDK 3.0.60">

<link href="../../syllabus03.css" rel="stylesheet" type="text/css">
</HEAD>

<BODY>
<DIV id="page_11">


<DIV id="id_1">

<P class="p106 ft6"><NOBR>CS-205</NOBR> DIGITAL CIRCUITS & LOGIC DESIGN.</P>
<TABLE cellpadding=0 cellspacing=0 class="t8">
<TR>
	<TD class="tr1 td185"><P class="p10 ft21">External Marks:</P></TD>
	<TD class="tr1 td101"><P class="p76 ft21">60</P></TD>
	<TD class="tr1 td193"><P class="p107 ft21">L</P></TD>
	<TD class="tr1 td18"><P class="p108 ft21">T</P></TD>
	<TD class="tr1 td189"><P class="p76 ft21">P</P></TD>
</TR>
<TR>
	<TD class="tr2 td185"><P class="p10 ft12">Internal Marks:</P></TD>
	<TD class="tr2 td101"><P class="p109 ft12">40</P></TD>
	<TD class="tr2 td193"><P class="p107 ft12">3</P></TD>
	<TD class="tr2 td18"><P class="p110 ft12">1</P></TD>
	<TD class="tr2 td189"><P class="p42 ft12">-</P></TD>
</TR>
<TR>
	<TD class="tr23 td185"><P class="p10 ft6">Total Marks:</P></TD>
	<TD class="tr23 td101"><P class="p109 ft6">100</P></TD>
	<TD class="tr23 td193"><P class="p10 ft8">&nbsp;</P></TD>
	<TD class="tr23 td18"><P class="p10 ft8">&nbsp;</P></TD>
	<TD class="tr23 td189"><P class="p10 ft8">&nbsp;</P></TD>
</TR>
</TABLE>
<P class="p97 ft6">PREREQUISITES: <SPAN class="ft5">None</SPAN></P>
<P class="p97 ft12">OBJECTIVES:</P>
<P class="p111 ft26">To give students basic ideas regarding digital hardware components at the level of gate and sequential circuits. To treat logic design and making them familiar with the CAD tools in digital system design.</P>
<P class="p81 ft12">COURSE CONTENTS:</P>
<P class="p112 ft5">Data and number <NOBR>representation-binary-complement</NOBR> representation <NOBR>BCD-ASCII,</NOBR> ISCII. [15%]</P>
<P class="p99 ft5">Boolean algebra, logic gates, minimization, use of programs such as expresso in minimization. [5%]</P>
<P class="p99 ft5">Digital Circuit Technologies, RTL/DTL/DCTL/TTL/MOS/CMOS/ECL, analysis of basic circuits in these families, internal architecture of programmable logic devices. [10%]</P>
<P class="p97 ft5">Combinational design , design with Muxes. [5%]</P>
<P class="p83 ft5">Sequential circuits, <NOBR>flip-flops,</NOBR> counters, shift registers, multivibrators, state diagrams, sequential circuit design from state diagrams computer aids in synthesis. [15%]</P>
<P class="p97 ft5">Memory system - RAM., ROM, EPROM, EEPROM, PAL, PLDs,PGAs. [20%]</P>
<P class="p113 ft5">Bus structures, transmission line effects, line termination. [10%] A/D and D/A conversion techniques and selected case studies. [15%]</P>
<P class="p97 ft5">Introduction to VLSI Design , Custom and <NOBR>semi-custom</NOBR> design. [5%]</P>
<P class="p98 ft6">TEXT /REFERENCES:</P>
<P class="p97 ft5">Morris Mano, Digital Design- Prentice Hall of India Pvt. Ltd</P>
<P class="p114 ft26">Jesse H Jenkins,Designing with FPGAs and CPLDs , PTR Prentice Hall, Englewood Cliffs</P>
<P class="p115 ft26">H.Taub & D. Schilling, Digital Integrated Electronics, McGraw Hill Douglas L. Perry, VHDL, McGraw Hill, Inc., 2nd Edition, 1993.</P>
<P class="p116 ft26">Mead and L. Conway, Introduction to VLSI Systems, Addition Wesley, 1979. R. Viswanathan , G. K. Meat and V.Rajaraman, "Electronics for Scientist and Engineers". Prentice Hall of India Pvt. Ltd. 1978</P>
<P class="p117 ft26">J.Millman and Halkias, "Integrated Electronics, Analog and Digital Circuits and Systems, Tata McGraw Hill ,1972.</P>
</DIV>
<DIV id="id_2">

</DIV>
</DIV>
</body>
</HTML>
