# Clock I/O and DCM buffers


## `HCLK_IOIS_LVDS`

{{tile virtex4 HCLK_IOIS_LVDS}}


## `HCLK_IOIS_DCI`

{{tile virtex4 HCLK_IOIS_DCI}}


## `HCLK_CENTER`

{{tile virtex4 HCLK_CENTER}}


## `HCLK_CENTER_ABOVE_CFG`

{{tile virtex4 HCLK_CENTER_ABOVE_CFG}}


## `HCLK_IOBDCM`

{{tile virtex4 HCLK_IOBDCM}}


## `HCLK_DCMIOB`

{{tile virtex4 HCLK_DCMIOB}}


## `HCLK_DCM`

{{tile virtex4 HCLK_DCM}}
