****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 5
	-sort_by slack
Design : hw2_clockgating
Version: V-2023.12
Date   : Mon Oct 21 01:52:22 2024
****************************************


  Startpoint: s1/dff1/q_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2/dff2/q_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s1/dff1/q_reg_3_/CP (DFCNQD2BWP16P90LVT)                0.00       0.00 r
  s1/dff1/q_reg_3_/Q (DFCNQD2BWP16P90LVT)                 0.04 *     0.04 f
  s2/mult_37/U456/ZN (INVD4BWP16P90LVT)                   0.01 *     0.05 r
  s2/mult_37/U369/ZN (NR2D2BWP16P90LVT)                   0.01 *     0.06 f
  s2/mult_37/U498/ZN (ND2D1BWP16P90LVT)                   0.01 *     0.06 r
  s2/mult_37/U287/ZN (ND3D1BWP16P90LVT)                   0.02 *     0.08 f
  s2/mult_37/U440/ZN (ND2D1BWP16P90LVT)                   0.01 *     0.09 r
  s2/mult_37/U351/ZN (ND3D2BWP16P90LVT)                   0.01 *     0.10 f
  s2/mult_37/U322/S (FA1D1BWP16P90LVT)                    0.05 *     0.15 r
  s2/mult_37/U449/Z (XOR3D4BWP16P90LVT)                   0.03 *     0.18 f
  s2/mult_37/U364/ZN (NR2D2BWP16P90LVT)                   0.01 *     0.18 r
  s2/mult_37/U481/ZN (NR2D2BWP16P90LVT)                   0.01 *     0.19 f
  s2/mult_37/U326/ZN (AOI21D1BWP16P90LVT)                 0.01 *     0.21 r
  s2/mult_37/U325/ZN (OAI21D1BWP16P90LVT)                 0.01 *     0.22 f
  s2/mult_37/U324/ZN (XNR2D1BWP16P90LVT)                  0.02 *     0.24 r
  s2/dff2/q_reg_13_/D (DFCNQD2BWP16P90LVT)                0.00 *     0.24 r
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  clock reconvergence pessimism                           0.00       0.25
  s2/dff2/q_reg_13_/CP (DFCNQD2BWP16P90LVT)                          0.25 r
  library setup time                                     -0.01 *     0.24
  data required time                                                 0.24
  ------------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     -0.00


  Startpoint: s1/dff1/q_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2/dff2/q_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s1/dff1/q_reg_3_/CP (DFCNQD2BWP16P90LVT)                0.00       0.00 r
  s1/dff1/q_reg_3_/Q (DFCNQD2BWP16P90LVT)                 0.04 *     0.04 f
  s2/mult_37/U456/ZN (INVD4BWP16P90LVT)                   0.01 *     0.05 r
  s2/mult_37/U369/ZN (NR2D2BWP16P90LVT)                   0.01 *     0.06 f
  s2/mult_37/U498/ZN (ND2D1BWP16P90LVT)                   0.01 *     0.06 r
  s2/mult_37/U287/ZN (ND3D1BWP16P90LVT)                   0.02 *     0.08 f
  s2/mult_37/U440/ZN (ND2D1BWP16P90LVT)                   0.01 *     0.09 r
  s2/mult_37/U351/ZN (ND3D2BWP16P90LVT)                   0.01 *     0.10 f
  s2/mult_37/U322/S (FA1D1BWP16P90LVT)                    0.05 *     0.15 r
  s2/mult_37/U449/Z (XOR3D4BWP16P90LVT)                   0.03 *     0.18 f
  s2/mult_37/U364/ZN (NR2D2BWP16P90LVT)                   0.01 *     0.18 r
  s2/mult_37/U481/ZN (NR2D2BWP16P90LVT)                   0.01 *     0.19 f
  s2/mult_37/U326/ZN (AOI21D1BWP16P90LVT)                 0.01 *     0.21 r
  s2/mult_37/U525/ZN (OAI21D1BWP16P90LVT)                 0.01 *     0.22 f
  s2/mult_37/U555/ZN (XNR2D1BWP16P90LVT)                  0.02 *     0.24 r
  s2/dff2/q_reg_12_/D (DFCNQD2BWP16P90LVT)                0.00 *     0.24 r
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  clock reconvergence pessimism                           0.00       0.25
  s2/dff2/q_reg_12_/CP (DFCNQD2BWP16P90LVT)                          0.25 r
  library setup time                                     -0.01 *     0.24
  data required time                                                 0.24
  ------------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     -0.00


  Startpoint: s1/dff1/q_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2/dff2/q_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s1/dff1/q_reg_3_/CP (DFCNQD2BWP16P90LVT)                0.00       0.00 r
  s1/dff1/q_reg_3_/Q (DFCNQD2BWP16P90LVT)                 0.04 *     0.04 f
  s2/mult_37/U456/ZN (INVD4BWP16P90LVT)                   0.01 *     0.05 r
  s2/mult_37/U369/ZN (NR2D2BWP16P90LVT)                   0.01 *     0.06 f
  s2/mult_37/U498/ZN (ND2D1BWP16P90LVT)                   0.01 *     0.06 r
  s2/mult_37/U287/ZN (ND3D1BWP16P90LVT)                   0.02 *     0.08 f
  s2/mult_37/U440/ZN (ND2D1BWP16P90LVT)                   0.01 *     0.09 r
  s2/mult_37/U351/ZN (ND3D2BWP16P90LVT)                   0.01 *     0.10 f
  s2/mult_37/U322/S (FA1D1BWP16P90LVT)                    0.05 *     0.15 r
  s2/mult_37/U449/Z (XOR3D4BWP16P90LVT)                   0.03 *     0.18 f
  s2/mult_37/U364/ZN (NR2D2BWP16P90LVT)                   0.01 *     0.18 r
  s2/mult_37/U481/ZN (NR2D2BWP16P90LVT)                   0.01 *     0.19 f
  s2/mult_37/U488/ZN (AOI21D2BWP16P90LVT)                 0.01 *     0.20 r
  s2/mult_37/U321/ZN (NR2D1BWP16P90LVT)                   0.01 *     0.21 f
  s2/mult_37/U457/Z (OR2D2BWP16P90LVT)                    0.02 *     0.22 f
  s2/mult_37/U355/ZN (XNR2D1BWP16P90LVT)                  0.02 *     0.24 r
  s2/dff2/q_reg_11_/D (DFCNQD2BWP16P90LVT)                0.00 *     0.24 r
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.25       0.25
  clock network delay (ideal)                             0.00       0.25
  clock reconvergence pessimism                           0.00       0.25
  s2/dff2/q_reg_11_/CP (DFCNQD2BWP16P90LVT)                          0.25 r
  library setup time                                     -0.01 *     0.24
  data required time                                                 0.24
  ------------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                     -0.00


1
