
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version J-2014.09-SP2 for RHEL64 -- Nov 25, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
#enter the files to be analyzed
#elaborate top
read_verilog ../src/AddRndKey_top.v
Loading db file '/app11/saed_32.28/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/app11/synopsys/syn_vJ-2014.09-SP2/libraries/syn/gtech.db'
Loading db file '/app11/synopsys/syn_vJ-2014.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v125c'
  Loading link library 'gtech'
Loading verilog file '/class4/ug19/a168476m/ee4415_part2/part1/src/AddRndKey_top.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /class4/ug19/a168476m/ee4415_part2/part1/src/AddRndKey_top.v
Presto compilation completed successfully.
Current design is now '/class4/ug19/a168476m/ee4415_part2/part1/src/AddRndKey_top.db:AddRndKey_top'
Loaded 1 design.
Current design is 'AddRndKey_top'.
AddRndKey_top
read_verilog ../src/aes_sbox.v
Loading verilog file '/class4/ug19/a168476m/ee4415_part2/part1/src/aes_sbox.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /class4/ug19/a168476m/ee4415_part2/part1/src/aes_sbox.v

Statistics for case statements in always block at line 6 in file
	'/class4/ug19/a168476m/ee4415_part2/part1/src/aes_sbox.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/class4/ug19/a168476m/ee4415_part2/part1/src/aes_sbox.db:aes_sbox'
Loaded 1 design.
Current design is 'aes_sbox'.
aes_sbox
read_verilog ../src/AES_top.v
Loading verilog file '/class4/ug19/a168476m/ee4415_part2/part1/src/AES_top.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /class4/ug19/a168476m/ee4415_part2/part1/src/AES_top.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/class4/ug19/a168476m/ee4415_part2/part1/src/AES_top.db:AES_top'
Loaded 1 design.
Current design is 'AES_top'.
AES_top
read_verilog ../src/AEScntx.v
Loading verilog file '/class4/ug19/a168476m/ee4415_part2/part1/src/AEScntx.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /class4/ug19/a168476m/ee4415_part2/part1/src/AEScntx.v
Warning:  /class4/ug19/a168476m/ee4415_part2/part1/src/AEScntx.v:19: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)

Statistics for case statements in always block at line 21 in file
	'/class4/ug19/a168476m/ee4415_part2/part1/src/AEScntx.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine AEScntx line 21 in file
		'/class4/ug19/a168476m/ee4415_part2/part1/src/AEScntx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      enbSR_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      enbAR_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      enbMC_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      enbKS_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      rndNo_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     accept_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| completed_round_reg | Flip-flop |  10   |  N  | N  | N  | N  | N  | N  | N  |
|      enbSB_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/class4/ug19/a168476m/ee4415_part2/part1/src/AEScntx.db:AEScntx'
Loaded 1 design.
Current design is 'AEScntx'.
AEScntx
read_verilog ../src/AESCore.v
Loading verilog file '/class4/ug19/a168476m/ee4415_part2/part1/src/AESCore.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /class4/ug19/a168476m/ee4415_part2/part1/src/AESCore.v

Inferred memory devices in process
	in routine AESCore line 40 in file
		'/class4/ug19/a168476m/ee4415_part2/part1/src/AESCore.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SR_in_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      SB_in_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|       key_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      AR_in_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      MC_in_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/class4/ug19/a168476m/ee4415_part2/part1/src/AESCore.db:AESCore'
Loaded 1 design.
Current design is 'AESCore'.
AESCore
read_verilog ../src/KeySchedule_top.v
Loading verilog file '/class4/ug19/a168476m/ee4415_part2/part1/src/KeySchedule_top.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /class4/ug19/a168476m/ee4415_part2/part1/src/KeySchedule_top.v

Statistics for case statements in always block at line 22 in file
	'/class4/ug19/a168476m/ee4415_part2/part1/src/KeySchedule_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/class4/ug19/a168476m/ee4415_part2/part1/src/KeySchedule_top.db:KeySchedule_top'
Loaded 1 design.
Current design is 'KeySchedule_top'.
KeySchedule_top
read_verilog ../src/matrix_mult.v
Loading verilog file '/class4/ug19/a168476m/ee4415_part2/part1/src/matrix_mult.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /class4/ug19/a168476m/ee4415_part2/part1/src/matrix_mult.v
Presto compilation completed successfully.
Current design is now '/class4/ug19/a168476m/ee4415_part2/part1/src/matrix_mult.db:matrix_mult'
Loaded 1 design.
Current design is 'matrix_mult'.
matrix_mult
read_verilog ../src/MixCol_top.v
Loading verilog file '/class4/ug19/a168476m/ee4415_part2/part1/src/MixCol_top.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /class4/ug19/a168476m/ee4415_part2/part1/src/MixCol_top.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/class4/ug19/a168476m/ee4415_part2/part1/src/MixCol_top.db:MixCol_top'
Loaded 1 design.
Current design is 'MixCol_top'.
MixCol_top
read_verilog ../src/shiftRows_top.v
Loading verilog file '/class4/ug19/a168476m/ee4415_part2/part1/src/shiftRows_top.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /class4/ug19/a168476m/ee4415_part2/part1/src/shiftRows_top.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/class4/ug19/a168476m/ee4415_part2/part1/src/shiftRows_top.db:shiftRows_top'
Loaded 1 design.
Current design is 'shiftRows_top'.
shiftRows_top
read_verilog ../src/subBytes_top.v
Loading verilog file '/class4/ug19/a168476m/ee4415_part2/part1/src/subBytes_top.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /class4/ug19/a168476m/ee4415_part2/part1/src/subBytes_top.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/class4/ug19/a168476m/ee4415_part2/part1/src/subBytes_top.db:subBytes_top'
Loaded 1 design.
Current design is 'subBytes_top'.
subBytes_top
#source constraint file
reset_design
1
current_design AES_top
Current design is 'AES_top'.
{AES_top}
link

  Linking design 'AES_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (10 designs)              /class4/ug19/a168476m/ee4415_part2/part1/src/AES_top.db, etc
  saed32rvt_tt1p05v125c (library) /app11/saed_32.28/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v125c.db

1
source constraint.tcl
#compile the top module
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.2 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 145 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'aes_sbox_0'
  Processing 'KeySchedule_top'
  Processing 'AddRndKey_top'
  Processing 'matrix_mult_0'
  Processing 'MixCol_top'
  Processing 'shiftRows_top'
  Processing 'subBytes_top'
  Processing 'AESCore'
  Processing 'AEScntx'
  Processing 'AES_top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'AEScntx_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18   40913.8      0.00       0.0     293.3                          
    0:00:18   40913.8      0.00       0.0     293.3                          
    0:00:18   40913.8      0.00       0.0     293.3                          
    0:00:18   40913.8      0.00       0.0     293.3                          
    0:00:18   40913.8      0.00       0.0     293.3                          
    0:00:20   37488.9      0.00       0.0       0.0                          
    0:00:21   37465.3      0.00       0.0       0.0                          
    0:00:22   37465.3      0.00       0.0       0.0                          
    0:00:22   37465.3      0.00       0.0       0.0                          
    0:00:22   37465.3      0.00       0.0       0.0                          
    0:00:22   37465.3      0.00       0.0       0.0                          
    0:00:22   37465.3      0.00       0.0       0.0                          
    0:00:22   37465.3      0.00       0.0       0.0                          
    0:00:22   37465.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22   37465.3      0.00       0.0       0.0                          
    0:00:22   37465.3      0.00       0.0       0.0                          
    0:00:23   37463.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23   37463.6      0.00       0.0       0.0                          
    0:00:23   37463.6      0.00       0.0       0.0                          
    0:00:24   37228.0      0.00       0.0       0.0                          
    0:00:24   37061.8      0.00       0.0       0.0                          
    0:00:24   36939.3      0.00       0.0       0.0                          
    0:00:24   36810.1      0.00       0.0       0.0                          
    0:00:24   36757.0      0.00       0.0       0.0                          
    0:00:24   36708.7      0.00       0.0       0.0                          
    0:00:25   36688.5      0.00       0.0       0.0                          
    0:00:25   36683.9      0.00       0.0       0.0                          
    0:00:25   36681.2      0.00       0.0       0.0                          
    0:00:25   36678.9      0.00       0.0       0.0                          
    0:00:25   36677.4      0.00       0.0       0.0                          
    0:00:25   36675.8      0.00       0.0       0.0                          
    0:00:25   36674.2      0.00       0.0       0.0                          
    0:00:25   36672.6      0.00       0.0       0.0                          
    0:00:25   36671.0      0.00       0.0       0.0                          
    0:00:25   36669.4      0.00       0.0       0.0                          
    0:00:25   36669.4      0.00       0.0       0.0                          
    0:00:25   36669.4      0.00       0.0       0.0                          
    0:00:25   36604.8      0.00       0.0       0.0                          
    0:00:25   36604.8      0.00       0.0       0.0                          
    0:00:25   36604.8      0.00       0.0       0.0                          
    0:00:25   36604.8      0.00       0.0       0.0                          
    0:00:25   36604.8      0.00       0.0       0.0                          
    0:00:25   36604.8      0.00       0.0       0.0                          
    0:00:26   36604.8      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
redirect -tee AES.rpt {report_constraint -all_violators}
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : AES_top
Version: J-2014.09-SP2
Date   : Mon Mar  9 22:27:12 2020
****************************************

This design has no violated constraints.

1
#report critical path
report_timing -delay max
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : AES_top
Version: J-2014.09-SP2
Date   : Mon Mar  9 22:27:13 2020
****************************************

Operating Conditions: tt1p05v125c   Library: saed32rvt_tt1p05v125c
Wire Load Model Mode: enclosed

  Startpoint: AES_core/key_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AES_core/key_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_top            35000                 saed32rvt_tt1p05v125c
  AESCore            35000                 saed32rvt_tt1p05v125c
  aes_sbox_4         8000                  saed32rvt_tt1p05v125c
  KeySchedule_top    8000                  saed32rvt_tt1p05v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AES_core/key_reg[21]/CLK (DFFX1_RVT)                    0.00       0.00 r
  AES_core/key_reg[21]/Q (DFFX1_RVT)                      0.10       0.10 f
  AES_core/keySchedule/ip_key[21] (KeySchedule_top)       0.00       0.10 f
  AES_core/keySchedule/sbox1/ip[5] (aes_sbox_4)           0.00       0.10 f
  AES_core/keySchedule/sbox1/U474/Y (INVX1_RVT)           0.04       0.14 r
  AES_core/keySchedule/sbox1/U437/Y (AND2X1_RVT)          0.05       0.19 r
  AES_core/keySchedule/sbox1/U396/Y (NAND2X0_RVT)         0.07       0.26 f
  AES_core/keySchedule/sbox1/U456/Y (INVX1_RVT)           0.08       0.34 r
  AES_core/keySchedule/sbox1/U220/Y (AO22X1_RVT)          0.08       0.42 r
  AES_core/keySchedule/sbox1/U219/Y (AO221X1_RVT)         0.06       0.48 r
  AES_core/keySchedule/sbox1/U208/Y (NOR4X0_RVT)          0.08       0.56 f
  AES_core/keySchedule/sbox1/U182/Y (NAND4X0_RVT)         0.04       0.60 r
  AES_core/keySchedule/sbox1/U181/Y (NOR3X0_RVT)          0.07       0.66 f
  AES_core/keySchedule/sbox1/U180/Y (OA221X1_RVT)         0.05       0.71 f
  AES_core/keySchedule/sbox1/U179/Y (NAND4X0_RVT)         0.04       0.76 r
  AES_core/keySchedule/sbox1/U178/Y (OR3X1_RVT)           0.06       0.81 r
  AES_core/keySchedule/sbox1/op[2] (aes_sbox_4)           0.00       0.81 r
  AES_core/keySchedule/U36/Y (XNOR3X1_RVT)                0.14       0.95 r
  AES_core/keySchedule/U52/Y (XOR2X1_RVT)                 0.07       1.02 r
  AES_core/keySchedule/U93/Y (XOR2X1_RVT)                 0.09       1.11 f
  AES_core/keySchedule/U8/Y (XOR2X1_RVT)                  0.08       1.19 r
  AES_core/keySchedule/op_key[26] (KeySchedule_top)       0.00       1.19 r
  AES_core/U757/Y (AO222X1_RVT)                           0.08       1.27 r
  AES_core/key_reg[26]/D (DFFX1_RVT)                      0.01       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  AES_core/key_reg[26]/CLK (DFFX1_RVT)                    0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


1
report_timing -delay min
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : AES_top
Version: J-2014.09-SP2
Date   : Mon Mar  9 22:27:13 2020
****************************************

Operating Conditions: tt1p05v125c   Library: saed32rvt_tt1p05v125c
Wire Load Model Mode: enclosed

  Startpoint: AES_control/count_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AES_control/completed_round_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_top            35000                 saed32rvt_tt1p05v125c
  AEScntx            8000                  saed32rvt_tt1p05v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AES_control/count_reg[4]/CLK (SDFFSSRX1_RVT)            0.00       0.00 r
  AES_control/count_reg[4]/QN (SDFFSSRX1_RVT)             0.06       0.06 f
  AES_control/U74/Y (NAND3X0_RVT)                         0.04       0.10 r
  AES_control/completed_round_reg[3]/SETB (DFFSSRX1_RVT)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  AES_control/completed_round_reg[3]/CLK (DFFSSRX1_RVT)
                                                          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


1
#report area
report_area 
****************************************
Report : area
Design : AES_top
Version: J-2014.09-SP2
Date   : Mon Mar  9 22:27:13 2020
****************************************

Library(s) Used:

    saed32rvt_tt1p05v125c (File: /app11/saed_32.28/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v125c.db)

Number of ports:                          398
Number of nets:                           408
Number of cells:                            2
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       2

Combinational area:              24560.476220
Buf/Inv area:                     3009.827477
Noncombinational area:            4423.630604
Macro/Black Box area:                0.000000
Net Interconnect area:            7620.700378

Total cell area:                 28984.106824
Total area:                      36604.807202
1
1
dc_shell> 