{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401289452799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401289452799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 17:04:12 2014 " "Processing started: Wed May 28 17:04:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401289452799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401289452799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rcb_ctrlr -c ddl_ctrlr " "Command: quartus_sta rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401289452799 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1401289452861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1401289453017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401289453064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401289453064 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401289453298 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401289453298 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1401289453298 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1401289453298 ""}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1401289453298 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1401289453329 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1401289453345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.386 " "Worst-case setup slack is 1.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    1.386         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.807         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    3.807         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.042         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    4.042         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.440         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    6.440         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.013         0.000 inst85  " "   22.013         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401289453376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst85  " "    0.744         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401289453391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.256 " "Worst-case recovery slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.256         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.432         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    6.432         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.560         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    7.560         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.291         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "   10.291         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.501         0.000 inst85  " "   11.501         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401289453391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.802 " "Worst-case removal slack is 0.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    0.802         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.858         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.983         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.773         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    1.773         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.775         0.000 inst85  " "   12.775         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401289453407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.305 " "Worst-case minimum pulse width slack is 2.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.092         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "   11.092         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst85  " "   11.680         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "   24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "   48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401289453407 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1401289453469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.386 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.386" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.386  " "Path #1: Setup slack is 1.386 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[3\] " "From Node    : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.621      2.496  F        clock network delay " "     5.621      2.496  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.748      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\] " "     5.748      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.748      0.000 RR  CELL  inst68\|COUNTER\[3\]\|regout " "     5.748      0.000 RR  CELL  inst68\|COUNTER\[3\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.196      0.448 RR    IC  inst68\|_~0\|datad " "     6.196      0.448 RR    IC  inst68\|_~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.560      0.364 RF  CELL  inst68\|_~0\|combout " "     6.560      0.364 RF  CELL  inst68\|_~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.963      0.403 FF    IC  inst68\|DELAY_SM~4\|dataf " "     6.963      0.403 FF    IC  inst68\|DELAY_SM~4\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.034      0.071 FR  CELL  inst68\|DELAY_SM~4\|combout " "     7.034      0.071 FR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.034      0.000 RR    IC  inst68\|L0_OUT\|datain " "     7.034      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.241      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     7.241      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.748      2.498  R        clock network delay " "     8.748      2.498  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.627     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT " "     8.627     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.241 " "Data Arrival Time  :     7.241" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.627 " "Data Required Time :     8.627" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.386  " "Slack              :     1.386 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.807 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.807" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.807  " "Path #1: Setup slack is 3.807 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.248      2.498  R        clock network delay " "    46.248      2.498  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.375      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "    46.375      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.375      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    46.375      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.472      1.097 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf " "    47.472      1.097 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.543      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "    47.543      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.889      0.346 RR    IC  inst74\|L0_TO_COLUMN_SM~8\|datab " "    47.889      0.346 RR    IC  inst74\|L0_TO_COLUMN_SM~8\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~8 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.353      0.464 RR  CELL  inst74\|L0_TO_COLUMN_SM~8\|combout " "    48.353      0.464 RR  CELL  inst74\|L0_TO_COLUMN_SM~8\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~8 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.353      0.000 RR    IC  inst74\|L0_UP_1\|datain " "    48.353      0.000 RR    IC  inst74\|L0_UP_1\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.560      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    48.560      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.488      2.488  R        clock network delay " "    52.488      2.488  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.367     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    52.367     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    48.560 " "Data Arrival Time  :    48.560" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.367 " "Data Required Time :    52.367" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.807  " "Slack              :     3.807 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.042 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.042" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.042  " "Path #1: Setup slack is 4.042 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.748      2.498  R        clock network delay " "     8.748      2.498  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.875      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "     8.875      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.875      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     8.875      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.765      0.890 RR    IC  inst13\|ERROR_BIT_0~1\|datad " "     9.765      0.890 RR    IC  inst13\|ERROR_BIT_0~1\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.129      0.364 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "    10.129      0.364 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.412      0.283 RR    IC  inst13\|ERROR_BIT_0\|adatasdata " "    10.412      0.283 RR    IC  inst13\|ERROR_BIT_0\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.826      0.414 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "    10.826      0.414 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.989      2.489  F        clock network delay " "    14.989      2.489  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.868     -0.121     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "    14.868     -0.121     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.826 " "Data Arrival Time  :    10.826" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.868 " "Data Required Time :    14.868" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.042  " "Slack              :     4.042 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.440  " "Path #1: Setup slack is 6.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|READ_FIFO_DATA " "To Node      : ddlctrlr:inst\|READ_FIFO_DATA" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.845      6.345  F        clock network delay " "    93.845      6.345  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.972      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "    93.972      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.972      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    93.972      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.095      1.123 RR    IC  inst\|READ_FIFO_DATA~0\|dataf " "    95.095      1.123 RR    IC  inst\|READ_FIFO_DATA~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.166      0.071 RR  CELL  inst\|READ_FIFO_DATA~0\|combout " "    95.166      0.071 RR  CELL  inst\|READ_FIFO_DATA~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.572      0.406 RR    IC  inst\|READ_FIFO_DATA\|adatasdata " "    95.572      0.406 RR    IC  inst\|READ_FIFO_DATA\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.986      0.414 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA " "    95.986      0.414 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.547      2.547  R        clock network delay " "   102.547      2.547  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.426     -0.121     uTsu  ddlctrlr:inst\|READ_FIFO_DATA " "   102.426     -0.121     uTsu  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    95.986 " "Data Arrival Time  :    95.986" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.426 " "Data Required Time :   102.426" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.440  " "Slack              :     6.440 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.013 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.013" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.013  " "Path #1: Setup slack is 22.013 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.175      3.675  F        clock network delay " "    16.175      3.675  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.302      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.302      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.302      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    16.302      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.302      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    16.302      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.916      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "    16.916      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.916      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "    16.916      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.963      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "    16.963      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.963      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "    16.963      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.010      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "    17.010      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.010      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "    17.010      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.057      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "    17.057      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.057      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "    17.057      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.104      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "    17.104      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.104      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "    17.104      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.151      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "    17.151      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.151      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "    17.151      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.198      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "    17.198      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.198      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "    17.198      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.364      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "    17.364      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.364      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "    17.364      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.411      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "    17.411      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.411      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "    17.411      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.458      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "    17.458      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.458      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "    17.458      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.505      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "    17.505      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.505      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "    17.505      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.552      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "    17.552      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.552      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "    17.552      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.599      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "    17.599      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.599      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "    17.599      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.646      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "    17.646      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.646      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "    17.646      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.693      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "    17.693      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.693      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "    17.693      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.918      0.225 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "    17.918      0.225 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.918      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "    17.918      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.965      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "    17.965      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.965      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "    17.965      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.012      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "    18.012      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.012      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "    18.012      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.059      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "    18.059      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.059      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "    18.059      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.106      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "    18.106      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.106      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "    18.106      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.153      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "    18.153      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.153      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "    18.153      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.200      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "    18.200      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.200      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "    18.200      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.247      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "    18.247      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.247      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "    18.247      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.413      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "    18.413      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.413      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "    18.413      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.460      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "    18.460      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.460      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "    18.460      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.507      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "    18.507      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.507      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "    18.507      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.554      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "    18.554      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.554      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "    18.554      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.601      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "    18.601      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.601      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "    18.601      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.648      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "    18.648      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.648      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "    18.648      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.695      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "    18.695      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.695      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "    18.695      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.742      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "    18.742      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.742      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "    18.742      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.910      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "    18.910      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.910      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    18.910      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.041      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    19.041      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.175      3.675  F        clock network delay " "    41.175      3.675  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.054     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    41.054     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.041 " "Data Arrival Time  :    19.041" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.054 " "Data Required Time :    41.054" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.013  " "Slack              :    22.013 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTC_COMMUNICATION:inst13\|IDLE_SEQ_CONTROLLER " "From Node    : TTC_COMMUNICATION:inst13\|IDLE_SEQ_CONTROLLER" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|IDLE_SEQ_CONTROLLER " "To Node      : TTC_COMMUNICATION:inst13\|IDLE_SEQ_CONTROLLER" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.494      2.494  R        clock network delay " "     2.494      2.494  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.621      0.127     uTco  TTC_COMMUNICATION:inst13\|IDLE_SEQ_CONTROLLER " "     2.621      0.127     uTco  TTC_COMMUNICATION:inst13\|IDLE_SEQ_CONTROLLER" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|IDLE_SEQ_CONTROLLER } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 177 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.621      0.000 RR  CELL  inst13\|IDLE_SEQ_CONTROLLER\|regout " "     2.621      0.000 RR  CELL  inst13\|IDLE_SEQ_CONTROLLER\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|IDLE_SEQ_CONTROLLER } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 177 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.621      0.000 RR    IC  inst13\|SEQ_CONTROLLER_SM~39\|datae " "     2.621      0.000 RR    IC  inst13\|SEQ_CONTROLLER_SM~39\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|SEQ_CONTROLLER_SM~39 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 177 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.944      0.323 RR  CELL  inst13\|SEQ_CONTROLLER_SM~39\|combout " "     2.944      0.323 RR  CELL  inst13\|SEQ_CONTROLLER_SM~39\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|SEQ_CONTROLLER_SM~39 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 177 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.944      0.000 RR    IC  inst13\|IDLE_SEQ_CONTROLLER\|datain " "     2.944      0.000 RR    IC  inst13\|IDLE_SEQ_CONTROLLER\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|IDLE_SEQ_CONTROLLER } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 177 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.151      0.207 RR  CELL  TTC_COMMUNICATION:inst13\|IDLE_SEQ_CONTROLLER " "     3.151      0.207 RR  CELL  TTC_COMMUNICATION:inst13\|IDLE_SEQ_CONTROLLER" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|IDLE_SEQ_CONTROLLER } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 177 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.494      2.494  R        clock network delay " "     2.494      2.494  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.694      0.200      uTh  TTC_COMMUNICATION:inst13\|IDLE_SEQ_CONTROLLER " "     2.694      0.200      uTh  TTC_COMMUNICATION:inst13\|IDLE_SEQ_CONTROLLER" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|IDLE_SEQ_CONTROLLER } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 177 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.151 " "Data Arrival Time  :     3.151" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.694 " "Data Required Time :     2.694" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.490      2.490  F        clock network delay " "    27.490      2.490  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.617      0.127     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "    27.617      0.127     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.617      0.000 FF  CELL  inst74\|WAIT_COUNTER\[0\]\|regout " "    27.617      0.000 FF  CELL  inst74\|WAIT_COUNTER\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.617      0.000 FF    IC  inst74\|WAIT_COUNTER\[0\]~1\|datae " "    27.617      0.000 FF    IC  inst74\|WAIT_COUNTER\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.940      0.323 FR  CELL  inst74\|WAIT_COUNTER\[0\]~1\|combout " "    27.940      0.323 FR  CELL  inst74\|WAIT_COUNTER\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.940      0.000 RR    IC  inst74\|WAIT_COUNTER\[0\]\|datain " "    27.940      0.000 RR    IC  inst74\|WAIT_COUNTER\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.147      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "    28.147      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.490      2.490  F        clock network delay " "    27.490      2.490  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.690      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "    27.690      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[0] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.147 " "Data Arrival Time  :    28.147" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.690 " "Data Required Time :    27.690" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|WORD_NR_CNT\[0\] " "From Node    : ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WORD_NR_CNT\[0\] " "To Node      : ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.504      2.504  F        clock network delay " "    52.504      2.504  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.631      0.127     uTco  ddlctrlr:inst\|WORD_NR_CNT\[0\] " "    52.631      0.127     uTco  ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.631      0.000 FF  CELL  inst\|WORD_NR_CNT\[0\]\|regout " "    52.631      0.000 FF  CELL  inst\|WORD_NR_CNT\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.631      0.000 FF    IC  inst\|WORD_NR_CNT\[0\]~1\|datae " "    52.631      0.000 FF    IC  inst\|WORD_NR_CNT\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.954      0.323 FR  CELL  inst\|WORD_NR_CNT\[0\]~1\|combout " "    52.954      0.323 FR  CELL  inst\|WORD_NR_CNT\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.954      0.000 RR    IC  inst\|WORD_NR_CNT\[0\]\|datain " "    52.954      0.000 RR    IC  inst\|WORD_NR_CNT\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.161      0.207 RR  CELL  ddlctrlr:inst\|WORD_NR_CNT\[0\] " "    53.161      0.207 RR  CELL  ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.504      2.504  F        clock network delay " "    52.504      2.504  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.704      0.200      uTh  ddlctrlr:inst\|WORD_NR_CNT\[0\] " "    52.704      0.200      uTh  ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    53.161 " "Data Arrival Time  :    53.161" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.704 " "Data Required Time :    52.704" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.498      2.498  R        clock network delay " "     2.498      2.498  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.625      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "     2.625      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.625      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     2.625      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.625      0.000 RR    IC  inst68\|DELAY_SM~4\|datae " "     2.625      0.000 RR    IC  inst68\|DELAY_SM~4\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.948      0.323 RR  CELL  inst68\|DELAY_SM~4\|combout " "     2.948      0.323 RR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.948      0.000 RR    IC  inst68\|L0_OUT\|datain " "     2.948      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.155      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     3.155      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.498      2.498  R        clock network delay " "     2.498      2.498  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.698      0.200      uTh  L0_DELAY:inst68\|L0_OUT " "     2.698      0.200      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.155 " "Data Arrival Time  :     3.155" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.698 " "Data Required Time :     2.698" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.175      3.675  F        clock network delay " "    16.175      3.675  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.302      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.302      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.302      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    16.302      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.302      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    16.302      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.988      0.686 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout " "    16.988      0.686 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.988      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    16.988      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.119      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    17.119      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.175      3.675  F        clock network delay " "    16.175      3.675  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.375      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.375      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.119 " "Data Arrival Time  :    17.119" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.375 " "Data Required Time :    16.375" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.256 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.256" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.256  " "Path #1: Recovery slack is 0.256 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.479      2.479  R        clock network delay " "     2.479      2.479  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.606      0.127     uTco  inst67 " "     2.606      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.606      0.000 RR  CELL  inst67\|regout " "     2.606      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      0.457 RR    IC  inst20\|datac " "     3.063      0.457 RR    IC  inst20\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.369      0.306 RR  CELL  inst20\|combout " "     3.369      0.306 RR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.122      0.753 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "     4.122      0.753 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     4.193      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.489      0.296 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     4.489      0.296 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.244      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.244      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.621      2.496  F        clock network delay " "     5.621      2.496  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.500     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     5.500     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.244 " "Data Arrival Time  :     5.244" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.500 " "Data Required Time :     5.500" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.256  " "Slack              :     0.256 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.432 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.432" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.432  " "Path #1: Recovery slack is 6.432 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst93 " "From Node    : inst93" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL " "To Node      : ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.493      2.493  R        clock network delay " "     2.493      2.493  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.620      0.127     uTco  inst93 " "     2.620      0.127     uTco  inst93" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2384 336 400 2464 "inst93" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.620      0.000 FF  CELL  inst93\|regout " "     2.620      0.000 FF  CELL  inst93\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2384 336 400 2464 "inst93" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.734      1.114 FF    IC  inst4\|dataf " "     3.734      1.114 FF    IC  inst4\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      0.071 FR  CELL  inst4\|combout " "     3.805      0.071 FR  CELL  inst4\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.823      3.018 RR    IC  inst4~clkctrl\|inclk\[0\] " "     6.823      3.018 RR    IC  inst4~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.823      0.000 RR  CELL  inst4~clkctrl\|outclk " "     6.823      0.000 RR  CELL  inst4~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.718      0.895 RR    IC  inst\|CHECK_END_LOCAL_SEGMENT_SEL\|aclr " "     7.718      0.895 RR    IC  inst\|CHECK_END_LOCAL_SEGMENT_SEL\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_END_LOCAL_SEGMENT_SEL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.473      0.755 RF  CELL  ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL " "     8.473      0.755 RF  CELL  ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_END_LOCAL_SEGMENT_SEL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.026      2.526  F        clock network delay " "    15.026      2.526  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.905     -0.121     uTsu  ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL " "    14.905     -0.121     uTsu  ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_END_LOCAL_SEGMENT_SEL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.473 " "Data Arrival Time  :     8.473" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.905 " "Data Required Time :    14.905" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.432  " "Slack              :     6.432 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.560 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.560" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.560  " "Path #1: Recovery slack is 7.560 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|LOCAL_DEC_CMD " "From Node    : ddlctrlr:inst\|LOCAL_DEC_CMD" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\] " "To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.026      2.526  F        clock network delay " "    90.026      2.526  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.153      0.127     uTco  ddlctrlr:inst\|LOCAL_DEC_CMD " "    90.153      0.127     uTco  ddlctrlr:inst\|LOCAL_DEC_CMD" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_DEC_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.153      0.000 FF  CELL  inst\|LOCAL_DEC_CMD\|regout " "    90.153      0.000 FF  CELL  inst\|LOCAL_DEC_CMD\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_DEC_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.963      0.810 FF    IC  inst\|CLR_COLUMN_CNT~0\|datac " "    90.963      0.810 FF    IC  inst\|CLR_COLUMN_CNT~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLR_COLUMN_CNT~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1325 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.269      0.306 FR  CELL  inst\|CLR_COLUMN_CNT~0\|combout " "    91.269      0.306 FR  CELL  inst\|CLR_COLUMN_CNT~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLR_COLUMN_CNT~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1325 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.712      1.443 RR    IC  inst\|COLUMN_CNT\[3\]~0\|datac " "    92.712      1.443 RR    IC  inst\|COLUMN_CNT\[3\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.018      0.306 RR  CELL  inst\|COLUMN_CNT\[3\]~0\|combout " "    93.018      0.306 RR  CELL  inst\|COLUMN_CNT\[3\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.084      1.066 RR    IC  inst\|COLUMN_CNT\[0\]\|aclr " "    94.084      1.066 RR    IC  inst\|COLUMN_CNT\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.839      0.755 RF  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\] " "    94.839      0.755 RF  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.520      2.520  R        clock network delay " "   102.520      2.520  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.399     -0.121     uTsu  ddlctrlr:inst\|COLUMN_CNT\[0\] " "   102.399     -0.121     uTsu  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    94.839 " "Data Arrival Time  :    94.839" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.399 " "Data Required Time :   102.399" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.560  " "Slack              :     7.560 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.291 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.291" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.291  " "Path #1: Recovery slack is 10.291 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_2 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "    37.500     37.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "    37.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "    37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.177      0.677 FF    IC  inst20\|datad " "    38.177      0.677 FF    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.479      0.302 FR  CELL  inst20\|combout " "    38.479      0.302 FR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.447      1.968 RR    IC  inst20~clkctrl\|inclk\[0\] " "    40.447      1.968 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.447      0.000 RR  CELL  inst20~clkctrl\|outclk " "    40.447      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.321      0.874 RR    IC  inst74\|L0_UP_2\|aclr " "    41.321      0.874 RR    IC  inst74\|L0_UP_2\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_2 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.076      0.755 RF  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_2 " "    42.076      0.755 RF  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_2 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.488      2.488  R        clock network delay " "    52.488      2.488  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.367     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_2 " "    52.367     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_2 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    42.076 " "Data Arrival Time  :    42.076" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.367 " "Data Required Time :    52.367" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.291  " "Slack              :    10.291 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.501 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.501" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.501  " "Path #1: Recovery slack is 11.501 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.479      2.479  R        clock network delay " "     2.479      2.479  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.606      0.127     uTco  inst67 " "     2.606      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.606      0.000 RR  CELL  inst67\|regout " "     2.606      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.798      1.192 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     3.798      1.192 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.553      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     4.553      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.175      3.675  F        clock network delay " "    16.175      3.675  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.054     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.054     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.553 " "Data Arrival Time  :     4.553" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.054 " "Data Required Time :    16.054" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.501  " "Slack              :    11.501 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.802 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.802" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.802  " "Path #1: Removal slack is 0.802 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.064      1.064 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datac " "    26.064      1.064 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.428      0.364 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout " "    26.428      0.364 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.737      1.309 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr " "    27.737      1.309 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.492      0.755 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "    28.492      0.755 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.490      2.490  F        clock network delay " "    27.490      2.490  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.690      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "    27.690      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.492 " "Data Arrival Time  :    28.492" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.690 " "Data Required Time :    27.690" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.802  " "Slack              :     0.802 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.858 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.858" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.858  " "Path #1: Removal slack is 0.858 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "    12.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.584      2.084 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datac " "    14.584      2.084 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.890      0.306 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "    14.890      0.306 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.317      0.427 RR    IC  inst7\|RESET_COUNTER\[17\]\|aclr " "    15.317      0.427 RR    IC  inst7\|RESET_COUNTER\[17\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[17] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.072      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\] " "    16.072      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[17] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.014      2.514  F        clock network delay " "    15.014      2.514  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.214      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\] " "    15.214      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[17] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.072 " "Data Arrival Time  :    16.072" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.214 " "Data Required Time :    15.214" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.858  " "Slack              :     0.858 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.983 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.983" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.983  " "Path #1: Removal slack is 0.983 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst34 " "From Node    : inst34" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst82 " "To Node      : inst82" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.491      2.491  R        clock network delay " "     2.491      2.491  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.618      0.127     uTco  inst34 " "     2.618      0.127     uTco  inst34" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -272 -208 2064 "inst34" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.618      0.000 RR  CELL  inst34\|regout " "     2.618      0.000 RR  CELL  inst34\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -272 -208 2064 "inst34" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.919      0.301 RR    IC  inst82\|aclr " "     2.919      0.301 RR    IC  inst82\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.674      0.755 RR  CELL  inst82 " "     3.674      0.755 RR  CELL  inst82" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.491      2.491  R        clock network delay " "     2.491      2.491  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.691      0.200      uTh  inst82 " "     2.691      0.200      uTh  inst82" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.674 " "Data Arrival Time  :     3.674" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.691 " "Data Required Time :     2.691" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.983  " "Slack              :     0.983 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.773 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.773" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.773  " "Path #1: Removal slack is 1.773 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst93 " "From Node    : inst93" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "To Node      : inst11" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.493      2.493  R        clock network delay " "     2.493      2.493  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.620      0.127     uTco  inst93 " "     2.620      0.127     uTco  inst93" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2384 336 400 2464 "inst93" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.620      0.000 RR  CELL  inst93\|regout " "     2.620      0.000 RR  CELL  inst93\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2384 336 400 2464 "inst93" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.712      1.092 RR    IC  inst11\|aclr " "     3.712      1.092 RR    IC  inst11\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.467      0.755 RR  CELL  inst11 " "     4.467      0.755 RR  CELL  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.494      2.494  R        clock network delay " "     2.494      2.494  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.694      0.200      uTh  inst11 " "     2.694      0.200      uTh  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.467 " "Data Arrival Time  :     4.467" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.694 " "Data Required Time :     2.694" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.773  " "Slack              :     1.773 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.775 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.775" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.775  " "Path #1: Removal slack is 12.775 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.479      2.479  R        clock network delay " "    52.479      2.479  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.606      0.127     uTco  inst67 " "    52.606      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.606      0.000 RR  CELL  inst67\|regout " "    52.606      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.395      0.789 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    53.395      0.789 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.150      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    54.150      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.175      3.675  F        clock network delay " "    41.175      3.675  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.375      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    41.375      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.150 " "Data Arrival Time  :    54.150" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.375 " "Data Required Time :    41.375" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.775  " "Slack              :    12.775 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.305  " "Path #1: slack is 2.305 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.252      1.127 RR  CELL  CLK40DES1\|combout " "     4.252      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.793      0.865 FF    IC  inst68\|COUNTER\[0\]\|clk " "     4.793      0.865 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.621      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.621      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.377      1.127 RR  CELL  CLK40DES1\|combout " "     7.377      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.918      0.865 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.918      0.865 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.746      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     8.746      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.305 " "Slack            :     2.305" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453532 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.092  " "Path #1: slack is 11.092 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.684      0.881 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     1.684      0.881 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.328      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.328      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 RR  CELL  CLK40DES1\|combout " "    13.627      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "    13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.184      0.881 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    14.184      0.881 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.828      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0 " "    14.828      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.408 " "Required Width   :     1.408" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.092 " "Slack            :    11.092" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.498      1.998 FF    IC  inst85~clkctrl\|inclk\[0\] " "    14.498      1.998 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.498      0.000 FF  CELL  inst85~clkctrl\|outclk " "    14.498      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.347      0.849 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    15.347      0.849 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.175      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.175      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.998      1.998 RR    IC  inst85~clkctrl\|inclk\[0\] " "    26.998      1.998 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.998      0.000 RR  CELL  inst85~clkctrl\|outclk " "    26.998      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.847      0.849 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    27.847      0.849 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.675      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    28.675      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 FF  CELL  CLK40DES1\|combout " "    13.627      1.127 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.180  " "Path #1: slack is 24.180 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.660      0.857 RR    IC  inst74\|FINAL_STATE\|clk " "     1.660      0.857 RR    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.488      0.828 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "     2.488      0.828 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "    26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "    25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.660      0.857 FF    IC  inst74\|FINAL_STATE\|clk " "    26.660      0.857 FF    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.488      0.828 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "    27.488      0.828 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.180 " "Slack            :    24.180" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453547 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.769  " "Path #1: slack is 48.769 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.127      1.127 RR  CELL  CLK40DES1\|combout " "    51.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "    50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.069      1.266 FF    IC  inst\|FIFO_CLK\|datab " "    52.069      1.266 FF    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.547      0.478 FR  CELL  inst\|FIFO_CLK\|combout " "    52.547      0.478 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.325      1.778 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    54.325      1.778 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.325      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    54.325      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.232      0.907 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    55.232      0.907 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.865      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    55.865      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.127      1.127 RR  CELL  CLK40DES1\|combout " "   101.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "   106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "   100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.069      1.266 RR    IC  inst\|FIFO_CLK\|datab " "   102.069      1.266 RR    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.547      0.478 RF  CELL  inst\|FIFO_CLK\|combout " "   102.547      0.478 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.325      1.778 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   104.325      1.778 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.325      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   104.325      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.232      0.907 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   105.232      0.907 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.865      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   105.865      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Required Width   :     1.231" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.769 " "Slack            :    48.769" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453563 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1401289453563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.367 " "Worst-case setup slack is 2.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.367         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    2.367         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.291         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    5.291         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.314         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    5.314         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.857         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    9.857         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.537         0.000 inst85  " "   23.537         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401289453657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    0.134         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.202         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.224         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst85  " "    0.378         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401289453672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.928 " "Worst-case recovery slack is 1.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.928         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    1.928         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.884         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    9.884         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.463         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "   10.463         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.581         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "   11.581         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.013         0.000 inst85  " "   12.013         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401289453688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.186 " "Worst-case removal slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.186         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    0.222         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.466         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.788         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.717         0.000 inst85  " "   12.717         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401289453688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.495 " "Worst-case minimum pulse width slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.448         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "   11.448         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst85  " "   11.870         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "   24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "   49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.000         0.000 altera_reserved_tck  " "   98.000         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401289453703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401289453703 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1401289453750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.367 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.367" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.367  " "Path #1: Setup slack is 2.367 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.139      1.139  R        clock network delay " "     1.139      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.201      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     1.201      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.201      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     1.201      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.383      0.182 RR    IC  inst68\|COUNTER\[0\]\|ena " "     1.383      0.182 RR    IC  inst68\|COUNTER\[0\]\|ena" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.848      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     1.848      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.262      1.137  F        clock network delay " "     4.262      1.137  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.215     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     4.215     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.848 " "Data Arrival Time  :     1.848" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.215 " "Data Required Time :     4.215" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.367  " "Slack              :     2.367 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.291 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.291" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.291  " "Path #1: Setup slack is 5.291 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.889      1.139  R        clock network delay " "    44.889      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.951      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "    44.951      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.951      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    44.951      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.375      0.424 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf " "    45.375      0.424 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.393      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "    45.393      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.540      0.147 RR    IC  inst74\|L0_TO_COLUMN_SM~8\|datab " "    45.540      0.147 RR    IC  inst74\|L0_TO_COLUMN_SM~8\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~8 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.698      0.158 RR  CELL  inst74\|L0_TO_COLUMN_SM~8\|combout " "    45.698      0.158 RR  CELL  inst74\|L0_TO_COLUMN_SM~8\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~8 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.698      0.000 RR    IC  inst74\|L0_UP_1\|datain " "    45.698      0.000 RR    IC  inst74\|L0_UP_1\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.795      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    45.795      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.133      1.133  R        clock network delay " "    51.133      1.133  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.086     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    51.086     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.795 " "Data Arrival Time  :    45.795" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.086 " "Data Required Time :    51.086" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.291  " "Slack              :     5.291 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.314 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.314" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.314  " "Path #1: Setup slack is 5.314 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.389      1.139  R        clock network delay " "     7.389      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.451      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     7.451      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.451      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     7.451      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.828      0.377 RR    IC  inst13\|ERROR_BIT_0~1\|datad " "     7.828      0.377 RR    IC  inst13\|ERROR_BIT_0~1\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.954      0.126 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "     7.954      0.126 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.076      0.122 RR    IC  inst13\|ERROR_BIT_0\|adatasdata " "     8.076      0.122 RR    IC  inst13\|ERROR_BIT_0\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.270      0.194 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "     8.270      0.194 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.631      1.131  F        clock network delay " "    13.631      1.131  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.584     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "    13.584     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.270 " "Data Arrival Time  :     8.270" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.584 " "Data Required Time :    13.584" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.314  " "Slack              :     5.314 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.857 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.857" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.857  " "Path #1: Setup slack is 9.857 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|READ_FIFO_DATA " "To Node      : ddlctrlr:inst\|READ_FIFO_DATA" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.351      2.851  F        clock network delay " "    90.351      2.851  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.413      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "    90.413      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.413      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    90.413      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.874      0.461 RR    IC  inst\|READ_FIFO_DATA~0\|dataf " "    90.874      0.461 RR    IC  inst\|READ_FIFO_DATA~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.892      0.018 RR  CELL  inst\|READ_FIFO_DATA~0\|combout " "    90.892      0.018 RR  CELL  inst\|READ_FIFO_DATA~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.069      0.177 RR    IC  inst\|READ_FIFO_DATA\|adatasdata " "    91.069      0.177 RR    IC  inst\|READ_FIFO_DATA\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.263      0.194 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA " "    91.263      0.194 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.167      1.167  R        clock network delay " "   101.167      1.167  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.120     -0.047     uTsu  ddlctrlr:inst\|READ_FIFO_DATA " "   101.120     -0.047     uTsu  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    91.263 " "Data Arrival Time  :    91.263" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.120 " "Data Required Time :   101.120" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.857  " "Slack              :     9.857 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.537 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.537" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.537  " "Path #1: Setup slack is 23.537 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.117      1.617  F        clock network delay " "    14.117      1.617  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.179      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.179      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.179      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.179      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.179      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    14.179      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.468      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "    14.468      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.468      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "    14.468      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.492      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "    14.492      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.492      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "    14.492      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.516      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "    14.516      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.516      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "    14.516      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.540      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "    14.540      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.540      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "    14.540      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.564      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "    14.564      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.564      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "    14.564      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.588      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "    14.588      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.588      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "    14.588      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.612      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "    14.612      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.612      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "    14.612      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.694      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "    14.694      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.694      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "    14.694      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.718      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "    14.718      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.718      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "    14.718      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.742      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "    14.742      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.742      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "    14.742      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.766      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "    14.766      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.766      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "    14.766      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.790      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "    14.790      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.790      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "    14.790      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.814      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "    14.814      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.814      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "    14.814      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.838      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "    14.838      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.838      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "    14.838      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.862      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "    14.862      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.862      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "    14.862      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.974      0.112 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "    14.974      0.112 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.974      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "    14.974      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.998      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "    14.998      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.998      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "    14.998      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.022      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "    15.022      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.022      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "    15.022      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.046      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "    15.046      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.046      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "    15.046      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.070      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "    15.070      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.070      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "    15.070      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.094      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "    15.094      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.094      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "    15.094      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.118      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "    15.118      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.118      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "    15.118      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.142      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "    15.142      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.142      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "    15.142      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.224      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "    15.224      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.224      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "    15.224      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.248      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "    15.248      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.248      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "    15.248      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.272      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "    15.272      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.272      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "    15.272      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.296      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "    15.296      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.296      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "    15.296      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.320      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "    15.320      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.320      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "    15.320      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.344      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "    15.344      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.344      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "    15.344      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.368      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "    15.368      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.368      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "    15.368      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.392      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "    15.392      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.392      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "    15.392      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.474      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "    15.474      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.474      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    15.474      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.533      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    15.533      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.117      1.617  F        clock network delay " "    39.117      1.617  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.070     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    39.070     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.533 " "Data Arrival Time  :    15.533" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    39.070 " "Data Required Time :    39.070" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.537  " "Slack              :    23.537 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.134 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.134  " "Path #1: Hold slack is 0.134 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst65 " "To Node      : inst65" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.276      0.276 RR    IC  inst20\|datad " "     0.276      0.276 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.386      0.110 RF  CELL  inst20\|combout " "     0.386      0.110 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.127      0.741 FF    IC  inst65~0\|datad " "     1.127      0.741 FF    IC  inst65~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.237      0.110 FR  CELL  inst65~0\|combout " "     1.237      0.110 FR  CELL  inst65~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.237      0.000 RR    IC  inst65\|datain " "     1.237      0.000 RR    IC  inst65\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.334      0.097 RR  CELL  inst65 " "     1.334      0.097 RR  CELL  inst65" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.125      1.125  R        clock network delay " "     1.125      1.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.200      0.075      uTh  inst65 " "     1.200      0.075      uTh  inst65" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.334 " "Data Arrival Time  :     1.334" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.200 " "Data Required Time :     1.200" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.134  " "Slack              :     0.134 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.202 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.202" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.202  " "Path #1: Hold slack is 0.202 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff " "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.669      1.169  F        clock network delay " "    13.669      1.169  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.731      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO " "    13.731      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.731      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout " "    13.731      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.750      1.019 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|datae " "    14.750      1.019 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.827      0.077 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout " "    14.827      0.077 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.405      0.578 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|datad " "    15.405      0.578 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|_~2 } "NODE_NAME" } } { "db/scfifo_uf31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/scfifo_uf31.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.531      0.126 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|combout " "    15.531      0.126 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|_~2 } "NODE_NAME" } } { "db/scfifo_uf31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/scfifo_uf31.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.531      0.000 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|datain " "    15.531      0.000 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.628      0.097 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff " "    15.628      0.097 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.351      2.851  F        clock network delay " "    15.351      2.851  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.426      0.075      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff " "    15.426      0.075      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|full_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.628 " "Data Arrival Time  :    15.628" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.426 " "Data Required Time :    15.426" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.202  " "Slack              :     0.202 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.213  " "Path #1: Hold slack is 0.213 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst86 " "From Node    : inst86" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst87 " "To Node      : inst87" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.128      1.128  R        clock network delay " "     1.128      1.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.062     uTco  inst86 " "     1.190      0.062     uTco  inst86" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst86 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2144 -64 0 2224 "inst86" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.000 RR  CELL  inst86\|regout " "     1.190      0.000 RR  CELL  inst86\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst86 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2144 -64 0 2224 "inst86" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.301      0.111 RR    IC  inst87~feeder\|dataf " "     1.301      0.111 RR    IC  inst87~feeder\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst87~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2144 64 128 2224 "inst87" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.319      0.018 RR  CELL  inst87~feeder\|combout " "     1.319      0.018 RR  CELL  inst87~feeder\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst87~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2144 64 128 2224 "inst87" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.319      0.000 RR    IC  inst87\|datain " "     1.319      0.000 RR    IC  inst87\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst87 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2144 64 128 2224 "inst87" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.416      0.097 RR  CELL  inst87 " "     1.416      0.097 RR  CELL  inst87" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst87 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2144 64 128 2224 "inst87" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.128      1.128  R        clock network delay " "     1.128      1.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.075      uTh  inst87 " "     1.203      0.075      uTh  inst87" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst87 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2144 64 128 2224 "inst87" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.416 " "Data Arrival Time  :     1.416" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.203 " "Data Required Time :     1.203" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.213  " "Slack              :     0.213 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.224  " "Path #1: Hold slack is 0.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.139      1.139  R        clock network delay " "     1.139      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.201      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     1.201      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.201      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     1.201      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.201      0.000 RR    IC  inst68\|DELAY_SM~4\|datae " "     1.201      0.000 RR    IC  inst68\|DELAY_SM~4\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.140 RR  CELL  inst68\|DELAY_SM~4\|combout " "     1.341      0.140 RR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.000 RR    IC  inst68\|L0_OUT\|datain " "     1.341      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.438      0.097 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     1.438      0.097 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.139      1.139  R        clock network delay " "     1.139      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      0.075      uTh  L0_DELAY:inst68\|L0_OUT " "     1.214      0.075      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.438 " "Data Arrival Time  :     1.438" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.214 " "Data Required Time :     1.214" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.224  " "Slack              :     0.224 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.117      1.617  F        clock network delay " "    14.117      1.617  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.179      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.179      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.179      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.179      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.179      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    14.179      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.511      0.332 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout " "    14.511      0.332 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.511      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    14.511      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.570      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.570      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.117      1.617  F        clock network delay " "    14.117      1.617  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.192      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.192      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.570 " "Data Arrival Time  :    14.570" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.192 " "Data Required Time :    14.192" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.928 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.928" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.928  " "Path #1: Recovery slack is 1.928 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.125      1.125  R        clock network delay " "     1.125      1.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.187      0.062     uTco  inst67 " "     1.187      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.187      0.000 RR  CELL  inst67\|regout " "     1.187      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.375      0.188 RR    IC  inst20\|datac " "     1.375      0.188 RR    IC  inst20\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.469      0.094 RR  CELL  inst20\|combout " "     1.469      0.094 RR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.785      0.316 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "     1.785      0.316 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.803      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     1.803      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.924      0.121 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     1.924      0.121 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.287      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     2.287      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.262      1.137  F        clock network delay " "     4.262      1.137  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.215     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     4.215     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.287 " "Data Arrival Time  :     2.287" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.215 " "Data Required Time :     4.215" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.928  " "Slack              :     1.928 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.884 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.884" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.884  " "Path #1: Recovery slack is 9.884 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst93 " "From Node    : inst93" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL " "To Node      : ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.134      1.134  R        clock network delay " "     1.134      1.134  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.062     uTco  inst93 " "     1.196      0.062     uTco  inst93" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2384 336 400 2464 "inst93" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.000 FF  CELL  inst93\|regout " "     1.196      0.000 FF  CELL  inst93\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2384 336 400 2464 "inst93" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.626      0.430 FF    IC  inst4\|dataf " "     1.626      0.430 FF    IC  inst4\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.644      0.018 FR  CELL  inst4\|combout " "     1.644      0.018 FR  CELL  inst4\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      1.292 RR    IC  inst4~clkctrl\|inclk\[0\] " "     2.936      1.292 RR    IC  inst4~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      0.000 RR  CELL  inst4~clkctrl\|outclk " "     2.936      0.000 RR  CELL  inst4~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.360      0.424 RR    IC  inst\|CHECK_END_LOCAL_SEGMENT_SEL\|aclr " "     3.360      0.424 RR    IC  inst\|CHECK_END_LOCAL_SEGMENT_SEL\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_END_LOCAL_SEGMENT_SEL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.723      0.363 RF  CELL  ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL " "     3.723      0.363 RF  CELL  ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_END_LOCAL_SEGMENT_SEL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.654      1.154  F        clock network delay " "    13.654      1.154  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.607     -0.047     uTsu  ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL " "    13.607     -0.047     uTsu  ddlctrlr:inst\|CHECK_END_LOCAL_SEGMENT_SEL" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_END_LOCAL_SEGMENT_SEL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.723 " "Data Arrival Time  :     3.723" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.607 " "Data Required Time :    13.607" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.884  " "Slack              :     9.884 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.463 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.463  " "Path #1: Recovery slack is 10.463 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|LOCAL_DEC_CMD " "From Node    : ddlctrlr:inst\|LOCAL_DEC_CMD" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\] " "To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.654      1.154  F        clock network delay " "    88.654      1.154  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.716      0.062     uTco  ddlctrlr:inst\|LOCAL_DEC_CMD " "    88.716      0.062     uTco  ddlctrlr:inst\|LOCAL_DEC_CMD" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_DEC_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.716      0.000 FF  CELL  inst\|LOCAL_DEC_CMD\|regout " "    88.716      0.000 FF  CELL  inst\|LOCAL_DEC_CMD\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_DEC_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.059      0.343 FF    IC  inst\|CLR_COLUMN_CNT~0\|datac " "    89.059      0.343 FF    IC  inst\|CLR_COLUMN_CNT~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLR_COLUMN_CNT~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1325 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.153      0.094 FR  CELL  inst\|CLR_COLUMN_CNT~0\|combout " "    89.153      0.094 FR  CELL  inst\|CLR_COLUMN_CNT~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLR_COLUMN_CNT~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1325 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.727      0.574 RR    IC  inst\|COLUMN_CNT\[3\]~0\|datac " "    89.727      0.574 RR    IC  inst\|COLUMN_CNT\[3\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.821      0.094 RR  CELL  inst\|COLUMN_CNT\[3\]~0\|combout " "    89.821      0.094 RR  CELL  inst\|COLUMN_CNT\[3\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.277      0.456 RR    IC  inst\|COLUMN_CNT\[0\]\|aclr " "    90.277      0.456 RR    IC  inst\|COLUMN_CNT\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.640      0.363 RF  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\] " "    90.640      0.363 RF  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.150      1.150  R        clock network delay " "   101.150      1.150  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.103     -0.047     uTsu  ddlctrlr:inst\|COLUMN_CNT\[0\] " "   101.103     -0.047     uTsu  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.640 " "Data Arrival Time  :    90.640" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.103 " "Data Required Time :   101.103" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.463  " "Slack              :    10.463 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.581 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.581" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.581  " "Path #1: Recovery slack is 11.581 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_2 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "    37.500     37.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "    37.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "    37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.776      0.276 FF    IC  inst20\|datad " "    37.776      0.276 FF    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.886      0.110 FR  CELL  inst20\|combout " "    37.886      0.110 FR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.738      0.852 RR    IC  inst20~clkctrl\|inclk\[0\] " "    38.738      0.852 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.738      0.000 RR  CELL  inst20~clkctrl\|outclk " "    38.738      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.142      0.404 RR    IC  inst74\|L0_UP_2\|aclr " "    39.142      0.404 RR    IC  inst74\|L0_UP_2\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_2 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.505      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_2 " "    39.505      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_2 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.133      1.133  R        clock network delay " "    51.133      1.133  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.086     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_2 " "    51.086     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_2 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.505 " "Data Arrival Time  :    39.505" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.086 " "Data Required Time :    51.086" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.581  " "Slack              :    11.581 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.013 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.013" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.013  " "Path #1: Recovery slack is 12.013 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.125      1.125  R        clock network delay " "     1.125      1.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.187      0.062     uTco  inst67 " "     1.187      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.187      0.000 RR  CELL  inst67\|regout " "     1.187      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.507 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     1.694      0.507 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.057      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.057      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.117      1.617  F        clock network delay " "    14.117      1.617  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.070     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.070     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.057 " "Data Arrival Time  :     2.057" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.070 " "Data Required Time :    14.070" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.013  " "Slack              :    12.013 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.186 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.186" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.186  " "Path #1: Removal slack is 0.186 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "    12.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.269      0.769 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datac " "    13.269      0.769 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.363      0.094 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "    13.363      0.094 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.543      0.180 RR    IC  inst7\|RESET_COUNTER\[17\]\|aclr " "    13.543      0.180 RR    IC  inst7\|RESET_COUNTER\[17\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[17] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.906      0.363 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\] " "    13.906      0.363 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[17] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.645      1.145  F        clock network delay " "    13.645      1.145  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.720      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\] " "    13.720      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[17\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[17] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.906 " "Data Arrival Time  :    13.906" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.720 " "Data Required Time :    13.720" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.186  " "Slack              :     0.186 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.222 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.222" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.222  " "Path #1: Removal slack is 0.222 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.413      0.413 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datac " "    25.413      0.413 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.533      0.120 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout " "    25.533      0.120 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.068      0.535 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr " "    26.068      0.535 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.431      0.363 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "    26.431      0.363 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.134      1.134  F        clock network delay " "    26.134      1.134  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.209      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "    26.209      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.431 " "Data Arrival Time  :    26.431" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.209 " "Data Required Time :    26.209" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.222  " "Slack              :     0.222 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.466 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.466" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.466  " "Path #1: Removal slack is 0.466 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst34 " "From Node    : inst34" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst82 " "To Node      : inst82" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.133      1.133  R        clock network delay " "     1.133      1.133  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.195      0.062     uTco  inst34 " "     1.195      0.062     uTco  inst34" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -272 -208 2064 "inst34" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.195      0.000 RR  CELL  inst34\|regout " "     1.195      0.000 RR  CELL  inst34\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -272 -208 2064 "inst34" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.311      0.116 RR    IC  inst82\|aclr " "     1.311      0.116 RR    IC  inst82\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.674      0.363 RR  CELL  inst82 " "     1.674      0.363 RR  CELL  inst82" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.133      1.133  R        clock network delay " "     1.133      1.133  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      0.075      uTh  inst82 " "     1.208      0.075      uTh  inst82" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.674 " "Data Arrival Time  :     1.674" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.208 " "Data Required Time :     1.208" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.466  " "Slack              :     0.466 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.788 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.788" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.788  " "Path #1: Removal slack is 0.788 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst93 " "From Node    : inst93" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "To Node      : inst11" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.134      1.134  R        clock network delay " "     1.134      1.134  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.062     uTco  inst93 " "     1.196      0.062     uTco  inst93" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2384 336 400 2464 "inst93" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      0.000 RR  CELL  inst93\|regout " "     1.196      0.000 RR  CELL  inst93\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2384 336 400 2464 "inst93" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.636      0.440 RR    IC  inst11\|aclr " "     1.636      0.440 RR    IC  inst11\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.999      0.363 RR  CELL  inst11 " "     1.999      0.363 RR  CELL  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      1.136  R        clock network delay " "     1.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.211      0.075      uTh  inst11 " "     1.211      0.075      uTh  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.999 " "Data Arrival Time  :     1.999" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.211 " "Data Required Time :     1.211" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.788  " "Slack              :     0.788 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.717 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.717" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.717  " "Path #1: Removal slack is 12.717 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.125      1.125  R        clock network delay " "    51.125      1.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.187      0.062     uTco  inst67 " "    51.187      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.187      0.000 RR  CELL  inst67\|regout " "    51.187      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.546      0.359 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    51.546      0.359 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.909      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    51.909      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.117      1.617  F        clock network delay " "    39.117      1.617  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.192      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    39.192      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    51.909 " "Data Arrival Time  :    51.909" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    39.192 " "Data Required Time :    39.192" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.717  " "Slack              :    12.717 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1401289453797 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.495  " "Path #1: slack is 2.495 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.608      0.483 RR  CELL  CLK40DES1\|combout " "     3.608      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.884      0.407 FF    IC  inst68\|COUNTER\[0\]\|clk " "     3.884      0.407 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.262      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     4.262      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.733      0.483 RR  CELL  CLK40DES1\|combout " "     6.733      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.009      0.407 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.009      0.407 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.387      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     7.387      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.495 " "Slack            :     2.495" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.448  " "Path #1: slack is 11.448 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.763      0.411 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     0.763      0.411 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.080      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.080      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 RR  CELL  CLK40DES1\|combout " "    12.983      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "    12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.263      0.411 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    13.263      0.411 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.580      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0 " "    13.580      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_3l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.052 " "Required Width   :     1.052" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.448 " "Slack            :    11.448" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.353      0.853 FF    IC  inst85~clkctrl\|inclk\[0\] " "    13.353      0.853 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.353      0.000 FF  CELL  inst85~clkctrl\|outclk " "    13.353      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.739      0.386 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    13.739      0.386 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.117      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.117      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.853      0.853 RR    IC  inst85~clkctrl\|inclk\[0\] " "    25.853      0.853 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.853      0.000 RR  CELL  inst85~clkctrl\|outclk " "    25.853      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.239      0.386 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    26.239      0.386 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.617      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.617      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 FF  CELL  CLK40DES1\|combout " "    12.983      0.483 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.370  " "Path #1: slack is 24.370 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.755      0.403 RR    IC  inst74\|FINAL_STATE\|clk " "     0.755      0.403 RR    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.133      0.378 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "     1.133      0.378 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "    25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "    25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.755      0.403 FF    IC  inst74\|FINAL_STATE\|clk " "    25.755      0.403 FF    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.133      0.378 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "    26.133      0.378 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.370 " "Slack            :    24.370" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453813 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.083  " "Path #1: slack is 49.083 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.483      0.483 RR  CELL  CLK40DES1\|combout " "    50.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "    50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.947      0.595 FF    IC  inst\|FIFO_CLK\|datab " "    50.947      0.595 FF    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.114      0.167 FR  CELL  inst\|FIFO_CLK\|combout " "    51.114      0.167 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.933      0.819 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    51.933      0.819 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.933      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    51.933      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.356      0.423 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    52.356      0.423 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.666      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    52.666      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.483      0.483 RR  CELL  CLK40DES1\|combout " "   100.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "   103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "   100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.947      0.595 RR    IC  inst\|FIFO_CLK\|datab " "   100.947      0.595 RR    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.114      0.167 RF  CELL  inst\|FIFO_CLK\|combout " "   101.114      0.167 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.933      0.819 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   101.933      0.819 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.933      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   101.933      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.356      0.423 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   102.356      0.423 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.666      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   102.666      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Required Width   :     0.917" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.083 " "Slack            :    49.083" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 98.000  " "Path #1: slack is 98.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.000 " "Required Width   :     2.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    98.000 " "Slack            :    98.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1401289453828 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1401289453969 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1401289453969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401289454249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 17:04:14 2014 " "Processing ended: Wed May 28 17:04:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401289454249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401289454249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401289454249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401289454249 ""}
