
---------- Begin Simulation Statistics ----------
final_tick                               2541820437500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205720                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   205719                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.40                       # Real time elapsed on the host
host_tick_rate                              578845574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197419                       # Number of instructions simulated
sim_ops                                       4197419                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011811                       # Number of seconds simulated
sim_ticks                                 11810592500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.539940                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377427                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               847390                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2425                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74877                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805697                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52489                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279960                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           227471                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977763                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63862                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26677                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197419                       # Number of instructions committed
system.cpu.committedOps                       4197419                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.624299                       # CPI: cycles per instruction
system.cpu.discardedOps                        189529                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608048                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1452433                       # DTB hits
system.cpu.dtb.data_misses                       7715                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406144                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849427                       # DTB read hits
system.cpu.dtb.read_misses                       6916                       # DTB read misses
system.cpu.dtb.write_accesses                  201904                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      603006                       # DTB write hits
system.cpu.dtb.write_misses                       799                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18038                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3376126                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027957                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658814                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16713450                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177800                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954025                       # ITB accesses
system.cpu.itb.fetch_acv                          560                       # ITB acv
system.cpu.itb.fetch_hits                      947858                       # ITB hits
system.cpu.itb.fetch_misses                      6167                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4200     69.27%     79.15% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.94% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6063                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14406                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2671     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5113                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10906171000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9151500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17409500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882207000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11814939000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903033                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946802                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7984215000     67.58%     67.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3830724000     32.42%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23607540                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85451      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542213     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839749     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592907     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104771      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197419                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6894090                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312678                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22767457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22767457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22767457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22767457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116756.189744                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116756.189744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116756.189744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116756.189744                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13004491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13004491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13004491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13004491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66689.697436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66689.697436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66689.697436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66689.697436                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22417960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22417960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116760.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116760.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12804994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12804994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66692.677083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66692.677083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.280542                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539397788000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.280542                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205034                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205034                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128065                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34837                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86476                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34202                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87066                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40894                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11102720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11102720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17805297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157370                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002777                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052623                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156933     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157370                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820211037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375992750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461556500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5568256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10040832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5568256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5568256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34837                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34837                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471462884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378691924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850154808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471462884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471462884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188776981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188776981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188776981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471462884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378691924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038931789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139670500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406422                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111664                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156888                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121096                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10378                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2191                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5813                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2005084250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4752146750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13685.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32435.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103914                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80263                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156888                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121096                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.137340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.669814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.682552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34158     42.07%     42.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24323     29.95%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9991     12.30%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4593      5.66%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2354      2.90%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1447      1.78%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          907      1.12%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          603      0.74%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2824      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.019404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.412059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.613889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1301     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5524     75.49%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           305      4.17%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.20%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            17      0.23%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6540     89.37%     89.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.27%     90.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              439      6.00%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.35%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.89%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9376640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7608320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10040832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7750144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11810587500                       # Total gap between requests
system.mem_ctrls.avgGap                      42486.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4935296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4441344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7608320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417870314.296255707741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376047518.361166059971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644194607.510165095329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2502269500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2249877250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290301333750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28760.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32194.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397282.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314602680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167188725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560182980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309446820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5158606590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191177760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7632999795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.284240                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    446217500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10970215000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265258140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140965275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           485898420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311106780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5108841600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233085120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7476949575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.071506                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    551346250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10865086250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11803392500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1628492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1628492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1628492                       # number of overall hits
system.cpu.icache.overall_hits::total         1628492                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87067                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87067                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87067                       # number of overall misses
system.cpu.icache.overall_misses::total         87067                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5350566000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5350566000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5350566000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5350566000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1715559                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1715559                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1715559                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1715559                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050751                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050751                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050751                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050751                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61453.432414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61453.432414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61453.432414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61453.432414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86476                       # number of writebacks
system.cpu.icache.writebacks::total             86476                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87067                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87067                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87067                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87067                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5263500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5263500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5263500000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5263500000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050751                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050751                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050751                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050751                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60453.443900                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60453.443900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60453.443900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60453.443900                       # average overall mshr miss latency
system.cpu.icache.replacements                  86476                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1628492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1628492                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87067                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87067                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5350566000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5350566000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1715559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1715559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050751                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050751                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61453.432414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61453.432414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87067                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87067                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5263500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5263500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050751                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050751                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60453.443900                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60453.443900                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.802049                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1651578                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86554                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.081475                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.802049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3518184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3518184                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313209                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313209                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313209                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313209                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105714                       # number of overall misses
system.cpu.dcache.overall_misses::total        105714                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6778423500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6778423500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6778423500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6778423500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418923                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418923                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418923                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418923                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074503                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074503                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074503                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074503                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64120.395596                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64120.395596                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64120.395596                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64120.395596                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34661                       # number of writebacks
system.cpu.dcache.writebacks::total             34661                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36703                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36703                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69011                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69011                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69011                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69011                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4398429500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4398429500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4398429500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4398429500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048636                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63735.194389                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63735.194389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63735.194389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63735.194389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68860                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3304309500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3304309500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67115.745537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67115.745537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2678836500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2678836500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66967.564122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66967.564122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531197                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531197                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474114000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474114000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61509.427949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61509.427949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719593000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719593000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59277.913751                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59277.913751                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63806500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63806500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079675                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079675                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71612.233446                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71612.233446                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62915500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62915500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079675                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079675                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70612.233446                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70612.233446                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.461885                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1380109                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68860                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.042245                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.461885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952328                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952328                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552335225500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 589587                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748160                       # Number of bytes of host memory used
host_op_rate                                   589581                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.55                       # Real time elapsed on the host
host_tick_rate                              657914043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7399346                       # Number of instructions simulated
sim_ops                                       7399346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008257                       # Number of seconds simulated
sim_ticks                                  8256950000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.691744                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  194071                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               543742                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1577                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             43913                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            501696                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              36993                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          234660                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197667                       # Number of indirect misses.
system.cpu.branchPred.lookups                  627719                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50419                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19425                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2460577                       # Number of instructions committed
system.cpu.committedOps                       2460577                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.665175                       # CPI: cycles per instruction
system.cpu.discardedOps                        114576                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165574                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       825131                       # DTB hits
system.cpu.dtb.data_misses                       3149                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108238                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       483512                       # DTB read hits
system.cpu.dtb.read_misses                       2687                       # DTB read misses
system.cpu.dtb.write_accesses                   57336                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341619                       # DTB write hits
system.cpu.dtb.write_misses                       462                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4645                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1953015                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            569205                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370890                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12335735                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.150034                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  351636                       # ITB accesses
system.cpu.itb.fetch_acv                          243                       # ITB acv
system.cpu.itb.fetch_hits                      348940                       # ITB hits
system.cpu.itb.fetch_misses                      2696                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.80%      4.80% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.04% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5081     80.03%     85.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.46%     87.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.26%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.19% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6349                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9930                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2305     41.24%     41.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3237     57.92%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5589                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2302     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2302     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4651                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5917871000     71.67%     71.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                69076500      0.84%     72.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10104000      0.12%     72.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2259899500     27.37%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8256951000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998698                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711152                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832170                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 419                      
system.cpu.kern.mode_good::user                   419                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 419                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.546997                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.707173                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6906178500     83.64%     83.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1350772500     16.36%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16400177                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43222      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1522275     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3561      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485413     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339144     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58796      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2460577                       # Class of committed instruction
system.cpu.quiesceCycles                       113723                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4064442                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          225                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        256839                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2661832498                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2661832498                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2661832498                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2661832498                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118209.099298                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118209.099298                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118209.099298                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118209.099298                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           320                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    45.714286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1534644009                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1534644009                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1534644009                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1534644009                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68151.878897                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68151.878897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68151.878897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68151.878897                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6222475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6222475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115231.018519                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115231.018519                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3522475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3522475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65231.018519                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65231.018519                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2655610023                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2655610023                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118216.258146                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118216.258146                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1531121534                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1531121534                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68158.900196                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68158.900196                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91663                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41743                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72203                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14415                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15391                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15391                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18304                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       100933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 366477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9242240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9242240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3386816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3389735                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14069671                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130327                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001711                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041330                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130104     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     223      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130327                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3117000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           725593283                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184427500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          383645500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4621248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2152960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6774208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4621248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4621248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2671552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2671552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41743                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41743                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         559679785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         260745190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             820424975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    559679785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        559679785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      323551917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323551917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      323551917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        559679785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        260745190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1143976892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000247074500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6943                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6942                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106518                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105848                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113849                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113849                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1011                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5467                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1514684000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  503395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3402415250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15044.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33794.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        92                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71833                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79071                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105848                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113849                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    305                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.230731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.860316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.536295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25636     40.93%     40.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18766     29.96%     70.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7915     12.64%     83.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3478      5.55%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1908      3.05%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1029      1.64%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          660      1.05%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          493      0.79%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2742      4.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62627                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.502161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.747413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.298485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1466     21.12%     21.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            903     13.01%     34.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4188     60.33%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           219      3.15%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            70      1.01%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            41      0.59%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            25      0.36%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            12      0.17%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.01%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6942                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.791306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6071     87.44%     87.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              329      4.74%     92.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              336      4.84%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              141      2.03%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.49%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.19%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6943                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6443456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  330816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7222080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6774272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7286336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       780.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       874.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    820.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    882.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8256953000                       # Total gap between requests
system.mem_ctrls.avgGap                      37583.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4299456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2144000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7222080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 520707525.175760984421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 259660043.962964504957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 874666795.850768089294                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113849                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2259051250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1143364000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 204735365750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31285.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33988.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1798306.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            258239520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137246175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           403067280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313487100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     652133040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3506024970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        220603680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5490801765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.991524                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    538790500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    275860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7448488750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            189309960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            100601655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           316387680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          276007500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     652133040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3459527220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259673280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5253640335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.268881                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    641698750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    275860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7345355750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               175500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117371498                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1165000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1635000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10454788000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       900303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           900303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       900303                       # number of overall hits
system.cpu.icache.overall_hits::total          900303                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72213                       # number of overall misses
system.cpu.icache.overall_misses::total         72213                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4669812000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4669812000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4669812000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4669812000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       972516                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       972516                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       972516                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       972516                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.074254                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074254                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.074254                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074254                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64667.192888                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64667.192888                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64667.192888                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64667.192888                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72203                       # number of writebacks
system.cpu.icache.writebacks::total             72203                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72213                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72213                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72213                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72213                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4597599000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4597599000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4597599000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4597599000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.074254                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074254                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.074254                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074254                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63667.192888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63667.192888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63667.192888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63667.192888                       # average overall mshr miss latency
system.cpu.icache.replacements                  72203                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       900303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          900303                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72213                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4669812000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4669812000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       972516                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       972516                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.074254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64667.192888                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64667.192888                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4597599000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4597599000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.074254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63667.192888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63667.192888                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985447                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1001221                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72724                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.767408                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985447                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2017245                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2017245                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       749058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           749058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       749058                       # number of overall hits
system.cpu.dcache.overall_hits::total          749058                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51314                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51314                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51314                       # number of overall misses
system.cpu.dcache.overall_misses::total         51314                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3358704000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3358704000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3358704000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3358704000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800372                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800372                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800372                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800372                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064113                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064113                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064113                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65453.950189                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65453.950189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65453.950189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65453.950189                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19279                       # number of writebacks
system.cpu.dcache.writebacks::total             19279                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33082                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33082                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33082                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33082                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2168547000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2168547000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2168547000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2168547000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233761000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233761000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65550.661991                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65550.661991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65550.661991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65550.661991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120433.281813                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120433.281813                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33640                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       448778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          448778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1513506000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1513506000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470248                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470248                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70493.991616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70493.991616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3791                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3791                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1247974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1247974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233761000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233761000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70590.785678                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70590.785678                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203802.092415                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203802.092415                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1845198000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1845198000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61828.106152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61828.106152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    920572500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    920572500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59765.792378                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59765.792378                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8540                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8540                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          572                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          572                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43811000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43811000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062774                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062774                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76592.657343                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76592.657343                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          572                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          572                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     43239000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     43239000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062774                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062774                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75592.657343                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75592.657343                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8797                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8797                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8797                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8797                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10514788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              822071                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34664                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.715411                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          839                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1670202                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1670202                       # Number of data accesses

---------- End Simulation Statistics   ----------
