[{"commit":{"message":"Split wide_* functions on different lines"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"d316a64f2c8009cb89223d6f67c96bc2b68432fb"},{"commit":{"message":"Explicitly specify argument registers"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"26e5d1f8ad526b51aae5857b81308771ad465770"},{"commit":{"message":"Specify tmp registers as parameters for pack_26"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"eb07647bde2e7e16bec3b58ba6a5f84856e986e5"},{"commit":{"message":"Replace addw with add"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"80323262882ae6c8dd53ee1295d8ab54d6ba5548"},{"commit":{"message":"Replace andi instruction with slli\/srli sequence"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"cf0a0a602ea051547823a08d63d801d678a76ab3"},{"commit":{"message":"Move srli instruction to if-else block"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"71ed89016e4150b29e25e32a6931a7febf2a4e18"},{"commit":{"message":"Replace 3 with bits2 in andi instruction"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"cbf4d32a484be11fbe9954b3bafcf546201085cf"},{"commit":{"message":"Add enter\/leave sequence"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"3ac4b474a179999a595c31dddc5b26d63517f1ad"}]