#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x60ba41cab730 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x60ba41c20770 .scope module, "tb_accel_tile" "tb_accel_tile" 3 5;
 .timescale 0 0;
P_0x60ba41cbb010 .param/l "ADDR_CTRL" 1 3 91, C4<00000000>;
P_0x60ba41cbb050 .param/l "ADDR_K" 1 3 94, C4<00010000>;
P_0x60ba41cbb090 .param/l "ADDR_M" 1 3 92, C4<00001000>;
P_0x60ba41cbb0d0 .param/l "ADDR_N" 1 3 93, C4<00001100>;
P_0x60ba41cbb110 .param/l "ADDR_TK" 1 3 97, C4<00011100>;
P_0x60ba41cbb150 .param/l "ADDR_TM" 1 3 95, C4<00010100>;
P_0x60ba41cbb190 .param/l "ADDR_TN" 1 3 96, C4<00011000>;
P_0x60ba41cbb1d0 .param/l "ADDR_WIDTH" 1 3 14, +C4<00000000000000000000000000000110>;
P_0x60ba41cbb210 .param/l "BAUD" 1 3 13, +C4<00000000000000011100001000000000>;
P_0x60ba41cbb250 .param/real "BIT_PERIOD" 1 3 50, Cr<m43d11c71c71c7000gfcf>; value=8680.56
P_0x60ba41cbb290 .param/l "CLK_HZ" 1 3 12, +C4<00000010111110101111000010000000>;
P_0x60ba41cbb2d0 .param/l "CMD_BUF_WR_A" 1 3 101, C4<00100000>;
P_0x60ba41cbb310 .param/l "CMD_BUF_WR_B" 1 3 102, C4<00110000>;
P_0x60ba41cbb350 .param/l "CMD_CSR_WR" 1 3 100, C4<00000000>;
P_0x60ba41cbb390 .param/l "CMD_START" 1 3 103, C4<01010000>;
P_0x60ba41cbb3d0 .param/l "CMD_STATUS" 1 3 104, C4<01110000>;
P_0x60ba41cbb410 .param/l "N_COLS" 1 3 8, +C4<00000000000000000000000000000010>;
P_0x60ba41cbb450 .param/l "N_ROWS" 1 3 7, +C4<00000000000000000000000000000010>;
P_0x60ba41cbb490 .param/l "TK" 1 3 11, +C4<00000000000000000000000000001000>;
P_0x60ba41cbb4d0 .param/l "TM" 1 3 9, +C4<00000000000000000000000000001000>;
P_0x60ba41cbb510 .param/l "TN" 1 3 10, +C4<00000000000000000000000000001000>;
v0x60ba41cf4b80_0 .net "busy", 0 0, L_0x60ba41c67fa0;  1 drivers
v0x60ba41cf4c90_0 .var "clk", 0 0;
v0x60ba41cf4d50_0 .net "done_pulse", 0 0, L_0x60ba41c691c0;  1 drivers
v0x60ba41cf4e40_0 .net "error", 0 0, L_0x60ba41b2a150;  1 drivers
v0x60ba41cf4ee0_0 .var "rst_n", 0 0;
v0x60ba41cf4fd0_0 .var "uart_rx", 0 0;
v0x60ba41cf50c0_0 .net "uart_tx", 0 0, v0x60ba41ce8580_0;  1 drivers
E_0x60ba41aea8d0 .event posedge, v0x60ba41cf1a60_0;
E_0x60ba41ad78a0 .event negedge, v0x60ba41cbe5c0_0;
E_0x60ba41aeb2a0 .event posedge, v0x60ba41cbe5c0_0;
E_0x60ba41ad2280 .event posedge, v0x60ba41cbe780_0;
E_0x60ba41aa9ca0 .event anyedge, v0x60ba41cbe780_0;
S_0x60ba41c1f150 .scope module, "dut" "accel_top" 3 36, 4 7 0, S_0x60ba41c20770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "uart_rx";
    .port_info 3 /OUTPUT 1 "uart_tx";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done_pulse";
    .port_info 6 /OUTPUT 1 "error";
P_0x60ba41cbc470 .param/l "ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
P_0x60ba41cbc4b0 .param/l "BAUD" 0 4 14, +C4<00000000000000011100001000000000>;
P_0x60ba41cbc4f0 .param/l "CLK_HZ" 0 4 13, +C4<00000010111110101111000010000000>;
P_0x60ba41cbc530 .param/l "CMD_ABORT" 1 4 107, C4<0110>;
P_0x60ba41cbc570 .param/l "CMD_BUF_RD_OUT" 1 4 105, C4<0100>;
P_0x60ba41cbc5b0 .param/l "CMD_BUF_WR_A" 1 4 103, C4<0010>;
P_0x60ba41cbc5f0 .param/l "CMD_BUF_WR_B" 1 4 104, C4<0011>;
P_0x60ba41cbc630 .param/l "CMD_CSR_RD" 1 4 102, C4<0001>;
P_0x60ba41cbc670 .param/l "CMD_CSR_WR" 1 4 101, C4<0000>;
P_0x60ba41cbc6b0 .param/l "CMD_START" 1 4 106, C4<0101>;
P_0x60ba41cbc6f0 .param/l "CMD_STATUS" 1 4 108, C4<0111>;
P_0x60ba41cbc730 .param/l "N_COLS" 0 4 9, +C4<00000000000000000000000000000010>;
P_0x60ba41cbc770 .param/l "N_ROWS" 0 4 8, +C4<00000000000000000000000000000010>;
P_0x60ba41cbc7b0 .param/l "RX_ADDR_H" 1 4 114, C4<011>;
P_0x60ba41cbc7f0 .param/l "RX_ADDR_L" 1 4 113, C4<010>;
P_0x60ba41cbc830 .param/l "RX_CMD" 1 4 112, C4<001>;
P_0x60ba41cbc870 .param/l "RX_DATA0" 1 4 115, C4<100>;
P_0x60ba41cbc8b0 .param/l "RX_DATA1" 1 4 116, C4<101>;
P_0x60ba41cbc8f0 .param/l "RX_DATA2" 1 4 117, C4<110>;
P_0x60ba41cbc930 .param/l "RX_DATA3" 1 4 118, C4<111>;
P_0x60ba41cbc970 .param/l "RX_IDLE" 1 4 111, C4<000>;
P_0x60ba41cbc9b0 .param/l "TK" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x60ba41cbc9f0 .param/l "TM" 0 4 10, +C4<00000000000000000000000000001000>;
P_0x60ba41cbca30 .param/l "TN" 0 4 11, +C4<00000000000000000000000000001000>;
P_0x60ba41cbca70 .param/l "TX_DATA" 1 4 236, C4<10>;
P_0x60ba41cbcab0 .param/l "TX_HEADER" 1 4 235, C4<01>;
P_0x60ba41cbcaf0 .param/l "TX_IDLE" 1 4 234, C4<00>;
P_0x60ba41cbcb30 .param/l "TX_WAIT" 1 4 237, C4<11>;
L_0x60ba41c67fa0 .functor BUFZ 1, v0x60ba41cc2e00_0, C4<0>, C4<0>, C4<0>;
L_0x60ba41c691c0 .functor BUFZ 1, v0x60ba41cc31a0_0, C4<0>, C4<0>, C4<0>;
L_0x60ba41b2a150 .functor OR 1, v0x60ba41cd5d10_0, v0x60ba41cd5db0_0, C4<0>, C4<0>;
L_0x60ba41b29fb0 .functor AND 1, v0x60ba41cf29a0_0, L_0x60ba41cf52c0, C4<1>, C4<1>;
L_0x60ba41b10d20 .functor AND 1, v0x60ba41cf29a0_0, L_0x60ba41cf5480, C4<1>, C4<1>;
L_0x60ba41b10be0 .functor AND 1, v0x60ba41cf29a0_0, L_0x60ba41cf5640, C4<1>, C4<1>;
L_0x60ba41cb93a0 .functor AND 1, v0x60ba41cf29a0_0, L_0x60ba41cf5860, C4<1>, C4<1>;
L_0x60ba41cf5b60 .functor AND 1, v0x60ba41cf29a0_0, L_0x60ba41cf5a30, C4<1>, C4<1>;
L_0x60ba41cf5d60 .functor AND 1, v0x60ba41cf29a0_0, L_0x60ba41cf5c70, C4<1>, C4<1>;
L_0x60ba41cf5f90 .functor AND 1, v0x60ba41cf29a0_0, L_0x60ba41cf5e20, C4<1>, C4<1>;
L_0x60ba41cf6180 .functor AND 1, v0x60ba41cf29a0_0, L_0x60ba41cf60b0, C4<1>, C4<1>;
L_0x60ba41cf6240 .functor BUFZ 1, L_0x60ba41b29fb0, C4<0>, C4<0>, C4<0>;
L_0x60ba41cf63c0 .functor BUFZ 1, L_0x60ba41b10d20, C4<0>, C4<0>, C4<0>;
L_0x60ba41cf6350 .functor BUFZ 1, v0x60ba41cefc10_0, C4<0>, C4<0>, C4<0>;
L_0x60ba41cf6760 .functor BUFZ 1, v0x60ba41cf41e0_0, C4<0>, C4<0>, C4<0>;
L_0x60ba41cf68b0 .functor BUFZ 6, v0x60ba41cef8f0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x60ba41cf6970 .functor BUFZ 6, v0x60ba41cf3f00_0, C4<000000>, C4<000000>, C4<000000>;
L_0x60ba41cf6ad0 .functor BUFZ 64, v0x60ba41cefa80_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x60ba41cf6b90 .functor BUFZ 64, v0x60ba41cf4070_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x60ba41cf6eb0 .functor OR 1, L_0x60ba41cf6a30, L_0x60ba41cf6d00, C4<0>, C4<0>;
L_0x60ba41cf6fc0 .functor AND 1, v0x60ba41cf2fd0_0, L_0x60ba41cf6eb0, C4<1>, C4<1>;
L_0x60ba41d0fbc0 .functor OR 1, L_0x60ba41d08fe0, L_0x60ba41cf5d60, C4<0>, C4<0>;
L_0x60ba41d0fcc0 .functor OR 1, L_0x60ba41d09140, L_0x60ba41cf5f90, C4<0>, C4<0>;
L_0x60ba41d15550 .functor BUFZ 1, v0x60ba41cc3f00_0, C4<0>, C4<0>, C4<0>;
v0x60ba41ce9b80_0 .net "K", 31 0, v0x60ba41ad0450_0;  1 drivers
v0x60ba41ce9c60_0 .net "M", 31 0, v0x60ba41ad0530_0;  1 drivers
v0x60ba41ce9d30_0 .net "N", 31 0, v0x60ba41cbb560_0;  1 drivers
v0x60ba41ce9e30_0 .net "Sa_bits", 31 0, L_0x60ba41d09fb0;  1 drivers
v0x60ba41ce9f00_0 .net "Sw_bits", 31 0, L_0x60ba41d0a140;  1 drivers
v0x60ba41ce9fa0_0 .net "Tk", 31 0, L_0x60ba41d09970;  1 drivers
v0x60ba41cea070_0 .net "Tm", 31 0, L_0x60ba41d096c0;  1 drivers
v0x60ba41cea140_0 .net "Tn", 31 0, L_0x60ba41d09860;  1 drivers
v0x60ba41cea210_0 .net *"_ivl_10", 0 0, L_0x60ba41cf52c0;  1 drivers
v0x60ba41cea340_0 .net *"_ivl_100", 0 0, L_0x60ba41cf7440;  1 drivers
v0x60ba41cea3e0_0 .net *"_ivl_103", 7 0, L_0x60ba41cf7640;  1 drivers
L_0x7a112edab3c0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60ba41cea4c0_0 .net/2u *"_ivl_104", 2 0, L_0x7a112edab3c0;  1 drivers
v0x60ba41cea5a0_0 .net *"_ivl_106", 0 0, L_0x60ba41cf7730;  1 drivers
v0x60ba41cea660_0 .net *"_ivl_109", 7 0, L_0x60ba41cf78c0;  1 drivers
v0x60ba41cea740_0 .net *"_ivl_111", 7 0, L_0x60ba41cf7960;  1 drivers
v0x60ba41cea820_0 .net *"_ivl_112", 7 0, L_0x60ba41cf7820;  1 drivers
v0x60ba41cea900_0 .net *"_ivl_114", 7 0, L_0x60ba41cf7bb0;  1 drivers
v0x60ba41ceaaf0_0 .net *"_ivl_116", 7 0, L_0x60ba41cf7e00;  1 drivers
v0x60ba41ceabd0_0 .net *"_ivl_137", 9 0, L_0x60ba41d104e0;  1 drivers
v0x60ba41ceacb0_0 .net *"_ivl_138", 31 0, L_0x60ba41d10610;  1 drivers
L_0x7a112edab060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x60ba41cead90_0 .net/2u *"_ivl_14", 3 0, L_0x7a112edab060;  1 drivers
L_0x7a112edab570 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41ceae70_0 .net *"_ivl_141", 21 0, L_0x7a112edab570;  1 drivers
L_0x7a112edab5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41ceaf50_0 .net/2u *"_ivl_142", 31 0, L_0x7a112edab5b8;  1 drivers
v0x60ba41ceb030_0 .net *"_ivl_144", 0 0, L_0x60ba41d10810;  1 drivers
v0x60ba41ceb0f0_0 .net *"_ivl_147", 9 0, L_0x60ba41d10950;  1 drivers
v0x60ba41ceb1d0_0 .net *"_ivl_149", 5 0, L_0x60ba41d10b10;  1 drivers
v0x60ba41ceb2b0_0 .net *"_ivl_150", 9 0, L_0x60ba41d10c40;  1 drivers
L_0x7a112edab600 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60ba41ceb390_0 .net *"_ivl_153", 3 0, L_0x7a112edab600;  1 drivers
v0x60ba41ceb470_0 .net *"_ivl_154", 9 0, L_0x60ba41d10a40;  1 drivers
L_0x7a112edab648 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x60ba41ceb550_0 .net/2u *"_ivl_156", 9 0, L_0x7a112edab648;  1 drivers
v0x60ba41ceb630_0 .net *"_ivl_158", 9 0, L_0x60ba41d10f20;  1 drivers
v0x60ba41ceb710_0 .net *"_ivl_16", 0 0, L_0x60ba41cf5480;  1 drivers
v0x60ba41ceb7d0_0 .net *"_ivl_161", 5 0, L_0x60ba41d111a0;  1 drivers
v0x60ba41cebac0_0 .net *"_ivl_162", 9 0, L_0x60ba41d11240;  1 drivers
L_0x7a112edab690 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60ba41cebba0_0 .net *"_ivl_165", 3 0, L_0x7a112edab690;  1 drivers
v0x60ba41cebc80_0 .net *"_ivl_166", 9 0, L_0x60ba41d114d0;  1 drivers
L_0x7a112edab6d8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x60ba41cebd60_0 .net/2u *"_ivl_168", 9 0, L_0x7a112edab6d8;  1 drivers
v0x60ba41cebe40_0 .net *"_ivl_173", 9 0, L_0x60ba41d11900;  1 drivers
v0x60ba41cebf20_0 .net *"_ivl_174", 31 0, L_0x60ba41d11a30;  1 drivers
L_0x7a112edab720 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41cec000_0 .net *"_ivl_177", 21 0, L_0x7a112edab720;  1 drivers
L_0x7a112edab768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41cec0e0_0 .net/2u *"_ivl_178", 31 0, L_0x7a112edab768;  1 drivers
v0x60ba41cec1c0_0 .net *"_ivl_180", 0 0, L_0x60ba41d11c90;  1 drivers
v0x60ba41cec280_0 .net *"_ivl_183", 9 0, L_0x60ba41d11dd0;  1 drivers
v0x60ba41cec360_0 .net *"_ivl_185", 5 0, L_0x60ba41d11ff0;  1 drivers
v0x60ba41cec440_0 .net *"_ivl_186", 9 0, L_0x60ba41d12120;  1 drivers
L_0x7a112edab7b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60ba41cec520_0 .net *"_ivl_189", 3 0, L_0x7a112edab7b0;  1 drivers
v0x60ba41cec600_0 .net *"_ivl_190", 9 0, L_0x60ba41d123a0;  1 drivers
L_0x7a112edab7f8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x60ba41cec6e0_0 .net/2u *"_ivl_192", 9 0, L_0x7a112edab7f8;  1 drivers
v0x60ba41cec7c0_0 .net *"_ivl_194", 9 0, L_0x60ba41d124e0;  1 drivers
v0x60ba41cec8a0_0 .net *"_ivl_197", 5 0, L_0x60ba41d127c0;  1 drivers
v0x60ba41cec980_0 .net *"_ivl_198", 9 0, L_0x60ba41d12860;  1 drivers
L_0x7a112edab0a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60ba41ceca60_0 .net/2u *"_ivl_20", 3 0, L_0x7a112edab0a8;  1 drivers
L_0x7a112edab840 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60ba41cecb40_0 .net *"_ivl_201", 3 0, L_0x7a112edab840;  1 drivers
v0x60ba41cecc20_0 .net *"_ivl_202", 9 0, L_0x60ba41d12b50;  1 drivers
L_0x7a112edab888 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x60ba41cecd00_0 .net/2u *"_ivl_204", 9 0, L_0x7a112edab888;  1 drivers
v0x60ba41cecde0_0 .net *"_ivl_209", 11 0, L_0x60ba41d12fe0;  1 drivers
v0x60ba41cecec0_0 .net *"_ivl_210", 31 0, L_0x60ba41d13110;  1 drivers
L_0x7a112edab8d0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41cecfa0_0 .net *"_ivl_213", 19 0, L_0x7a112edab8d0;  1 drivers
L_0x7a112edab918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41ced080_0 .net/2u *"_ivl_214", 31 0, L_0x7a112edab918;  1 drivers
v0x60ba41ced160_0 .net *"_ivl_216", 0 0, L_0x60ba41d135e0;  1 drivers
v0x60ba41ced220_0 .net *"_ivl_219", 11 0, L_0x60ba41d13720;  1 drivers
v0x60ba41ced300_0 .net *"_ivl_22", 0 0, L_0x60ba41cf5640;  1 drivers
v0x60ba41ced3c0_0 .net *"_ivl_221", 5 0, L_0x60ba41d139a0;  1 drivers
v0x60ba41ced4a0_0 .net *"_ivl_222", 11 0, L_0x60ba41d13ad0;  1 drivers
L_0x7a112edab960 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41ced580_0 .net *"_ivl_225", 5 0, L_0x7a112edab960;  1 drivers
v0x60ba41ceda70_0 .net *"_ivl_226", 11 0, L_0x60ba41d13db0;  1 drivers
L_0x7a112edab9a8 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x60ba41cedb50_0 .net/2u *"_ivl_228", 11 0, L_0x7a112edab9a8;  1 drivers
v0x60ba41cedc30_0 .net *"_ivl_230", 11 0, L_0x60ba41d13ef0;  1 drivers
v0x60ba41cedd10_0 .net *"_ivl_233", 5 0, L_0x60ba41d14230;  1 drivers
v0x60ba41ceddf0_0 .net *"_ivl_234", 11 0, L_0x60ba41d142d0;  1 drivers
L_0x7a112edab9f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41ceded0_0 .net *"_ivl_237", 5 0, L_0x7a112edab9f0;  1 drivers
v0x60ba41cedfb0_0 .net *"_ivl_238", 11 0, L_0x60ba41d14620;  1 drivers
L_0x7a112edaba38 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x60ba41cee090_0 .net/2u *"_ivl_240", 11 0, L_0x7a112edaba38;  1 drivers
L_0x7a112edabba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60ba41cee170_0 .net *"_ivl_255", 1 0, L_0x7a112edabba0;  1 drivers
L_0x7a112edab0f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60ba41cee250_0 .net/2u *"_ivl_26", 3 0, L_0x7a112edab0f0;  1 drivers
v0x60ba41cee330_0 .net *"_ivl_28", 0 0, L_0x60ba41cf5860;  1 drivers
L_0x7a112edab138 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x60ba41cee3f0_0 .net/2u *"_ivl_32", 3 0, L_0x7a112edab138;  1 drivers
v0x60ba41cee4d0_0 .net *"_ivl_34", 0 0, L_0x60ba41cf5a30;  1 drivers
L_0x7a112edab180 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x60ba41cee590_0 .net/2u *"_ivl_38", 3 0, L_0x7a112edab180;  1 drivers
v0x60ba41cee670_0 .net *"_ivl_40", 0 0, L_0x60ba41cf5c70;  1 drivers
L_0x7a112edab1c8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x60ba41cee730_0 .net/2u *"_ivl_44", 3 0, L_0x7a112edab1c8;  1 drivers
v0x60ba41cee810_0 .net *"_ivl_46", 0 0, L_0x60ba41cf5e20;  1 drivers
L_0x7a112edab210 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x60ba41cee8d0_0 .net/2u *"_ivl_50", 3 0, L_0x7a112edab210;  1 drivers
v0x60ba41cee9b0_0 .net *"_ivl_52", 0 0, L_0x60ba41cf60b0;  1 drivers
L_0x7a112edab258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60ba41ceea70_0 .net/2u *"_ivl_76", 1 0, L_0x7a112edab258;  1 drivers
v0x60ba41ceeb50_0 .net *"_ivl_78", 0 0, L_0x60ba41cf6a30;  1 drivers
L_0x7a112edab018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60ba41ceec10_0 .net/2u *"_ivl_8", 3 0, L_0x7a112edab018;  1 drivers
L_0x7a112edab2a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x60ba41ceecf0_0 .net/2u *"_ivl_80", 1 0, L_0x7a112edab2a0;  1 drivers
v0x60ba41ceedd0_0 .net *"_ivl_82", 0 0, L_0x60ba41cf6d00;  1 drivers
v0x60ba41ceee90_0 .net *"_ivl_85", 0 0, L_0x60ba41cf6eb0;  1 drivers
L_0x7a112edab2e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60ba41ceef50_0 .net/2u *"_ivl_88", 1 0, L_0x7a112edab2e8;  1 drivers
v0x60ba41cef030_0 .net *"_ivl_90", 0 0, L_0x60ba41cf7190;  1 drivers
L_0x7a112edab330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60ba41cef0f0_0 .net/2u *"_ivl_92", 2 0, L_0x7a112edab330;  1 drivers
v0x60ba41cef1d0_0 .net *"_ivl_94", 0 0, L_0x60ba41cf7280;  1 drivers
v0x60ba41cef290_0 .net *"_ivl_97", 7 0, L_0x60ba41cf7370;  1 drivers
L_0x7a112edab378 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60ba41cef370_0 .net/2u *"_ivl_98", 2 0, L_0x7a112edab378;  1 drivers
v0x60ba41cef450_0 .net "a_in_flat", 15 0, L_0x60ba41d150b0;  1 drivers
v0x60ba41cef540_0 .net "a_vec", 63 0, v0x60ba41c352d0_0;  1 drivers
v0x60ba41cef610_0 .net "abort_pulse", 0 0, L_0x60ba41d09140;  1 drivers
v0x60ba41cef6e0_0 .net "act_k_idx", 5 0, L_0x60ba41d15610;  1 drivers
v0x60ba41cef7b0_0 .net "act_rd_en", 0 0, v0x60ba41cc3f00_0;  1 drivers
v0x60ba41cef850_0 .net "act_waddr", 5 0, L_0x60ba41cf68b0;  1 drivers
v0x60ba41cef8f0_0 .var "act_waddr_r", 5 0;
v0x60ba41cef990_0 .net "act_wdata", 63 0, L_0x60ba41cf6ad0;  1 drivers
v0x60ba41cefa80_0 .var "act_wdata_r", 63 0;
v0x60ba41cefb40_0 .net "act_we", 0 0, L_0x60ba41cf6350;  1 drivers
v0x60ba41cefc10_0 .var "act_we_r", 0 0;
v0x60ba41cefcb0_0 .net "array_clr", 0 0, v0x60ba41cc2f40_0;  1 drivers
v0x60ba41cefd50_0 .net "array_en", 0 0, v0x60ba41cc3240_0;  1 drivers
v0x60ba41cefdf0_0 .net "b_in_flat", 15 0, L_0x60ba41d15420;  1 drivers
v0x60ba41cefee0_0 .net "b_vec", 63 0, v0x60ba41ce8f70_0;  1 drivers
RS_0x7a112edf4048 .resolv tri, v0x60ba41cc2cc0_0, L_0x60ba41d09250;
v0x60ba41ceffb0_0 .net8 "bank_sel_rd_A", 0 0, RS_0x7a112edf4048;  2 drivers
RS_0x7a112edf4918 .resolv tri, v0x60ba41cc2d60_0, L_0x60ba41d09320;
v0x60ba41cf0050_0 .net8 "bank_sel_rd_B", 0 0, RS_0x7a112edf4918;  2 drivers
v0x60ba41cf0180_0 .net "bank_sel_wr_A", 0 0, L_0x60ba41d09e10;  1 drivers
v0x60ba41cf0220_0 .net "bank_sel_wr_B", 0 0, L_0x60ba41d09f40;  1 drivers
v0x60ba41cf02c0_0 .net "busy", 0 0, L_0x60ba41c67fa0;  alias, 1 drivers
v0x60ba41cf0360_0 .net "c_out_flat", 127 0, L_0x60ba41d0f740;  1 drivers
v0x60ba41cf0400_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  1 drivers
v0x60ba41cf04a0_0 .net "cmd_is_abort", 0 0, L_0x60ba41cf5f90;  1 drivers
v0x60ba41cf0540_0 .net "cmd_is_buf_rd_out", 0 0, L_0x60ba41cf5b60;  1 drivers
v0x60ba41cf05e0_0 .net "cmd_is_buf_wr_a", 0 0, L_0x60ba41b10be0;  1 drivers
v0x60ba41cf06a0_0 .net "cmd_is_buf_wr_b", 0 0, L_0x60ba41cb93a0;  1 drivers
v0x60ba41cf0760_0 .net "cmd_is_csr_rd", 0 0, L_0x60ba41b10d20;  1 drivers
v0x60ba41cf0820_0 .net "cmd_is_csr_wr", 0 0, L_0x60ba41b29fb0;  1 drivers
v0x60ba41cf08e0_0 .net "cmd_is_start", 0 0, L_0x60ba41cf5d60;  1 drivers
v0x60ba41cf09a0_0 .net "cmd_is_status", 0 0, L_0x60ba41cf6180;  1 drivers
v0x60ba41cf0a60_0 .net "cmd_type", 3 0, L_0x60ba41cf5220;  1 drivers
v0x60ba41cf0b40_0 .net "csr_addr", 7 0, L_0x60ba41cf64d0;  1 drivers
v0x60ba41cf0c30_0 .net "csr_rdata", 31 0, v0x60ba41b21c90_0;  1 drivers
v0x60ba41cf1510_0 .net "csr_ren", 0 0, L_0x60ba41cf63c0;  1 drivers
v0x60ba41cf15e0_0 .net "csr_wdata", 31 0, v0x60ba41cf27e0_0;  1 drivers
v0x60ba41cf16b0_0 .net "csr_wen", 0 0, L_0x60ba41cf6240;  1 drivers
v0x60ba41cf1780_0 .net "cycles_tile", 31 0, L_0x60ba41d0f800;  1 drivers
v0x60ba41cf1850_0 .net "done_pulse", 0 0, L_0x60ba41c691c0;  alias, 1 drivers
v0x60ba41cf1920_0 .net "en_mask_col", 7 0, L_0x60ba41d14f30;  1 drivers
v0x60ba41cf19c0_0 .net "en_mask_row", 7 0, L_0x60ba41d14c30;  1 drivers
v0x60ba41cf1a60_0 .net "error", 0 0, L_0x60ba41b2a150;  alias, 1 drivers
v0x60ba41cf1b20_0 .net "irq_en", 0 0, L_0x60ba41d09390;  1 drivers
v0x60ba41cf1bf0_0 .net "k_idx", 31 0, L_0x60ba41d09d50;  1 drivers
v0x60ba41cf1cc0_0 .net "k_idx_sched", 7 0, L_0x60ba41d14b10;  1 drivers
v0x60ba41cf1d80_0 .net "load_weight", 0 0, v0x60ba41cc3900_0;  1 drivers
v0x60ba41cf1e20_0 .net "m_idx", 31 0, L_0x60ba41d09b20;  1 drivers
v0x60ba41cf1f10_0 .net "n_idx", 31 0, L_0x60ba41d09be0;  1 drivers
v0x60ba41cf1fe0_0 .net "perf_active_cycles", 31 0, v0x60ba41cbe4d0_0;  1 drivers
v0x60ba41cf20d0_0 .net "perf_idle_cycles", 31 0, v0x60ba41cbe950_0;  1 drivers
v0x60ba41cf21e0_0 .net "perf_measurement_done", 0 0, v0x60ba41cbea10_0;  1 drivers
v0x60ba41cf2280_0 .net "perf_total_cycles", 31 0, v0x60ba41cbeef0_0;  1 drivers
v0x60ba41cf2370_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  1 drivers
v0x60ba41cf2620_0 .var "rx_addr", 15 0;
v0x60ba41cf2700_0 .var "rx_cmd", 7 0;
v0x60ba41cf27e0_0 .var "rx_data", 31 0;
v0x60ba41cf28c0_0 .var "rx_state", 2 0;
v0x60ba41cf29a0_0 .var "rx_valid", 0 0;
v0x60ba41cf2a60_0 .net "sched_busy", 0 0, v0x60ba41cc2e00_0;  1 drivers
v0x60ba41cf2b50_0 .net "sched_done_tile", 0 0, v0x60ba41cc31a0_0;  1 drivers
v0x60ba41cf2c40_0 .net "sched_k_tile", 11 0, L_0x60ba41d0fb00;  1 drivers
v0x60ba41cf2d00_0 .net "sched_m_tile", 9 0, L_0x60ba41d0f980;  1 drivers
v0x60ba41cf2da0_0 .net "sched_n_tile", 9 0, L_0x60ba41d0fa40;  1 drivers
v0x60ba41cf2e40_0 .net "stall_cycles", 31 0, L_0x60ba41d0f8c0;  1 drivers
v0x60ba41cf2ee0_0 .net "start_pulse", 0 0, L_0x60ba41d08fe0;  1 drivers
v0x60ba41cf2fd0_0 .var "tx_active", 0 0;
v0x60ba41cf3070_0 .var "tx_byte_count", 2 0;
v0x60ba41cf3150_0 .var "tx_cmd_reg", 7 0;
v0x60ba41cf3230_0 .var "tx_data_reg", 31 0;
v0x60ba41cf3310_0 .var "tx_state", 1 0;
v0x60ba41cf33f0_0 .net "uart_crc_en", 0 0, L_0x60ba41d0a3a0;  1 drivers
v0x60ba41cf3490_0 .net "uart_len_max", 31 0, L_0x60ba41d0a200;  1 drivers
v0x60ba41cf3560_0 .net "uart_rx", 0 0, v0x60ba41cf4fd0_0;  1 drivers
v0x60ba41cf3630_0 .net "uart_rx_data", 7 0, v0x60ba41cd5c30_0;  1 drivers
v0x60ba41cf3700_0 .net "uart_rx_frm_err", 0 0, v0x60ba41cd5d10_0;  1 drivers
v0x60ba41cf37f0_0 .net "uart_rx_par_err", 0 0, v0x60ba41cd5db0_0;  1 drivers
v0x60ba41cf38e0_0 .net "uart_rx_valid", 0 0, v0x60ba41cd5e80_0;  1 drivers
v0x60ba41cf3980_0 .net "uart_tx", 0 0, v0x60ba41ce8580_0;  alias, 1 drivers
v0x60ba41cf3a20_0 .net "uart_tx_data", 7 0, L_0x60ba41cf7f90;  1 drivers
v0x60ba41cf3af0_0 .net "uart_tx_ready", 0 0, v0x60ba41ce8250_0;  1 drivers
v0x60ba41cf3bc0_0 .net "uart_tx_valid", 0 0, L_0x60ba41cf6fc0;  1 drivers
v0x60ba41cf3c90_0 .net "wgt_k_idx", 5 0, L_0x60ba41d159a0;  1 drivers
v0x60ba41cf3d60_0 .net "wgt_rd_en", 0 0, L_0x60ba41d15550;  1 drivers
v0x60ba41cf3e30_0 .net "wgt_waddr", 5 0, L_0x60ba41cf6970;  1 drivers
v0x60ba41cf3f00_0 .var "wgt_waddr_r", 5 0;
v0x60ba41cf3fa0_0 .net "wgt_wdata", 63 0, L_0x60ba41cf6b90;  1 drivers
v0x60ba41cf4070_0 .var "wgt_wdata_r", 63 0;
v0x60ba41cf4110_0 .net "wgt_we", 0 0, L_0x60ba41cf6760;  1 drivers
v0x60ba41cf41e0_0 .var "wgt_we_r", 0 0;
L_0x60ba41cf5220 .part v0x60ba41cf2700_0, 4, 4;
L_0x60ba41cf52c0 .cmp/eq 4, L_0x60ba41cf5220, L_0x7a112edab018;
L_0x60ba41cf5480 .cmp/eq 4, L_0x60ba41cf5220, L_0x7a112edab060;
L_0x60ba41cf5640 .cmp/eq 4, L_0x60ba41cf5220, L_0x7a112edab0a8;
L_0x60ba41cf5860 .cmp/eq 4, L_0x60ba41cf5220, L_0x7a112edab0f0;
L_0x60ba41cf5a30 .cmp/eq 4, L_0x60ba41cf5220, L_0x7a112edab138;
L_0x60ba41cf5c70 .cmp/eq 4, L_0x60ba41cf5220, L_0x7a112edab180;
L_0x60ba41cf5e20 .cmp/eq 4, L_0x60ba41cf5220, L_0x7a112edab1c8;
L_0x60ba41cf60b0 .cmp/eq 4, L_0x60ba41cf5220, L_0x7a112edab210;
L_0x60ba41cf64d0 .part v0x60ba41cf2620_0, 0, 8;
L_0x60ba41cf6a30 .cmp/eq 2, v0x60ba41cf3310_0, L_0x7a112edab258;
L_0x60ba41cf6d00 .cmp/eq 2, v0x60ba41cf3310_0, L_0x7a112edab2a0;
L_0x60ba41cf7190 .cmp/eq 2, v0x60ba41cf3310_0, L_0x7a112edab2e8;
L_0x60ba41cf7280 .cmp/eq 3, v0x60ba41cf3070_0, L_0x7a112edab330;
L_0x60ba41cf7370 .part v0x60ba41cf3230_0, 0, 8;
L_0x60ba41cf7440 .cmp/eq 3, v0x60ba41cf3070_0, L_0x7a112edab378;
L_0x60ba41cf7640 .part v0x60ba41cf3230_0, 8, 8;
L_0x60ba41cf7730 .cmp/eq 3, v0x60ba41cf3070_0, L_0x7a112edab3c0;
L_0x60ba41cf78c0 .part v0x60ba41cf3230_0, 16, 8;
L_0x60ba41cf7960 .part v0x60ba41cf3230_0, 24, 8;
L_0x60ba41cf7820 .functor MUXZ 8, L_0x60ba41cf7960, L_0x60ba41cf78c0, L_0x60ba41cf7730, C4<>;
L_0x60ba41cf7bb0 .functor MUXZ 8, L_0x60ba41cf7820, L_0x60ba41cf7640, L_0x60ba41cf7440, C4<>;
L_0x60ba41cf7e00 .functor MUXZ 8, L_0x60ba41cf7bb0, L_0x60ba41cf7370, L_0x60ba41cf7280, C4<>;
L_0x60ba41cf7f90 .functor MUXZ 8, L_0x60ba41cf7e00, v0x60ba41cf3150_0, L_0x60ba41cf7190, C4<>;
L_0x60ba41d0fe50 .part v0x60ba41ad0530_0, 0, 10;
L_0x60ba41d0fef0 .part v0x60ba41cbb560_0, 0, 10;
L_0x60ba41d10070 .part v0x60ba41ad0450_0, 0, 12;
L_0x60ba41d10110 .part L_0x60ba41d096c0, 0, 6;
L_0x60ba41d102a0 .part L_0x60ba41d09860, 0, 6;
L_0x60ba41d10340 .part L_0x60ba41d09970, 0, 6;
L_0x60ba41d104e0 .part v0x60ba41ad0530_0, 0, 10;
L_0x60ba41d10610 .concat [ 10 22 0 0], L_0x60ba41d104e0, L_0x7a112edab570;
L_0x60ba41d10810 .cmp/ne 32, L_0x60ba41d10610, L_0x7a112edab5b8;
L_0x60ba41d10950 .part v0x60ba41ad0530_0, 0, 10;
L_0x60ba41d10b10 .part L_0x60ba41d096c0, 0, 6;
L_0x60ba41d10c40 .concat [ 6 4 0 0], L_0x60ba41d10b10, L_0x7a112edab600;
L_0x60ba41d10a40 .arith/sum 10, L_0x60ba41d10950, L_0x60ba41d10c40;
L_0x60ba41d10f20 .arith/sub 10, L_0x60ba41d10a40, L_0x7a112edab648;
L_0x60ba41d111a0 .part L_0x60ba41d096c0, 0, 6;
L_0x60ba41d11240 .concat [ 6 4 0 0], L_0x60ba41d111a0, L_0x7a112edab690;
L_0x60ba41d114d0 .arith/div 10, L_0x60ba41d10f20, L_0x60ba41d11240;
L_0x60ba41d11610 .functor MUXZ 10, L_0x7a112edab6d8, L_0x60ba41d114d0, L_0x60ba41d10810, C4<>;
L_0x60ba41d11900 .part v0x60ba41cbb560_0, 0, 10;
L_0x60ba41d11a30 .concat [ 10 22 0 0], L_0x60ba41d11900, L_0x7a112edab720;
L_0x60ba41d11c90 .cmp/ne 32, L_0x60ba41d11a30, L_0x7a112edab768;
L_0x60ba41d11dd0 .part v0x60ba41cbb560_0, 0, 10;
L_0x60ba41d11ff0 .part L_0x60ba41d09860, 0, 6;
L_0x60ba41d12120 .concat [ 6 4 0 0], L_0x60ba41d11ff0, L_0x7a112edab7b0;
L_0x60ba41d123a0 .arith/sum 10, L_0x60ba41d11dd0, L_0x60ba41d12120;
L_0x60ba41d124e0 .arith/sub 10, L_0x60ba41d123a0, L_0x7a112edab7f8;
L_0x60ba41d127c0 .part L_0x60ba41d09860, 0, 6;
L_0x60ba41d12860 .concat [ 6 4 0 0], L_0x60ba41d127c0, L_0x7a112edab840;
L_0x60ba41d12b50 .arith/div 10, L_0x60ba41d124e0, L_0x60ba41d12860;
L_0x60ba41d12c90 .functor MUXZ 10, L_0x7a112edab888, L_0x60ba41d12b50, L_0x60ba41d11c90, C4<>;
L_0x60ba41d12fe0 .part v0x60ba41ad0450_0, 0, 12;
L_0x60ba41d13110 .concat [ 12 20 0 0], L_0x60ba41d12fe0, L_0x7a112edab8d0;
L_0x60ba41d135e0 .cmp/ne 32, L_0x60ba41d13110, L_0x7a112edab918;
L_0x60ba41d13720 .part v0x60ba41ad0450_0, 0, 12;
L_0x60ba41d139a0 .part L_0x60ba41d09970, 0, 6;
L_0x60ba41d13ad0 .concat [ 6 6 0 0], L_0x60ba41d139a0, L_0x7a112edab960;
L_0x60ba41d13db0 .arith/sum 12, L_0x60ba41d13720, L_0x60ba41d13ad0;
L_0x60ba41d13ef0 .arith/sub 12, L_0x60ba41d13db0, L_0x7a112edab9a8;
L_0x60ba41d14230 .part L_0x60ba41d09970, 0, 6;
L_0x60ba41d142d0 .concat [ 6 6 0 0], L_0x60ba41d14230, L_0x7a112edab9f0;
L_0x60ba41d14620 .arith/div 12, L_0x60ba41d13ef0, L_0x60ba41d142d0;
L_0x60ba41d14760 .functor MUXZ 12, L_0x7a112edaba38, L_0x60ba41d14620, L_0x60ba41d135e0, C4<>;
L_0x60ba41d14b10 .concat [ 6 2 0 0], v0x60ba41cc3580_0, L_0x7a112edabba0;
L_0x60ba41d14c30 .part v0x60ba41cc33c0_0, 0, 8;
L_0x60ba41d14f30 .part v0x60ba41cc32e0_0, 0, 8;
L_0x60ba41d150b0 .part v0x60ba41c352d0_0, 0, 16;
L_0x60ba41d15420 .part v0x60ba41ce8f70_0, 0, 16;
L_0x60ba41d15610 .part L_0x60ba41d14b10, 0, 6;
L_0x60ba41d159a0 .part L_0x60ba41d14b10, 0, 6;
S_0x60ba41c1fbd0 .scope module, "act_buf_inst" "act_buffer" 4 379, 5 33 0, S_0x60ba41c1f150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 6 "waddr";
    .port_info 4 /INPUT 64 "wdata";
    .port_info 5 /INPUT 1 "bank_sel_wr";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /INPUT 6 "k_idx";
    .port_info 8 /INPUT 1 "bank_sel_rd";
    .port_info 9 /OUTPUT 64 "a_vec";
P_0x60ba41ca4e60 .param/l "ADDR_WIDTH" 0 5 35, +C4<00000000000000000000000000000110>;
P_0x60ba41ca4ea0 .param/l "TM" 0 5 34, +C4<00000000000000000000000000001000>;
v0x60ba41c352d0_0 .var "a_vec", 63 0;
v0x60ba41c35370_0 .net8 "bank_sel_rd", 0 0, RS_0x7a112edf4048;  alias, 2 drivers
v0x60ba41c35970_0 .net "bank_sel_wr", 0 0, L_0x60ba41d09e10;  alias, 1 drivers
v0x60ba41c35a40_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41c67430_0 .net "k_idx", 5 0, L_0x60ba41d15610;  alias, 1 drivers
v0x60ba41c685f0 .array "mem0", 63 0, 63 0;
v0x60ba41c692e0 .array "mem1", 63 0, 63 0;
v0x60ba41ca0330_0 .net "rd_en", 0 0, v0x60ba41cc3f00_0;  alias, 1 drivers
v0x60ba41ca03f0_0 .var "read_data", 63 0;
v0x60ba41c4d0b0_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41c4d150_0 .net "waddr", 5 0, L_0x60ba41cf68b0;  alias, 1 drivers
v0x60ba41c4e3b0_0 .net "wdata", 63 0, L_0x60ba41cf6ad0;  alias, 1 drivers
v0x60ba41c4e490_0 .net "we", 0 0, L_0x60ba41cf6350;  alias, 1 drivers
E_0x60ba41c9fce0/0 .event negedge, v0x60ba41c4d0b0_0;
E_0x60ba41c9fce0/1 .event posedge, v0x60ba41c35a40_0;
E_0x60ba41c9fce0 .event/or E_0x60ba41c9fce0/0, E_0x60ba41c9fce0/1;
E_0x60ba41abff30 .event posedge, v0x60ba41c35a40_0;
S_0x60ba41be34e0 .scope module, "csr_inst" "csr" 4 310, 6 9 0, S_0x60ba41c1f150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "csr_wen";
    .port_info 3 /INPUT 1 "csr_ren";
    .port_info 4 /INPUT 8 "csr_addr";
    .port_info 5 /INPUT 32 "csr_wdata";
    .port_info 6 /OUTPUT 32 "csr_rdata";
    .port_info 7 /INPUT 1 "core_busy";
    .port_info 8 /INPUT 1 "core_done_tile_pulse";
    .port_info 9 /INPUT 1 "core_bank_sel_rd_A";
    .port_info 10 /INPUT 1 "core_bank_sel_rd_B";
    .port_info 11 /INPUT 1 "rx_crc_error";
    .port_info 12 /INPUT 1 "rx_illegal_cmd";
    .port_info 13 /INPUT 32 "perf_total_cycles";
    .port_info 14 /INPUT 32 "perf_active_cycles";
    .port_info 15 /INPUT 32 "perf_idle_cycles";
    .port_info 16 /OUTPUT 1 "start_pulse";
    .port_info 17 /OUTPUT 1 "abort_pulse";
    .port_info 18 /OUTPUT 1 "irq_en";
    .port_info 19 /OUTPUT 32 "M";
    .port_info 20 /OUTPUT 32 "N";
    .port_info 21 /OUTPUT 32 "K";
    .port_info 22 /OUTPUT 32 "Tm";
    .port_info 23 /OUTPUT 32 "Tn";
    .port_info 24 /OUTPUT 32 "Tk";
    .port_info 25 /OUTPUT 32 "m_idx";
    .port_info 26 /OUTPUT 32 "n_idx";
    .port_info 27 /OUTPUT 32 "k_idx";
    .port_info 28 /OUTPUT 1 "bank_sel_wr_A";
    .port_info 29 /OUTPUT 1 "bank_sel_wr_B";
    .port_info 30 /OUTPUT 1 "bank_sel_rd_A";
    .port_info 31 /OUTPUT 1 "bank_sel_rd_B";
    .port_info 32 /OUTPUT 32 "Sa_bits";
    .port_info 33 /OUTPUT 32 "Sw_bits";
    .port_info 34 /OUTPUT 32 "uart_len_max";
    .port_info 35 /OUTPUT 1 "uart_crc_en";
P_0x60ba41cbcb80 .param/l "ADDR_W" 0 6 10, +C4<00000000000000000000000000001000>;
P_0x60ba41cbcbc0 .param/l "BUFF" 1 6 59, C4<00101000>;
P_0x60ba41cbcc00 .param/l "CTRL" 1 6 49, C4<00000000>;
P_0x60ba41cbcc40 .param/l "DIMS_K" 1 6 52, C4<00001100>;
P_0x60ba41cbcc80 .param/l "DIMS_M" 1 6 50, C4<00000100>;
P_0x60ba41cbccc0 .param/l "DIMS_N" 1 6 51, C4<00001000>;
P_0x60ba41cbcd00 .param/l "INDEX_k" 1 6 58, C4<00100100>;
P_0x60ba41cbcd40 .param/l "INDEX_m" 1 6 56, C4<00011100>;
P_0x60ba41cbcd80 .param/l "INDEX_n" 1 6 57, C4<00100000>;
P_0x60ba41cbcdc0 .param/l "PERF_ACTIVE" 1 6 67, C4<01000100>;
P_0x60ba41cbce00 .param/l "PERF_IDLE" 1 6 68, C4<01001000>;
P_0x60ba41cbce40 .param/l "PERF_TOTAL" 1 6 66, C4<01000000>;
P_0x60ba41cbce80 .param/l "SCALE_Sa" 1 6 60, C4<00101100>;
P_0x60ba41cbcec0 .param/l "SCALE_Sw" 1 6 61, C4<00110000>;
P_0x60ba41cbcf00 .param/l "STATUS" 1 6 64, C4<00111100>;
P_0x60ba41cbcf40 .param/l "TILES_Tk" 1 6 55, C4<00011000>;
P_0x60ba41cbcf80 .param/l "TILES_Tm" 1 6 53, C4<00010000>;
P_0x60ba41cbcfc0 .param/l "TILES_Tn" 1 6 54, C4<00010100>;
P_0x60ba41cbd000 .param/l "UART_crc_en" 1 6 63, C4<00111000>;
P_0x60ba41cbd040 .param/l "UART_len_max" 1 6 62, C4<00110100>;
L_0x60ba41cf6e40 .functor AND 1, L_0x60ba41cf6240, L_0x60ba41cf81f0, C4<1>, C4<1>;
L_0x60ba41cf83d0 .functor AND 1, L_0x60ba41cf6e40, L_0x60ba41cf8330, C4<1>, C4<1>;
L_0x60ba41cf8580 .functor AND 1, L_0x60ba41cf6240, L_0x60ba41cf84e0, C4<1>, C4<1>;
L_0x60ba41cf8720 .functor AND 1, L_0x60ba41cf8580, L_0x60ba41cf85f0, C4<1>, C4<1>;
L_0x60ba41d089f0 .functor OR 1, L_0x60ba41d08820, L_0x60ba41d088c0, C4<0>, C4<0>;
L_0x60ba41d08bf0 .functor OR 1, L_0x60ba41d089f0, L_0x60ba41d08b00, C4<0>, C4<0>;
L_0x60ba41d08e30 .functor AND 1, L_0x60ba41cf83d0, L_0x60ba41d08d40, C4<1>, C4<1>;
L_0x60ba41d08fe0 .functor AND 1, L_0x60ba41d08e30, L_0x60ba41d08ef0, C4<1>, C4<1>;
L_0x60ba41d09140 .functor BUFZ 1, L_0x60ba41cf8720, C4<0>, C4<0>, C4<0>;
L_0x60ba41d09250 .functor BUFZ 1, RS_0x7a112edf4048, C4<0>, C4<0>, C4<0>;
L_0x60ba41d09320 .functor BUFZ 1, RS_0x7a112edf4918, C4<0>, C4<0>, C4<0>;
L_0x60ba41d09390 .functor BUFZ 1, v0x60ba41a855f0_0, C4<0>, C4<0>, C4<0>;
L_0x60ba41d096c0 .functor BUFZ 32, v0x60ba41cbb8c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60ba41d09860 .functor BUFZ 32, v0x60ba41cbb9a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60ba41d09970 .functor BUFZ 32, v0x60ba41cbb7e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60ba41d09b20 .functor BUFZ 32, v0x60ba41a85790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60ba41d09be0 .functor BUFZ 32, v0x60ba41a85870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60ba41d09d50 .functor BUFZ 32, v0x60ba41a856b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60ba41d09e10 .functor BUFZ 1, v0x60ba41a85490_0, C4<0>, C4<0>, C4<0>;
L_0x60ba41d09f40 .functor BUFZ 1, v0x60ba41a85530_0, C4<0>, C4<0>, C4<0>;
L_0x60ba41d09fb0 .functor BUFZ 32, v0x60ba41cbb620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60ba41d0a140 .functor BUFZ 32, v0x60ba41cbb700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60ba41d0a200 .functor BUFZ 32, v0x60ba41cbd130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60ba41d0a3a0 .functor BUFZ 1, v0x60ba41cbd090_0, C4<0>, C4<0>, C4<0>;
v0x60ba41b9ded0_0 .net "K", 31 0, v0x60ba41ad0450_0;  alias, 1 drivers
v0x60ba41b9dfd0_0 .net "M", 31 0, v0x60ba41ad0530_0;  alias, 1 drivers
v0x60ba41b9e0b0_0 .net "N", 31 0, v0x60ba41cbb560_0;  alias, 1 drivers
v0x60ba41b9e170_0 .net "Sa_bits", 31 0, L_0x60ba41d09fb0;  alias, 1 drivers
v0x60ba41b9e250_0 .net "Sw_bits", 31 0, L_0x60ba41d0a140;  alias, 1 drivers
v0x60ba41b60a10_0 .net "Tk", 31 0, L_0x60ba41d09970;  alias, 1 drivers
v0x60ba41b60ad0_0 .net "Tm", 31 0, L_0x60ba41d096c0;  alias, 1 drivers
v0x60ba41b60bb0_0 .net "Tn", 31 0, L_0x60ba41d09860;  alias, 1 drivers
L_0x7a112edab408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41b60c90_0 .net/2u *"_ivl_0", 7 0, L_0x7a112edab408;  1 drivers
L_0x7a112edab450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41b60d70_0 .net/2u *"_ivl_10", 7 0, L_0x7a112edab450;  1 drivers
v0x60ba41b58bd0_0 .net *"_ivl_12", 0 0, L_0x60ba41cf84e0;  1 drivers
v0x60ba41b58c90_0 .net *"_ivl_15", 0 0, L_0x60ba41cf8580;  1 drivers
v0x60ba41b58d50_0 .net *"_ivl_17", 0 0, L_0x60ba41cf85f0;  1 drivers
v0x60ba41b58e30_0 .net *"_ivl_2", 0 0, L_0x60ba41cf81f0;  1 drivers
L_0x7a112edab498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41b58ef0_0 .net/2u *"_ivl_20", 31 0, L_0x7a112edab498;  1 drivers
v0x60ba41bbb330_0 .net *"_ivl_22", 0 0, L_0x60ba41d08820;  1 drivers
L_0x7a112edab4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41bbb3f0_0 .net/2u *"_ivl_24", 31 0, L_0x7a112edab4e0;  1 drivers
v0x60ba41bbb4d0_0 .net *"_ivl_26", 0 0, L_0x60ba41d088c0;  1 drivers
v0x60ba41bbb590_0 .net *"_ivl_29", 0 0, L_0x60ba41d089f0;  1 drivers
L_0x7a112edab528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ba41bbb650_0 .net/2u *"_ivl_30", 31 0, L_0x7a112edab528;  1 drivers
v0x60ba41b68110_0 .net *"_ivl_32", 0 0, L_0x60ba41d08b00;  1 drivers
v0x60ba41b681d0_0 .net *"_ivl_37", 0 0, L_0x60ba41d08d40;  1 drivers
v0x60ba41b68290_0 .net *"_ivl_39", 0 0, L_0x60ba41d08e30;  1 drivers
v0x60ba41b68350_0 .net *"_ivl_41", 0 0, L_0x60ba41d08ef0;  1 drivers
v0x60ba41b68410_0 .net *"_ivl_5", 0 0, L_0x60ba41cf6e40;  1 drivers
v0x60ba41b684d0_0 .net *"_ivl_7", 0 0, L_0x60ba41cf8330;  1 drivers
v0x60ba41b4cf60_0 .net "abort_pulse", 0 0, L_0x60ba41d09140;  alias, 1 drivers
v0x60ba41b4d000_0 .net8 "bank_sel_rd_A", 0 0, RS_0x7a112edf4048;  alias, 2 drivers
v0x60ba41b4d0a0_0 .net8 "bank_sel_rd_B", 0 0, RS_0x7a112edf4918;  alias, 2 drivers
v0x60ba41b4d140_0 .net "bank_sel_wr_A", 0 0, L_0x60ba41d09e10;  alias, 1 drivers
v0x60ba41b4d1e0_0 .net "bank_sel_wr_B", 0 0, L_0x60ba41d09f40;  alias, 1 drivers
v0x60ba41b4d280_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41b4d320_0 .net8 "core_bank_sel_rd_A", 0 0, RS_0x7a112edf4048;  alias, 2 drivers
v0x60ba41b05860_0 .net8 "core_bank_sel_rd_B", 0 0, RS_0x7a112edf4918;  alias, 2 drivers
v0x60ba41b05900_0 .net "core_busy", 0 0, v0x60ba41cc2e00_0;  alias, 1 drivers
v0x60ba41b059a0_0 .net "core_done_tile_pulse", 0 0, v0x60ba41cc31a0_0;  alias, 1 drivers
v0x60ba41b21bd0_0 .net "csr_addr", 7 0, L_0x60ba41cf64d0;  alias, 1 drivers
v0x60ba41b21c90_0 .var "csr_rdata", 31 0;
v0x60ba41b21d70_0 .net "csr_ren", 0 0, L_0x60ba41cf63c0;  alias, 1 drivers
v0x60ba41b21e30_0 .net "csr_wdata", 31 0, v0x60ba41cf27e0_0;  alias, 1 drivers
v0x60ba41b21f10_0 .net "csr_wen", 0 0, L_0x60ba41cf6240;  alias, 1 drivers
v0x60ba41b43360_0 .net "dims_illegal", 0 0, L_0x60ba41d08bf0;  1 drivers
v0x60ba41b43420_0 .net "irq_en", 0 0, L_0x60ba41d09390;  alias, 1 drivers
v0x60ba41b434e0_0 .net "k_idx", 31 0, L_0x60ba41d09d50;  alias, 1 drivers
v0x60ba41b435c0_0 .net "m_idx", 31 0, L_0x60ba41d09b20;  alias, 1 drivers
v0x60ba41b436a0_0 .net "n_idx", 31 0, L_0x60ba41d09be0;  alias, 1 drivers
v0x60ba41ad01b0_0 .net "perf_active_cycles", 31 0, v0x60ba41cbe4d0_0;  alias, 1 drivers
v0x60ba41ad0290_0 .net "perf_idle_cycles", 31 0, v0x60ba41cbe950_0;  alias, 1 drivers
v0x60ba41ad0370_0 .net "perf_total_cycles", 31 0, v0x60ba41cbeef0_0;  alias, 1 drivers
v0x60ba41ad0450_0 .var "r_K", 31 0;
v0x60ba41ad0530_0 .var "r_M", 31 0;
v0x60ba41cbb560_0 .var "r_N", 31 0;
v0x60ba41cbb620_0 .var "r_Sa_bits", 31 0;
v0x60ba41cbb700_0 .var "r_Sw_bits", 31 0;
v0x60ba41cbb7e0_0 .var "r_Tk", 31 0;
v0x60ba41cbb8c0_0 .var "r_Tm", 31 0;
v0x60ba41cbb9a0_0 .var "r_Tn", 31 0;
v0x60ba41a85490_0 .var "r_bank_sel_wr_A", 0 0;
v0x60ba41a85530_0 .var "r_bank_sel_wr_B", 0 0;
v0x60ba41a855f0_0 .var "r_irq_en", 0 0;
v0x60ba41a856b0_0 .var "r_k_idx", 31 0;
v0x60ba41a85790_0 .var "r_m_idx", 31 0;
v0x60ba41a85870_0 .var "r_n_idx", 31 0;
v0x60ba41cbd090_0 .var "r_uart_crc_en", 0 0;
v0x60ba41cbd130_0 .var "r_uart_len_max", 31 0;
v0x60ba41cbd5e0_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41cbd680_0 .net "rx_crc_error", 0 0, v0x60ba41cd5db0_0;  alias, 1 drivers
v0x60ba41cbd720_0 .net "rx_illegal_cmd", 0 0, v0x60ba41cd5d10_0;  alias, 1 drivers
v0x60ba41cbd7c0_0 .var "st_done_tile", 0 0;
v0x60ba41cbd860_0 .var "st_err_crc", 0 0;
v0x60ba41cbd900_0 .var "st_err_illegal", 0 0;
v0x60ba41cbd9a0_0 .net "start_pulse", 0 0, L_0x60ba41d08fe0;  alias, 1 drivers
v0x60ba41cbda40_0 .net "uart_crc_en", 0 0, L_0x60ba41d0a3a0;  alias, 1 drivers
v0x60ba41cbdae0_0 .net "uart_len_max", 31 0, L_0x60ba41d0a200;  alias, 1 drivers
v0x60ba41cbdb80_0 .net "w_abort", 0 0, L_0x60ba41cf8720;  1 drivers
v0x60ba41cbdc20_0 .net "w_start", 0 0, L_0x60ba41cf83d0;  1 drivers
E_0x60ba41c6e400/0 .event anyedge, v0x60ba41b21bd0_0, v0x60ba41a855f0_0, v0x60ba41ad0530_0, v0x60ba41cbb560_0;
E_0x60ba41c6e400/1 .event anyedge, v0x60ba41ad0450_0, v0x60ba41cbb8c0_0, v0x60ba41cbb9a0_0, v0x60ba41cbb7e0_0;
E_0x60ba41c6e400/2 .event anyedge, v0x60ba41a85790_0, v0x60ba41a85870_0, v0x60ba41a856b0_0, v0x60ba41b4d0a0_0;
E_0x60ba41c6e400/3 .event anyedge, v0x60ba41c35370_0, v0x60ba41a85530_0, v0x60ba41a85490_0, v0x60ba41cbb620_0;
E_0x60ba41c6e400/4 .event anyedge, v0x60ba41cbb700_0, v0x60ba41cbd130_0, v0x60ba41cbd090_0, v0x60ba41cbd900_0;
E_0x60ba41c6e400/5 .event anyedge, v0x60ba41cbd860_0, v0x60ba41cbd7c0_0, v0x60ba41b05900_0, v0x60ba41ad0370_0;
E_0x60ba41c6e400/6 .event anyedge, v0x60ba41ad01b0_0, v0x60ba41ad0290_0;
E_0x60ba41c6e400 .event/or E_0x60ba41c6e400/0, E_0x60ba41c6e400/1, E_0x60ba41c6e400/2, E_0x60ba41c6e400/3, E_0x60ba41c6e400/4, E_0x60ba41c6e400/5, E_0x60ba41c6e400/6;
L_0x60ba41cf81f0 .cmp/eq 8, L_0x60ba41cf64d0, L_0x7a112edab408;
L_0x60ba41cf8330 .part v0x60ba41cf27e0_0, 0, 1;
L_0x60ba41cf84e0 .cmp/eq 8, L_0x60ba41cf64d0, L_0x7a112edab450;
L_0x60ba41cf85f0 .part v0x60ba41cf27e0_0, 1, 1;
L_0x60ba41d08820 .cmp/eq 32, v0x60ba41cbb8c0_0, L_0x7a112edab498;
L_0x60ba41d088c0 .cmp/eq 32, v0x60ba41cbb9a0_0, L_0x7a112edab4e0;
L_0x60ba41d08b00 .cmp/eq 32, v0x60ba41cbb7e0_0, L_0x7a112edab528;
L_0x60ba41d08d40 .reduce/nor v0x60ba41cc2e00_0;
L_0x60ba41d08ef0 .reduce/nor L_0x60ba41d08bf0;
S_0x60ba41c18740 .scope module, "perf_inst" "perf" 4 363, 7 22 0, S_0x60ba41c1f150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_pulse";
    .port_info 3 /INPUT 1 "done_pulse";
    .port_info 4 /INPUT 1 "busy_signal";
    .port_info 5 /OUTPUT 32 "total_cycles_count";
    .port_info 6 /OUTPUT 32 "active_cycles_count";
    .port_info 7 /OUTPUT 32 "idle_cycles_count";
    .port_info 8 /OUTPUT 1 "measurement_done";
P_0x60ba41cbe050 .param/l "COUNTER_WIDTH" 0 7 23, +C4<00000000000000000000000000100000>;
P_0x60ba41cbe090 .param/l "S_IDLE" 1 7 42, C4<0>;
P_0x60ba41cbe0d0 .param/l "S_MEASURING" 1 7 43, C4<1>;
v0x60ba41cbe3d0_0 .var "active_counter", 31 0;
v0x60ba41cbe4d0_0 .var "active_cycles_count", 31 0;
v0x60ba41cbe5c0_0 .net "busy_signal", 0 0, L_0x60ba41c67fa0;  alias, 1 drivers
v0x60ba41cbe690_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41cbe780_0 .net "done_pulse", 0 0, L_0x60ba41c691c0;  alias, 1 drivers
v0x60ba41cbe870_0 .var "idle_counter", 31 0;
v0x60ba41cbe950_0 .var "idle_cycles_count", 31 0;
v0x60ba41cbea10_0 .var "measurement_done", 0 0;
v0x60ba41cbeab0_0 .var "prev_state", 0 0;
v0x60ba41cbeb70_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41cbec10_0 .net "start_pulse", 0 0, L_0x60ba41d08fe0;  alias, 1 drivers
v0x60ba41cbecb0_0 .var "state_next", 0 0;
v0x60ba41cbed50_0 .var "state_reg", 0 0;
v0x60ba41cbee10_0 .var "total_counter", 31 0;
v0x60ba41cbeef0_0 .var "total_cycles_count", 31 0;
E_0x60ba41c3af00 .event anyedge, v0x60ba41cbed50_0, v0x60ba41cbd9a0_0, v0x60ba41cbe780_0;
S_0x60ba41c1ffb0 .scope module, "scheduler_inst" "scheduler" 4 419, 8 21 0, S_0x60ba41c1f150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "abort";
    .port_info 4 /INPUT 10 "M";
    .port_info 5 /INPUT 10 "N";
    .port_info 6 /INPUT 12 "K";
    .port_info 7 /INPUT 6 "Tm";
    .port_info 8 /INPUT 6 "Tn";
    .port_info 9 /INPUT 6 "Tk";
    .port_info 10 /INPUT 10 "MT_csr";
    .port_info 11 /INPUT 10 "NT_csr";
    .port_info 12 /INPUT 12 "KT_csr";
    .port_info 13 /INPUT 1 "valid_A_ping";
    .port_info 14 /INPUT 1 "valid_A_pong";
    .port_info 15 /INPUT 1 "valid_B_ping";
    .port_info 16 /INPUT 1 "valid_B_pong";
    .port_info 17 /OUTPUT 1 "rd_en";
    .port_info 18 /OUTPUT 6 "k_idx";
    .port_info 19 /OUTPUT 1 "bank_sel_rd_A";
    .port_info 20 /OUTPUT 1 "bank_sel_rd_B";
    .port_info 21 /OUTPUT 1 "clr";
    .port_info 22 /OUTPUT 1 "en";
    .port_info 23 /OUTPUT 1 "load_weight";
    .port_info 24 /OUTPUT 64 "en_mask_row";
    .port_info 25 /OUTPUT 64 "en_mask_col";
    .port_info 26 /OUTPUT 1 "busy";
    .port_info 27 /OUTPUT 1 "done_tile";
    .port_info 28 /OUTPUT 10 "m_tile";
    .port_info 29 /OUTPUT 10 "n_tile";
    .port_info 30 /OUTPUT 12 "k_tile";
    .port_info 31 /OUTPUT 32 "cycles_tile";
    .port_info 32 /OUTPUT 32 "stall_cycles";
P_0x60ba41cbf100 .param/l "K_W" 0 8 25, +C4<00000000000000000000000000001100>;
P_0x60ba41cbf140 .param/l "MAX_TM" 0 8 39, +C4<00000000000000000000000001000000>;
P_0x60ba41cbf180 .param/l "MAX_TN" 0 8 40, +C4<00000000000000000000000001000000>;
P_0x60ba41cbf1c0 .param/l "M_W" 0 8 23, +C4<00000000000000000000000000001010>;
P_0x60ba41cbf200 .param/l "N_W" 0 8 24, +C4<00000000000000000000000000001010>;
P_0x60ba41cbf240 .param/l "PREPRIME" 0 8 33, +C4<00000000000000000000000000000000>;
P_0x60ba41cbf280 .param/l "S_DONE" 1 8 99, C4<110>;
P_0x60ba41cbf2c0 .param/l "S_IDLE" 1 8 93, C4<000>;
P_0x60ba41cbf300 .param/l "S_LOAD_WEIGHT" 1 8 96, C4<011>;
P_0x60ba41cbf340 .param/l "S_PREP_TILE" 1 8 94, C4<001>;
P_0x60ba41cbf380 .param/l "S_STREAM_K" 1 8 97, C4<100>;
P_0x60ba41cbf3c0 .param/l "S_TILE_DONE" 1 8 98, C4<101>;
P_0x60ba41cbf400 .param/l "S_WAIT_READY" 1 8 95, C4<010>;
P_0x60ba41cbf440 .param/l "TK_W" 0 8 28, +C4<00000000000000000000000000000110>;
P_0x60ba41cbf480 .param/l "TM_W" 0 8 26, +C4<00000000000000000000000000000110>;
P_0x60ba41cbf4c0 .param/l "TN_W" 0 8 27, +C4<00000000000000000000000000000110>;
P_0x60ba41cbf500 .param/l "USE_CSR_COUNTS" 0 8 36, +C4<00000000000000000000000000000001>;
L_0x60ba41d0f800 .functor BUFZ 32, v0x60ba41cc30c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60ba41d0f8c0 .functor BUFZ 32, v0x60ba41cc4130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60ba41d0f980 .functor BUFZ 10, v0x60ba41cc3b80_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x60ba41d0fa40 .functor BUFZ 10, v0x60ba41cc3e20_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x60ba41d0fb00 .functor BUFZ 12, v0x60ba41cc3820_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x60ba41cc1c20_0 .var "A_ready", 0 0;
v0x60ba41cc1d00_0 .var "B_ready", 0 0;
v0x60ba41cc1dc0_0 .net "K", 11 0, L_0x60ba41d10070;  1 drivers
v0x60ba41cc1eb0_0 .var "KT", 11 0;
v0x60ba41cc1f90_0 .net "KT_csr", 11 0, L_0x60ba41d14760;  1 drivers
v0x60ba41cc20c0_0 .net "M", 9 0, L_0x60ba41d0fe50;  1 drivers
v0x60ba41cc21a0_0 .var "MT", 9 0;
v0x60ba41cc2280_0 .net "MT_csr", 9 0, L_0x60ba41d11610;  1 drivers
v0x60ba41cc2360_0 .net "N", 9 0, L_0x60ba41d0fef0;  1 drivers
v0x60ba41cc2440_0 .var "NT", 9 0;
v0x60ba41cc2520_0 .net "NT_csr", 9 0, L_0x60ba41d12c90;  1 drivers
v0x60ba41cc2600_0 .net "Tk", 5 0, L_0x60ba41d10340;  1 drivers
v0x60ba41cc26e0_0 .var "Tk_eff", 5 0;
v0x60ba41cc27c0_0 .net "Tm", 5 0, L_0x60ba41d10110;  1 drivers
v0x60ba41cc28a0_0 .var "Tm_eff", 5 0;
v0x60ba41cc2980_0 .net "Tn", 5 0, L_0x60ba41d102a0;  1 drivers
v0x60ba41cc2a60_0 .var "Tn_eff", 5 0;
v0x60ba41cc2b40_0 .net "abort", 0 0, L_0x60ba41d0fcc0;  1 drivers
v0x60ba41cc2c00_0 .var "bank_sel_k", 0 0;
v0x60ba41cc2cc0_0 .var "bank_sel_rd_A", 0 0;
v0x60ba41cc2d60_0 .var "bank_sel_rd_B", 0 0;
v0x60ba41cc2e00_0 .var "busy", 0 0;
v0x60ba41cc2ea0_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41cc2f40_0 .var "clr", 0 0;
v0x60ba41cc2fe0_0 .net "cycles_tile", 31 0, L_0x60ba41d0f800;  alias, 1 drivers
v0x60ba41cc30c0_0 .var "cycles_tile_r", 31 0;
v0x60ba41cc31a0_0 .var "done_tile", 0 0;
v0x60ba41cc3240_0 .var "en", 0 0;
v0x60ba41cc32e0_0 .var "en_mask_col", 63 0;
v0x60ba41cc33c0_0 .var "en_mask_row", 63 0;
v0x60ba41cc34a0_0 .var "k_ctr", 5 0;
v0x60ba41cc3580_0 .var "k_idx", 5 0;
v0x60ba41cc3660_0 .var "k_off", 18 0;
v0x60ba41cc3740_0 .net "k_tile", 11 0, L_0x60ba41d0fb00;  alias, 1 drivers
v0x60ba41cc3820_0 .var "k_tile_r", 11 0;
v0x60ba41cc3900_0 .var "load_weight", 0 0;
v0x60ba41cc39c0_0 .var "m_off", 16 0;
v0x60ba41cc3aa0_0 .net "m_tile", 9 0, L_0x60ba41d0f980;  alias, 1 drivers
v0x60ba41cc3b80_0 .var "m_tile_r", 9 0;
v0x60ba41cc3c60_0 .var "n_off", 16 0;
v0x60ba41cc3d40_0 .net "n_tile", 9 0, L_0x60ba41d0fa40;  alias, 1 drivers
v0x60ba41cc3e20_0 .var "n_tile_r", 9 0;
v0x60ba41cc3f00_0 .var "rd_en", 0 0;
v0x60ba41cc3fd0_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41cc4070_0 .net "stall_cycles", 31 0, L_0x60ba41d0f8c0;  alias, 1 drivers
v0x60ba41cc4130_0 .var "stall_cycles_r", 31 0;
v0x60ba41cc4210_0 .net "start", 0 0, L_0x60ba41d0fbc0;  1 drivers
v0x60ba41cc42d0_0 .var "start_latched", 0 0;
v0x60ba41cc4390_0 .var "state", 2 0;
v0x60ba41cc4470_0 .var "state_n", 2 0;
L_0x7a112edaba80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60ba41cc4550_0 .net "valid_A_ping", 0 0, L_0x7a112edaba80;  1 drivers
L_0x7a112edabac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60ba41cc4610_0 .net "valid_A_pong", 0 0, L_0x7a112edabac8;  1 drivers
L_0x7a112edabb10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60ba41cc46d0_0 .net "valid_B_ping", 0 0, L_0x7a112edabb10;  1 drivers
L_0x7a112edabb58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60ba41cc4790_0 .net "valid_B_pong", 0 0, L_0x7a112edabb58;  1 drivers
E_0x60ba41c44430/0 .event anyedge, v0x60ba41cc4390_0, v0x60ba41cc34a0_0, v0x60ba41cc42d0_0, v0x60ba41cc1c20_0;
E_0x60ba41c44430/1 .event anyedge, v0x60ba41cc1d00_0, v0x60ba41cc26e0_0, v0x60ba41cc3820_0, v0x60ba41cc1eb0_0;
E_0x60ba41c44430/2 .event anyedge, v0x60ba41cc3e20_0, v0x60ba41cc2440_0, v0x60ba41cc3b80_0, v0x60ba41cc21a0_0;
E_0x60ba41c44430/3 .event anyedge, v0x60ba41cc4210_0, v0x60ba41cc2b40_0;
E_0x60ba41c44430 .event/or E_0x60ba41c44430/0, E_0x60ba41c44430/1, E_0x60ba41c44430/2, E_0x60ba41c44430/3;
E_0x60ba41c4cdc0/0 .event anyedge, v0x60ba41cc20c0_0, v0x60ba41cc27c0_0, v0x60ba41cc2360_0, v0x60ba41cc2980_0;
E_0x60ba41c4cdc0/1 .event anyedge, v0x60ba41cc1dc0_0, v0x60ba41cc2600_0, v0x60ba41cc2280_0, v0x60ba41cc0c20_0;
E_0x60ba41c4cdc0/2 .event anyedge, v0x60ba41cc2520_0, v0x60ba41cc0d00_0, v0x60ba41cc1f90_0, v0x60ba41cc0b40_0;
E_0x60ba41c4cdc0 .event/or E_0x60ba41c4cdc0/0, E_0x60ba41c4cdc0/1, E_0x60ba41c4cdc0/2;
E_0x60ba41c4d810/0 .event anyedge, v0x60ba41cc3820_0, v0x60ba41cc2c00_0, v0x60ba41cc4610_0, v0x60ba41cc4550_0;
E_0x60ba41c4d810/1 .event anyedge, v0x60ba41cc4790_0, v0x60ba41cc46d0_0;
E_0x60ba41c4d810 .event/or E_0x60ba41c4d810/0, E_0x60ba41c4d810/1;
E_0x60ba41c56c50 .event anyedge, v0x60ba41cc28a0_0, v0x60ba41cc2a60_0;
E_0x60ba41cc02b0/0 .event anyedge, v0x60ba41cc3b80_0, v0x60ba41cc27c0_0, v0x60ba41cc3e20_0, v0x60ba41cc2980_0;
E_0x60ba41cc02b0/1 .event anyedge, v0x60ba41cc3820_0, v0x60ba41cc2600_0, v0x60ba41cc20c0_0, v0x60ba41cc39c0_0;
E_0x60ba41cc02b0/2 .event anyedge, v0x60ba41cc2360_0, v0x60ba41cc3c60_0, v0x60ba41cc1dc0_0, v0x60ba41cc3660_0;
E_0x60ba41cc02b0/3 .event anyedge, v0x60ba41cc0560_0, v0x60ba41cc0640_0, v0x60ba41cc0460_0;
E_0x60ba41cc02b0 .event/or E_0x60ba41cc02b0/0, E_0x60ba41cc02b0/1, E_0x60ba41cc02b0/2, E_0x60ba41cc02b0/3;
E_0x60ba41cc0370 .event anyedge, v0x60ba41cc2c00_0, v0x60ba41cc4390_0;
S_0x60ba41c20390 .scope begin, "$unm_blk_146" "$unm_blk_146" 8 179, 8 179 0, S_0x60ba41c1ffb0;
 .timescale -9 -12;
v0x60ba41cc0460_0 .var "k_rem", 11 0;
v0x60ba41cc0560_0 .var "m_rem", 9 0;
v0x60ba41cc0640_0 .var "n_rem", 9 0;
S_0x60ba41c1e7b0 .scope begin, "$unm_blk_147" "$unm_blk_147" 8 202, 8 202 0, S_0x60ba41c1ffb0;
 .timescale -9 -12;
v0x60ba41cc0770_0 .var/i "i", 31 0;
v0x60ba41cc0850_0 .var/i "j", 31 0;
S_0x60ba41cc0930 .scope begin, "$unm_blk_154" "$unm_blk_154" 8 235, 8 235 0, S_0x60ba41c1ffb0;
 .timescale -9 -12;
v0x60ba41cc0b40_0 .var "kt_calc", 11 0;
v0x60ba41cc0c20_0 .var "mt_calc", 9 0;
v0x60ba41cc0d00_0 .var "nt_calc", 9 0;
S_0x60ba41cc0df0 .scope function.vec4.s12, "ceil_div_K" "ceil_div_K" 8 170, 8 170 0, S_0x60ba41c1ffb0;
 .timescale -9 -12;
v0x60ba41cc0fd0_0 .var "a", 11 0;
v0x60ba41cc10d0_0 .var "b", 5 0;
; Variable ceil_div_K is vec4 return value of scope S_0x60ba41cc0df0
TD_tb_accel_tile.dut.scheduler_inst.ceil_div_K ;
    %load/vec4 v0x60ba41cc10d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x60ba41cc0fd0_0;
    %pad/u 32;
    %load/vec4 v0x60ba41cc10d0_0;
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %load/vec4 v0x60ba41cc10d0_0;
    %pad/u 32;
    %div;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/u 12;
    %ret/vec4 0, 0, 12;  Assign to ceil_div_K (store_vec4_to_lval)
    %end;
S_0x60ba41cc12a0 .scope function.vec4.s10, "ceil_div_M" "ceil_div_M" 8 154, 8 154 0, S_0x60ba41c1ffb0;
 .timescale -9 -12;
v0x60ba41cc14d0_0 .var "a", 9 0;
v0x60ba41cc15d0_0 .var "b", 5 0;
; Variable ceil_div_M is vec4 return value of scope S_0x60ba41cc12a0
TD_tb_accel_tile.dut.scheduler_inst.ceil_div_M ;
    %load/vec4 v0x60ba41cc15d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x60ba41cc14d0_0;
    %pad/u 32;
    %load/vec4 v0x60ba41cc15d0_0;
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %load/vec4 v0x60ba41cc15d0_0;
    %pad/u 32;
    %div;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %pad/u 10;
    %ret/vec4 0, 0, 10;  Assign to ceil_div_M (store_vec4_to_lval)
    %end;
S_0x60ba41cc1770 .scope function.vec4.s10, "ceil_div_N" "ceil_div_N" 8 162, 8 162 0, S_0x60ba41c1ffb0;
 .timescale -9 -12;
v0x60ba41cc1950_0 .var "a", 9 0;
v0x60ba41cc1a50_0 .var "b", 5 0;
; Variable ceil_div_N is vec4 return value of scope S_0x60ba41cc1770
TD_tb_accel_tile.dut.scheduler_inst.ceil_div_N ;
    %load/vec4 v0x60ba41cc1a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x60ba41cc1950_0;
    %pad/u 32;
    %load/vec4 v0x60ba41cc1a50_0;
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %load/vec4 v0x60ba41cc1a50_0;
    %pad/u 32;
    %div;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/u 10;
    %ret/vec4 0, 0, 10;  Assign to ceil_div_N (store_vec4_to_lval)
    %end;
S_0x60ba41cc4c70 .scope module, "systolic_inst" "systolic_array" 4 349, 9 36 0, S_0x60ba41c1f150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "a_in_flat";
    .port_info 6 /INPUT 16 "b_in_flat";
    .port_info 7 /OUTPUT 128 "c_out_flat";
P_0x60ba41b6d6d0 .param/l "N_COLS" 0 9 38, +C4<00000000000000000000000000000010>;
P_0x60ba41b6d710 .param/l "N_ROWS" 0 9 37, +C4<00000000000000000000000000000010>;
P_0x60ba41b6d750 .param/l "PIPE" 0 9 39, +C4<00000000000000000000000000000001>;
P_0x60ba41b6d790 .param/l "SAT" 0 9 40, +C4<00000000000000000000000000000000>;
L_0x60ba41d0f740 .functor BUFZ 128, v0x60ba41cd3e70_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60ba41cd3600 .array "a_fwd", 3 0;
v0x60ba41cd3600_0 .net/s v0x60ba41cd3600 0, 7 0, v0x60ba41cc7a10_0; 1 drivers
v0x60ba41cd3600_1 .net/s v0x60ba41cd3600 1, 7 0, L_0x60ba41d0be60; 1 drivers
v0x60ba41cd3600_2 .net/s v0x60ba41cd3600 2, 7 0, v0x60ba41cce800_0; 1 drivers
v0x60ba41cd3600_3 .net/s v0x60ba41cd3600 3, 7 0, L_0x60ba41d0e6b0; 1 drivers
v0x60ba41cd3780 .array "a_in", 1 0;
v0x60ba41cd3780_0 .net/s v0x60ba41cd3780 0, 7 0, L_0x60ba41d09a80; 1 drivers
v0x60ba41cd3780_1 .net/s v0x60ba41cd3780 1, 7 0, L_0x60ba41d0a4b0; 1 drivers
v0x60ba41cd3820_0 .net "a_in_flat", 15 0, L_0x60ba41d150b0;  alias, 1 drivers
v0x60ba41cd3910 .array "acc_mat", 3 0;
v0x60ba41cd3910_0 .net/s v0x60ba41cd3910 0, 31 0, v0x60ba41cc6dd0_0; 1 drivers
v0x60ba41cd3910_1 .net/s v0x60ba41cd3910 1, 31 0, v0x60ba41cca1a0_0; 1 drivers
v0x60ba41cd3910_2 .net/s v0x60ba41cd3910 2, 31 0, v0x60ba41ccd910_0; 1 drivers
v0x60ba41cd3910_3 .net/s v0x60ba41cd3910 3, 31 0, v0x60ba41cd0e00_0; 1 drivers
v0x60ba41cd3b40 .array "b_in", 1 0;
v0x60ba41cd3b40_0 .net/s v0x60ba41cd3b40 0, 7 0, L_0x60ba41d0a550; 1 drivers
v0x60ba41cd3b40_1 .net/s v0x60ba41cd3b40 1, 7 0, L_0x60ba41d0a640; 1 drivers
v0x60ba41cd3cb0_0 .net "b_in_flat", 15 0, L_0x60ba41d15420;  alias, 1 drivers
v0x60ba41cd3d90_0 .net "c_out_flat", 127 0, L_0x60ba41d0f740;  alias, 1 drivers
v0x60ba41cd3e70_0 .var "c_pack", 127 0;
v0x60ba41cd3f50_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41cd3ff0_0 .net "clr", 0 0, v0x60ba41cc2f40_0;  alias, 1 drivers
v0x60ba41cd4090_0 .net "en", 0 0, v0x60ba41cc3240_0;  alias, 1 drivers
v0x60ba41cd4130_0 .net "load_weight", 0 0, v0x60ba41cc3900_0;  alias, 1 drivers
v0x60ba41cd41d0_0 .var/i "pi", 31 0;
v0x60ba41cd42b0_0 .var/i "pj", 31 0;
v0x60ba41cd4390_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
E_0x60ba41cc5190 .event anyedge, v0x60ba41cc6dd0_0, v0x60ba41cca1a0_0, v0x60ba41ccd910_0, v0x60ba41cd0e00_0;
L_0x60ba41d09a80 .part L_0x60ba41d150b0, 0, 8;
L_0x60ba41d0a4b0 .part L_0x60ba41d150b0, 8, 8;
L_0x60ba41d0a550 .part L_0x60ba41d15420, 0, 8;
L_0x60ba41d0a640 .part L_0x60ba41d15420, 8, 8;
S_0x60ba41cc5220 .scope generate, "ROW[0]" "ROW[0]" 9 71, 9 71 0, S_0x60ba41cc4c70;
 .timescale -9 -12;
P_0x60ba41cc5440 .param/l "r" 1 9 71, +C4<00>;
S_0x60ba41cc5520 .scope generate, "COL[0]" "COL[0]" 9 72, 9 72 0, S_0x60ba41cc5220;
 .timescale -9 -12;
P_0x60ba41cc5720 .param/l "c" 1 9 72, +C4<00>;
L_0x60ba41d0a6e0 .functor BUFZ 8, L_0x60ba41d09a80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60ba41d0a7f0 .functor BUFZ 8, L_0x60ba41d0a550, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60ba41cc86f0_0 .net/s "a_src", 7 0, L_0x60ba41d0a6e0;  1 drivers
v0x60ba41cc8800_0 .net/s "b_src", 7 0, L_0x60ba41d0a7f0;  1 drivers
S_0x60ba41cc5800 .scope module, "u_pe" "pe" 9 80, 10 54 0, S_0x60ba41cc5520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "a_in";
    .port_info 3 /INPUT 8 "b_in";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "clr";
    .port_info 6 /INPUT 1 "load_weight";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 32 "acc";
P_0x60ba41cbf5a0 .param/l "PIPE" 0 10 54, +C4<00000000000000000000000000000001>;
P_0x60ba41cbf5e0 .param/l "SAT" 0 10 54, +C4<00000000000000000000000000000000>;
v0x60ba41cc7a10_0 .var/s "a_del", 7 0;
v0x60ba41cc7b10_0 .net/s "a_in", 7 0, L_0x60ba41d0a6e0;  alias, 1 drivers
v0x60ba41cc7bf0_0 .net/s "a_out", 7 0, v0x60ba41cc7a10_0;  alias, 1 drivers
v0x60ba41cc7ce0_0 .var/s "a_reg", 7 0;
v0x60ba41cc7dc0_0 .net/s "acc", 31 0, v0x60ba41cc6dd0_0;  alias, 1 drivers
v0x60ba41cc7e80_0 .net/s "b_in", 7 0, L_0x60ba41d0a7f0;  alias, 1 drivers
v0x60ba41cc7f40_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41cc7fe0_0 .net "clr", 0 0, v0x60ba41cc2f40_0;  alias, 1 drivers
v0x60ba41cc8080_0 .net "en", 0 0, v0x60ba41cc3240_0;  alias, 1 drivers
v0x60ba41cc81b0_0 .net "load_weight", 0 0, v0x60ba41cc3900_0;  alias, 1 drivers
v0x60ba41cc8250_0 .net/s "mac_a", 7 0, v0x60ba41cc7ce0_0;  1 drivers
v0x60ba41cc82f0_0 .net/s "mac_b", 7 0, v0x60ba41cc8530_0;  1 drivers
v0x60ba41cc83c0_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41cc8460_0 .net "sat_internal", 0 0, v0x60ba41cc76b0_0;  1 drivers
v0x60ba41cc8530_0 .var/s "weight_reg", 7 0;
S_0x60ba41cc5ca0 .scope module, "u_mac" "mac8" 10 108, 11 92 0, S_0x60ba41cc5800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "clr";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 32 "acc";
    .port_info 7 /OUTPUT 1 "sat_flag";
P_0x60ba41cc5ea0 .param/l "SAT" 0 11 92, +C4<00000000000000000000000000000000>;
L_0x60ba41d0af50 .functor NOT 1, L_0x60ba41d0b010, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0b230 .functor NOT 1, L_0x60ba41d0b190, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0b2f0 .functor AND 1, L_0x60ba41d0af50, L_0x60ba41d0b230, C4<1>, C4<1>;
L_0x60ba41d0b540 .functor AND 1, L_0x60ba41d0b2f0, L_0x60ba41d0b400, C4<1>, C4<1>;
L_0x60ba41d0b7f0 .functor AND 1, L_0x60ba41d0b650, L_0x60ba41d0b6f0, C4<1>, C4<1>;
L_0x60ba41d0b900 .functor NOT 1, L_0x60ba41d0b860, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0ba00 .functor AND 1, L_0x60ba41d0b7f0, L_0x60ba41d0b900, C4<1>, C4<1>;
v0x60ba41cc6110_0 .net/s *"_ivl_0", 15 0, L_0x60ba41d0ab40;  1 drivers
v0x60ba41cc6210_0 .net *"_ivl_11", 0 0, L_0x60ba41d0b010;  1 drivers
v0x60ba41cc62f0_0 .net *"_ivl_12", 0 0, L_0x60ba41d0af50;  1 drivers
v0x60ba41cc63e0_0 .net *"_ivl_15", 0 0, L_0x60ba41d0b190;  1 drivers
v0x60ba41cc64c0_0 .net *"_ivl_16", 0 0, L_0x60ba41d0b230;  1 drivers
v0x60ba41cc65f0_0 .net *"_ivl_18", 0 0, L_0x60ba41d0b2f0;  1 drivers
v0x60ba41cc66d0_0 .net/s *"_ivl_2", 15 0, L_0x60ba41d0abe0;  1 drivers
v0x60ba41cc67b0_0 .net *"_ivl_21", 0 0, L_0x60ba41d0b400;  1 drivers
v0x60ba41cc6890_0 .net *"_ivl_25", 0 0, L_0x60ba41d0b650;  1 drivers
v0x60ba41cc6970_0 .net *"_ivl_27", 0 0, L_0x60ba41d0b6f0;  1 drivers
v0x60ba41cc6a50_0 .net *"_ivl_28", 0 0, L_0x60ba41d0b7f0;  1 drivers
v0x60ba41cc6b30_0 .net *"_ivl_31", 0 0, L_0x60ba41d0b860;  1 drivers
v0x60ba41cc6c10_0 .net *"_ivl_32", 0 0, L_0x60ba41d0b900;  1 drivers
v0x60ba41cc6cf0_0 .net/s "a", 7 0, v0x60ba41cc7ce0_0;  alias, 1 drivers
v0x60ba41cc6dd0_0 .var/s "acc", 31 0;
v0x60ba41cc6eb0_0 .var/s "acc_r", 31 0;
v0x60ba41cc6f90_0 .net/s "b", 7 0, v0x60ba41cc8530_0;  alias, 1 drivers
v0x60ba41cc7070_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41cc7110_0 .net "clr", 0 0, v0x60ba41cc2f40_0;  alias, 1 drivers
v0x60ba41cc71b0_0 .net "en", 0 0, v0x60ba41cc3240_0;  alias, 1 drivers
v0x60ba41cc7280_0 .net "neg_oflow", 0 0, L_0x60ba41d0ba00;  1 drivers
v0x60ba41cc7320_0 .net "pos_oflow", 0 0, L_0x60ba41d0b540;  1 drivers
v0x60ba41cc73c0_0 .net/s "prod16", 15 0, L_0x60ba41d0ac80;  1 drivers
v0x60ba41cc74a0_0 .net/s "prod32", 31 0, L_0x60ba41d0adc0;  1 drivers
v0x60ba41cc7580_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41cc76b0_0 .var "sat_flag", 0 0;
v0x60ba41cc7770_0 .var "sat_r", 0 0;
v0x60ba41cc7830_0 .net/s "sum", 31 0, L_0x60ba41d0aeb0;  1 drivers
E_0x60ba41cc6090 .event anyedge, v0x60ba41cc6eb0_0, v0x60ba41cc7770_0;
L_0x60ba41d0ab40 .extend/s 16, v0x60ba41cc7ce0_0;
L_0x60ba41d0abe0 .extend/s 16, v0x60ba41cc8530_0;
L_0x60ba41d0ac80 .arith/mult 16, L_0x60ba41d0ab40, L_0x60ba41d0abe0;
L_0x60ba41d0adc0 .extend/s 32, L_0x60ba41d0ac80;
L_0x60ba41d0aeb0 .arith/sum 32, v0x60ba41cc6eb0_0, L_0x60ba41d0adc0;
L_0x60ba41d0b010 .part v0x60ba41cc6eb0_0, 31, 1;
L_0x60ba41d0b190 .part L_0x60ba41d0adc0, 31, 1;
L_0x60ba41d0b400 .part L_0x60ba41d0aeb0, 31, 1;
L_0x60ba41d0b650 .part v0x60ba41cc6eb0_0, 31, 1;
L_0x60ba41d0b6f0 .part L_0x60ba41d0adc0, 31, 1;
L_0x60ba41d0b860 .part L_0x60ba41d0aeb0, 31, 1;
S_0x60ba41cc88d0 .scope generate, "COL[1]" "COL[1]" 9 72, 9 72 0, S_0x60ba41cc5220;
 .timescale -9 -12;
P_0x60ba41cc8a80 .param/l "c" 1 9 72, +C4<01>;
L_0x60ba41d0bb10 .functor BUFZ 8, v0x60ba41cc7a10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60ba41d0bbd0 .functor BUFZ 8, L_0x60ba41d0a640, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60ba41ccbbd0_0 .net/s "a_src", 7 0, L_0x60ba41d0bb10;  1 drivers
v0x60ba41ccbce0_0 .net/s "b_src", 7 0, L_0x60ba41d0bbd0;  1 drivers
S_0x60ba41cc8b40 .scope module, "u_pe" "pe" 9 80, 10 54 0, S_0x60ba41cc88d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "a_in";
    .port_info 3 /INPUT 8 "b_in";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "clr";
    .port_info 6 /INPUT 1 "load_weight";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 32 "acc";
P_0x60ba41cc8d20 .param/l "PIPE" 0 10 54, +C4<00000000000000000000000000000001>;
P_0x60ba41cc8d60 .param/l "SAT" 0 10 54, +C4<00000000000000000000000000000000>;
L_0x60ba41d0be60 .functor BUFZ 8, v0x60ba41ccae70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60ba41ccae70_0 .var/s "a_del", 7 0;
v0x60ba41ccaf70_0 .net/s "a_in", 7 0, L_0x60ba41d0bb10;  alias, 1 drivers
v0x60ba41ccb050_0 .net/s "a_out", 7 0, L_0x60ba41d0be60;  alias, 1 drivers
v0x60ba41ccb110_0 .var/s "a_reg", 7 0;
v0x60ba41ccb1f0_0 .net/s "acc", 31 0, v0x60ba41cca1a0_0;  alias, 1 drivers
v0x60ba41ccb2b0_0 .net/s "b_in", 7 0, L_0x60ba41d0bbd0;  alias, 1 drivers
v0x60ba41ccb370_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41ccb410_0 .net "clr", 0 0, v0x60ba41cc2f40_0;  alias, 1 drivers
v0x60ba41ccb4b0_0 .net "en", 0 0, v0x60ba41cc3240_0;  alias, 1 drivers
v0x60ba41ccb670_0 .net "load_weight", 0 0, v0x60ba41cc3900_0;  alias, 1 drivers
v0x60ba41ccb710_0 .net/s "mac_a", 7 0, v0x60ba41ccb110_0;  1 drivers
v0x60ba41ccb7d0_0 .net/s "mac_b", 7 0, v0x60ba41ccba10_0;  1 drivers
v0x60ba41ccb8a0_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41ccb940_0 .net "sat_internal", 0 0, v0x60ba41ccab10_0;  1 drivers
v0x60ba41ccba10_0 .var/s "weight_reg", 7 0;
S_0x60ba41cc9070 .scope module, "u_mac" "mac8" 10 108, 11 92 0, S_0x60ba41cc8b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "clr";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 32 "acc";
    .port_info 7 /OUTPUT 1 "sat_flag";
P_0x60ba41cc9270 .param/l "SAT" 0 11 92, +C4<00000000000000000000000000000000>;
L_0x60ba41d0c330 .functor NOT 1, L_0x60ba41d0c3f0, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0c610 .functor NOT 1, L_0x60ba41d0c570, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0c6d0 .functor AND 1, L_0x60ba41d0c330, L_0x60ba41d0c610, C4<1>, C4<1>;
L_0x60ba41d0c920 .functor AND 1, L_0x60ba41d0c6d0, L_0x60ba41d0c7e0, C4<1>, C4<1>;
L_0x60ba41d0cc60 .functor AND 1, L_0x60ba41d0ca30, L_0x60ba41d0cad0, C4<1>, C4<1>;
L_0x60ba41d0cd70 .functor NOT 1, L_0x60ba41d0ccd0, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0ce70 .functor AND 1, L_0x60ba41d0cc60, L_0x60ba41d0cd70, C4<1>, C4<1>;
v0x60ba41cc94e0_0 .net/s *"_ivl_0", 15 0, L_0x60ba41d0bf20;  1 drivers
v0x60ba41cc95e0_0 .net *"_ivl_11", 0 0, L_0x60ba41d0c3f0;  1 drivers
v0x60ba41cc96c0_0 .net *"_ivl_12", 0 0, L_0x60ba41d0c330;  1 drivers
v0x60ba41cc97b0_0 .net *"_ivl_15", 0 0, L_0x60ba41d0c570;  1 drivers
v0x60ba41cc9890_0 .net *"_ivl_16", 0 0, L_0x60ba41d0c610;  1 drivers
v0x60ba41cc99c0_0 .net *"_ivl_18", 0 0, L_0x60ba41d0c6d0;  1 drivers
v0x60ba41cc9aa0_0 .net/s *"_ivl_2", 15 0, L_0x60ba41d0bfc0;  1 drivers
v0x60ba41cc9b80_0 .net *"_ivl_21", 0 0, L_0x60ba41d0c7e0;  1 drivers
v0x60ba41cc9c60_0 .net *"_ivl_25", 0 0, L_0x60ba41d0ca30;  1 drivers
v0x60ba41cc9d40_0 .net *"_ivl_27", 0 0, L_0x60ba41d0cad0;  1 drivers
v0x60ba41cc9e20_0 .net *"_ivl_28", 0 0, L_0x60ba41d0cc60;  1 drivers
v0x60ba41cc9f00_0 .net *"_ivl_31", 0 0, L_0x60ba41d0ccd0;  1 drivers
v0x60ba41cc9fe0_0 .net *"_ivl_32", 0 0, L_0x60ba41d0cd70;  1 drivers
v0x60ba41cca0c0_0 .net/s "a", 7 0, v0x60ba41ccb110_0;  alias, 1 drivers
v0x60ba41cca1a0_0 .var/s "acc", 31 0;
v0x60ba41cca280_0 .var/s "acc_r", 31 0;
v0x60ba41cca360_0 .net/s "b", 7 0, v0x60ba41ccba10_0;  alias, 1 drivers
v0x60ba41cca550_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41cca5f0_0 .net "clr", 0 0, v0x60ba41cc2f40_0;  alias, 1 drivers
v0x60ba41cca690_0 .net "en", 0 0, v0x60ba41cc3240_0;  alias, 1 drivers
v0x60ba41cca730_0 .net "neg_oflow", 0 0, L_0x60ba41d0ce70;  1 drivers
v0x60ba41cca7f0_0 .net "pos_oflow", 0 0, L_0x60ba41d0c920;  1 drivers
v0x60ba41cca8b0_0 .net/s "prod16", 15 0, L_0x60ba41d0c060;  1 drivers
v0x60ba41cca990_0 .net/s "prod32", 31 0, L_0x60ba41d0c1a0;  1 drivers
v0x60ba41ccaa70_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41ccab10_0 .var "sat_flag", 0 0;
v0x60ba41ccabd0_0 .var "sat_r", 0 0;
v0x60ba41ccac90_0 .net/s "sum", 31 0, L_0x60ba41d0c290;  1 drivers
E_0x60ba41cc9460 .event anyedge, v0x60ba41cca280_0, v0x60ba41ccabd0_0;
L_0x60ba41d0bf20 .extend/s 16, v0x60ba41ccb110_0;
L_0x60ba41d0bfc0 .extend/s 16, v0x60ba41ccba10_0;
L_0x60ba41d0c060 .arith/mult 16, L_0x60ba41d0bf20, L_0x60ba41d0bfc0;
L_0x60ba41d0c1a0 .extend/s 32, L_0x60ba41d0c060;
L_0x60ba41d0c290 .arith/sum 32, v0x60ba41cca280_0, L_0x60ba41d0c1a0;
L_0x60ba41d0c3f0 .part v0x60ba41cca280_0, 31, 1;
L_0x60ba41d0c570 .part L_0x60ba41d0c1a0, 31, 1;
L_0x60ba41d0c7e0 .part L_0x60ba41d0c290, 31, 1;
L_0x60ba41d0ca30 .part v0x60ba41cca280_0, 31, 1;
L_0x60ba41d0cad0 .part L_0x60ba41d0c1a0, 31, 1;
L_0x60ba41d0ccd0 .part L_0x60ba41d0c290, 31, 1;
S_0x60ba41ccbdb0 .scope generate, "ROW[1]" "ROW[1]" 9 71, 9 71 0, S_0x60ba41cc4c70;
 .timescale -9 -12;
P_0x60ba41cbe730 .param/l "r" 1 9 71, +C4<01>;
S_0x60ba41ccbfd0 .scope generate, "COL[0]" "COL[0]" 9 72, 9 72 0, S_0x60ba41ccbdb0;
 .timescale -9 -12;
P_0x60ba41ccc1d0 .param/l "c" 1 9 72, +C4<00>;
L_0x60ba41d0cf80 .functor BUFZ 8, L_0x60ba41d0a4b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60ba41d0d090 .functor BUFZ 8, L_0x60ba41d0a550, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60ba41ccf470_0 .net/s "a_src", 7 0, L_0x60ba41d0cf80;  1 drivers
v0x60ba41ccf580_0 .net/s "b_src", 7 0, L_0x60ba41d0d090;  1 drivers
S_0x60ba41ccc2b0 .scope module, "u_pe" "pe" 9 80, 10 54 0, S_0x60ba41ccbfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "a_in";
    .port_info 3 /INPUT 8 "b_in";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "clr";
    .port_info 6 /INPUT 1 "load_weight";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 32 "acc";
P_0x60ba41ccc490 .param/l "PIPE" 0 10 54, +C4<00000000000000000000000000000001>;
P_0x60ba41ccc4d0 .param/l "SAT" 0 10 54, +C4<00000000000000000000000000000000>;
v0x60ba41cce800_0 .var/s "a_del", 7 0;
v0x60ba41cce900_0 .net/s "a_in", 7 0, L_0x60ba41d0cf80;  alias, 1 drivers
v0x60ba41cce9e0_0 .net/s "a_out", 7 0, v0x60ba41cce800_0;  alias, 1 drivers
v0x60ba41cceaa0_0 .var/s "a_reg", 7 0;
v0x60ba41cceb80_0 .net/s "acc", 31 0, v0x60ba41ccd910_0;  alias, 1 drivers
v0x60ba41ccec40_0 .net/s "b_in", 7 0, L_0x60ba41d0d090;  alias, 1 drivers
v0x60ba41cced00_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41cceda0_0 .net "clr", 0 0, v0x60ba41cc2f40_0;  alias, 1 drivers
v0x60ba41ccee40_0 .net "en", 0 0, v0x60ba41cc3240_0;  alias, 1 drivers
v0x60ba41cceee0_0 .net "load_weight", 0 0, v0x60ba41cc3900_0;  alias, 1 drivers
v0x60ba41ccef80_0 .net/s "mac_a", 7 0, v0x60ba41cceaa0_0;  1 drivers
v0x60ba41ccf070_0 .net/s "mac_b", 7 0, v0x60ba41ccf2b0_0;  1 drivers
v0x60ba41ccf140_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41ccf1e0_0 .net "sat_internal", 0 0, v0x60ba41cce4a0_0;  1 drivers
v0x60ba41ccf2b0_0 .var/s "weight_reg", 7 0;
S_0x60ba41ccc7e0 .scope module, "u_mac" "mac8" 10 108, 11 92 0, S_0x60ba41ccc2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "clr";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 32 "acc";
    .port_info 7 /OUTPUT 1 "sat_flag";
P_0x60ba41ccc9e0 .param/l "SAT" 0 11 92, +C4<00000000000000000000000000000000>;
L_0x60ba41d0d7a0 .functor NOT 1, L_0x60ba41d0d860, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0da80 .functor NOT 1, L_0x60ba41d0d9e0, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0db40 .functor AND 1, L_0x60ba41d0d7a0, L_0x60ba41d0da80, C4<1>, C4<1>;
L_0x60ba41d0dd90 .functor AND 1, L_0x60ba41d0db40, L_0x60ba41d0dc50, C4<1>, C4<1>;
L_0x60ba41d0e0d0 .functor AND 1, L_0x60ba41d0dea0, L_0x60ba41d0df40, C4<1>, C4<1>;
L_0x60ba41d0e1e0 .functor NOT 1, L_0x60ba41d0e140, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0e2a0 .functor AND 1, L_0x60ba41d0e0d0, L_0x60ba41d0e1e0, C4<1>, C4<1>;
v0x60ba41cccc50_0 .net/s *"_ivl_0", 15 0, L_0x60ba41d0d390;  1 drivers
v0x60ba41cccd50_0 .net *"_ivl_11", 0 0, L_0x60ba41d0d860;  1 drivers
v0x60ba41ccce30_0 .net *"_ivl_12", 0 0, L_0x60ba41d0d7a0;  1 drivers
v0x60ba41cccf20_0 .net *"_ivl_15", 0 0, L_0x60ba41d0d9e0;  1 drivers
v0x60ba41ccd000_0 .net *"_ivl_16", 0 0, L_0x60ba41d0da80;  1 drivers
v0x60ba41ccd130_0 .net *"_ivl_18", 0 0, L_0x60ba41d0db40;  1 drivers
v0x60ba41ccd210_0 .net/s *"_ivl_2", 15 0, L_0x60ba41d0d430;  1 drivers
v0x60ba41ccd2f0_0 .net *"_ivl_21", 0 0, L_0x60ba41d0dc50;  1 drivers
v0x60ba41ccd3d0_0 .net *"_ivl_25", 0 0, L_0x60ba41d0dea0;  1 drivers
v0x60ba41ccd4b0_0 .net *"_ivl_27", 0 0, L_0x60ba41d0df40;  1 drivers
v0x60ba41ccd590_0 .net *"_ivl_28", 0 0, L_0x60ba41d0e0d0;  1 drivers
v0x60ba41ccd670_0 .net *"_ivl_31", 0 0, L_0x60ba41d0e140;  1 drivers
v0x60ba41ccd750_0 .net *"_ivl_32", 0 0, L_0x60ba41d0e1e0;  1 drivers
v0x60ba41ccd830_0 .net/s "a", 7 0, v0x60ba41cceaa0_0;  alias, 1 drivers
v0x60ba41ccd910_0 .var/s "acc", 31 0;
v0x60ba41ccd9f0_0 .var/s "acc_r", 31 0;
v0x60ba41ccdad0_0 .net/s "b", 7 0, v0x60ba41ccf2b0_0;  alias, 1 drivers
v0x60ba41ccdcc0_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41ccde70_0 .net "clr", 0 0, v0x60ba41cc2f40_0;  alias, 1 drivers
v0x60ba41ccdf10_0 .net "en", 0 0, v0x60ba41cc3240_0;  alias, 1 drivers
v0x60ba41ccdfb0_0 .net "neg_oflow", 0 0, L_0x60ba41d0e2a0;  1 drivers
v0x60ba41cce070_0 .net "pos_oflow", 0 0, L_0x60ba41d0dd90;  1 drivers
v0x60ba41cce130_0 .net/s "prod16", 15 0, L_0x60ba41d0d4d0;  1 drivers
v0x60ba41cce210_0 .net/s "prod32", 31 0, L_0x60ba41d0d610;  1 drivers
v0x60ba41cce2f0_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41cce4a0_0 .var "sat_flag", 0 0;
v0x60ba41cce560_0 .var "sat_r", 0 0;
v0x60ba41cce620_0 .net/s "sum", 31 0, L_0x60ba41d0d700;  1 drivers
E_0x60ba41cccbd0 .event anyedge, v0x60ba41ccd9f0_0, v0x60ba41cce560_0;
L_0x60ba41d0d390 .extend/s 16, v0x60ba41cceaa0_0;
L_0x60ba41d0d430 .extend/s 16, v0x60ba41ccf2b0_0;
L_0x60ba41d0d4d0 .arith/mult 16, L_0x60ba41d0d390, L_0x60ba41d0d430;
L_0x60ba41d0d610 .extend/s 32, L_0x60ba41d0d4d0;
L_0x60ba41d0d700 .arith/sum 32, v0x60ba41ccd9f0_0, L_0x60ba41d0d610;
L_0x60ba41d0d860 .part v0x60ba41ccd9f0_0, 31, 1;
L_0x60ba41d0d9e0 .part L_0x60ba41d0d610, 31, 1;
L_0x60ba41d0dc50 .part L_0x60ba41d0d700, 31, 1;
L_0x60ba41d0dea0 .part v0x60ba41ccd9f0_0, 31, 1;
L_0x60ba41d0df40 .part L_0x60ba41d0d610, 31, 1;
L_0x60ba41d0e140 .part L_0x60ba41d0d700, 31, 1;
S_0x60ba41ccf650 .scope generate, "COL[1]" "COL[1]" 9 72, 9 72 0, S_0x60ba41ccbdb0;
 .timescale -9 -12;
P_0x60ba41ccf800 .param/l "c" 1 9 72, +C4<01>;
L_0x60ba41d0e3b0 .functor BUFZ 8, v0x60ba41cce800_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60ba41d0e470 .functor BUFZ 8, L_0x60ba41d0a640, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60ba41cd2960_0 .net/s "a_src", 7 0, L_0x60ba41d0e3b0;  1 drivers
v0x60ba41cd2a70_0 .net/s "b_src", 7 0, L_0x60ba41d0e470;  1 drivers
S_0x60ba41ccf8c0 .scope module, "u_pe" "pe" 9 80, 10 54 0, S_0x60ba41ccf650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "a_in";
    .port_info 3 /INPUT 8 "b_in";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "clr";
    .port_info 6 /INPUT 1 "load_weight";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 32 "acc";
P_0x60ba41cc5a30 .param/l "PIPE" 0 10 54, +C4<00000000000000000000000000000001>;
P_0x60ba41cc5a70 .param/l "SAT" 0 10 54, +C4<00000000000000000000000000000000>;
L_0x60ba41d0e6b0 .functor BUFZ 8, v0x60ba41cd1ad0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60ba41cd1ad0_0 .var/s "a_del", 7 0;
v0x60ba41cd1bd0_0 .net/s "a_in", 7 0, L_0x60ba41d0e3b0;  alias, 1 drivers
v0x60ba41cd1cb0_0 .net/s "a_out", 7 0, L_0x60ba41d0e6b0;  alias, 1 drivers
v0x60ba41cd1d70_0 .var/s "a_reg", 7 0;
v0x60ba41cd1e50_0 .net/s "acc", 31 0, v0x60ba41cd0e00_0;  alias, 1 drivers
v0x60ba41cd1f10_0 .net/s "b_in", 7 0, L_0x60ba41d0e470;  alias, 1 drivers
v0x60ba41cd1fd0_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41cd2070_0 .net "clr", 0 0, v0x60ba41cc2f40_0;  alias, 1 drivers
v0x60ba41cd2220_0 .net "en", 0 0, v0x60ba41cc3240_0;  alias, 1 drivers
v0x60ba41cd23d0_0 .net "load_weight", 0 0, v0x60ba41cc3900_0;  alias, 1 drivers
v0x60ba41cd2470_0 .net/s "mac_a", 7 0, v0x60ba41cd1d70_0;  1 drivers
v0x60ba41cd2560_0 .net/s "mac_b", 7 0, v0x60ba41cd27a0_0;  1 drivers
v0x60ba41cd2630_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41cd26d0_0 .net "sat_internal", 0 0, v0x60ba41cd1770_0;  1 drivers
v0x60ba41cd27a0_0 .var/s "weight_reg", 7 0;
S_0x60ba41ccfcd0 .scope module, "u_mac" "mac8" 10 108, 11 92 0, S_0x60ba41ccf8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "clr";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 32 "acc";
    .port_info 7 /OUTPUT 1 "sat_flag";
P_0x60ba41ccfed0 .param/l "SAT" 0 11 92, +C4<00000000000000000000000000000000>;
L_0x60ba41d0eb80 .functor NOT 1, L_0x60ba41d0ec40, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0ee60 .functor NOT 1, L_0x60ba41d0edc0, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0ef20 .functor AND 1, L_0x60ba41d0eb80, L_0x60ba41d0ee60, C4<1>, C4<1>;
L_0x60ba41d0f120 .functor AND 1, L_0x60ba41d0ef20, L_0x60ba41d0efe0, C4<1>, C4<1>;
L_0x60ba41d0f460 .functor AND 1, L_0x60ba41d0f230, L_0x60ba41d0f2d0, C4<1>, C4<1>;
L_0x60ba41d0f570 .functor NOT 1, L_0x60ba41d0f4d0, C4<0>, C4<0>, C4<0>;
L_0x60ba41d0f630 .functor AND 1, L_0x60ba41d0f460, L_0x60ba41d0f570, C4<1>, C4<1>;
v0x60ba41cd0140_0 .net/s *"_ivl_0", 15 0, L_0x60ba41d0e770;  1 drivers
v0x60ba41cd0240_0 .net *"_ivl_11", 0 0, L_0x60ba41d0ec40;  1 drivers
v0x60ba41cd0320_0 .net *"_ivl_12", 0 0, L_0x60ba41d0eb80;  1 drivers
v0x60ba41cd0410_0 .net *"_ivl_15", 0 0, L_0x60ba41d0edc0;  1 drivers
v0x60ba41cd04f0_0 .net *"_ivl_16", 0 0, L_0x60ba41d0ee60;  1 drivers
v0x60ba41cd0620_0 .net *"_ivl_18", 0 0, L_0x60ba41d0ef20;  1 drivers
v0x60ba41cd0700_0 .net/s *"_ivl_2", 15 0, L_0x60ba41d0e810;  1 drivers
v0x60ba41cd07e0_0 .net *"_ivl_21", 0 0, L_0x60ba41d0efe0;  1 drivers
v0x60ba41cd08c0_0 .net *"_ivl_25", 0 0, L_0x60ba41d0f230;  1 drivers
v0x60ba41cd09a0_0 .net *"_ivl_27", 0 0, L_0x60ba41d0f2d0;  1 drivers
v0x60ba41cd0a80_0 .net *"_ivl_28", 0 0, L_0x60ba41d0f460;  1 drivers
v0x60ba41cd0b60_0 .net *"_ivl_31", 0 0, L_0x60ba41d0f4d0;  1 drivers
v0x60ba41cd0c40_0 .net *"_ivl_32", 0 0, L_0x60ba41d0f570;  1 drivers
v0x60ba41cd0d20_0 .net/s "a", 7 0, v0x60ba41cd1d70_0;  alias, 1 drivers
v0x60ba41cd0e00_0 .var/s "acc", 31 0;
v0x60ba41cd0ee0_0 .var/s "acc_r", 31 0;
v0x60ba41cd0fc0_0 .net/s "b", 7 0, v0x60ba41cd27a0_0;  alias, 1 drivers
v0x60ba41cd11b0_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41cd1250_0 .net "clr", 0 0, v0x60ba41cc2f40_0;  alias, 1 drivers
v0x60ba41cd12f0_0 .net "en", 0 0, v0x60ba41cc3240_0;  alias, 1 drivers
v0x60ba41cd1390_0 .net "neg_oflow", 0 0, L_0x60ba41d0f630;  1 drivers
v0x60ba41cd1450_0 .net "pos_oflow", 0 0, L_0x60ba41d0f120;  1 drivers
v0x60ba41cd1510_0 .net/s "prod16", 15 0, L_0x60ba41d0e8b0;  1 drivers
v0x60ba41cd15f0_0 .net/s "prod32", 31 0, L_0x60ba41d0e9f0;  1 drivers
v0x60ba41cd16d0_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41cd1770_0 .var "sat_flag", 0 0;
v0x60ba41cd1830_0 .var "sat_r", 0 0;
v0x60ba41cd18f0_0 .net/s "sum", 31 0, L_0x60ba41d0eae0;  1 drivers
E_0x60ba41cd00c0 .event anyedge, v0x60ba41cd0ee0_0, v0x60ba41cd1830_0;
L_0x60ba41d0e770 .extend/s 16, v0x60ba41cd1d70_0;
L_0x60ba41d0e810 .extend/s 16, v0x60ba41cd27a0_0;
L_0x60ba41d0e8b0 .arith/mult 16, L_0x60ba41d0e770, L_0x60ba41d0e810;
L_0x60ba41d0e9f0 .extend/s 32, L_0x60ba41d0e8b0;
L_0x60ba41d0eae0 .arith/sum 32, v0x60ba41cd0ee0_0, L_0x60ba41d0e9f0;
L_0x60ba41d0ec40 .part v0x60ba41cd0ee0_0, 31, 1;
L_0x60ba41d0edc0 .part L_0x60ba41d0e9f0, 31, 1;
L_0x60ba41d0efe0 .part L_0x60ba41d0eae0, 31, 1;
L_0x60ba41d0f230 .part v0x60ba41cd0ee0_0, 31, 1;
L_0x60ba41d0f2d0 .part L_0x60ba41d0e9f0, 31, 1;
L_0x60ba41d0f4d0 .part L_0x60ba41d0eae0, 31, 1;
S_0x60ba41cd2b40 .scope generate, "UNPACK_A[0]" "UNPACK_A[0]" 9 57, 9 57 0, S_0x60ba41cc4c70;
 .timescale -9 -12;
P_0x60ba41ccffa0 .param/l "ui" 1 9 57, +C4<00>;
S_0x60ba41cd2d70 .scope generate, "UNPACK_A[1]" "UNPACK_A[1]" 9 57, 9 57 0, S_0x60ba41cc4c70;
 .timescale -9 -12;
P_0x60ba41cd2f50 .param/l "ui" 1 9 57, +C4<01>;
S_0x60ba41cd3030 .scope generate, "UNPACK_B[0]" "UNPACK_B[0]" 9 60, 9 60 0, S_0x60ba41cc4c70;
 .timescale -9 -12;
P_0x60ba41cd3260 .param/l "ui" 1 9 60, +C4<00>;
S_0x60ba41cd3340 .scope generate, "UNPACK_B[1]" "UNPACK_B[1]" 9 60, 9 60 0, S_0x60ba41cc4c70;
 .timescale -9 -12;
P_0x60ba41cd3520 .param/l "ui" 1 9 60, +C4<01>;
S_0x60ba41cd4530 .scope module, "uart_rx_inst" "uart_rx" 4 466, 12 35 0, S_0x60ba41c1f150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_rx";
    .port_info 3 /OUTPUT 8 "o_data";
    .port_info 4 /OUTPUT 1 "o_valid";
    .port_info 5 /OUTPUT 1 "o_frm_err";
    .port_info 6 /OUTPUT 1 "o_par_err";
P_0x60ba41cb0d70 .param/l "ACCW" 0 12 43, +C4<00000000000000000000000000100000>;
P_0x60ba41cb0db0 .param/l "BAUD" 0 12 38, +C4<00000000000000011100001000000000>;
P_0x60ba41cb0df0 .param/l "BAUDxOSR" 1 12 82, C4<00000000000111000010000000000000>;
P_0x60ba41cb0e30 .param/l "CLK_HZ" 0 12 37, +C4<00000010111110101111000010000000>;
P_0x60ba41cb0e70 .param/l "DATA_BITS" 0 12 36, +C4<00000000000000000000000000001000>;
P_0x60ba41cb0eb0 .param/l "MAJORITY3" 0 12 44, +C4<00000000000000000000000000000000>;
P_0x60ba41cb0ef0 .param/l "MID" 1 12 126, C4<00000000000000000000000000001000>;
P_0x60ba41cb0f30 .param/l "OVERSAMPLE" 0 12 39, +C4<00000000000000000000000000010000>;
P_0x60ba41cb0f70 .param/l "PARITY" 0 12 40, +C4<00000000000000000000000000000000>;
P_0x60ba41cb0fb0 .param/l "STOP_BITS" 0 12 41, +C4<00000000000000000000000000000001>;
P_0x60ba41cb0ff0 .param/l "USE_NCO" 0 12 42, +C4<00000000000000000000000000000000>;
enum0x60ba41ab1b60 .enum4 (3)
   "IDLE" 3'b000,
   "START" 3'b001,
   "DATA" 3'b010,
   "PARITY_S" 3'b011,
   "STOP" 3'b100,
   "DONE" 3'b101
 ;
v0x60ba41cd5810_0 .var "bit_idx", 2 0;
v0x60ba41cd5910_0 .var "ce_ovr", 0 0;
v0x60ba41cd59d0_0 .net "i_clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41cd5aa0_0 .net "i_rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41cd5b40_0 .net "i_rx", 0 0, v0x60ba41cf4fd0_0;  alias, 1 drivers
v0x60ba41cd5c30_0 .var "o_data", 7 0;
v0x60ba41cd5d10_0 .var "o_frm_err", 0 0;
v0x60ba41cd5db0_0 .var "o_par_err", 0 0;
v0x60ba41cd5e80_0 .var "o_valid", 0 0;
v0x60ba41cd5f20_0 .var "phase", 3 0;
v0x60ba41cd5fe0_0 .var "rx_meta", 0 0;
v0x60ba41ce6160_0 .var "rx_sync", 0 0;
v0x60ba41ce6240_0 .var "samp_0", 0 0;
v0x60ba41ce6300_0 .var "samp_m1", 0 0;
v0x60ba41ce63c0_0 .var "samp_p1", 0 0;
v0x60ba41ce6480_0 .var "shift_reg", 7 0;
v0x60ba41ce6560_0 .var "state", 2 0;
v0x60ba41ce6750_0 .var "stop_cnt", 0 0;
v0x60ba41ce6830_0 .var "use_sample", 0 0;
S_0x60ba41cd4cf0 .scope autofunction.vec4.s1, "expected_parity_even" "expected_parity_even" 12 146, 12 146 0, S_0x60ba41cd4530;
 .timescale -9 -12;
v0x60ba41cd4ef0_0 .var "d", 7 0;
; Variable expected_parity_even is vec4 return value of scope S_0x60ba41cd4cf0
TD_tb_accel_tile.dut.uart_rx_inst.expected_parity_even ;
    %load/vec4 v0x60ba41cd4ef0_0;
    %xor/r;
    %ret/vec4 0, 0, 1;  Assign to expected_parity_even (store_vec4_to_lval)
    %end;
S_0x60ba41cd50b0 .scope autofunction.vec4.s1, "expected_parity_odd" "expected_parity_odd" 12 149, 12 149 0, S_0x60ba41cd4530;
 .timescale -9 -12;
v0x60ba41cd52b0_0 .var "d", 7 0;
; Variable expected_parity_odd is vec4 return value of scope S_0x60ba41cd50b0
TD_tb_accel_tile.dut.uart_rx_inst.expected_parity_odd ;
    %load/vec4 v0x60ba41cd52b0_0;
    %xor/r;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to expected_parity_odd (store_vec4_to_lval)
    %end;
S_0x60ba41cd5450 .scope generate, "g_div" "g_div" 12 87, 12 87 0, S_0x60ba41cd4530;
 .timescale -9 -12;
P_0x60ba41cd5660 .param/l "TICKS_PER_OSR" 1 12 88, C4<00000000000000000000000000011011>;
v0x60ba41cd5730_0 .var "cnt_osr", 4 0;
S_0x60ba41ce6a10 .scope module, "uart_tx_inst" "uart_tx" 4 486, 13 11 0, S_0x60ba41c1f150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /INPUT 1 "i_valid";
    .port_info 4 /OUTPUT 1 "i_ready";
    .port_info 5 /OUTPUT 1 "o_tx";
P_0x60ba41ce6ba0 .param/l "ACCW" 0 13 19, C4<00000000000000000000000000100000>;
P_0x60ba41ce6be0 .param/l "BAUD" 0 13 14, C4<00000000000000011100001000000000>;
P_0x60ba41ce6c20 .param/l "BAUDxOSR" 1 13 36, C4<00000000000111000010000000000000>;
P_0x60ba41ce6c60 .param/l "CLK_HZ" 0 13 13, C4<00000010111110101111000010000000>;
P_0x60ba41ce6ca0 .param/l "DATA_BITS" 0 13 12, C4<00000000000000000000000000001000>;
P_0x60ba41ce6ce0 .param/l "MID" 1 13 74, C4<00000000000000000000000000001000>;
P_0x60ba41ce6d20 .param/l "OVERSAMPLE" 0 13 15, C4<00000000000000000000000000010000>;
P_0x60ba41ce6d60 .param/l "PARITY" 0 13 16, C4<00000000000000000000000000000000>;
P_0x60ba41ce6da0 .param/l "STOP_BITS" 0 13 17, C4<00000000000000000000000000000001>;
P_0x60ba41ce6de0 .param/l "USE_NCO" 0 13 18, C4<0>;
enum0x60ba41ab3310 .enum4 (3)
   "IDLE" 3'b000,
   "START" 3'b001,
   "DATA" 3'b010,
   "PARITY_S" 3'b011,
   "STOP" 3'b100
 ;
L_0x60ba41d10e10 .functor AND 1, L_0x60ba41cf6fc0, v0x60ba41ce8250_0, C4<1>, C4<1>;
v0x60ba41ce7f00_0 .var "bit_idx", 2 0;
v0x60ba41ce8000_0 .var "ce_ovr", 0 0;
v0x60ba41ce80c0_0 .net "i_clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41ce8190_0 .net "i_data", 7 0, L_0x60ba41cf7f90;  alias, 1 drivers
v0x60ba41ce8250_0 .var "i_ready", 0 0;
v0x60ba41ce8360_0 .net "i_rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41ce8400_0 .net "i_valid", 0 0, L_0x60ba41cf6fc0;  alias, 1 drivers
v0x60ba41ce84c0_0 .net "load_byte", 0 0, L_0x60ba41d10e10;  1 drivers
v0x60ba41ce8580_0 .var "o_tx", 0 0;
v0x60ba41ce8640_0 .var "parity_bit", 0 0;
v0x60ba41ce8700_0 .var "phase", 3 0;
v0x60ba41ce87e0_0 .var "shifter", 7 0;
v0x60ba41ce88c0_0 .var "state", 2 0;
v0x60ba41ce89a0_0 .var "stop_cnt", 0 0;
S_0x60ba41ce73e0 .scope autofunction.vec4.s1, "exp_even" "exp_even" 13 90, 13 90 0, S_0x60ba41ce6a10;
 .timescale -9 -12;
v0x60ba41ce75e0_0 .var "d", 7 0;
; Variable exp_even is vec4 return value of scope S_0x60ba41ce73e0
TD_tb_accel_tile.dut.uart_tx_inst.exp_even ;
    %load/vec4 v0x60ba41ce75e0_0;
    %xor/r;
    %ret/vec4 0, 0, 1;  Assign to exp_even (store_vec4_to_lval)
    %end;
S_0x60ba41ce77a0 .scope autofunction.vec4.s1, "exp_odd" "exp_odd" 13 91, 13 91 0, S_0x60ba41ce6a10;
 .timescale -9 -12;
v0x60ba41ce79a0_0 .var "d", 7 0;
; Variable exp_odd is vec4 return value of scope S_0x60ba41ce77a0
TD_tb_accel_tile.dut.uart_tx_inst.exp_odd ;
    %load/vec4 v0x60ba41ce79a0_0;
    %xor/r;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to exp_odd (store_vec4_to_lval)
    %end;
S_0x60ba41ce7b40 .scope generate, "g_div" "g_div" 13 40, 13 40 0, S_0x60ba41ce6a10;
 .timescale -9 -12;
P_0x60ba41ce7d50 .param/l "TICKS_PER_OSR" 1 13 41, C4<00000000000000000000000000011011>;
v0x60ba41ce7e20_0 .var "cnt_osr", 4 0;
S_0x60ba41ce8b80 .scope module, "wgt_buf_inst" "wgt_buffer" 4 396, 14 33 0, S_0x60ba41c1f150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 6 "waddr";
    .port_info 4 /INPUT 64 "wdata";
    .port_info 5 /INPUT 1 "bank_sel_wr";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /INPUT 6 "k_idx";
    .port_info 8 /INPUT 1 "bank_sel_rd";
    .port_info 9 /OUTPUT 64 "b_vec";
P_0x60ba41cd60a0 .param/l "ADDR_WIDTH" 0 14 35, +C4<00000000000000000000000000000110>;
P_0x60ba41cd60e0 .param/l "TN" 0 14 34, +C4<00000000000000000000000000001000>;
v0x60ba41ce8f70_0 .var "b_vec", 63 0;
v0x60ba41ce9070_0 .net8 "bank_sel_rd", 0 0, RS_0x7a112edf4918;  alias, 2 drivers
v0x60ba41ce9130_0 .net "bank_sel_wr", 0 0, L_0x60ba41d09f40;  alias, 1 drivers
v0x60ba41ce9230_0 .net "clk", 0 0, v0x60ba41cf4c90_0;  alias, 1 drivers
v0x60ba41ce92d0_0 .net "k_idx", 5 0, L_0x60ba41d159a0;  alias, 1 drivers
v0x60ba41ce93c0 .array "mem0", 63 0, 63 0;
v0x60ba41ce9460 .array "mem1", 63 0, 63 0;
v0x60ba41ce9520_0 .net "rd_en", 0 0, L_0x60ba41d15550;  alias, 1 drivers
v0x60ba41ce95e0_0 .var "read_data", 63 0;
v0x60ba41ce96c0_0 .net "rst_n", 0 0, v0x60ba41cf4ee0_0;  alias, 1 drivers
v0x60ba41ce9760_0 .net "waddr", 5 0, L_0x60ba41cf6970;  alias, 1 drivers
v0x60ba41ce9840_0 .net "wdata", 63 0, L_0x60ba41cf6b90;  alias, 1 drivers
v0x60ba41ce9920_0 .net "we", 0 0, L_0x60ba41cf6760;  alias, 1 drivers
S_0x60ba41cf4300 .scope task, "send_packet" "send_packet" 3 74, 3 74 0, S_0x60ba41c20770;
 .timescale 0 0;
v0x60ba41cf4500_0 .var "addr", 15 0;
v0x60ba41cf45e0_0 .var "cmd", 7 0;
v0x60ba41cf46c0_0 .var "data", 31 0;
TD_tb_accel_tile.send_packet ;
    %load/vec4 v0x60ba41cf45e0_0;
    %store/vec4 v0x60ba41cf49c0_0, 0, 8;
    %fork TD_tb_accel_tile.uart_send_byte, S_0x60ba41cf47b0;
    %join;
    %load/vec4 v0x60ba41cf4500_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x60ba41cf49c0_0, 0, 8;
    %fork TD_tb_accel_tile.uart_send_byte, S_0x60ba41cf47b0;
    %join;
    %load/vec4 v0x60ba41cf4500_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x60ba41cf49c0_0, 0, 8;
    %fork TD_tb_accel_tile.uart_send_byte, S_0x60ba41cf47b0;
    %join;
    %load/vec4 v0x60ba41cf46c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x60ba41cf49c0_0, 0, 8;
    %fork TD_tb_accel_tile.uart_send_byte, S_0x60ba41cf47b0;
    %join;
    %load/vec4 v0x60ba41cf46c0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x60ba41cf49c0_0, 0, 8;
    %fork TD_tb_accel_tile.uart_send_byte, S_0x60ba41cf47b0;
    %join;
    %load/vec4 v0x60ba41cf46c0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x60ba41cf49c0_0, 0, 8;
    %fork TD_tb_accel_tile.uart_send_byte, S_0x60ba41cf47b0;
    %join;
    %load/vec4 v0x60ba41cf46c0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x60ba41cf49c0_0, 0, 8;
    %fork TD_tb_accel_tile.uart_send_byte, S_0x60ba41cf47b0;
    %join;
    %delay 3455193088, 4042172;
    %end;
S_0x60ba41cf47b0 .scope task, "uart_send_byte" "uart_send_byte" 3 53, 3 53 0, S_0x60ba41c20770;
 .timescale 0 0;
v0x60ba41cf49c0_0 .var "data", 7 0;
v0x60ba41cf4aa0_0 .var/i "i", 31 0;
TD_tb_accel_tile.uart_send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ba41cf4fd0_0, 0, 1;
    %delay 3511390208, 2021202;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60ba41cf4aa0_0, 0, 32;
T_8.6 ;
    %load/vec4 v0x60ba41cf4aa0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.7, 5;
    %load/vec4 v0x60ba41cf49c0_0;
    %load/vec4 v0x60ba41cf4aa0_0;
    %part/s 1;
    %store/vec4 v0x60ba41cf4fd0_0, 0, 1;
    %delay 3511390208, 2021202;
    %load/vec4 v0x60ba41cf4aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60ba41cf4aa0_0, 0, 32;
    %jmp T_8.6;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ba41cf4fd0_0, 0, 1;
    %delay 3511390208, 2021202;
    %end;
    .scope S_0x60ba41be34e0;
T_9 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cbd5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41a855f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41ad0530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbb560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41ad0450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbb8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbb9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbb7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41a85790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41a85870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41a856b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41a85490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41a85530_0, 0;
    %pushi/vec4 1065353216, 0, 32;
    %assign/vec4 v0x60ba41cbb620_0, 0;
    %pushi/vec4 1065353216, 0, 32;
    %assign/vec4 v0x60ba41cbb700_0, 0;
    %pushi/vec4 1024, 0, 32;
    %assign/vec4 v0x60ba41cbd130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cbd090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cbd7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cbd860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cbd900_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60ba41b059a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cbd7c0_0, 0;
T_9.2 ;
    %load/vec4 v0x60ba41cbd680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cbd860_0, 0;
T_9.4 ;
    %load/vec4 v0x60ba41cbd720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cbd900_0, 0;
T_9.6 ;
    %load/vec4 v0x60ba41b21f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x60ba41b21bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 8;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %jmp T_9.27;
T_9.10 ;
    %load/vec4 v0x60ba41b21e30_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x60ba41a855f0_0, 0;
    %jmp T_9.27;
T_9.11 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41ad0530_0, 0;
    %jmp T_9.27;
T_9.12 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41cbb560_0, 0;
    %jmp T_9.27;
T_9.13 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41ad0450_0, 0;
    %jmp T_9.27;
T_9.14 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41cbb8c0_0, 0;
    %jmp T_9.27;
T_9.15 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41cbb9a0_0, 0;
    %jmp T_9.27;
T_9.16 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41cbb7e0_0, 0;
    %jmp T_9.27;
T_9.17 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41a85790_0, 0;
    %jmp T_9.27;
T_9.18 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41a85870_0, 0;
    %jmp T_9.27;
T_9.19 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41a856b0_0, 0;
    %jmp T_9.27;
T_9.20 ;
    %load/vec4 v0x60ba41b21e30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x60ba41a85490_0, 0;
    %load/vec4 v0x60ba41b21e30_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x60ba41a85530_0, 0;
    %jmp T_9.27;
T_9.21 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41cbb620_0, 0;
    %jmp T_9.27;
T_9.22 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41cbb700_0, 0;
    %jmp T_9.27;
T_9.23 ;
    %load/vec4 v0x60ba41b21e30_0;
    %assign/vec4 v0x60ba41cbd130_0, 0;
    %jmp T_9.27;
T_9.24 ;
    %load/vec4 v0x60ba41b21e30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x60ba41cbd090_0, 0;
    %jmp T_9.27;
T_9.25 ;
    %load/vec4 v0x60ba41b21e30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cbd7c0_0, 0;
T_9.28 ;
    %load/vec4 v0x60ba41b21e30_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cbd860_0, 0;
T_9.30 ;
    %load/vec4 v0x60ba41b21e30_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cbd900_0, 0;
T_9.32 ;
    %jmp T_9.27;
T_9.27 ;
    %pop/vec4 1;
T_9.8 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x60ba41be34e0;
T_10 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cbd5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x60ba41cbdc20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.4, 9;
    %load/vec4 v0x60ba41b05900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_10.5, 9;
    %load/vec4 v0x60ba41b43360_0;
    %or;
T_10.5;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cbd900_0, 0;
T_10.2 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x60ba41be34e0;
T_11 ;
    %wait E_0x60ba41c6e400;
    %load/vec4 v0x60ba41b21bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 8;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.0 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x60ba41a855f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.1 ;
    %load/vec4 v0x60ba41ad0530_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.2 ;
    %load/vec4 v0x60ba41cbb560_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.3 ;
    %load/vec4 v0x60ba41ad0450_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.4 ;
    %load/vec4 v0x60ba41cbb8c0_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.5 ;
    %load/vec4 v0x60ba41cbb9a0_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.6 ;
    %load/vec4 v0x60ba41cbb7e0_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.7 ;
    %load/vec4 v0x60ba41a85790_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.8 ;
    %load/vec4 v0x60ba41a85870_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.9 ;
    %load/vec4 v0x60ba41a856b0_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.10 ;
    %pushi/vec4 0, 0, 22;
    %concati/vec4 0, 0, 6;
    %load/vec4 v0x60ba41b4d0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60ba41b4d000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60ba41a85530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60ba41a85490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.11 ;
    %load/vec4 v0x60ba41cbb620_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.12 ;
    %load/vec4 v0x60ba41cbb700_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.13 ;
    %load/vec4 v0x60ba41cbd130_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.14 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x60ba41cbd090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.15 ;
    %pushi/vec4 0, 0, 22;
    %concati/vec4 0, 0, 6;
    %load/vec4 v0x60ba41cbd900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60ba41cbd860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60ba41cbd7c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60ba41b05900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.16 ;
    %load/vec4 v0x60ba41ad0370_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.17 ;
    %load/vec4 v0x60ba41ad01b0_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.18 ;
    %load/vec4 v0x60ba41ad0290_0;
    %store/vec4 v0x60ba41b21c90_0, 0, 32;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x60ba41cc5ca0;
T_12 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cc7580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cc6eb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60ba41cc7110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cc6eb0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x60ba41cc71b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x60ba41cc7830_0;
    %assign/vec4 v0x60ba41cc6eb0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x60ba41cc6eb0_0;
    %assign/vec4 v0x60ba41cc6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cc7770_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x60ba41cc5ca0;
T_13 ;
    %wait E_0x60ba41cc6090;
    %load/vec4 v0x60ba41cc6eb0_0;
    %store/vec4 v0x60ba41cc6dd0_0, 0, 32;
    %load/vec4 v0x60ba41cc7770_0;
    %store/vec4 v0x60ba41cc76b0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x60ba41cc5800;
T_14 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cc83c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cc8530_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60ba41cc81b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x60ba41cc7e80_0;
    %assign/vec4 v0x60ba41cc8530_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x60ba41cc5800;
T_15 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cc83c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cc7ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cc7a10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60ba41cc7fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cc7ce0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x60ba41cc7b10_0;
    %assign/vec4 v0x60ba41cc7ce0_0, 0;
T_15.3 ;
    %load/vec4 v0x60ba41cc7ce0_0;
    %assign/vec4 v0x60ba41cc7a10_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x60ba41cc9070;
T_16 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41ccaa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cca280_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60ba41cca5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cca280_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x60ba41cca690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x60ba41ccac90_0;
    %assign/vec4 v0x60ba41cca280_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x60ba41cca280_0;
    %assign/vec4 v0x60ba41cca280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ccabd0_0, 0;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x60ba41cc9070;
T_17 ;
    %wait E_0x60ba41cc9460;
    %load/vec4 v0x60ba41cca280_0;
    %store/vec4 v0x60ba41cca1a0_0, 0, 32;
    %load/vec4 v0x60ba41ccabd0_0;
    %store/vec4 v0x60ba41ccab10_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x60ba41cc8b40;
T_18 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41ccb8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41ccba10_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60ba41ccb670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60ba41ccb2b0_0;
    %assign/vec4 v0x60ba41ccba10_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x60ba41cc8b40;
T_19 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41ccb8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41ccb110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41ccae70_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60ba41ccb410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41ccb110_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x60ba41ccaf70_0;
    %assign/vec4 v0x60ba41ccb110_0, 0;
T_19.3 ;
    %load/vec4 v0x60ba41ccb110_0;
    %assign/vec4 v0x60ba41ccae70_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x60ba41ccc7e0;
T_20 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cce2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41ccd9f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60ba41ccde70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41ccd9f0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x60ba41ccdf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x60ba41cce620_0;
    %assign/vec4 v0x60ba41ccd9f0_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x60ba41ccd9f0_0;
    %assign/vec4 v0x60ba41ccd9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cce560_0, 0;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x60ba41ccc7e0;
T_21 ;
    %wait E_0x60ba41cccbd0;
    %load/vec4 v0x60ba41ccd9f0_0;
    %store/vec4 v0x60ba41ccd910_0, 0, 32;
    %load/vec4 v0x60ba41cce560_0;
    %store/vec4 v0x60ba41cce4a0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x60ba41ccc2b0;
T_22 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41ccf140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41ccf2b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x60ba41cceee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x60ba41ccec40_0;
    %assign/vec4 v0x60ba41ccf2b0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x60ba41ccc2b0;
T_23 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41ccf140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cceaa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cce800_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x60ba41cceda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cceaa0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x60ba41cce900_0;
    %assign/vec4 v0x60ba41cceaa0_0, 0;
T_23.3 ;
    %load/vec4 v0x60ba41cceaa0_0;
    %assign/vec4 v0x60ba41cce800_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x60ba41ccfcd0;
T_24 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cd16d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cd0ee0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x60ba41cd1250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cd0ee0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x60ba41cd12f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x60ba41cd18f0_0;
    %assign/vec4 v0x60ba41cd0ee0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x60ba41cd0ee0_0;
    %assign/vec4 v0x60ba41cd0ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cd1830_0, 0;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x60ba41ccfcd0;
T_25 ;
    %wait E_0x60ba41cd00c0;
    %load/vec4 v0x60ba41cd0ee0_0;
    %store/vec4 v0x60ba41cd0e00_0, 0, 32;
    %load/vec4 v0x60ba41cd1830_0;
    %store/vec4 v0x60ba41cd1770_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x60ba41ccf8c0;
T_26 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cd2630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cd27a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60ba41cd23d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x60ba41cd1f10_0;
    %assign/vec4 v0x60ba41cd27a0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x60ba41ccf8c0;
T_27 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cd2630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cd1d70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cd1ad0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60ba41cd2070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cd1d70_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x60ba41cd1bd0_0;
    %assign/vec4 v0x60ba41cd1d70_0, 0;
T_27.3 ;
    %load/vec4 v0x60ba41cd1d70_0;
    %assign/vec4 v0x60ba41cd1ad0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x60ba41cc4c70;
T_28 ;
    %wait E_0x60ba41cc5190;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60ba41cd3e70_0, 0, 128;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60ba41cd41d0_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x60ba41cd41d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60ba41cd42b0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x60ba41cd42b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.3, 5;
    %load/vec4 v0x60ba41cd41d0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x60ba41cd42b0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60ba41cd3910, 4;
    %load/vec4 v0x60ba41cd41d0_0;
    %muli 2, 0, 32;
    %load/vec4 v0x60ba41cd42b0_0;
    %add;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x60ba41cd3e70_0, 4, 32;
    %load/vec4 v0x60ba41cd42b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60ba41cd42b0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %load/vec4 v0x60ba41cd41d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60ba41cd41d0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x60ba41c18740;
T_29 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cbeb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cbed50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cbeab0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x60ba41cbed50_0;
    %assign/vec4 v0x60ba41cbeab0_0, 0;
    %load/vec4 v0x60ba41cbecb0_0;
    %assign/vec4 v0x60ba41cbed50_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x60ba41c18740;
T_30 ;
    %wait E_0x60ba41c3af00;
    %load/vec4 v0x60ba41cbed50_0;
    %store/vec4 v0x60ba41cbecb0_0, 0, 1;
    %load/vec4 v0x60ba41cbed50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %jmp T_30.2;
T_30.0 ;
    %load/vec4 v0x60ba41cbec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ba41cbecb0_0, 0, 1;
T_30.3 ;
    %jmp T_30.2;
T_30.1 ;
    %load/vec4 v0x60ba41cbe780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ba41cbecb0_0, 0, 1;
T_30.5 ;
    %jmp T_30.2;
T_30.2 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x60ba41c18740;
T_31 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cbeb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbee10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbe3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbe870_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x60ba41cbed50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.4, 4;
    %load/vec4 v0x60ba41cbecb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbee10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbe3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbe870_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x60ba41cbed50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_31.5, 4;
    %load/vec4 v0x60ba41cbee10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60ba41cbee10_0, 0;
    %load/vec4 v0x60ba41cbe5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %load/vec4 v0x60ba41cbe3d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60ba41cbe3d0_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v0x60ba41cbe870_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60ba41cbe870_0, 0;
T_31.8 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x60ba41c18740;
T_32 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cbeb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbeef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbe4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cbe950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cbea10_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x60ba41cbeab0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_32.4, 4;
    %load/vec4 v0x60ba41cbed50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x60ba41cbee10_0;
    %assign/vec4 v0x60ba41cbeef0_0, 0;
    %load/vec4 v0x60ba41cbe3d0_0;
    %assign/vec4 v0x60ba41cbe4d0_0, 0;
    %load/vec4 v0x60ba41cbe870_0;
    %assign/vec4 v0x60ba41cbe950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cbea10_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cbea10_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x60ba41c1fbd0;
T_33 ;
    %end;
    .thread T_33;
    .scope S_0x60ba41c1fbd0;
T_34 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41c4e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x60ba41c4d150_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_34.2, 5;
    %jmp T_34.3;
T_34.2 ;
    %vpi_call/w 5 69 "$error", "act_buffer: waddr out of range: %0d", v0x60ba41c4d150_0 {0 0 0};
T_34.3 ;
T_34.0 ;
    %load/vec4 v0x60ba41ca0330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x60ba41c67430_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_34.6, 5;
    %jmp T_34.7;
T_34.6 ;
    %vpi_call/w 5 71 "$error", "act_buffer: k_idx out of range: %0d", v0x60ba41c67430_0 {0 0 0};
T_34.7 ;
T_34.4 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x60ba41c1fbd0;
T_35 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41c35970_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_35.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60ba41c35970_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_35.2;
    %jmp/0xz  T_35.0, 4;
    %jmp T_35.1;
T_35.0 ;
    %vpi_call/w 5 77 "$error", "act_buffer: bank_sel_wr out of range" {0 0 0};
T_35.1 ;
    %load/vec4 v0x60ba41c35370_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_35.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60ba41c35370_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_35.5;
    %jmp/0xz  T_35.3, 4;
    %jmp T_35.4;
T_35.3 ;
    %vpi_call/w 5 79 "$error", "act_buffer: bank_sel_rd out of range" {0 0 0};
T_35.4 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x60ba41c1fbd0;
T_36 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41c4e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x60ba41c35970_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.2, 4;
    %load/vec4 v0x60ba41c4e3b0_0;
    %load/vec4 v0x60ba41c4d150_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60ba41c685f0, 0, 4;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x60ba41c4e3b0_0;
    %load/vec4 v0x60ba41c4d150_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60ba41c692e0, 0, 4;
T_36.3 ;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x60ba41c1fbd0;
T_37 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41ca0330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x60ba41c35370_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_37.2, 4;
    %load/vec4 v0x60ba41c67430_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x60ba41c685f0, 4;
    %assign/vec4 v0x60ba41ca03f0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x60ba41c67430_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x60ba41c692e0, 4;
    %assign/vec4 v0x60ba41ca03f0_0, 0;
T_37.3 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x60ba41c1fbd0;
T_38 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41c4d0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60ba41c352d0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x60ba41ca03f0_0;
    %assign/vec4 v0x60ba41c352d0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x60ba41ce8b80;
T_39 ;
    %end;
    .thread T_39;
    .scope S_0x60ba41ce8b80;
T_40 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41ce9920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x60ba41ce9760_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_40.2, 5;
    %jmp T_40.3;
T_40.2 ;
    %vpi_call/w 14 69 "$error", "wgt_buffer: waddr out of range: %0d", v0x60ba41ce9760_0 {0 0 0};
T_40.3 ;
T_40.0 ;
    %load/vec4 v0x60ba41ce9520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x60ba41ce92d0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_40.6, 5;
    %jmp T_40.7;
T_40.6 ;
    %vpi_call/w 14 71 "$error", "wgt_buffer: k_idx out of range: %0d", v0x60ba41ce92d0_0 {0 0 0};
T_40.7 ;
T_40.4 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x60ba41ce8b80;
T_41 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41ce9130_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_41.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60ba41ce9130_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_41.2;
    %jmp/0xz  T_41.0, 4;
    %jmp T_41.1;
T_41.0 ;
    %vpi_call/w 14 77 "$error", "wgt_buffer: bank_sel_wr out of range" {0 0 0};
T_41.1 ;
    %load/vec4 v0x60ba41ce9070_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_41.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60ba41ce9070_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_41.5;
    %jmp/0xz  T_41.3, 4;
    %jmp T_41.4;
T_41.3 ;
    %vpi_call/w 14 79 "$error", "wgt_buffer: bank_sel_rd out of range" {0 0 0};
T_41.4 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x60ba41ce8b80;
T_42 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41ce9920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x60ba41ce9130_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0x60ba41ce9840_0;
    %load/vec4 v0x60ba41ce9760_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60ba41ce93c0, 0, 4;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x60ba41ce9840_0;
    %load/vec4 v0x60ba41ce9760_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60ba41ce9460, 0, 4;
T_42.3 ;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x60ba41ce8b80;
T_43 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41ce9520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x60ba41ce9070_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_43.2, 4;
    %load/vec4 v0x60ba41ce92d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x60ba41ce93c0, 4;
    %assign/vec4 v0x60ba41ce95e0_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x60ba41ce92d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x60ba41ce9460, 4;
    %assign/vec4 v0x60ba41ce95e0_0, 0;
T_43.3 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x60ba41ce8b80;
T_44 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41ce96c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60ba41ce8f70_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x60ba41ce95e0_0;
    %assign/vec4 v0x60ba41ce8f70_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x60ba41c1ffb0;
T_45 ;
    %wait E_0x60ba41cc0370;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ba41cc3f00_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x60ba41cc3580_0, 0, 6;
    %load/vec4 v0x60ba41cc2c00_0;
    %store/vec4 v0x60ba41cc2cc0_0, 0, 1;
    %load/vec4 v0x60ba41cc2c00_0;
    %store/vec4 v0x60ba41cc2d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ba41cc2f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ba41cc3240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ba41cc3900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ba41cc31a0_0, 0, 1;
    %load/vec4 v0x60ba41cc4390_0;
    %cmpi/ne 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_45.0, 4;
    %load/vec4 v0x60ba41cc4390_0;
    %pushi/vec4 6, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.0;
    %store/vec4 v0x60ba41cc2e00_0, 0, 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x60ba41c1ffb0;
T_46 ;
    %wait E_0x60ba41cc02b0;
    %fork t_1, S_0x60ba41c20390;
    %jmp t_0;
    .scope S_0x60ba41c20390;
t_1 ;
    %load/vec4 v0x60ba41cc3b80_0;
    %pad/u 17;
    %load/vec4 v0x60ba41cc27c0_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x60ba41cc39c0_0, 0, 17;
    %load/vec4 v0x60ba41cc3e20_0;
    %pad/u 17;
    %load/vec4 v0x60ba41cc2980_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x60ba41cc3c60_0, 0, 17;
    %load/vec4 v0x60ba41cc3820_0;
    %pad/u 19;
    %load/vec4 v0x60ba41cc2600_0;
    %pad/u 19;
    %mul;
    %store/vec4 v0x60ba41cc3660_0, 0, 19;
    %load/vec4 v0x60ba41cc39c0_0;
    %parti/s 10, 0, 2;
    %load/vec4 v0x60ba41cc20c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.0, 8;
    %load/vec4 v0x60ba41cc20c0_0;
    %load/vec4 v0x60ba41cc39c0_0;
    %parti/s 10, 0, 2;
    %sub;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0x60ba41cc0560_0, 0, 10;
    %load/vec4 v0x60ba41cc3c60_0;
    %parti/s 10, 0, 2;
    %load/vec4 v0x60ba41cc2360_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.2, 8;
    %load/vec4 v0x60ba41cc2360_0;
    %load/vec4 v0x60ba41cc3c60_0;
    %parti/s 10, 0, 2;
    %sub;
    %jmp/1 T_46.3, 8;
T_46.2 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_46.3, 8;
 ; End of false expr.
    %blend;
T_46.3;
    %store/vec4 v0x60ba41cc0640_0, 0, 10;
    %load/vec4 v0x60ba41cc3660_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x60ba41cc1dc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.4, 8;
    %load/vec4 v0x60ba41cc1dc0_0;
    %load/vec4 v0x60ba41cc3660_0;
    %parti/s 12, 0, 2;
    %sub;
    %jmp/1 T_46.5, 8;
T_46.4 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_46.5, 8;
 ; End of false expr.
    %blend;
T_46.5;
    %store/vec4 v0x60ba41cc0460_0, 0, 12;
    %load/vec4 v0x60ba41cc27c0_0;
    %pad/u 10;
    %load/vec4 v0x60ba41cc0560_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.6, 8;
    %load/vec4 v0x60ba41cc27c0_0;
    %jmp/1 T_46.7, 8;
T_46.6 ; End of true expr.
    %load/vec4 v0x60ba41cc0560_0;
    %parti/s 6, 0, 2;
    %jmp/0 T_46.7, 8;
 ; End of false expr.
    %blend;
T_46.7;
    %store/vec4 v0x60ba41cc28a0_0, 0, 6;
    %load/vec4 v0x60ba41cc2980_0;
    %pad/u 10;
    %load/vec4 v0x60ba41cc0640_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.8, 8;
    %load/vec4 v0x60ba41cc2980_0;
    %jmp/1 T_46.9, 8;
T_46.8 ; End of true expr.
    %load/vec4 v0x60ba41cc0640_0;
    %parti/s 6, 0, 2;
    %jmp/0 T_46.9, 8;
 ; End of false expr.
    %blend;
T_46.9;
    %store/vec4 v0x60ba41cc2a60_0, 0, 6;
    %load/vec4 v0x60ba41cc2600_0;
    %pad/u 12;
    %load/vec4 v0x60ba41cc0460_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.10, 8;
    %load/vec4 v0x60ba41cc2600_0;
    %jmp/1 T_46.11, 8;
T_46.10 ; End of true expr.
    %load/vec4 v0x60ba41cc0460_0;
    %parti/s 6, 0, 2;
    %jmp/0 T_46.11, 8;
 ; End of false expr.
    %blend;
T_46.11;
    %store/vec4 v0x60ba41cc26e0_0, 0, 6;
    %end;
    .scope S_0x60ba41c1ffb0;
t_0 %join;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x60ba41c1ffb0;
T_47 ;
    %wait E_0x60ba41c56c50;
    %fork t_3, S_0x60ba41c1e7b0;
    %jmp t_2;
    .scope S_0x60ba41c1e7b0;
t_3 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x60ba41cc33c0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x60ba41cc32e0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60ba41cc0770_0, 0, 32;
T_47.0 ;
    %load/vec4 v0x60ba41cc0770_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_47.1, 5;
    %load/vec4 v0x60ba41cc0770_0;
    %load/vec4 v0x60ba41cc28a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_47.2, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60ba41cc0770_0;
    %store/vec4 v0x60ba41cc33c0_0, 4, 1;
T_47.2 ;
    %load/vec4 v0x60ba41cc0770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60ba41cc0770_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60ba41cc0850_0, 0, 32;
T_47.4 ;
    %load/vec4 v0x60ba41cc0850_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_47.5, 5;
    %load/vec4 v0x60ba41cc0850_0;
    %load/vec4 v0x60ba41cc2a60_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_47.6, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60ba41cc0850_0;
    %store/vec4 v0x60ba41cc32e0_0, 4, 1;
T_47.6 ;
    %load/vec4 v0x60ba41cc0850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60ba41cc0850_0, 0, 32;
    %jmp T_47.4;
T_47.5 ;
    %end;
    .scope S_0x60ba41c1ffb0;
t_2 %join;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x60ba41c1ffb0;
T_48 ;
    %wait E_0x60ba41c4d810;
    %load/vec4 v0x60ba41cc3820_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x60ba41cc2c00_0, 0, 1;
    %load/vec4 v0x60ba41cc2c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %load/vec4 v0x60ba41cc4610_0;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x60ba41cc4550_0;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0x60ba41cc1c20_0, 0, 1;
    %load/vec4 v0x60ba41cc2c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.2, 8;
    %load/vec4 v0x60ba41cc4790_0;
    %jmp/1 T_48.3, 8;
T_48.2 ; End of true expr.
    %load/vec4 v0x60ba41cc46d0_0;
    %jmp/0 T_48.3, 8;
 ; End of false expr.
    %blend;
T_48.3;
    %store/vec4 v0x60ba41cc1d00_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x60ba41c1ffb0;
T_49 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cc3fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cc42d0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x60ba41cc4210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cc42d0_0, 0;
T_49.2 ;
    %load/vec4 v0x60ba41cc4390_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_49.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cc42d0_0, 0;
T_49.4 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x60ba41c1ffb0;
T_50 ;
    %wait E_0x60ba41c4cdc0;
    %fork t_5, S_0x60ba41cc0930;
    %jmp t_4;
    .scope S_0x60ba41cc0930;
t_5 ;
    %load/vec4 v0x60ba41cc20c0_0;
    %load/vec4 v0x60ba41cc27c0_0;
    %store/vec4 v0x60ba41cc15d0_0, 0, 6;
    %store/vec4 v0x60ba41cc14d0_0, 0, 10;
    %callf/vec4 TD_tb_accel_tile.dut.scheduler_inst.ceil_div_M, S_0x60ba41cc12a0;
    %store/vec4 v0x60ba41cc0c20_0, 0, 10;
    %load/vec4 v0x60ba41cc2360_0;
    %load/vec4 v0x60ba41cc2980_0;
    %store/vec4 v0x60ba41cc1a50_0, 0, 6;
    %store/vec4 v0x60ba41cc1950_0, 0, 10;
    %callf/vec4 TD_tb_accel_tile.dut.scheduler_inst.ceil_div_N, S_0x60ba41cc1770;
    %store/vec4 v0x60ba41cc0d00_0, 0, 10;
    %load/vec4 v0x60ba41cc1dc0_0;
    %load/vec4 v0x60ba41cc2600_0;
    %store/vec4 v0x60ba41cc10d0_0, 0, 6;
    %store/vec4 v0x60ba41cc0fd0_0, 0, 12;
    %callf/vec4 TD_tb_accel_tile.dut.scheduler_inst.ceil_div_K, S_0x60ba41cc0df0;
    %store/vec4 v0x60ba41cc0b40_0, 0, 12;
    %load/vec4 v0x60ba41cc2280_0;
    %cmpi/ne 0, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0x60ba41cc2280_0;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0x60ba41cc0c20_0;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x60ba41cc21a0_0, 0, 10;
    %load/vec4 v0x60ba41cc2520_0;
    %cmpi/ne 0, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_50.2, 8;
    %load/vec4 v0x60ba41cc2520_0;
    %jmp/1 T_50.3, 8;
T_50.2 ; End of true expr.
    %load/vec4 v0x60ba41cc0d00_0;
    %jmp/0 T_50.3, 8;
 ; End of false expr.
    %blend;
T_50.3;
    %store/vec4 v0x60ba41cc2440_0, 0, 10;
    %load/vec4 v0x60ba41cc1f90_0;
    %cmpi/ne 0, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_50.4, 8;
    %load/vec4 v0x60ba41cc1f90_0;
    %jmp/1 T_50.5, 8;
T_50.4 ; End of true expr.
    %load/vec4 v0x60ba41cc0b40_0;
    %jmp/0 T_50.5, 8;
 ; End of false expr.
    %blend;
T_50.5;
    %store/vec4 v0x60ba41cc1eb0_0, 0, 12;
    %end;
    .scope S_0x60ba41c1ffb0;
t_4 %join;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x60ba41c1ffb0;
T_51 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cc3fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x60ba41cc3b80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x60ba41cc3e20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60ba41cc3820_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60ba41cc34a0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x60ba41cc2b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x60ba41cc3b80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x60ba41cc3e20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60ba41cc3820_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60ba41cc34a0_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x60ba41cc4390_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %jmp T_51.9;
T_51.4 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60ba41cc3820_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60ba41cc34a0_0, 0;
    %jmp T_51.9;
T_51.5 ;
    %load/vec4 v0x60ba41cc34a0_0;
    %pad/u 32;
    %load/vec4 v0x60ba41cc26e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_51.10, 5;
    %load/vec4 v0x60ba41cc34a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x60ba41cc34a0_0, 0;
    %jmp T_51.11;
T_51.10 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60ba41cc34a0_0, 0;
T_51.11 ;
    %jmp T_51.9;
T_51.6 ;
    %load/vec4 v0x60ba41cc26e0_0;
    %pad/u 10;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_51.12, 4;
    %load/vec4 v0x60ba41cc34a0_0;
    %load/vec4 v0x60ba41cc26e0_0;
    %cmp/u;
    %jmp/0xz  T_51.14, 5;
    %load/vec4 v0x60ba41cc34a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x60ba41cc34a0_0, 0;
T_51.14 ;
T_51.12 ;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x60ba41cc3e20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x60ba41cc2440_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_51.16, 5;
    %load/vec4 v0x60ba41cc3e20_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x60ba41cc3e20_0, 0;
    %jmp T_51.17;
T_51.16 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x60ba41cc3e20_0, 0;
    %load/vec4 v0x60ba41cc3b80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x60ba41cc21a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_51.18, 5;
    %load/vec4 v0x60ba41cc3b80_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x60ba41cc3b80_0, 0;
    %jmp T_51.19;
T_51.18 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x60ba41cc3b80_0, 0;
T_51.19 ;
T_51.17 ;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %load/vec4 v0x60ba41cc4390_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_51.22, 4;
    %load/vec4 v0x60ba41cc26e0_0;
    %pad/u 10;
    %cmpi/e 0, 0, 10;
    %flag_get/vec4 4;
    %jmp/1 T_51.23, 4;
    %load/vec4 v0x60ba41cc34a0_0;
    %load/vec4 v0x60ba41cc26e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_51.23;
    %and;
T_51.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.20, 8;
    %load/vec4 v0x60ba41cc3820_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x60ba41cc1eb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_51.24, 5;
    %load/vec4 v0x60ba41cc3820_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60ba41cc3820_0, 0;
T_51.24 ;
T_51.20 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x60ba41c1ffb0;
T_52 ;
    %wait E_0x60ba41c44430;
    %load/vec4 v0x60ba41cc4390_0;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
    %load/vec4 v0x60ba41cc34a0_0;
    %store/vec4 v0x60ba41cc3580_0, 0, 6;
    %load/vec4 v0x60ba41cc4390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
    %jmp T_52.8;
T_52.0 ;
    %load/vec4 v0x60ba41cc42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
T_52.9 ;
    %jmp T_52.8;
T_52.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ba41cc2f40_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
    %jmp T_52.8;
T_52.2 ;
    %load/vec4 v0x60ba41cc1c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.13, 9;
    %load/vec4 v0x60ba41cc1d00_0;
    %and;
T_52.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
T_52.11 ;
    %jmp T_52.8;
T_52.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ba41cc3900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ba41cc3f00_0, 0, 1;
    %load/vec4 v0x60ba41cc34a0_0;
    %store/vec4 v0x60ba41cc3580_0, 0, 6;
    %load/vec4 v0x60ba41cc26e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60ba41cc34a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_52.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
T_52.14 ;
    %jmp T_52.8;
T_52.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ba41cc3900_0, 0, 1;
    %load/vec4 v0x60ba41cc26e0_0;
    %pad/u 10;
    %cmpi/ne 0, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_52.16, 4;
    %load/vec4 v0x60ba41cc34a0_0;
    %load/vec4 v0x60ba41cc26e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_52.16;
    %store/vec4 v0x60ba41cc3f00_0, 0, 1;
    %load/vec4 v0x60ba41cc34a0_0;
    %store/vec4 v0x60ba41cc3580_0, 0, 6;
    %load/vec4 v0x60ba41cc26e0_0;
    %pad/u 10;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_52.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ba41cc3240_0, 0, 1;
T_52.17 ;
    %load/vec4 v0x60ba41cc26e0_0;
    %pad/u 10;
    %cmpi/e 0, 0, 10;
    %jmp/0xz  T_52.19, 4;
    %load/vec4 v0x60ba41cc3820_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x60ba41cc1eb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_52.21, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
    %jmp T_52.22;
T_52.21 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
T_52.22 ;
    %jmp T_52.20;
T_52.19 ;
    %load/vec4 v0x60ba41cc34a0_0;
    %load/vec4 v0x60ba41cc26e0_0;
    %cmp/e;
    %jmp/0xz  T_52.23, 4;
    %load/vec4 v0x60ba41cc3820_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x60ba41cc1eb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_52.25, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
    %jmp T_52.26;
T_52.25 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
T_52.26 ;
T_52.23 ;
T_52.20 ;
    %jmp T_52.8;
T_52.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ba41cc31a0_0, 0, 1;
    %load/vec4 v0x60ba41cc3e20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x60ba41cc2440_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_52.29, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x60ba41cc3b80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x60ba41cc21a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 8;
T_52.29;
    %jmp/0xz  T_52.27, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
    %jmp T_52.28;
T_52.27 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
T_52.28 ;
    %jmp T_52.8;
T_52.6 ;
    %load/vec4 v0x60ba41cc4210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
T_52.30 ;
    %jmp T_52.8;
T_52.8 ;
    %pop/vec4 1;
    %load/vec4 v0x60ba41cc2b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60ba41cc4470_0, 0, 3;
T_52.32 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x60ba41c1ffb0;
T_53 ;
    %wait E_0x60ba41c9fce0;
    %load/vec4 v0x60ba41cc3fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41cc4390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cc30c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cc4130_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x60ba41cc4470_0;
    %assign/vec4 v0x60ba41cc4390_0, 0;
    %load/vec4 v0x60ba41cc4390_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_53.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cc30c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cc4130_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x60ba41cc4390_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_53.4, 4;
    %load/vec4 v0x60ba41cc30c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60ba41cc30c0_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x60ba41cc4390_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_53.6, 4;
    %load/vec4 v0x60ba41cc4130_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60ba41cc4130_0, 0;
T_53.6 ;
T_53.5 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x60ba41cd5450;
T_54 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41cd5aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60ba41cd5730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cd5910_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x60ba41cd5730_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_54.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60ba41cd5730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cd5910_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x60ba41cd5730_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60ba41cd5730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cd5910_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x60ba41cd4530;
T_55 ;
    %end;
    .thread T_55;
    .scope S_0x60ba41cd4530;
T_56 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41cd5b40_0;
    %assign/vec4 v0x60ba41cd5fe0_0, 0;
    %load/vec4 v0x60ba41cd5fe0_0;
    %assign/vec4 v0x60ba41ce6160_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x60ba41cd4530;
T_57 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41cd5aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41ce6560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41cd5f20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41cd5810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41ce6480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ce6750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cd5c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cd5e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cd5d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cd5db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce6300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce6240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce63c0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cd5e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cd5d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cd5db0_0, 0;
    %load/vec4 v0x60ba41cd5910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x60ba41ce6560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_57.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_57.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41ce6560_0, 0;
    %jmp T_57.11;
T_57.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41cd5f20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41cd5810_0, 0;
    %load/vec4 v0x60ba41ce6160_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_57.12, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60ba41ce6560_0, 0;
T_57.12 ;
    %jmp T_57.11;
T_57.5 ;
    %load/vec4 v0x60ba41cd5f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60ba41cd5f20_0, 0;
    %load/vec4 v0x60ba41cd5f20_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %load/vec4 v0x60ba41ce6160_0;
    %assign/vec4 v0x60ba41ce6830_0, 0;
    %load/vec4 v0x60ba41ce6830_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_57.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41cd5f20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41cd5810_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60ba41ce6560_0, 0;
    %jmp T_57.17;
T_57.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41ce6560_0, 0;
T_57.17 ;
T_57.14 ;
    %jmp T_57.11;
T_57.6 ;
    %load/vec4 v0x60ba41cd5f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60ba41cd5f20_0, 0;
    %load/vec4 v0x60ba41cd5f20_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v0x60ba41ce6160_0;
    %assign/vec4 v0x60ba41ce6830_0, 0;
    %load/vec4 v0x60ba41ce6830_0;
    %load/vec4 v0x60ba41ce6480_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60ba41ce6480_0, 0;
    %load/vec4 v0x60ba41cd5810_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_57.20, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41cd5f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ce6750_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60ba41ce6560_0, 0;
    %jmp T_57.21;
T_57.20 ;
    %load/vec4 v0x60ba41cd5810_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x60ba41cd5810_0, 0;
T_57.21 ;
T_57.18 ;
    %jmp T_57.11;
T_57.7 ;
    %load/vec4 v0x60ba41cd5f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60ba41cd5f20_0, 0;
    %load/vec4 v0x60ba41cd5f20_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_57.22, 4;
    %load/vec4 v0x60ba41ce6160_0;
    %assign/vec4 v0x60ba41ce6830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41cd5f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ce6750_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60ba41ce6560_0, 0;
T_57.22 ;
    %jmp T_57.11;
T_57.8 ;
    %load/vec4 v0x60ba41cd5f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60ba41cd5f20_0, 0;
    %load/vec4 v0x60ba41cd5f20_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_57.24, 4;
    %load/vec4 v0x60ba41ce6160_0;
    %assign/vec4 v0x60ba41ce6830_0, 0;
    %load/vec4 v0x60ba41ce6830_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_57.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cd5d10_0, 0;
T_57.26 ;
    %load/vec4 v0x60ba41ce6750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.28, 4;
    %load/vec4 v0x60ba41ce6480_0;
    %assign/vec4 v0x60ba41cd5c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cd5e80_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60ba41ce6560_0, 0;
    %jmp T_57.29;
T_57.28 ;
    %load/vec4 v0x60ba41ce6750_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x60ba41ce6750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41cd5f20_0, 0;
T_57.29 ;
T_57.24 ;
    %jmp T_57.11;
T_57.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41ce6560_0, 0;
    %jmp T_57.11;
T_57.11 ;
    %pop/vec4 1;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x60ba41ce7b40;
T_58 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41ce8360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60ba41ce7e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ce8000_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x60ba41ce7e20_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_58.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60ba41ce7e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce8000_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x60ba41ce7e20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60ba41ce7e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ce8000_0, 0;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x60ba41ce6a10;
T_59 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41ce8360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41ce88c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce8580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41ce8700_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41ce7f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ce89a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41ce87e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce8250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ce8640_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x60ba41ce88c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_59.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce8250_0, 0;
    %jmp T_59.3;
T_59.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ce8250_0, 0;
T_59.3 ;
    %load/vec4 v0x60ba41ce8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %load/vec4 v0x60ba41ce88c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_59.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_59.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_59.10, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41ce88c0_0, 0;
    %jmp T_59.12;
T_59.6 ;
    %load/vec4 v0x60ba41ce84c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.13, 8;
    %load/vec4 v0x60ba41ce8190_0;
    %assign/vec4 v0x60ba41ce87e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41ce7f00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41ce8700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ce8580_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60ba41ce88c0_0, 0;
    %jmp T_59.14;
T_59.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce8580_0, 0;
T_59.14 ;
    %jmp T_59.12;
T_59.7 ;
    %load/vec4 v0x60ba41ce8700_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60ba41ce8700_0, 0;
    %load/vec4 v0x60ba41ce8700_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_59.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41ce8700_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60ba41ce88c0_0, 0;
    %load/vec4 v0x60ba41ce87e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x60ba41ce8580_0, 0;
T_59.15 ;
    %jmp T_59.12;
T_59.8 ;
    %load/vec4 v0x60ba41ce8700_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60ba41ce8700_0, 0;
    %load/vec4 v0x60ba41ce8700_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_59.17, 4;
    %load/vec4 v0x60ba41ce87e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x60ba41ce8580_0, 0;
T_59.17 ;
    %load/vec4 v0x60ba41ce8700_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_59.19, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41ce8700_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x60ba41ce87e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60ba41ce87e0_0, 0;
    %load/vec4 v0x60ba41ce7f00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_59.21, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60ba41ce88c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ce89a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce8580_0, 0;
    %jmp T_59.22;
T_59.21 ;
    %load/vec4 v0x60ba41ce7f00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x60ba41ce7f00_0, 0;
    %load/vec4 v0x60ba41ce87e0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x60ba41ce8580_0, 0;
T_59.22 ;
T_59.19 ;
    %jmp T_59.12;
T_59.9 ;
    %load/vec4 v0x60ba41ce8700_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60ba41ce8700_0, 0;
    %load/vec4 v0x60ba41ce8700_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_59.23, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41ce8700_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60ba41ce88c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41ce89a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce8580_0, 0;
T_59.23 ;
    %jmp T_59.12;
T_59.10 ;
    %load/vec4 v0x60ba41ce8700_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60ba41ce8700_0, 0;
    %load/vec4 v0x60ba41ce8700_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_59.25, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60ba41ce8700_0, 0;
    %load/vec4 v0x60ba41ce89a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_59.27, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41ce88c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce8580_0, 0;
    %jmp T_59.28;
T_59.27 ;
    %load/vec4 v0x60ba41ce89a0_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x60ba41ce89a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41ce8580_0, 0;
T_59.28 ;
T_59.25 ;
    %jmp T_59.12;
T_59.12 ;
    %pop/vec4 1;
T_59.4 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x60ba41c1f150;
T_60 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41cf2370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41cf28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cf2700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60ba41cf2620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cf27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cf29a0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cf29a0_0, 0;
    %load/vec4 v0x60ba41cf38e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x60ba41cf28c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_60.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_60.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_60.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_60.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41cf28c0_0, 0;
    %jmp T_60.13;
T_60.4 ;
    %load/vec4 v0x60ba41cf3630_0;
    %assign/vec4 v0x60ba41cf2700_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60ba41cf28c0_0, 0;
    %jmp T_60.13;
T_60.5 ;
    %load/vec4 v0x60ba41cf3630_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60ba41cf2620_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60ba41cf28c0_0, 0;
    %jmp T_60.13;
T_60.6 ;
    %load/vec4 v0x60ba41cf3630_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60ba41cf2620_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60ba41cf28c0_0, 0;
    %jmp T_60.13;
T_60.7 ;
    %load/vec4 v0x60ba41cf3630_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60ba41cf27e0_0, 4, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60ba41cf28c0_0, 0;
    %jmp T_60.13;
T_60.8 ;
    %load/vec4 v0x60ba41cf3630_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60ba41cf27e0_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60ba41cf28c0_0, 0;
    %jmp T_60.13;
T_60.9 ;
    %load/vec4 v0x60ba41cf3630_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60ba41cf27e0_0, 4, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60ba41cf28c0_0, 0;
    %jmp T_60.13;
T_60.10 ;
    %load/vec4 v0x60ba41cf3630_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60ba41cf27e0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x60ba41cf28c0_0, 0;
    %jmp T_60.13;
T_60.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cf29a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41cf28c0_0, 0;
    %jmp T_60.13;
T_60.13 ;
    %pop/vec4 1;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x60ba41c1f150;
T_61 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41cf2370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cefc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cf41e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60ba41cef8f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60ba41cf3f00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60ba41cefa80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x60ba41cf4070_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cefc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cf41e0_0, 0;
    %load/vec4 v0x60ba41cf05e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cefc10_0, 0;
    %load/vec4 v0x60ba41cf2620_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x60ba41cef8f0_0, 0;
    %load/vec4 v0x60ba41cf27e0_0;
    %parti/s 64, 0, 2;
    %assign/vec4 v0x60ba41cefa80_0, 0;
T_61.2 ;
    %load/vec4 v0x60ba41cf06a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cf41e0_0, 0;
    %load/vec4 v0x60ba41cf2620_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x60ba41cf3f00_0, 0;
    %load/vec4 v0x60ba41cf27e0_0;
    %parti/s 64, 0, 2;
    %assign/vec4 v0x60ba41cf4070_0, 0;
T_61.4 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x60ba41c1f150;
T_62 ;
    %wait E_0x60ba41abff30;
    %load/vec4 v0x60ba41cf2370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60ba41cf3310_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41cf3070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60ba41cf3230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60ba41cf3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cf2fd0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x60ba41cf3310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60ba41cf3310_0, 0;
    %jmp T_62.7;
T_62.2 ;
    %load/vec4 v0x60ba41cf0760_0;
    %flag_set/vec4 8;
    %jmp/1 T_62.10, 8;
    %load/vec4 v0x60ba41cf09a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_62.10;
    %jmp/0xz  T_62.8, 8;
    %load/vec4 v0x60ba41cf2700_0;
    %assign/vec4 v0x60ba41cf3150_0, 0;
    %load/vec4 v0x60ba41cf09a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.11, 8;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x60ba41cf1a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60ba41cf02c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_62.12, 8;
T_62.11 ; End of true expr.
    %load/vec4 v0x60ba41cf0c30_0;
    %jmp/0 T_62.12, 8;
 ; End of false expr.
    %blend;
T_62.12;
    %assign/vec4 v0x60ba41cf3230_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41cf3070_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60ba41cf3310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cf2fd0_0, 0;
    %jmp T_62.9;
T_62.8 ;
    %load/vec4 v0x60ba41cf0540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.13, 8;
    %load/vec4 v0x60ba41cf2700_0;
    %assign/vec4 v0x60ba41cf3150_0, 0;
    %load/vec4 v0x60ba41cf0360_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60ba41cf3230_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ba41cf3070_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60ba41cf3310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60ba41cf2fd0_0, 0;
T_62.13 ;
T_62.9 ;
    %jmp T_62.7;
T_62.3 ;
    %load/vec4 v0x60ba41cf3af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.15, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60ba41cf3310_0, 0;
T_62.15 ;
    %jmp T_62.7;
T_62.4 ;
    %load/vec4 v0x60ba41cf3af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.17, 8;
    %load/vec4 v0x60ba41cf3070_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x60ba41cf3070_0, 0;
    %load/vec4 v0x60ba41cf3070_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_62.19, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60ba41cf3310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ba41cf2fd0_0, 0;
T_62.19 ;
T_62.17 ;
    %jmp T_62.7;
T_62.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60ba41cf3310_0, 0;
    %jmp T_62.7;
T_62.7 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x60ba41c20770;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ba41cf4c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ba41cf4ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ba41cf4fd0_0, 0, 1;
    %end;
    .thread T_63, $init;
    .scope S_0x60ba41c20770;
T_64 ;
    %delay 1316134912, 2328;
    %load/vec4 v0x60ba41cf4c90_0;
    %inv;
    %store/vec4 v0x60ba41cf4c90_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0x60ba41c20770;
T_65 ;
    %vpi_call/w 3 107 "$display", "================================================================================" {0 0 0};
    %vpi_call/w 3 108 "$display", "TB: Starting complete UART protocol test" {0 0 0};
    %vpi_call/w 3 109 "$display", "================================================================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ba41cf4ee0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_65.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.1, 5;
    %jmp/1 T_65.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60ba41abff30;
    %jmp T_65.0;
T_65.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ba41cf4ee0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_65.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.3, 5;
    %jmp/1 T_65.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60ba41abff30;
    %jmp T_65.2;
T_65.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 116 "$display", "TB: Reset complete" {0 0 0};
    %vpi_call/w 3 119 "$display", "\012--- Configuring CSRs ---" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60ba41cf45e0_0, 0, 8;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x60ba41cf4500_0, 0, 16;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x60ba41cf46c0_0, 0, 32;
    %fork TD_tb_accel_tile.send_packet, S_0x60ba41cf4300;
    %join;
    %wait E_0x60ba41abff30;
    %vpi_call/w 3 122 "$display", "TB: Sent M=8" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60ba41cf45e0_0, 0, 8;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x60ba41cf4500_0, 0, 16;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x60ba41cf46c0_0, 0, 32;
    %fork TD_tb_accel_tile.send_packet, S_0x60ba41cf4300;
    %join;
    %wait E_0x60ba41abff30;
    %vpi_call/w 3 126 "$display", "TB: Sent N=8" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60ba41cf45e0_0, 0, 8;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x60ba41cf4500_0, 0, 16;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x60ba41cf46c0_0, 0, 32;
    %fork TD_tb_accel_tile.send_packet, S_0x60ba41cf4300;
    %join;
    %wait E_0x60ba41abff30;
    %vpi_call/w 3 130 "$display", "TB: Sent K=8" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60ba41cf45e0_0, 0, 8;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x60ba41cf4500_0, 0, 16;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x60ba41cf46c0_0, 0, 32;
    %fork TD_tb_accel_tile.send_packet, S_0x60ba41cf4300;
    %join;
    %wait E_0x60ba41abff30;
    %vpi_call/w 3 134 "$display", "TB: Sent Tm=8" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60ba41cf45e0_0, 0, 8;
    %pushi/vec4 24, 0, 16;
    %store/vec4 v0x60ba41cf4500_0, 0, 16;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x60ba41cf46c0_0, 0, 32;
    %fork TD_tb_accel_tile.send_packet, S_0x60ba41cf4300;
    %join;
    %wait E_0x60ba41abff30;
    %vpi_call/w 3 138 "$display", "TB: Sent Tn=8" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60ba41cf45e0_0, 0, 8;
    %pushi/vec4 28, 0, 16;
    %store/vec4 v0x60ba41cf4500_0, 0, 16;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x60ba41cf46c0_0, 0, 32;
    %fork TD_tb_accel_tile.send_packet, S_0x60ba41cf4300;
    %join;
    %wait E_0x60ba41abff30;
    %vpi_call/w 3 142 "$display", "TB: Sent Tk=8" {0 0 0};
    %vpi_call/w 3 145 "$display", "\012--- Loading Activation Buffer ---" {0 0 0};
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x60ba41cf45e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60ba41cf4500_0, 0, 16;
    %pushi/vec4 84281096, 0, 32;
    %store/vec4 v0x60ba41cf46c0_0, 0, 32;
    %fork TD_tb_accel_tile.send_packet, S_0x60ba41cf4300;
    %join;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x60ba41cf45e0_0, 0, 8;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x60ba41cf4500_0, 0, 16;
    %pushi/vec4 219025168, 0, 32;
    %store/vec4 v0x60ba41cf46c0_0, 0, 32;
    %fork TD_tb_accel_tile.send_packet, S_0x60ba41cf4300;
    %join;
    %vpi_call/w 3 148 "$display", "TB: Loaded activation data" {0 0 0};
    %vpi_call/w 3 151 "$display", "\012--- Loading Weight Buffer ---" {0 0 0};
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x60ba41cf45e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60ba41cf4500_0, 0, 16;
    %pushi/vec4 67305985, 0, 32;
    %store/vec4 v0x60ba41cf46c0_0, 0, 32;
    %fork TD_tb_accel_tile.send_packet, S_0x60ba41cf4300;
    %join;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x60ba41cf45e0_0, 0, 8;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x60ba41cf4500_0, 0, 16;
    %pushi/vec4 202050057, 0, 32;
    %store/vec4 v0x60ba41cf46c0_0, 0, 32;
    %fork TD_tb_accel_tile.send_packet, S_0x60ba41cf4300;
    %join;
    %vpi_call/w 3 154 "$display", "TB: Loaded weight data" {0 0 0};
    %vpi_call/w 3 157 "$display", "\012--- Starting Computation ---" {0 0 0};
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0x60ba41cf45e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60ba41cf4500_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60ba41cf46c0_0, 0, 32;
    %fork TD_tb_accel_tile.send_packet, S_0x60ba41cf4300;
    %join;
    %vpi_call/w 3 159 "$display", "TB: Sent START command" {0 0 0};
    %pushi/vec4 50, 0, 32;
T_65.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.5, 5;
    %jmp/1 T_65.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60ba41abff30;
    %jmp T_65.4;
T_65.5 ;
    %pop/vec4 1;
    %load/vec4 v0x60ba41cf4b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.6, 8;
    %vpi_call/w 3 163 "$display", "TB: PASS: Computation started (busy=1)" {0 0 0};
    %jmp T_65.7;
T_65.6 ;
    %vpi_call/w 3 164 "$display", "TB: WARNING: busy not asserted" {0 0 0};
T_65.7 ;
    %vpi_call/w 3 167 "$display", "\012--- Waiting for Completion ---" {0 0 0};
T_65.8 ;
    %load/vec4 v0x60ba41cf4d50_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_65.9, 6;
    %wait E_0x60ba41aa9ca0;
    %jmp T_65.8;
T_65.9 ;
    %vpi_call/w 3 169 "$display", "TB: PASS: Computation complete (done pulse detected)" {0 0 0};
    %pushi/vec4 100, 0, 32;
T_65.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.11, 5;
    %jmp/1 T_65.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60ba41abff30;
    %jmp T_65.10;
T_65.11 ;
    %pop/vec4 1;
    %load/vec4 v0x60ba41cf4b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.12, 8;
    %vpi_call/w 3 173 "$display", "TB: PASS: Busy cleared" {0 0 0};
T_65.12 ;
    %load/vec4 v0x60ba41cf4e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.14, 8;
    %vpi_call/w 3 174 "$display", "TB: PASS: No errors detected" {0 0 0};
T_65.14 ;
    %vpi_call/w 3 176 "$display", "\012================================================================================" {0 0 0};
    %vpi_call/w 3 177 "$display", "TB: Test PASSED - Full UART protocol functional" {0 0 0};
    %vpi_call/w 3 178 "$display", "================================================================================\012" {0 0 0};
    %delay 2764472320, 232830;
    %vpi_call/w 3 181 "$finish" {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x60ba41c20770;
T_66 ;
    %wait E_0x60ba41ad2280;
    %vpi_call/w 3 186 "$display", "TB: [%0t] DONE pulse detected", $time {0 0 0};
    %jmp T_66;
    .thread T_66;
    .scope S_0x60ba41c20770;
T_67 ;
    %wait E_0x60ba41aeb2a0;
    %vpi_call/w 3 190 "$display", "TB: [%0t] BUSY asserted", $time {0 0 0};
    %jmp T_67;
    .thread T_67;
    .scope S_0x60ba41c20770;
T_68 ;
    %wait E_0x60ba41ad78a0;
    %vpi_call/w 3 194 "$display", "TB: [%0t] BUSY deasserted", $time {0 0 0};
    %jmp T_68;
    .thread T_68;
    .scope S_0x60ba41c20770;
T_69 ;
    %wait E_0x60ba41aea8d0;
    %vpi_call/w 3 198 "$display", "TB: [%0t] ERROR detected!", $time {0 0 0};
    %jmp T_69;
    .thread T_69;
    .scope S_0x60ba41c20770;
T_70 ;
    %delay 1156841472, 1164153218;
    %vpi_call/w 3 204 "$display", "\012================================================================================" {0 0 0};
    %vpi_call/w 3 205 "$display", "TB: TIMEOUT - Test did not complete in time" {0 0 0};
    %vpi_call/w 3 206 "$display", "================================================================================\012" {0 0 0};
    %vpi_call/w 3 207 "$finish" {0 0 0};
    %end;
    .thread T_70;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "tb/integration/tb_accel_tile.sv";
    "verilog/top/accel_top.v";
    "verilog/buffer/act_buffer.v";
    "verilog/control/csr.v";
    "verilog/monitor/perf.v";
    "verilog/control/scheduler.v";
    "verilog/systolic/systolic_array.v";
    "verilog/systolic/pe.v";
    "verilog/mac/mac8.v";
    "verilog/uart/uart_rx.v";
    "verilog/uart/uart_tx.v";
    "verilog/buffer/wgt_buffer.v";
