INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 08:22:22 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 oehb2/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb0/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.055ns (21.963%)  route 3.749ns (78.037%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 7.321 - 6.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1577, unset)         1.454     1.454    oehb2/clk
    SLICE_X14Y87         FDCE                                         r  oehb2/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDCE (Prop_fdce_C_Q)         0.259     1.713 r  oehb2/data_reg_reg[0]/Q
                         net (fo=13, routed)          0.484     2.197    oehb2/Q[0]
    SLICE_X13Y86         LUT4 (Prop_lut4_I1_O)        0.049     2.246 r  oehb2/data_reg[3]_i_3/O
                         net (fo=1, routed)           0.237     2.483    tehb0/data_reg_reg[3]_1
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.136     2.619 r  tehb0/data_reg[3]_i_2__1/O
                         net (fo=4, routed)           0.239     2.857    cmpi2/addi14_dataOutArray_0[1]
    SLICE_X15Y87         LUT2 (Prop_lut2_I1_O)        0.043     2.900 r  cmpi2/Memory[0][0]_i_7/O
                         net (fo=1, routed)           0.000     2.900    cmpi2/Memory[0][0]_i_7_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.167 f  cmpi2/Memory_reg[0][0]_i_1/CO[3]
                         net (fo=14, routed)          0.602     3.770    tehb0/dataOutArray[0][0]
    SLICE_X20Y93         LUT5 (Prop_lut5_I0_O)        0.043     3.813 f  tehb0/Memory[0][0]_i_2/O
                         net (fo=6, routed)           0.299     4.112    control_merge5/fork_C1/generateBlocks[1].regblock/data_reg_reg[5]_2
    SLICE_X19Y93         LUT6 (Prop_lut6_I3_O)        0.043     4.155 f  control_merge5/fork_C1/generateBlocks[1].regblock/full_reg_i_4/O
                         net (fo=5, routed)           0.264     4.419    control_merge5/fork_C1/generateBlocks[1].regblock/reg_value_reg_2
    SLICE_X18Y93         LUT5 (Prop_lut5_I2_O)        0.043     4.462 r  control_merge5/fork_C1/generateBlocks[1].regblock/reg_value_i_5__1/O
                         net (fo=3, routed)           0.269     4.730    fork12/generateBlocks[0].regblock/reg_value_reg_1
    SLICE_X18Y91         LUT4 (Prop_lut4_I1_O)        0.043     4.773 r  fork12/generateBlocks[0].regblock/reg_value_i_2__13/O
                         net (fo=4, routed)           0.370     5.143    fork12/generateBlocks[1].regblock/reg_value_reg_1
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.043     5.186 f  fork12/generateBlocks[1].regblock/reg_value_i_9__0/O
                         net (fo=2, routed)           0.333     5.519    fork3/generateBlocks[4].regblock/addi14_nReadyArray_0
    SLICE_X18Y86         LUT6 (Prop_lut6_I3_O)        0.043     5.562 r  fork3/generateBlocks[4].regblock/full_reg_i_2__5/O
                         net (fo=2, routed)           0.277     5.838    oehb2/forkStop
    SLICE_X18Y87         LUT3 (Prop_lut3_I1_O)        0.043     5.881 r  oehb2/data_reg[5]_i_1__8/O
                         net (fo=6, routed)           0.376     6.258    tehb0/E[0]
    SLICE_X13Y86         FDCE                                         r  tehb0/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=1577, unset)         1.321     7.321    tehb0/clk
    SLICE_X13Y86         FDCE                                         r  tehb0/data_reg_reg[0]/C
                         clock pessimism              0.109     7.430    
                         clock uncertainty           -0.035     7.395    
    SLICE_X13Y86         FDCE (Setup_fdce_C_CE)      -0.201     7.194    tehb0/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  0.936    




