Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Apr  6 15:14:02 2021
| Host         : T480 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ResetCollision_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.545        0.000                      0                  201        0.191        0.000                      0                  201        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.545        0.000                      0                  201        0.191        0.000                      0                  201        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.981ns (20.652%)  route 3.769ns (79.348%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.618     5.139    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  uart_rx_inst/prescale_reg_reg[18]/Q
                         net (fo=2, routed)           0.840     6.436    uart_rx_inst/prescale_reg_reg[18]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.560 f  uart_rx_inst/bit_cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.667     7.226    uart_rx_inst/bit_cnt[3]_i_5__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  uart_rx_inst/bit_cnt[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.794    uart_rx_inst/bit_cnt[3]_i_3__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  uart_rx_inst/bit_cnt[3]_i_2__0/O
                         net (fo=39, routed)          0.985     8.903    uart_rx_inst/bit_cnt[3]_i_2__0_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.153     9.056 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.833     9.889    uart_rx_inst/prescale_reg
    SLICE_X1Y23          FDRE                                         r  uart_rx_inst/prescale_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  uart_rx_inst/prescale_reg_reg[10]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.636    14.434    uart_rx_inst/prescale_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.981ns (20.652%)  route 3.769ns (79.348%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.618     5.139    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  uart_rx_inst/prescale_reg_reg[18]/Q
                         net (fo=2, routed)           0.840     6.436    uart_rx_inst/prescale_reg_reg[18]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.560 f  uart_rx_inst/bit_cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.667     7.226    uart_rx_inst/bit_cnt[3]_i_5__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  uart_rx_inst/bit_cnt[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.794    uart_rx_inst/bit_cnt[3]_i_3__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  uart_rx_inst/bit_cnt[3]_i_2__0/O
                         net (fo=39, routed)          0.985     8.903    uart_rx_inst/bit_cnt[3]_i_2__0_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.153     9.056 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.833     9.889    uart_rx_inst/prescale_reg
    SLICE_X1Y23          FDRE                                         r  uart_rx_inst/prescale_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  uart_rx_inst/prescale_reg_reg[11]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.636    14.434    uart_rx_inst/prescale_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.981ns (20.652%)  route 3.769ns (79.348%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.618     5.139    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  uart_rx_inst/prescale_reg_reg[18]/Q
                         net (fo=2, routed)           0.840     6.436    uart_rx_inst/prescale_reg_reg[18]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.560 f  uart_rx_inst/bit_cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.667     7.226    uart_rx_inst/bit_cnt[3]_i_5__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  uart_rx_inst/bit_cnt[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.794    uart_rx_inst/bit_cnt[3]_i_3__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  uart_rx_inst/bit_cnt[3]_i_2__0/O
                         net (fo=39, routed)          0.985     8.903    uart_rx_inst/bit_cnt[3]_i_2__0_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.153     9.056 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.833     9.889    uart_rx_inst/prescale_reg
    SLICE_X1Y23          FDRE                                         r  uart_rx_inst/prescale_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  uart_rx_inst/prescale_reg_reg[8]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.636    14.434    uart_rx_inst/prescale_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.981ns (20.652%)  route 3.769ns (79.348%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.618     5.139    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  uart_rx_inst/prescale_reg_reg[18]/Q
                         net (fo=2, routed)           0.840     6.436    uart_rx_inst/prescale_reg_reg[18]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.560 f  uart_rx_inst/bit_cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.667     7.226    uart_rx_inst/bit_cnt[3]_i_5__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  uart_rx_inst/bit_cnt[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.794    uart_rx_inst/bit_cnt[3]_i_3__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  uart_rx_inst/bit_cnt[3]_i_2__0/O
                         net (fo=39, routed)          0.985     8.903    uart_rx_inst/bit_cnt[3]_i_2__0_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.153     9.056 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.833     9.889    uart_rx_inst/prescale_reg
    SLICE_X1Y23          FDRE                                         r  uart_rx_inst/prescale_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.504    14.845    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  uart_rx_inst/prescale_reg_reg[9]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.636    14.434    uart_rx_inst/prescale_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.981ns (21.082%)  route 3.672ns (78.918%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.145    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.836     6.437    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X0Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.561 f  uart_rx_inst/bit_cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.667     7.228    uart_rx_inst/bit_cnt[3]_i_5__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  uart_rx_inst/bit_cnt[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.796    uart_rx_inst/bit_cnt[3]_i_3__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.920 r  uart_rx_inst/bit_cnt[3]_i_2__0/O
                         net (fo=39, routed)          0.985     8.904    uart_rx_inst/bit_cnt[3]_i_2__0_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.153     9.057 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.741     9.798    uart_rx_inst/prescale_reg
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.636    14.432    uart_rx_inst/prescale_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.981ns (21.082%)  route 3.672ns (78.918%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.145    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.836     6.437    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X0Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.561 f  uart_rx_inst/bit_cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.667     7.228    uart_rx_inst/bit_cnt[3]_i_5__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  uart_rx_inst/bit_cnt[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.796    uart_rx_inst/bit_cnt[3]_i_3__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.920 r  uart_rx_inst/bit_cnt[3]_i_2__0/O
                         net (fo=39, routed)          0.985     8.904    uart_rx_inst/bit_cnt[3]_i_2__0_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.153     9.057 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.741     9.798    uart_rx_inst/prescale_reg
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.636    14.432    uart_rx_inst/prescale_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.981ns (21.082%)  route 3.672ns (78.918%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.145    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.836     6.437    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X0Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.561 f  uart_rx_inst/bit_cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.667     7.228    uart_rx_inst/bit_cnt[3]_i_5__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  uart_rx_inst/bit_cnt[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.796    uart_rx_inst/bit_cnt[3]_i_3__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.920 r  uart_rx_inst/bit_cnt[3]_i_2__0/O
                         net (fo=39, routed)          0.985     8.904    uart_rx_inst/bit_cnt[3]_i_2__0_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.153     9.057 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.741     9.798    uart_rx_inst/prescale_reg
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.502    14.843    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[18]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.636    14.432    uart_rx_inst/prescale_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.981ns (21.325%)  route 3.619ns (78.675%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.618     5.139    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  uart_rx_inst/prescale_reg_reg[18]/Q
                         net (fo=2, routed)           0.840     6.436    uart_rx_inst/prescale_reg_reg[18]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.560 f  uart_rx_inst/bit_cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.667     7.226    uart_rx_inst/bit_cnt[3]_i_5__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  uart_rx_inst/bit_cnt[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.794    uart_rx_inst/bit_cnt[3]_i_3__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  uart_rx_inst/bit_cnt[3]_i_2__0/O
                         net (fo=39, routed)          0.985     8.903    uart_rx_inst/bit_cnt[3]_i_2__0_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.153     9.056 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.683     9.739    uart_rx_inst/prescale_reg
    SLICE_X1Y22          FDRE                                         r  uart_rx_inst/prescale_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.846    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  uart_rx_inst/prescale_reg_reg[4]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.636    14.435    uart_rx_inst/prescale_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.981ns (21.325%)  route 3.619ns (78.675%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.618     5.139    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  uart_rx_inst/prescale_reg_reg[18]/Q
                         net (fo=2, routed)           0.840     6.436    uart_rx_inst/prescale_reg_reg[18]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.560 f  uart_rx_inst/bit_cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.667     7.226    uart_rx_inst/bit_cnt[3]_i_5__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  uart_rx_inst/bit_cnt[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.794    uart_rx_inst/bit_cnt[3]_i_3__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  uart_rx_inst/bit_cnt[3]_i_2__0/O
                         net (fo=39, routed)          0.985     8.903    uart_rx_inst/bit_cnt[3]_i_2__0_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.153     9.056 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.683     9.739    uart_rx_inst/prescale_reg
    SLICE_X1Y22          FDRE                                         r  uart_rx_inst/prescale_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.846    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  uart_rx_inst/prescale_reg_reg[5]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.636    14.435    uart_rx_inst/prescale_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.981ns (21.325%)  route 3.619ns (78.675%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.618     5.139    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  uart_rx_inst/prescale_reg_reg[18]/Q
                         net (fo=2, routed)           0.840     6.436    uart_rx_inst/prescale_reg_reg[18]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.560 f  uart_rx_inst/bit_cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.667     7.226    uart_rx_inst/bit_cnt[3]_i_5__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.350 r  uart_rx_inst/bit_cnt[3]_i_3__0/O
                         net (fo=1, routed)           0.444     7.794    uart_rx_inst/bit_cnt[3]_i_3__0_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  uart_rx_inst/bit_cnt[3]_i_2__0/O
                         net (fo=39, routed)          0.985     8.903    uart_rx_inst/bit_cnt[3]_i_2__0_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I0_O)        0.153     9.056 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.683     9.739    uart_rx_inst/prescale_reg
    SLICE_X1Y22          FDRE                                         r  uart_rx_inst/prescale_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505    14.846    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  uart_rx_inst/prescale_reg_reg[6]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.636    14.435    uart_rx_inst/prescale_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  4.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.446    clkin_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  counter_reg[1]/Q
                         net (fo=4, routed)           0.109     1.696    counter_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.741 r  clk_i_1/O
                         net (fo=1, routed)           0.000     1.741    clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.959    clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/m_axis_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  uart_rx_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  uart_rx_inst/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.742    uart_rx_inst/data_reg[0]
    SLICE_X3Y27          FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.853     1.980    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.070     1.551    uart_rx_inst/m_axis_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/m_axis_tdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  uart_rx_inst/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  uart_rx_inst/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.122     1.752    uart_rx_inst/data_reg[3]
    SLICE_X3Y27          FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.853     1.980    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.072     1.553    uart_rx_inst/m_axis_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/m_axis_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  uart_rx_inst/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  uart_rx_inst/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.124     1.754    uart_rx_inst/data_reg[2]
    SLICE_X3Y27          FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.853     1.980    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.070     1.551    uart_rx_inst/m_axis_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart_rx_inst/prescale_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.582     1.465    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  uart_rx_inst/prescale_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_rx_inst/prescale_reg_reg[12]/Q
                         net (fo=3, routed)           0.079     1.685    uart_rx_inst/prescale_reg_reg[12]
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.809 r  uart_rx_inst/prescale_reg_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.809    uart_rx_inst/prescale_reg_reg[12]_i_1__0_n_6
    SLICE_X1Y24          FDRE                                         r  uart_rx_inst/prescale_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.850     1.977    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  uart_rx_inst/prescale_reg_reg[13]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    uart_rx_inst/prescale_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart_rx_inst/prescale_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.582     1.465    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_rx_inst/prescale_reg_reg[16]/Q
                         net (fo=3, routed)           0.079     1.685    uart_rx_inst/prescale_reg_reg[16]
    SLICE_X1Y25          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.809 r  uart_rx_inst/prescale_reg_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.809    uart_rx_inst/prescale_reg_reg[16]_i_1__0_n_6
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.850     1.977    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  uart_rx_inst/prescale_reg_reg[17]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    uart_rx_inst/prescale_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart_tx_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.984%)  route 0.159ns (53.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.580     1.463    uart_tx_inst/clkin_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  uart_tx_inst/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  uart_tx_inst/data_reg_reg[3]/Q
                         net (fo=1, routed)           0.159     1.763    uart_tx_inst/data_reg_reg_n_0_[3]
    SLICE_X7Y24          FDRE                                         r  uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.848     1.975    uart_tx_inst/clkin_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.060     1.523    uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart_rx_inst/prescale_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.582     1.465    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  uart_rx_inst/prescale_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_rx_inst/prescale_reg_reg[14]/Q
                         net (fo=3, routed)           0.079     1.685    uart_rx_inst/prescale_reg_reg[14]
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.812 r  uart_rx_inst/prescale_reg_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    uart_rx_inst/prescale_reg_reg[12]_i_1__0_n_4
    SLICE_X1Y24          FDRE                                         r  uart_rx_inst/prescale_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.850     1.977    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  uart_rx_inst/prescale_reg_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    uart_rx_inst/prescale_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart_rx_inst/prescale_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  uart_rx_inst/prescale_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uart_rx_inst/prescale_reg_reg[10]/Q
                         net (fo=3, routed)           0.079     1.686    uart_rx_inst/prescale_reg_reg[10]
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.813 r  uart_rx_inst/prescale_reg_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    uart_rx_inst/prescale_reg_reg[8]_i_1__0_n_4
    SLICE_X1Y23          FDRE                                         r  uart_rx_inst/prescale_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  uart_rx_inst/prescale_reg_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    uart_rx_inst/prescale_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uart_rx_inst/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.213%)  route 0.192ns (50.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.582     1.465    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  uart_rx_inst/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_rx_inst/bit_cnt_reg[0]/Q
                         net (fo=20, routed)          0.192     1.798    uart_rx_inst/bit_cnt_reg_n_0_[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  uart_rx_inst/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    uart_rx_inst/bit_cnt[2]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  uart_rx_inst/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.850     1.977    uart_rx_inst/clkin_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  uart_rx_inst/bit_cnt_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.120     1.598    uart_rx_inst/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clkin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    PaddlePosition_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28    PaddlePosition_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28    PaddlePosition_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28    PaddlePosition_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28    PaddlePosition_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    uart_rx_inst/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    uart_rx_inst/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    uart_rx_inst/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    PaddlePosition_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    PaddlePosition_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    PaddlePosition_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    PaddlePosition_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    PaddlePosition_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    PaddlePosition_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    uart_rx_inst/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    uart_rx_inst/bit_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    uart_rx_inst/bit_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    uart_rx_inst/bit_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    uart_rx_inst/data_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    uart_rx_inst/data_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    uart_rx_inst/data_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    uart_rx_inst/prescale_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    uart_rx_inst/prescale_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    uart_rx_inst/prescale_reg_reg[15]/C



