#ifndef ADD_VVP_OP
#define ADD_VVP_OP(X)
#endif

#ifndef REGISTER_VVP_OP
#define REGISTER_VVP_OP(VVP_NAME, NATIVE_ISD)
#endif

#ifndef REGISTER_TERNARY_VVP_OP
#define REGISTER_TERNARY_VVP_OP(X,Y) REGISTER_VVP_OP(X,Y)
#endif

#ifndef REGISTER_BINARY_VVP_OP
#define REGISTER_BINARY_VVP_OP(X,Y) REGISTER_VVP_OP(X,Y)
#endif

#ifndef REGISTER_UNARY_VVP_OP
#define REGISTER_UNARY_VVP_OP(X,Y) REGISTER_VVP_OP(X,Y)
#endif


// non-standard SIMD operators
ADD_VVP_OP(VVP_GATHER)
ADD_VVP_OP(VVP_SCATTER)

ADD_VVP_OP(VVP_LOAD)
REGISTER_VVP_OP(VVP_LOAD,LOAD)
ADD_VVP_OP(VVP_STORE)
REGISTER_VVP_OP(VVP_STORE,STORE)

// standard SIMD operators
// int
ADD_VVP_OP(VVP_ADD)
REGISTER_BINARY_VVP_OP(VVP_ADD,ADD)
ADD_VVP_OP(VVP_MUL)
REGISTER_BINARY_VVP_OP(VVP_MUL,MUL)
ADD_VVP_OP(VVP_SUB)
REGISTER_BINARY_VVP_OP(VVP_SUB,SUB)
ADD_VVP_OP(VVP_UDIV)
REGISTER_BINARY_VVP_OP(VVP_UDIV,UDIV)
ADD_VVP_OP(VVP_SDIV)
REGISTER_BINARY_VVP_OP(VVP_SDIV,SDIV)

ADD_VVP_OP(VVP_SRL)
REGISTER_BINARY_VVP_OP(VVP_SRL,SRL)
ADD_VVP_OP(VVP_SRA)
REGISTER_BINARY_VVP_OP(VVP_SRA,SRA)
ADD_VVP_OP(VVP_SHL)
REGISTER_BINARY_VVP_OP(VVP_SHL,SHL)

// fp
ADD_VVP_OP(VVP_FADD)
REGISTER_BINARY_VVP_OP(VVP_FADD,FADD)
ADD_VVP_OP(VVP_FMUL)
REGISTER_BINARY_VVP_OP(VVP_FMUL,FMUL)
ADD_VVP_OP(VVP_FSUB)
REGISTER_BINARY_VVP_OP(VVP_FSUB,FSUB)
ADD_VVP_OP(VVP_FDIV)
REGISTER_BINARY_VVP_OP(VVP_FDIV,FDIV)

ADD_VVP_OP(VVP_FFMA)
REGISTER_TERNARY_VVP_OP(VVP_FFMA,FMA)

#undef ADD_VVP_OP
#undef REGISTER_VVP_OP
#undef REGISTER_TERNARY_VVP_OP
#undef REGISTER_BINARY_VVP_OP
#undef REGISTER_UNARY_VVP_OP
