// Generated by CIRCT 42e53322a
module lzc_00000003(	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:2:3
  input  [2:0] in_i,	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:2:30
  output [1:0] cnt_o,	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:2:46
  output       empty_o	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:2:62
);

  wire       _GEN;	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:16:11
  wire       _GEN_0;	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:14:10
  wire       _GEN_1;	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:12:10
  wire [1:0] _GEN_2 = {_GEN, 1'h0} | {1'h0, _GEN_0};	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:4:14, :5:10, :6:10, :7:10, :14:10, :16:11
  assign _GEN_1 = ~(in_i[0]);	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:11:10, :12:10
  assign _GEN_0 = _GEN_2[1] | in_i[2];	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:7:10, :8:10, :13:10, :14:10
  assign _GEN = in_i[0] | in_i[1];	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:11:10, :15:11, :16:11
  assign cnt_o = {~(_GEN_2[1]), _GEN_2[1] & _GEN_1};	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:7:10, :8:10, :9:10, :10:10, :12:10, :19:11, :20:5
  assign empty_o = ~(_GEN_2[0]);	// /tmp/tmp.TxH3ZtY443/12246_OpenABC_leaf_level_verilog_sky130hd_fakestack_ariane136_lzc_00000003.cleaned.mlir:7:10, :17:11, :18:11, :20:5
endmodule

