{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641942675039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641942675039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 11 20:11:14 2022 " "Processing started: Tue Jan 11 20:11:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641942675039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1641942675039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testealu1 -c testealu1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off testealu1 -c testealu1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1641942675039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1641942675433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1641942675433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testealu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testealu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testealu1-hardware " "Found design unit 1: testealu1-hardware" {  } { { "testealu1.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641942683263 ""} { "Info" "ISGN_ENTITY_NAME" "1 testealu1 " "Found entity 1: testealu1" {  } { { "testealu1.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641942683263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1641942683263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testealu1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testealu1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testealu1_tb-behavior " "Found design unit 1: testealu1_tb-behavior" {  } { { "testealu1_tb.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641942683267 ""} { "Info" "ISGN_ENTITY_NAME" "1 testealu1_tb " "Found entity 1: testealu1_tb" {  } { { "testealu1_tb.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641942683267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1641942683267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testealu1 " "Elaborating entity \"testealu1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1641942683300 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow testealu1.vhd(18) " "VHDL Signal Declaration warning at testealu1.vhd(18): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testealu1.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641942683301 "|testealu1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero testealu1.vhd(20) " "VHDL Signal Declaration warning at testealu1.vhd(20): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testealu1.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641942683301 "|testealu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result testealu1.vhd(27) " "VHDL Process Statement warning at testealu1.vhd(27): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "testealu1.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1641942683301 "|testealu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] testealu1.vhd(27) " "Inferred latch for \"result\[0\]\" at testealu1.vhd(27)" {  } { { "testealu1.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641942683301 "|testealu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] testealu1.vhd(27) " "Inferred latch for \"result\[1\]\" at testealu1.vhd(27)" {  } { { "testealu1.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641942683301 "|testealu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] testealu1.vhd(27) " "Inferred latch for \"result\[2\]\" at testealu1.vhd(27)" {  } { { "testealu1.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641942683301 "|testealu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] testealu1.vhd(27) " "Inferred latch for \"result\[3\]\" at testealu1.vhd(27)" {  } { { "testealu1.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641942683301 "|testealu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] testealu1.vhd(27) " "Inferred latch for \"result\[4\]\" at testealu1.vhd(27)" {  } { { "testealu1.vhd" "" { Text "C:/VHDL/TESTEALU1/testealu1.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641942683301 "|testealu1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641942683379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 11 20:11:23 2022 " "Processing ended: Tue Jan 11 20:11:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641942683379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641942683379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641942683379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1641942683379 ""}
