Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Jan 16 06:17:56 2026
| Host         : ee-kraken running 64-bit Red Hat Enterprise Linux 9.5 (Plow)
| Command      : report_utilization -file ./src/attention/synth_output_softmax/mxint_softmax_S_q_4_S_kv_4_d_kq_4_d_v_4_k_4_scale_width_8_M1_E_8_M1_M_2_M2_E_8_M2_M_2_M3_E_4_M3_M_2_ACCUM_METHOD_KAHAN_KAHAN_KAHAN_DSP_auto_auto_auto_time_20260116_0615_util.rpt
| Design       : mxint_softmax
| Device       : xcv80-lsva4737-2MHP-e-S
| Speed File   : -2MHP
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. NOC Interfaces
7. AI Engines
8. ADVANCED
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR IO Utilization

1. Netlist Logic
----------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Registers                  |  770 |     0 |          0 |   5148416 |  0.01 |
|   Register as Flip Flop    |  770 |     0 |          0 |   5148416 |  0.01 |
|   Register as Latch        |    0 |     0 |          0 |   5148416 |  0.00 |
| CLB LUTs*                  | 1104 |     0 |          0 |   2574208 |  0.04 |
|   LUT as Logic             | 1043 |     0 |          0 |   2574208 |  0.04 |
|   LUT as Memory            |   61 |     0 |          0 |   1287104 | <0.01 |
|     LUT as Distributed RAM |   32 |     0 |            |           |       |
|     LUT as Shift Register  |   29 |     0 |            |           |       |
|       Variable Length SRL  |    0 |     0 |            |           |       |
|       Fixed Length SRL     |   29 |     0 |            |           |       |
| LOOKAHEAD8                 |   43 |     0 |          0 |    321776 |  0.01 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


2. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           |    0 |     0 |          0 |      3741 |  0.00 |
|   RAMB36E5               |    0 |     0 |          0 |      3741 |  0.00 |
|   RAMB18E5*              |    0 |     0 |          0 |      7482 |  0.00 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |      1925 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


3. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    4 |     0 |          0 |     10848 |  0.04 |
|   DSP58            |    4 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   92 |     0 |          0 |       702 | 13.11 |
|   XPIO IOB |    0 |     0 |          0 |       702 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Refer to report_io for information on MIO pins.


5. CLOCK
--------

+------------------------+------+-------+------------+-----------+-------+
|        Site Type       | Used | Fixed | Prohibited | Available | Util% |
+------------------------+------+-------+------------+-----------+-------+
| BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        44 |  0.00 |
| BUFG_PS/MBUFG_PS       |    0 |     0 |          0 |        78 |  0.00 |
| BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       360 |  0.00 |
| BUFGCE/MBUFGCE         |    1 |     0 |          0 |       312 |  0.32 |
| BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        88 |  0.00 |
| BUFG_FABRIC            |    0 |     0 |          0 |       960 |  0.00 |
| DPLL                   |    0 |     0 |          0 |        41 |  0.00 |
| XPLL                   |    0 |     0 |          0 |        26 |  0.00 |
| HPLL                   |    0 |     0 |          0 |         2 |  0.00 |
| MMCM                   |    0 |     0 |          0 |        13 |  0.00 |
+------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. NOC Interfaces
-----------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| NOC Master 512 bit |    0 |     0 |          0 |        76 |  0.00 |
| NOC Slave 512 bit  |    0 |     0 |          0 |        76 |  0.00 |
| NOC Master 128 bit |    0 |     0 |          0 |        12 |  0.00 |
| NOC Slave 128 bit  |    0 |     0 |          0 |         8 |  0.00 |
+--------------------+------+-------+------------+-----------+-------+


7. AI Engines
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+


8. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| CPM5               |    0 |     0 |          0 |         1 |  0.00 |
| DCMAC              |    0 |     0 |          0 |         3 |  0.00 |
| DDRMC              |    0 |     0 |          0 |         4 |  0.00 |
| DDRMC_RIU          |    0 |     0 |          0 |         4 |  0.00 |
| GTME5_QUAD         |    0 |     0 |          0 |         4 |  0.00 |
| GTYP_QUAD          |    0 |     0 |          0 |         8 |  0.00 |
| HBM_IO_CHNL        |    0 |     0 |          0 |        16 |  0.00 |
| HBM_IO_MS          |    0 |     0 |          0 |         2 |  0.00 |
| HBM_MC             |    0 |     0 |          0 |        16 |  0.00 |
| HBM_PHY_CHNL       |    0 |     0 |          0 |        16 |  0.00 |
| HBM_PHY_MS         |    0 |     0 |          0 |         2 |  0.00 |
| HSC                |    0 |     0 |          0 |         3 |  0.00 |
| MRMAC              |    0 |     0 |          0 |         6 |  0.00 |
| NPI_NIR            |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        16 |  0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        16 |  0.00 |
| OBUFDS_GTME5       |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTME5_ADV   |    0 |     0 |          0 |         8 |  0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       351 |  0.00 |
| PCIE50E5           |    0 |     0 |          0 |         8 |  0.00 |
| PS9                |    0 |     0 |          0 |         3 |  0.00 |
| BLI Registers      |    0 |     0 |          0 |    101952 |  0.00 |
| BLI Imux Registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |     0 |            |           |       |
| ILKNF              |    0 |     0 |          0 |         1 |  0.00 |
| ADVANCED Imux      |    0 |     0 |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       |  756 |            Register |
| LUT6       |  385 |                 CLB |
| LUTCY2     |  344 |                 CLB |
| LUTCY1     |  344 |                 CLB |
| LUT3       |  213 |                 CLB |
| LUT5       |  195 |                 CLB |
| LUT4       |   79 |                 CLB |
| RAMD32     |   56 |                 CLB |
| IBUF       |   54 |                 I/O |
| LUT2       |   46 |                 CLB |
| LOOKAHEAD8 |   43 |                 CLB |
| OBUF       |   38 |                 I/O |
| SRL16E     |   29 |                 CLB |
| FDSE       |   14 |            Register |
| RAMS32     |    8 |                 CLB |
| LUT1       |    4 |                 CLB |
| DSP58      |    4 |          Arithmetic |
| BUFGCE     |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


12. SLR Connectivity
--------------------

+-----------------+------+-------+-----------+-------+
|                 | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| SLR2 <-> SLR1   |    0 |       |     18870 |  0.00 |
|   SLR1 -> SLR2  |    0 |       |           |  0.00 |
|   SLR2 -> SLR1  |    0 |       |           |  0.00 |
| SLR1 <-> SLR0   |    0 |       |     18870 |  0.00 |
|   SLR0 -> SLR1  |    0 |       |           |  0.00 |
|   SLR1 -> SLR0  |    0 |       |           |  0.00 |
+-----------------+------+-------+-----------+-------+
| Total SLLs Used |    0 |       |           |       |
+-----------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


