--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml wrapper.twx wrapper.ncd -o wrapper.twr wrapper.pcf -ucf
timing.ucf

Design file:              wrapper.ncd
Physical constraint file: wrapper.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Paths for end point out_3 (SLICE_X1Y142.D4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_0 (FF)
  Destination:          out_3 (FF)
  Requirement:          2.200ns
  Data Path Delay:      1.809ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_0 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y142.AQ      Tcko                  0.456   in1_reg<3>
                                                       in1_reg_0
    SLICE_X1Y142.C1      net (fanout=3)        0.693   in1_reg<0>
    SLICE_X1Y142.C       Tilo                  0.124   out_3
                                                       add/addr3/cout1
    SLICE_X1Y142.D4      net (fanout=2)        0.444   add/c_out3
    SLICE_X1Y142.CLK     Tas                   0.092   out_3
                                                       add/addr4/g11_xo<0>1
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (0.672ns logic, 1.137ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_1 (FF)
  Destination:          out_3 (FF)
  Requirement:          2.200ns
  Data Path Delay:      1.780ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_1 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y142.BQ      Tcko                  0.456   in1_reg<3>
                                                       in1_reg_1
    SLICE_X1Y142.C3      net (fanout=3)        0.664   in1_reg<1>
    SLICE_X1Y142.C       Tilo                  0.124   out_3
                                                       add/addr3/cout1
    SLICE_X1Y142.D4      net (fanout=2)        0.444   add/c_out3
    SLICE_X1Y142.CLK     Tas                   0.092   out_3
                                                       add/addr4/g11_xo<0>1
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.672ns logic, 1.108ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_2 (FF)
  Destination:          out_3 (FF)
  Requirement:          2.200ns
  Data Path Delay:      1.786ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_2 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y142.CQ      Tcko                  0.456   out_3
                                                       in2_reg_2
    SLICE_X1Y142.C2      net (fanout=2)        0.670   in2_reg<2>
    SLICE_X1Y142.C       Tilo                  0.124   out_3
                                                       add/addr3/cout1
    SLICE_X1Y142.D4      net (fanout=2)        0.444   add/c_out3
    SLICE_X1Y142.CLK     Tas                   0.092   out_3
                                                       add/addr4/g11_xo<0>1
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.672ns logic, 1.114ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point out_4 (SLICE_X0Y142.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_4 (FF)
  Destination:          out_4 (FF)
  Requirement:          2.200ns
  Data Path Delay:      1.801ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.169 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_4 to out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.CMUX    Tshcko                0.592   in1_reg<4>
                                                       in1_reg_4
    SLICE_X0Y142.C3      net (fanout=1)        1.116   in1_reg<4>
    SLICE_X0Y142.CLK     Tas                   0.093   in1_reg<3>
                                                       add/addr5/g11_xo<0>1
                                                       out_4
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (0.685ns logic, 1.116ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point out_4 (SLICE_X0Y142.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_3 (FF)
  Destination:          out_4 (FF)
  Requirement:          2.200ns
  Data Path Delay:      1.818ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_3 to out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y142.DQ      Tcko                  0.456   in1_reg<3>
                                                       in1_reg_3
    SLICE_X0Y142.C2      net (fanout=2)        1.269   in1_reg<3>
    SLICE_X0Y142.CLK     Tas                   0.093   in1_reg<3>
                                                       add/addr5/g11_xo<0>1
                                                       out_4
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.549ns logic, 1.269ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 2.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_1 (SLICE_X1Y142.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_0 (FF)
  Destination:          out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_0 to out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y142.AQ      Tcko                  0.141   in1_reg<3>
                                                       in1_reg_0
    SLICE_X1Y142.A5      net (fanout=3)        0.109   in1_reg<0>
    SLICE_X1Y142.CLK     Tah         (-Th)     0.059   out_3
                                                       add/addr2/g11_xo<0>1
                                                       out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.191ns (0.082ns logic, 0.109ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point out_3 (SLICE_X1Y142.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_3 (FF)
  Destination:          out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_3 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y142.DQ      Tcko                  0.141   in1_reg<3>
                                                       in1_reg_3
    SLICE_X1Y142.D5      net (fanout=2)        0.097   in1_reg<3>
    SLICE_X1Y142.CLK     Tah         (-Th)     0.047   out_3
                                                       add/addr4/g11_xo<0>1
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.191ns (0.094ns logic, 0.097ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point out_0 (SLICE_X1Y142.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_0 (FF)
  Destination:          out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_0 to out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y142.AQ      Tcko                  0.141   in1_reg<3>
                                                       in1_reg_0
    SLICE_X1Y142.A5      net (fanout=3)        0.109   in1_reg<0>
    SLICE_X1Y142.CLK     Tah         (-Th)     0.046   out_3
                                                       add/addr1/Mxor_out_xo<0>1
                                                       out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.204ns (0.095ns logic, 0.109ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.045ns (period - min period limit)
  Period: 2.200ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.200ns
  Low pulse: 1.100ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: out_3/CLK
  Logical resource: out_1/CK
  Location pin: SLICE_X1Y142.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.200ns
  High pulse: 1.100ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: out_3/CLK
  Logical resource: out_1/CK
  Location pin: SLICE_X1Y142.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.866|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30 paths, 0 nets, and 30 connections

Design statistics:
   Minimum period:   2.155ns{1}   (Maximum frequency: 464.037MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 29 14:45:42 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5001 MB



