Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2f74cdada1344db79b0467d7ed83292d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_Hex_to_7_Seg_behav xil_defaultlib.test_Hex_to_7_Seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behavior of entity xil_defaultlib.Hex_to_7_Seg [hex_to_7_seg_default]
Compiling architecture test of entity xil_defaultlib.test_hex_to_7_seg
Built simulation snapshot test_Hex_to_7_Seg_behav
