
report_timing_summary|1.0|impl_report_timing_summary_route_design_summary|/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/prj/prj.runs/impl_1/xilinx_u250_xdma_201830_2_bb_locked_timing_summary_routed.rpt|
