# UART Communication System in SystemVerilog

A fully functional **UART Transmitter and Receiver** built in **SystemVerilog**, including:
- Baud Rate Generator
- Transmitter with Parity
- Receiver with Parity Checking
- Self-checking Testbench

> âš™ï¸ Simulated using Xilinx Vivado XSim (2024.2)

---

## ðŸ“Œ Features

- âœ… Configurable **Baud Rate** & Clock Frequency  
- âœ… 8-bit data with **Even Parity** and 1 stop bit  
- âœ… Modular design: `Baud_Gen`, `UART_TX`, `UART_RX`  
- âœ… Verilog/SystemVerilog RTL & Testbench  
- âœ… Self-verifying simulation with `assert()` and `$display`  
- âœ… Clock: 10 kHz (test), Baud Rate: 1 kHz (can be changed)

---

## ðŸ§  System Architecture

### UART Architecture Block Diagram

![UART Block Diagram](https://your-domain.com/path-to/uart_block_diagram.png)

**Modules:**
- `Baud_Gen.sv` â€“ Generates timing ticks at given baud rate  
- `UART_TX.sv` â€“ Serializes data with start, parity, and stop bits  
- `UART_RX.sv` â€“ Deserializes and checks data/parity  
- `TestBench.sv` â€“ Stimulates and verifies the design

---

## ðŸŒ€ Waveform (Simulation Screenshot)

### UART TX & RX Simulation Waveform

![Waveform](https://your-domain.com/path-to/uart_waveform.png)

ðŸ“ˆ Signals:
- `tx_serial`, `rx_serial` shows serial line data  
- `baud_tick` controls transmission rate  
- `data_valid`, `data_out_rx` confirms correctness

---

## ðŸš€ How to Run the Simulation

### Vivado (Recommended)

1. Open Vivado > Create Project > Add Files  
2. Add all `.sv` files to sources (except `TestBench.sv`)  
3. Add `TestBench.sv` to Simulation Sources  
4. Set `TestBench` as simulation top  
5. Run simulation (set time to 100000 ns)  
6. View console + waveform

### Terminal (Optional - if scripted)

```sh
vivado -mode tcl
# then in TCL console
launch_simulation
