<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mm › cache-l2x0.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cache-l2x0.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mm/cache-l2x0.c - L210/L220 cache controller support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 ARM Limited</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>

<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/cache-l2x0.h&gt;</span>

<span class="cp">#define CACHE_LINE_SIZE		32</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">l2x0_base</span><span class="p">;</span>
<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">l2x0_lock</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">l2x0_way_mask</span><span class="p">;</span>	<span class="cm">/* Bitmask of active ways */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">l2x0_size</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sync_reg_offset</span> <span class="o">=</span> <span class="n">L2X0_CACHE_SYNC</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">l2x0_regs</span> <span class="n">l2x0_saved_regs</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">l2x0_of_data</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">setup</span><span class="p">)(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">save</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">resume</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cache_wait_way</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* wait for cache operation by line or way to complete */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_CACHE_PL310</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cache_wait</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* cache operations by line are atomic on PL310 */</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define cache_wait	cache_wait_way</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cache_sync</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">l2x0_base</span><span class="p">;</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">sync_reg_offset</span><span class="p">);</span>
	<span class="n">cache_wait</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_CACHE_SYNC</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">l2x0_clean_line</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">l2x0_base</span><span class="p">;</span>
	<span class="n">cache_wait</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_LINE_PA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_LINE_PA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">l2x0_inv_line</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">l2x0_base</span><span class="p">;</span>
	<span class="n">cache_wait</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_INV_LINE_PA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_INV_LINE_PA</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_PL310_ERRATA_588369) || defined(CONFIG_PL310_ERRATA_727915)</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">debug_writel</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">outer_cache</span><span class="p">.</span><span class="n">set_debug</span><span class="p">)</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">set_debug</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl310_set_debug</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_DEBUG_CTRL</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cm">/* Optimised out for non-errata case */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">debug_writel</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cp">#define pl310_set_debug	NULL</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_PL310_ERRATA_588369</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">l2x0_flush_line</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">l2x0_base</span><span class="p">;</span>

	<span class="cm">/* Clean by PA followed by Invalidate by PA */</span>
	<span class="n">cache_wait</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_LINE_PA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_LINE_PA</span><span class="p">);</span>
	<span class="n">cache_wait</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_INV_LINE_PA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_INV_LINE_PA</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">l2x0_flush_line</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">l2x0_base</span><span class="p">;</span>
	<span class="n">cache_wait</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_INV_LINE_PA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_INV_LINE_PA</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l2x0_cache_sync</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">cache_sync</span><span class="p">();</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__l2x0_flush_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">debug_writel</span><span class="p">(</span><span class="mh">0x03</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">l2x0_way_mask</span><span class="p">,</span> <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_INV_WAY</span><span class="p">);</span>
	<span class="n">cache_wait_way</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_INV_WAY</span><span class="p">,</span> <span class="n">l2x0_way_mask</span><span class="p">);</span>
	<span class="n">cache_sync</span><span class="p">();</span>
	<span class="n">debug_writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l2x0_flush_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/* clean all ways */</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__l2x0_flush_all</span><span class="p">();</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l2x0_clean_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/* clean all ways */</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">l2x0_way_mask</span><span class="p">,</span> <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_WAY</span><span class="p">);</span>
	<span class="n">cache_wait_way</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_WAY</span><span class="p">,</span> <span class="n">l2x0_way_mask</span><span class="p">);</span>
	<span class="n">cache_sync</span><span class="p">();</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l2x0_inv_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/* invalidate all ways */</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="cm">/* Invalidating when L2 is enabled is a nono */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">l2x0_way_mask</span><span class="p">,</span> <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_INV_WAY</span><span class="p">);</span>
	<span class="n">cache_wait_way</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_INV_WAY</span><span class="p">,</span> <span class="n">l2x0_way_mask</span><span class="p">);</span>
	<span class="n">cache_sync</span><span class="p">();</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l2x0_inv_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">l2x0_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">start</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">debug_writel</span><span class="p">(</span><span class="mh">0x03</span><span class="p">);</span>
		<span class="n">l2x0_flush_line</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
		<span class="n">debug_writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">);</span>
		<span class="n">start</span> <span class="o">+=</span> <span class="n">CACHE_LINE_SIZE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">end</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">debug_writel</span><span class="p">(</span><span class="mh">0x03</span><span class="p">);</span>
		<span class="n">l2x0_flush_line</span><span class="p">(</span><span class="n">end</span><span class="p">);</span>
		<span class="n">debug_writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">blk_end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="n">min</span><span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">,</span> <span class="mi">4096UL</span><span class="p">);</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">blk_end</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">l2x0_inv_line</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
			<span class="n">start</span> <span class="o">+=</span> <span class="n">CACHE_LINE_SIZE</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">blk_end</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">cache_wait</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_INV_LINE_PA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">cache_sync</span><span class="p">();</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l2x0_clean_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">l2x0_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">l2x0_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">l2x0_clean_all</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">start</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">blk_end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="n">min</span><span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">,</span> <span class="mi">4096UL</span><span class="p">);</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">blk_end</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">l2x0_clean_line</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
			<span class="n">start</span> <span class="o">+=</span> <span class="n">CACHE_LINE_SIZE</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">blk_end</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">cache_wait</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_LINE_PA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">cache_sync</span><span class="p">();</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l2x0_flush_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">l2x0_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">l2x0_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">l2x0_flush_all</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">start</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">blk_end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="n">min</span><span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">,</span> <span class="mi">4096UL</span><span class="p">);</span>

		<span class="n">debug_writel</span><span class="p">(</span><span class="mh">0x03</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">blk_end</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">l2x0_flush_line</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
			<span class="n">start</span> <span class="o">+=</span> <span class="n">CACHE_LINE_SIZE</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">debug_writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">blk_end</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">cache_wait</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">L2X0_CLEAN_INV_LINE_PA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">cache_sync</span><span class="p">();</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l2x0_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__l2x0_flush_all</span><span class="p">();</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CTRL</span><span class="p">);</span>
	<span class="n">dsb</span><span class="p">();</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l2x0_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l2x0_unlock</span><span class="p">(</span><span class="n">u32</span> <span class="n">cache_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">lockregs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cache_id</span> <span class="o">==</span> <span class="n">L2X0_CACHE_ID_PART_L310</span><span class="p">)</span>
		<span class="n">lockregs</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="cm">/* L210 and unknown types */</span>
		<span class="n">lockregs</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">lockregs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_LOCKDOWN_WAY_D_BASE</span> <span class="o">+</span>
			       <span class="n">i</span> <span class="o">*</span> <span class="n">L2X0_LOCKDOWN_STRIDE</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_LOCKDOWN_WAY_I_BASE</span> <span class="o">+</span>
			       <span class="n">i</span> <span class="o">*</span> <span class="n">L2X0_LOCKDOWN_STRIDE</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">l2x0_init</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="n">u32</span> <span class="n">aux_val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">aux_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">aux</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cache_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">way_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ways</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">type</span><span class="p">;</span>

	<span class="n">l2x0_base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>

	<span class="n">cache_id</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CACHE_ID</span><span class="p">);</span>
	<span class="n">aux</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_AUX_CTRL</span><span class="p">);</span>

	<span class="n">aux</span> <span class="o">&amp;=</span> <span class="n">aux_mask</span><span class="p">;</span>
	<span class="n">aux</span> <span class="o">|=</span> <span class="n">aux_val</span><span class="p">;</span>

	<span class="cm">/* Determine the number of ways */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">cache_id</span> <span class="o">&amp;</span> <span class="n">L2X0_CACHE_ID_PART_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">L2X0_CACHE_ID_PART_L310</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">aux</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">))</span>
			<span class="n">ways</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ways</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">type</span> <span class="o">=</span> <span class="s">&quot;L310&quot;</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_PL310_ERRATA_753970</span>
		<span class="cm">/* Unmapped register. */</span>
		<span class="n">sync_reg_offset</span> <span class="o">=</span> <span class="n">L2X0_DUMMY_REG</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">set_debug</span> <span class="o">=</span> <span class="n">pl310_set_debug</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">L2X0_CACHE_ID_PART_L210</span>:
		<span class="n">ways</span> <span class="o">=</span> <span class="p">(</span><span class="n">aux</span> <span class="o">&gt;&gt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="n">type</span> <span class="o">=</span> <span class="s">&quot;L210&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="cm">/* Assume unknown chips have 8 ways */</span>
		<span class="n">ways</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">type</span> <span class="o">=</span> <span class="s">&quot;L2x0 series&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">l2x0_way_mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ways</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * L2 cache Size =  Way size * Number of ways</span>
<span class="cm">	 */</span>
	<span class="n">way_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">aux</span> <span class="o">&amp;</span> <span class="n">L2X0_AUX_CTRL_WAY_SIZE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">17</span><span class="p">;</span>
	<span class="n">way_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">way_size</span> <span class="o">+</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">l2x0_size</span> <span class="o">=</span> <span class="n">ways</span> <span class="o">*</span> <span class="n">way_size</span> <span class="o">*</span> <span class="n">SZ_1K</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check if l2x0 controller is already enabled.</span>
<span class="cm">	 * If you are booting from non-secure mode</span>
<span class="cm">	 * accessing the below registers will fault.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Make sure that I&amp;D is not locked down when starting */</span>
		<span class="n">l2x0_unlock</span><span class="p">(</span><span class="n">cache_id</span><span class="p">);</span>

		<span class="cm">/* l2x0 controller is disabled */</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">aux</span><span class="p">,</span> <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_AUX_CTRL</span><span class="p">);</span>

		<span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">aux_ctrl</span> <span class="o">=</span> <span class="n">aux</span><span class="p">;</span>

		<span class="n">l2x0_inv_all</span><span class="p">();</span>

		<span class="cm">/* enable L2X0 */</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CTRL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">outer_cache</span><span class="p">.</span><span class="n">inv_range</span> <span class="o">=</span> <span class="n">l2x0_inv_range</span><span class="p">;</span>
	<span class="n">outer_cache</span><span class="p">.</span><span class="n">clean_range</span> <span class="o">=</span> <span class="n">l2x0_clean_range</span><span class="p">;</span>
	<span class="n">outer_cache</span><span class="p">.</span><span class="n">flush_range</span> <span class="o">=</span> <span class="n">l2x0_flush_range</span><span class="p">;</span>
	<span class="n">outer_cache</span><span class="p">.</span><span class="n">sync</span> <span class="o">=</span> <span class="n">l2x0_cache_sync</span><span class="p">;</span>
	<span class="n">outer_cache</span><span class="p">.</span><span class="n">flush_all</span> <span class="o">=</span> <span class="n">l2x0_flush_all</span><span class="p">;</span>
	<span class="n">outer_cache</span><span class="p">.</span><span class="n">inv_all</span> <span class="o">=</span> <span class="n">l2x0_inv_all</span><span class="p">;</span>
	<span class="n">outer_cache</span><span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">l2x0_disable</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s cache controller enabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">type</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;l2x0: %d ways, CACHE_ID 0x%08x, AUX_CTRL 0x%08x, Cache size: %d B</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ways</span><span class="p">,</span> <span class="n">cache_id</span><span class="p">,</span> <span class="n">aux</span><span class="p">,</span> <span class="n">l2x0_size</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_OF</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">l2x0_of_setup</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">,</span>
				 <span class="n">u32</span> <span class="o">*</span><span class="n">aux_val</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">aux_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="n">u32</span> <span class="n">tag</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dirty</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;arm,tag-latency&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tag</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tag</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">|=</span> <span class="n">L2X0_AUX_CTRL_TAG_LATENCY_MASK</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">tag</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">L2X0_AUX_CTRL_TAG_LATENCY_SHIFT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">of_property_read_u32_array</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;arm,data-latency&quot;</span><span class="p">,</span>
				   <span class="n">data</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">|=</span> <span class="n">L2X0_AUX_CTRL_DATA_RD_LATENCY_MASK</span> <span class="o">|</span>
			<span class="n">L2X0_AUX_CTRL_DATA_WR_LATENCY_MASK</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">((</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">L2X0_AUX_CTRL_DATA_RD_LATENCY_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		       <span class="p">((</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">L2X0_AUX_CTRL_DATA_WR_LATENCY_SHIFT</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;arm,dirty-latency&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dirty</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dirty</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">|=</span> <span class="n">L2X0_AUX_CTRL_DIRTY_LATENCY_MASK</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">dirty</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">L2X0_AUX_CTRL_DIRTY_LATENCY_SHIFT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">aux_val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="o">*</span><span class="n">aux_val</span> <span class="o">|=</span> <span class="n">val</span><span class="p">;</span>
	<span class="o">*</span><span class="n">aux_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">pl310_of_setup</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">,</span>
				  <span class="n">u32</span> <span class="o">*</span><span class="n">aux_val</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">aux_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="n">u32</span> <span class="n">tag</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="n">u32</span> <span class="n">filter</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>

	<span class="n">of_property_read_u32_array</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;arm,tag-latency&quot;</span><span class="p">,</span> <span class="n">tag</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tag</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tag</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">tag</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">tag</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span>
		<span class="n">writel_relaxed</span><span class="p">(</span>
			<span class="p">((</span><span class="n">tag</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">L2X0_LATENCY_CTRL_RD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">tag</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">L2X0_LATENCY_CTRL_WR_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">tag</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">L2X0_LATENCY_CTRL_SETUP_SHIFT</span><span class="p">),</span>
			<span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_TAG_LATENCY_CTRL</span><span class="p">);</span>

	<span class="n">of_property_read_u32_array</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;arm,data-latency&quot;</span><span class="p">,</span>
				   <span class="n">data</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span>
		<span class="n">writel_relaxed</span><span class="p">(</span>
			<span class="p">((</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">L2X0_LATENCY_CTRL_RD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">L2X0_LATENCY_CTRL_WR_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">L2X0_LATENCY_CTRL_SETUP_SHIFT</span><span class="p">),</span>
			<span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_DATA_LATENCY_CTRL</span><span class="p">);</span>

	<span class="n">of_property_read_u32_array</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;arm,filter-ranges&quot;</span><span class="p">,</span>
				   <span class="n">filter</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">filter</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">filter</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">ALIGN</span><span class="p">(</span><span class="n">filter</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="n">filter</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">SZ_1M</span><span class="p">),</span>
			       <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_ADDR_FILTER_END</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">((</span><span class="n">filter</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">SZ_1M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">|</span> <span class="n">L2X0_ADDR_FILTER_EN</span><span class="p">,</span>
			       <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_ADDR_FILTER_START</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">pl310_save</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l2x0_revision</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CACHE_ID</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="n">L2X0_CACHE_ID_RTL_MASK</span><span class="p">;</span>

	<span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">tag_latency</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span>
		<span class="n">L2X0_TAG_LATENCY_CTRL</span><span class="p">);</span>
	<span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">data_latency</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span>
		<span class="n">L2X0_DATA_LATENCY_CTRL</span><span class="p">);</span>
	<span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">filter_end</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span>
		<span class="n">L2X0_ADDR_FILTER_END</span><span class="p">);</span>
	<span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">filter_start</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span>
		<span class="n">L2X0_ADDR_FILTER_START</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">l2x0_revision</span> <span class="o">&gt;=</span> <span class="n">L2X0_CACHE_ID_RTL_R2P0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * From r2p0, there is Prefetch offset/control register</span>
<span class="cm">		 */</span>
		<span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">prefetch_ctrl</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span>
			<span class="n">L2X0_PREFETCH_CTRL</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * From r3p0, there is Power control register</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">l2x0_revision</span> <span class="o">&gt;=</span> <span class="n">L2X0_CACHE_ID_RTL_R3P0</span><span class="p">)</span>
			<span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">pwr_ctrl</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span>
				<span class="n">L2X0_POWER_CTRL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l2x0_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* restore aux ctrl and enable l2 */</span>
		<span class="n">l2x0_unlock</span><span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CACHE_ID</span><span class="p">));</span>

		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">aux_ctrl</span><span class="p">,</span> <span class="n">l2x0_base</span> <span class="o">+</span>
			<span class="n">L2X0_AUX_CTRL</span><span class="p">);</span>

		<span class="n">l2x0_inv_all</span><span class="p">();</span>

		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CTRL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl310_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l2x0_revision</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* restore pl310 setup */</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">tag_latency</span><span class="p">,</span>
			<span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_TAG_LATENCY_CTRL</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">data_latency</span><span class="p">,</span>
			<span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_DATA_LATENCY_CTRL</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">filter_end</span><span class="p">,</span>
			<span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_ADDR_FILTER_END</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">filter_start</span><span class="p">,</span>
			<span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_ADDR_FILTER_START</span><span class="p">);</span>

		<span class="n">l2x0_revision</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CACHE_ID</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">L2X0_CACHE_ID_RTL_MASK</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">l2x0_revision</span> <span class="o">&gt;=</span> <span class="n">L2X0_CACHE_ID_RTL_R2P0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">prefetch_ctrl</span><span class="p">,</span>
				<span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_PREFETCH_CTRL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">l2x0_revision</span> <span class="o">&gt;=</span> <span class="n">L2X0_CACHE_ID_RTL_R3P0</span><span class="p">)</span>
				<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">pwr_ctrl</span><span class="p">,</span>
					<span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_POWER_CTRL</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">l2x0_resume</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">l2x0_of_data</span> <span class="n">pl310_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">pl310_of_setup</span><span class="p">,</span>
	<span class="n">pl310_save</span><span class="p">,</span>
	<span class="n">pl310_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">l2x0_of_data</span> <span class="n">l2x0_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">l2x0_of_setup</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
	<span class="n">l2x0_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">l2x0_ids</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;arm,pl310-cache&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">pl310_data</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;arm,l220-cache&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">l2x0_data</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;arm,l210-cache&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">l2x0_data</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">l2x0_of_init</span><span class="p">(</span><span class="n">u32</span> <span class="n">aux_val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">aux_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l2x0_of_data</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res</span><span class="p">;</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_matching_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">l2x0_ids</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">np</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">l2x0_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">l2x0_base</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">l2x0_saved_regs</span><span class="p">.</span><span class="n">phy_base</span> <span class="o">=</span> <span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">of_match_node</span><span class="p">(</span><span class="n">l2x0_ids</span><span class="p">,</span> <span class="n">np</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>

	<span class="cm">/* L2 configuration can only be changed if the cache is disabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">l2x0_base</span> <span class="o">+</span> <span class="n">L2X0_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">setup</span><span class="p">)</span>
			<span class="n">data</span><span class="o">-&gt;</span><span class="n">setup</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">aux_val</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">aux_mask</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">save</span><span class="p">)</span>
		<span class="n">data</span><span class="o">-&gt;</span><span class="n">save</span><span class="p">();</span>

	<span class="n">l2x0_init</span><span class="p">(</span><span class="n">l2x0_base</span><span class="p">,</span> <span class="n">aux_val</span><span class="p">,</span> <span class="n">aux_mask</span><span class="p">);</span>

	<span class="n">outer_cache</span><span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">resume</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
