// Seed: 1273436834
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  assign id_1 = 1 - id_1#(.id_2(id_1 % id_1));
  assign id_1 = id_2;
  always #1 begin
    id_1 <= id_1;
  end
  always @(posedge 1'd0) id_1 <= 1;
  assign id_1 = 1 == {id_1, 1};
  always @(posedge 1 or posedge 1) id_1 <= id_1;
endmodule
