#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Apr 11 15:57:16 2021
# Process ID: 14124
# Current directory: C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.runs/synth_1
# Command line: vivado.exe -log Nexys4UserDemo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nexys4UserDemo.tcl
# Log file: C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.runs/synth_1/Nexys4UserDemo.vds
# Journal file: C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Nexys4UserDemo.tcl -notrace
Command: synth_design -top Nexys4UserDemo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18168
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.723 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port s_axis_cartesian_tdata is neither a static name nor a globally static expression [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AccelArithmetics.vhd:233]
INFO: [Synth 8-638] synthesizing module 'Nexys4UserDemo' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Nexys4UserDemo.vhd:127]
INFO: [Synth 8-3491] module 'RgbLed' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLed.vhd:28' bound to instance 'Inst_RGB' of component 'RgbLed' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Nexys4UserDemo.vhd:335]
INFO: [Synth 8-638] synthesizing module 'RgbLed' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLed.vhd:53]
INFO: [Synth 8-3491] module 'Pwm' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Pwm.vhd:28' bound to instance 'PwmRed' of component 'Pwm' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLed.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Pwm' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Pwm.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Pwm' (1#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Pwm.vhd:36]
INFO: [Synth 8-3491] module 'Pwm' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Pwm.vhd:28' bound to instance 'PwmGreen' of component 'Pwm' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLed.vhd:144]
INFO: [Synth 8-3491] module 'Pwm' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Pwm.vhd:28' bound to instance 'PwmBlue' of component 'Pwm' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLed.vhd:150]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Dbncr.vhd:35' bound to instance 'Btn1' of component 'Dbncr' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLed.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Dbncr' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Dbncr.vhd:46]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Dbncr' (2#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Dbncr.vhd:46]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Dbncr.vhd:35' bound to instance 'Btn2' of component 'Dbncr' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLed.vhd:165]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Dbncr.vhd:35' bound to instance 'Btn3' of component 'Dbncr' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLed.vhd:173]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Dbncr.vhd:35' bound to instance 'Btn4' of component 'Dbncr' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLed.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'RgbLed' (3#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLed.vhd:53]
INFO: [Synth 8-3491] module 'sSegDemo' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/sSegDemo.vhd:28' bound to instance 'Inst_SevenSeg' of component 'sSegDemo' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Nexys4UserDemo.vhd:357]
INFO: [Synth 8-638] synthesizing module 'sSegDemo' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/sSegDemo.vhd:37]
INFO: [Synth 8-3491] module 'sSegDisplay' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/sSegDisplay.vhd:39' bound to instance 'Disp' of component 'sSegDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/sSegDemo.vhd:64]
INFO: [Synth 8-638] synthesizing module 'sSegDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/sSegDisplay.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sSegDisplay' (4#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/sSegDisplay.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sSegDemo' (5#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/sSegDemo.vhd:37]
INFO: [Synth 8-3491] module 'AudioDemo' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AudioDemo.vhd:43' bound to instance 'Inst_AudioDemo' of component 'AudioDemo' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Nexys4UserDemo.vhd:368]
INFO: [Synth 8-638] synthesizing module 'AudioDemo' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AudioDemo.vhd:77]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'PdmDes' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/PdmDes.vhd:45' bound to instance 'Deserializer' of component 'PdmDes' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AudioDemo.vhd:234]
INFO: [Synth 8-638] synthesizing module 'PdmDes' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/PdmDes.vhd:68]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PdmDes' (6#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/PdmDes.vhd:68]
	Parameter C_RW_CYCLE_NS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'PsramCntrl' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/PsramCntrl.vhd:23' bound to instance 'MemCtrl' of component 'PsramCntrl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AudioDemo.vhd:257]
INFO: [Synth 8-638] synthesizing module 'PsramCntrl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/PsramCntrl.vhd:58]
	Parameter C_RW_CYCLE_NS bound to: 100 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/PsramCntrl.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'PsramCntrl' (7#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/PsramCntrl.vhd:58]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'PdmSer' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/PdmSer.vhd:41' bound to instance 'Serializer' of component 'PdmSer' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AudioDemo.vhd:300]
INFO: [Synth 8-638] synthesizing module 'PdmSer' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/PdmSer.vhd:61]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PdmSer' (8#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/PdmSer.vhd:61]
INFO: [Synth 8-226] default block is never used [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AudioDemo.vhd:371]
INFO: [Synth 8-226] default block is never used [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AudioDemo.vhd:415]
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_SECONDS_TO_RECORD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'LedBar' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/LedBar.vhd:37' bound to instance 'Inst_LedBar' of component 'LedBar' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AudioDemo.vhd:438]
INFO: [Synth 8-638] synthesizing module 'LedBar' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/LedBar.vhd:51]
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_SECONDS_TO_RECORD bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LedBar' (9#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/LedBar.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'AudioDemo' (10#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AudioDemo.vhd:77]
INFO: [Synth 8-638] synthesizing module 'FPGAMonitor' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/FPGAMonitor.vhd:43]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter RESET_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'LocalRst' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/LocalRst.vhd:34' bound to instance 'Sync_Reset' of component 'LocalRst' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/FPGAMonitor.vhd:71]
INFO: [Synth 8-638] synthesizing module 'LocalRst' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/LocalRst.vhd:41]
	Parameter RESET_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LocalRst' (11#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/LocalRst.vhd:41]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0011111100111111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/FPGAMonitor.vhd:80]
WARNING: [Synth 8-614] signal 'waitCnt' is read in the process but is not in the sensitivity list [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/FPGAMonitor.vhd:203]
WARNING: [Synth 8-614] signal 'x_drdy_r' is read in the process but is not in the sensitivity list [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/FPGAMonitor.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'FPGAMonitor' (12#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/FPGAMonitor.vhd:43]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'TempSensorCtl' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempSensorCtl.vhd:42' bound to instance 'Inst_TempSensorCtl' of component 'TempSensorCtl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Nexys4UserDemo.vhd:405]
INFO: [Synth 8-638] synthesizing module 'TempSensorCtl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempSensorCtl.vhd:59]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TWICtl.vhd:68' bound to instance 'Inst_TWICtl' of component 'TWICtl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempSensorCtl.vhd:164]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TWICtl.vhd:132]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TWICtl.vhd:357]
INFO: [Synth 8-226] default block is never used [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TWICtl.vhd:375]
INFO: [Synth 8-226] default block is never used [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TWICtl.vhd:393]
INFO: [Synth 8-226] default block is never used [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TWICtl.vhd:411]
INFO: [Synth 8-226] default block is never used [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TWICtl.vhd:429]
INFO: [Synth 8-226] default block is never used [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TWICtl.vhd:447]
WARNING: [Synth 8-614] signal 'timeOutCnt' is read in the process but is not in the sensitivity list [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TWICtl.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (13#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TWICtl.vhd:132]
INFO: [Synth 8-226] default block is never used [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempSensorCtl.vhd:329]
WARNING: [Synth 8-614] signal 'initA' is read in the process but is not in the sensitivity list [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempSensorCtl.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'TempSensorCtl' (14#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempSensorCtl.vhd:59]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'AccelerometerCtl' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AccelerometerCtl.vhd:42' bound to instance 'Inst_AccelerometerCtl' of component 'AccelerometerCtl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Nexys4UserDemo.vhd:423]
INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AccelerometerCtl.vhd:70]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AccelerometerCtl.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (15#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/SPI_If.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (16#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AccelArithmetics.vhd:50' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AccelerometerCtl.vhd:190]
INFO: [Synth 8-638] synthesizing module 'AccelArithmetics' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AccelArithmetics.vhd:75]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-637] synthesizing blackbox instance 'Magnitude_Calculation' of component 'Square_Root' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AccelArithmetics.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics' (17#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AccelArithmetics.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (18#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/AccelerometerCtl.vhd:70]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'MouseCtl' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/MouseCtl.vhd:179' bound to instance 'Inst_MouseCtl' of component 'MouseCtl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Nexys4UserDemo.vhd:451]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/MouseCtl.vhd:208]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/MouseCtl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (19#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (20#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/MouseCtl.vhd:208]
INFO: [Synth 8-3491] module 'Vga' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:69' bound to instance 'Inst_VGA' of component 'Vga' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Nexys4UserDemo.vhd:481]
INFO: [Synth 8-638] synthesizing module 'Vga' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:101]
INFO: [Synth 8-637] synthesizing blackbox instance 'Inst_PxlClkGen' of component 'PxlClkGen' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:733]
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 176 - type: integer 
INFO: [Synth 8-3491] module 'LogoDisplay' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/LogoDisplay.vhd:35' bound to instance 'Inst_LogoDisplay' of component 'LogoDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:842]
INFO: [Synth 8-638] synthesizing module 'LogoDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/LogoDisplay.vhd:48]
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 176 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'Inst_BRAM_1' of component 'BRAM_1' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/LogoDisplay.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'LogoDisplay' (21#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/LogoDisplay.vhd:48]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1050 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: XADC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempDisplay.vhd:37' bound to instance 'Inst_XadcTempDisplay' of component 'TempDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:864]
INFO: [Synth 8-638] synthesizing module 'TempDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1050 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: XADC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TempDisplay' (22#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1125 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 13 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempDisplay.vhd:37' bound to instance 'Inst_Adt7420TempDisplay' of component 'TempDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:887]
INFO: [Synth 8-638] synthesizing module 'TempDisplay__parameterized1' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1125 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 13 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TempDisplay__parameterized1' (22#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1200 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempDisplay.vhd:37' bound to instance 'Inst_Adxl362TempDisplay' of component 'TempDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:909]
INFO: [Synth 8-638] synthesizing module 'TempDisplay__parameterized3' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1200 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TempDisplay__parameterized3' (22#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/TempDisplay.vhd:58]
	Parameter X_RGB_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_RGB_COL_HEIGHT bound to: 150 - type: integer 
	Parameter X_RGB_R_LOC bound to: 1050 - type: integer 
	Parameter X_RGB_G_LOC bound to: 1125 - type: integer 
	Parameter X_RGB_B_LOC bound to: 1200 - type: integer 
	Parameter Y_RGB_1_LOC bound to: 675 - type: integer 
	Parameter Y_RGB_2_LOC bound to: 840 - type: integer 
INFO: [Synth 8-3491] module 'RgbLedDisplay' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLedDisplay.vhd:36' bound to instance 'Inst_RGBLedDisplay' of component 'RgbLedDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:934]
INFO: [Synth 8-638] synthesizing module 'RgbLedDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLedDisplay.vhd:68]
	Parameter X_RGB_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_RGB_COL_HEIGHT bound to: 150 - type: integer 
	Parameter X_RGB_R_LOC bound to: 1050 - type: integer 
	Parameter X_RGB_G_LOC bound to: 1125 - type: integer 
	Parameter X_RGB_B_LOC bound to: 1200 - type: integer 
	Parameter Y_RGB_1_LOC bound to: 675 - type: integer 
	Parameter Y_RGB_2_LOC bound to: 840 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RgbLedDisplay' (23#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/RgbLedDisplay.vhd:68]
	Parameter X_WIDTH bound to: 915 - type: integer 
	Parameter Y_HEIGHT bound to: 375 - type: integer 
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 615 - type: integer 
	Parameter PXLCLK_FREQ_HZ bound to: 108000000 - type: integer 
	Parameter H_MAX bound to: 1688 - type: integer 
	Parameter SAMPLE_RATE_DIV bound to: 4096 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000000001000 
INFO: [Synth 8-3491] module 'MicDisplay' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/MicDisplay.vhd:32' bound to instance 'Inst_MicDisplay' of component 'MicDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:970]
INFO: [Synth 8-638] synthesizing module 'MicDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/MicDisplay.vhd:56]
	Parameter X_WIDTH bound to: 915 - type: integer 
	Parameter Y_HEIGHT bound to: 375 - type: integer 
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 615 - type: integer 
	Parameter PXLCLK_FREQ_HZ bound to: 108000000 - type: integer 
	Parameter H_MAX bound to: 1688 - type: integer 
	Parameter SAMPLE_RATE_DIV bound to: 4096 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000000001000 
INFO: [Synth 8-256] done synthesizing module 'MicDisplay' (24#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/MicDisplay.vhd:56]
	Parameter X_XY_WIDTH bound to: 511 - type: integer 
	Parameter X_MAG_WIDTH bound to: 45 - type: integer 
	Parameter Y_HEIGHT bound to: 511 - type: integer 
	Parameter X_START bound to: 385 - type: integer 
	Parameter Y_START bound to: 80 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000011110000 
	Parameter WARNING_COLOR bound to: 12'b111100000000 
INFO: [Synth 8-3491] module 'AccelDisplay' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/accelerometer/AccelDisplay.vhd:38' bound to instance 'Inst_AccelDisplay' of component 'AccelDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'AccelDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/accelerometer/AccelDisplay.vhd:67]
	Parameter X_XY_WIDTH bound to: 511 - type: integer 
	Parameter X_MAG_WIDTH bound to: 45 - type: integer 
	Parameter Y_HEIGHT bound to: 511 - type: integer 
	Parameter X_START bound to: 385 - type: integer 
	Parameter Y_START bound to: 80 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000011110000 
	Parameter WARNING_COLOR bound to: 12'b111100000000 
INFO: [Synth 8-256] done synthesizing module 'AccelDisplay' (25#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/accelerometer/AccelDisplay.vhd:67]
INFO: [Synth 8-3491] module 'MouseDisplay' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/MouseDisplay.vhd:99' bound to instance 'Inst_MouseDisplay' of component 'MouseDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:1033]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/MouseDisplay.vhd:129]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/MouseDisplay.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (26#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/MouseDisplay.vhd:129]
INFO: [Synth 8-3491] module 'OverlayCtl' declared at 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/OverlayCtl.vhd:35' bound to instance 'Inst_OverlayCtrl' of component 'OverlayCtl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'OverlayCtl' [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/OverlayCtl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'OverlayCtl' (27#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/OverlayCtl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Vga' (28#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Vga.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'Nexys4UserDemo' (29#1) [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/sources_1/imports/hdl/Nexys4UserDemo.vhd:127]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2050.105 ; gain = 1036.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2050.105 ; gain = 1036.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2050.105 ; gain = 1036.383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2050.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_MAG_I[8]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_MAG_I[7]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_MAG_I[6]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_MAG_I[5]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_MAG_I[4]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_MAG_I[3]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_MAG_I[2]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_MAG_I[1]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_MAG_I[0]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[11]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[10]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[9]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[8]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[7]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[6]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[5]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[4]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[3]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[2]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[1]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_RADIUS[0]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_X_I[8]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_X_I[7]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_X_I[6]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_X_I[5]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_X_I[4]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_X_I[3]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_X_I[2]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_X_I[1]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_X_I[0]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_Y_I[8]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_Y_I[7]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_Y_I[6]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_Y_I[5]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_Y_I[4]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_Y_I[3]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_Y_I[2]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_Y_I[1]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'ACCEL_Y_I[0]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[3]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[2]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[1]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[0]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[3]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[2]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[1]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[0]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[11]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[10]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[9]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[8]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[7]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[6]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[5]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[4]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[3]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[2]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[1]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'H_COUNT_I[0]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[11]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[10]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[9]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[8]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[7]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[6]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[5]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[4]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[3]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[2]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[1]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'LEVEL_THRESH[0]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'RED_O[3]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'RED_O[2]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'RED_O[1]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'RED_O[0]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[11]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[10]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[9]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[8]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[7]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[6]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[5]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[4]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[3]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[2]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[1]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'V_COUNT_I[0]'. [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc:87]
Finished Parsing XDC File [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Nexys4UserDemo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4UserDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4UserDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2050.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2050.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2050.105 ; gain = 1036.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2050.105 ; gain = 1036.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2050.105 ; gain = 1036.383
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RgbLed'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'PsramCntrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AudioDemo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FPGAMonitor'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_reg' in module 'SPI_If'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_SendRec_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_Trans_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Adxl_Ctrl_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                          0000001 |                              000
                  stblue |                          0000010 |                              011
                 stgreen |                          0000100 |                              010
                   stred |                          0001000 |                              001
               stled2off |                          0010000 |                              100
               stled1off |                          0100000 |                              101
              stled12off |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'RgbLed'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000010 |                              000
               assertcen |                         00010000 |                              001
            assertoenwen |                         10000000 |                              010
                   waitt |                         01000000 |                              011
                deassert |                         00100000 |                              100
                senddata |                         00001000 |                              101
                     ack |                         00000100 |                              110
                    done |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'PsramCntrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                               00 |                               00
                strecord |                               01 |                               01
                 stinter |                               10 |                               10
              stplayback |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AudioDemo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              001 |                               00
           streadrequest |                              010 |                               01
              streadwait |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FPGAMonitor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                             0000
                 ststart |                             1111 |                             0001
                 stwrite |                             0000 |                             0011
                  stsack |                             0010 |                             0110
                  stread |                             0111 |                             0010
            stmnackstart |                             0110 |                             1001
                  stmack |                             0100 |                             0111
             stmnackstop |                             0101 |                             1000
                  ststop |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                               00 |                         10100000
               stprepare |                               01 |                         00001001
                 stshift |                               10 |                         01011011
                  stdone |                               11 |                         00001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_reg' using encoding 'sequential' in module 'SPI_If'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        stspisendrecidle |                              000 |                          0000000
         stspipreparecmd |                              001 |                          1000001
         stspisendstartw |                              010 |                          0001011
        stspiwaitondonew |                              011 |                          0000111
         stspisendstartr |                              100 |                          0001110
        stspiwaitondoner |                              101 |                          0100100
        stspisendrecdone |                              110 |                          0010101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_SendRec_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stspitransidle |                              000 |                       0000000000
     stspiprepandsendcmd |                              001 |                       1111100001
       stspiwaitondonesr |                              010 |                       0000110011
     stspiwaitforssinact |                              011 |                       0000000010
          stspitransdone |                              100 |                       0000001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_Trans_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stadxlctrlidle |                             0000 |                     100100000000
      stadxlsendresetcmd |                             0001 |                     011001000001
     stadxlwaitresetdone |                             0010 |                     010000000011
    stadxlconf_remaining |                             0011 |                     011001000010
stadxlwaitsampleratetick |                             0100 |                     000100000110
       stadxlread_status |                             0101 |                     011001000111
         stadxlread_data |                             0110 |                     011000000101
      stadxlformatandsum |                             0111 |                     000010101101
         stadxlread_done |                             1000 |                     000001011111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Adxl_Ctrl_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:32 ; elapsed = 00:03:39 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 9     
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 15    
	   3 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 12    
	   2 Input    9 Bit       Adders := 4     
	   4 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              375 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 3     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 25    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 59    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 97    
+---RAMs : 
	              18K Bit	(2048 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	  37 Input   37 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 69    
	   2 Input   32 Bit        Muxes := 4     
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   3 Input   22 Bit        Muxes := 1     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 19    
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 12    
	   5 Input   12 Bit        Muxes := 1     
	   9 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 12    
	   8 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	  37 Input    8 Bit        Muxes := 3     
	   7 Input    7 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 9     
	   4 Input    5 Bit        Muxes := 6     
	  17 Input    4 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 11    
	   9 Input    4 Bit        Muxes := 2     
	  27 Input    4 Bit        Muxes := 1     
	  37 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 85    
	   4 Input    1 Bit        Muxes := 28    
	   3 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 4     
	  37 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP XADC.temp_xad_scaled_reg, operation Mode is: ((A:0x3eff3)*B'')'.
DSP Report: register XADC.temp_sync0_reg is absorbed into DSP XADC.temp_xad_scaled_reg.
DSP Report: register XADC.temp_sync_reg is absorbed into DSP XADC.temp_xad_scaled_reg.
DSP Report: register XADC.temp_xad_scaled_reg is absorbed into DSP XADC.temp_xad_scaled_reg.
DSP Report: operator multOp is absorbed into DSP XADC.temp_xad_scaled_reg.
DSP Report: Generating DSP Accel_Calculation/ACCEL_Y_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_Y_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_Y_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_Y_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: Generating DSP Accel_Calculation/ACCEL_Z_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_Z_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_Z_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_Z_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: Generating DSP Accel_Calculation/ACCEL_X_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_X_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_X_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_X_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:18:26 ; elapsed = 00:18:45 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------+-------------+---------------+----------------+
|Module Name    | RTL Object  | Depth x Width | Implemented As | 
+---------------+-------------+---------------+----------------+
|MouseDisplay   | mouserom[0] | 256x2         | LUT            | 
|OverlayCtl     | p_0_out     | 262144x1      | LUT            | 
|OverlayCtl     | p_0_out     | 262144x1      | LUT            | 
|OverlayCtl     | p_0_out     | 262144x1      | LUT            | 
|OverlayCtl     | p_0_out     | 262144x1      | LUT            | 
|OverlayCtl     | p_0_out     | 262144x1      | LUT            | 
|Nexys4UserDemo | p_0_out     | 262144x1      | LUT            | 
|Nexys4UserDemo | p_0_out     | 262144x1      | LUT            | 
|Nexys4UserDemo | p_0_out     | 262144x1      | LUT            | 
|Nexys4UserDemo | p_0_out     | 262144x1      | LUT            | 
|Nexys4UserDemo | p_0_out     | 262144x1      | LUT            | 
|MouseDisplay   | mouserom[0] | 256x2         | LUT            | 
+---------------+-------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Inst_VGAi_3/Inst_MicDisplay | sample_buf_ram_reg | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TempDisplay      | ((A:0x3eff3)*B'')' | 18     | 12     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|AccelerometerCtl | (A2*B2)'           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AccelerometerCtl | (A2*B2)'           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AccelerometerCtl | (A2*B2)'           | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:18:44 ; elapsed = 00:19:03 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (4365.0/oG. 113.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:18:47 ; elapsed = 00:19:06 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Inst_VGAi_3/Inst_MicDisplay | sample_buf_ram_reg | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Inst_VGA/Inst_MicDisplay/sample_buf_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:19:06 ; elapsed = 00:19:25 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:19:10 ; elapsed = 00:19:29 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:19:10 ; elapsed = 00:19:29 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:19:11 ; elapsed = 00:19:30 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:19:11 ; elapsed = 00:19:30 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:19:11 ; elapsed = 00:19:31 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:19:11 ; elapsed = 00:19:31 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Nexys4UserDemo | Inst_VGA/Inst_MicDisplay/mic_sr_reg_reg[374] | 375    | 1     | NO           | NO                 | YES               | 0      | 12      | 
+---------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Square_Root   |         1|
|2     |PxlClkGen     |         1|
|3     |BRAM_1        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |BRAM_1_bbox      |     1|
|2     |PxlClkGen_bbox   |     1|
|3     |Square_Root_bbox |     1|
|4     |BUFG             |     1|
|5     |CARRY4           |   436|
|6     |DSP48E1          |     4|
|8     |LUT1             |   258|
|9     |LUT2             |  1142|
|10    |LUT3             |   403|
|11    |LUT4             |   461|
|12    |LUT5             |   728|
|13    |LUT6             |  2650|
|14    |MUXF7            |   289|
|15    |MUXF8            |    56|
|16    |RAMB18E1         |     1|
|17    |SRLC32E          |    12|
|18    |XADC             |     1|
|19    |FDCE             |    75|
|20    |FDPE             |     8|
|21    |FDRE             |  1929|
|22    |FDSE             |    57|
|23    |IBUF             |    25|
|24    |IOBUF            |    20|
|25    |OBUF             |    90|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:19:11 ; elapsed = 00:19:31 . Memory (MB): peak = 3284.547 ; gain = 2270.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:18:43 ; elapsed = 00:19:26 . Memory (MB): peak = 3284.547 ; gain = 2270.824
Synthesis Optimization Complete : Time (s): cpu = 00:19:13 ; elapsed = 00:19:32 . Memory (MB): peak = 3284.547 ; gain = 2270.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 3284.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 807 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3284.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
150 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:19:22 ; elapsed = 00:19:43 . Memory (MB): peak = 3284.547 ; gain = 2270.824
INFO: [Common 17-1381] The checkpoint 'C:/Users/samar/Desktop/Semester 6/ECE350Labs/ECE350_Final_Project/accelerometer/accelerometer.runs/synth_1/Nexys4UserDemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nexys4UserDemo_utilization_synth.rpt -pb Nexys4UserDemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 11 16:17:05 2021...
