# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../Xilinx/2025.1/data/rsb/busdef" \
"lvt_memory_tb_func_synth.v" \

sv xil_defaultlib  --include "../../../../../../../../Xilinx/2025.1/data/rsb/busdef" \
"../../../../../../dual_port_memory.sv" \
"../../../../../../lvt_memory.sv" \
"../../../../../../xor_distributed_memory.sv" \
"../../../../../../lvt_memory_tb.sv" \

# Do not sort compile order
nosort
