

================================================================
== Vitis HLS Report for 'uut_top'
================================================================
* Date:           Sun Sep  3 12:51:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        conv2d_project.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.048 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      254|      254|  0.847 us|  0.847 us|  255|  255|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                   Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv_2d_latency_cl_float_float_t_config_s_fu_48  |conv_2d_latency_cl_float_float_t_config_s  |      254|      254|  0.847 us|  0.847 us|  143|  143|      yes|
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   115|    55552|    50745|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1362|    -|
|Register             |        -|     -|      255|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   115|    55807|    52107|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|        6|       11|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|        2|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |                       Instance                      |                   Module                  | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |CRTL_BUS_s_axi_U                                     |CRTL_BUS_s_axi                             |        0|    0|     36|     40|    0|
    |grp_conv_2d_latency_cl_float_float_t_config_s_fu_48  |conv_2d_latency_cl_float_float_t_config_s  |        0|  115|  55516|  50705|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                |                                           |        0|  115|  55552|  50745|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+------+-----------+-----+-----------+
    |    Name   |  LUT | Input Size| Bits| Total Bits|
    +-----------+------+-----------+-----+-----------+
    |ap_NS_fsm  |  1362|        256|    1|        256|
    +-----------+------+-----------+-----+-----------+
    |Total      |  1362|        256|    1|        256|
    +-----------+------+-----------+-----+-----------+

    * Register: 
    +-----------+-----+----+-----+-----------+
    |    Name   |  FF | LUT| Bits| Const Bits|
    +-----------+-----+----+-----+-----------+
    |ap_CS_fsm  |  255|   0|  255|          0|
    +-----------+-----+----+-----+-----------+
    |Total      |  255|   0|  255|          0|
    +-----------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |   in|    1|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_AWREADY  |  out|    1|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_AWADDR   |   in|    4|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_WVALID   |   in|    1|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_WREADY   |  out|    1|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_WDATA    |   in|   32|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_WSTRB    |   in|    4|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_ARVALID  |   in|    1|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_ARREADY  |  out|    1|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_ARADDR   |   in|    4|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_RVALID   |  out|    1|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_RREADY   |   in|    1|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_RDATA    |  out|   32|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_RRESP    |  out|    2|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_BVALID   |  out|    1|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_BREADY   |   in|    1|       s_axi|      CRTL_BUS|   return void|
|s_axi_CRTL_BUS_BRESP    |  out|    2|       s_axi|      CRTL_BUS|   return void|
|ap_clk                  |   in|    1|  ap_ctrl_hs|       uut_top|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|       uut_top|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|       uut_top|  return value|
|input_r_address0        |  out|   13|   ap_memory|       input_r|         array|
|input_r_ce0             |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0              |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1        |  out|   13|   ap_memory|       input_r|         array|
|input_r_ce1             |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1              |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0       |  out|    8|   ap_memory|      output_r|         array|
|output_r_ce0            |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0            |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0             |  out|   32|   ap_memory|      output_r|         array|
|output_r_address1       |  out|    8|   ap_memory|      output_r|         array|
|output_r_ce1            |  out|    1|   ap_memory|      output_r|         array|
|output_r_we1            |  out|    1|   ap_memory|      output_r|         array|
|output_r_d1             |  out|   32|   ap_memory|      output_r|         array|
|weights_address0        |  out|    5|   ap_memory|       weights|         array|
|weights_ce0             |  out|    1|   ap_memory|       weights|         array|
|weights_q0              |   in|   32|   ap_memory|       weights|         array|
|weights_address1        |  out|    5|   ap_memory|       weights|         array|
|weights_ce1             |  out|    1|   ap_memory|       weights|         array|
|weights_q1              |   in|   32|   ap_memory|       weights|         array|
|biases_0                |   in|   32|     ap_none|      biases_0|       pointer|
|biases_1                |   in|   32|     ap_none|      biases_1|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

