Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Fri Feb 15 18:14:50 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/EnableDataRead_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spi/DataClk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/outputCLK_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiWorkClock/outputCLK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spiInitRegClock/outputCLK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spiWorkClock/outputCLK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ClockManager/I2SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 235 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.616        0.000                      0                  109        0.181        0.000                      0                  109        3.000        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 35.431}     70.862          14.112          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                      6.616        0.000                      0                  104        0.181        0.000                      0                  104        3.000        0.000                       0                    65  
  clk_out1_clk_wiz_0       68.459        0.000                      0                    5        0.286        0.000                      0                    5       34.931        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        6.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.828ns (24.683%)  route 2.527ns (75.317%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.791     5.312    AudVid/i2s/squaregenerator/CLK
    SLICE_X4Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  AudVid/i2s/squaregenerator/count_reg[11]/Q
                         net (fo=3, routed)           1.121     6.889    AudVid/i2s/squaregenerator/count_reg[11]
    SLICE_X5Y127         LUT6 (Prop_lut6_I4_O)        0.124     7.013 r  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.420    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I2_O)        0.124     7.544 f  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.999     8.543    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X5Y126         LUT3 (Prop_lut3_I1_O)        0.124     8.667 r  AudVid/i2s/squaregenerator/data[12]_i_1/O
                         net (fo=1, routed)           0.000     8.667    AudVid/i2s/squaregenerator/data[12]_i_1_n_0
    SLICE_X5Y126         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.667    15.008    AudVid/i2s/squaregenerator/CLK
    SLICE_X5Y126         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
                         clock pessimism              0.281    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y126         FDRE (Setup_fdre_C_D)        0.029    15.283    AudVid/i2s/squaregenerator/data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.704ns (24.425%)  route 2.178ns (75.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.791     5.312    AudVid/i2s/squaregenerator/CLK
    SLICE_X4Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  AudVid/i2s/squaregenerator/count_reg[11]/Q
                         net (fo=3, routed)           1.121     6.889    AudVid/i2s/squaregenerator/count_reg[11]
    SLICE_X5Y127         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.420    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I2_O)        0.124     7.544 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.651     8.195    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X4Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.670    15.011    AudVid/i2s/squaregenerator/CLK
    SLICE_X4Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
                         clock pessimism              0.281    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X4Y128         FDRE (Setup_fdre_C_R)       -0.429    14.828    AudVid/i2s/squaregenerator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.704ns (24.425%)  route 2.178ns (75.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.791     5.312    AudVid/i2s/squaregenerator/CLK
    SLICE_X4Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  AudVid/i2s/squaregenerator/count_reg[11]/Q
                         net (fo=3, routed)           1.121     6.889    AudVid/i2s/squaregenerator/count_reg[11]
    SLICE_X5Y127         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.420    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I2_O)        0.124     7.544 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.651     8.195    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X4Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.670    15.011    AudVid/i2s/squaregenerator/CLK
    SLICE_X4Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
                         clock pessimism              0.281    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X4Y128         FDRE (Setup_fdre_C_R)       -0.429    14.828    AudVid/i2s/squaregenerator/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.704ns (24.425%)  route 2.178ns (75.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.791     5.312    AudVid/i2s/squaregenerator/CLK
    SLICE_X4Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  AudVid/i2s/squaregenerator/count_reg[11]/Q
                         net (fo=3, routed)           1.121     6.889    AudVid/i2s/squaregenerator/count_reg[11]
    SLICE_X5Y127         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.420    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I2_O)        0.124     7.544 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.651     8.195    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X4Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.670    15.011    AudVid/i2s/squaregenerator/CLK
    SLICE_X4Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
                         clock pessimism              0.281    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X4Y128         FDRE (Setup_fdre_C_R)       -0.429    14.828    AudVid/i2s/squaregenerator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.704ns (24.425%)  route 2.178ns (75.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.791     5.312    AudVid/i2s/squaregenerator/CLK
    SLICE_X4Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  AudVid/i2s/squaregenerator/count_reg[11]/Q
                         net (fo=3, routed)           1.121     6.889    AudVid/i2s/squaregenerator/count_reg[11]
    SLICE_X5Y127         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.420    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I2_O)        0.124     7.544 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.651     8.195    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X4Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.670    15.011    AudVid/i2s/squaregenerator/CLK
    SLICE_X4Y128         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/C
                         clock pessimism              0.281    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X4Y128         FDRE (Setup_fdre_C_R)       -0.429    14.828    AudVid/i2s/squaregenerator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.856ns (25.306%)  route 2.527ns (74.694%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.791     5.312    AudVid/i2s/squaregenerator/CLK
    SLICE_X4Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  AudVid/i2s/squaregenerator/count_reg[11]/Q
                         net (fo=3, routed)           1.121     6.889    AudVid/i2s/squaregenerator/count_reg[11]
    SLICE_X5Y127         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.420    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I2_O)        0.124     7.544 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.999     8.543    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X5Y126         LUT3 (Prop_lut3_I0_O)        0.152     8.695 r  AudVid/i2s/squaregenerator/data[15]_i_1/O
                         net (fo=1, routed)           0.000     8.695    AudVid/i2s/squaregenerator/data[15]_i_1_n_0
    SLICE_X5Y126         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.667    15.008    AudVid/i2s/squaregenerator/CLK
    SLICE_X5Y126         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[15]/C
                         clock pessimism              0.281    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y126         FDRE (Setup_fdre_C_D)        0.075    15.329    AudVid/i2s/squaregenerator/data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.647ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.704ns (24.579%)  route 2.160ns (75.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.624     5.145    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.832     6.433    AudVid/tft_spi/spiInitRegClock/counter_reg[7]
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.557 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.171     6.728    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.852 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          1.157     8.009    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y92         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.508    14.849    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y92         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[12]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.429    14.657    AudVid/tft_spi/spiInitRegClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  6.647    

Slack (MET) :             6.647ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.704ns (24.579%)  route 2.160ns (75.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.624     5.145    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.832     6.433    AudVid/tft_spi/spiInitRegClock/counter_reg[7]
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.557 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.171     6.728    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.852 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          1.157     8.009    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y92         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.508    14.849    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y92         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[13]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.429    14.657    AudVid/tft_spi/spiInitRegClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  6.647    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.704ns (24.598%)  route 2.158ns (75.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.624     5.145    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.832     6.433    AudVid/tft_spi/spiInitRegClock/counter_reg[7]
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.557 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.171     6.728    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.852 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          1.155     8.007    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.508    14.849    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[10]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y91         FDRE (Setup_fdre_C_R)       -0.429    14.657    AudVid/tft_spi/spiInitRegClock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.704ns (24.598%)  route 2.158ns (75.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.967     3.425    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.624     5.145    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.832     6.433    AudVid/tft_spi/spiInitRegClock/counter_reg[7]
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.557 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.171     6.728    AudVid/tft_spi/spiInitRegClock/counter[0]_i_3_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.852 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          1.155     8.007    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.862    13.250    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          1.508    14.849    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[11]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y91         FDRE (Setup_fdre_C_R)       -0.429    14.657    AudVid/tft_spi/spiInitRegClock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  6.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.251%)  route 0.099ns (34.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.587     1.470    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X4Y32          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=9, routed)           0.099     1.710    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X5Y32          LUT5 (Prop_lut5_I2_O)        0.045     1.755 r  AudVid/sd_spi/spiInitClock/outputCLK_i_1/O
                         net (fo=1, routed)           0.000     1.755    AudVid/sd_spi/spiInitClock/outputCLK_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  AudVid/sd_spi/spiInitClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.856     1.983    AudVid/sd_spi/spiInitClock/CLK
    SLICE_X5Y32          FDRE                                         r  AudVid/sd_spi/spiInitClock/outputCLK_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.091     1.574    AudVid/sd_spi/spiInitClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiWorkClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiWorkClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.226ns (65.471%)  route 0.119ns (34.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.587     1.470    AudVid/sd_spi/spiWorkClock/CLK
    SLICE_X1Y30          FDRE                                         r  AudVid/sd_spi/spiWorkClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  AudVid/sd_spi/spiWorkClock/counter_reg[3]/Q
                         net (fo=5, routed)           0.119     1.717    AudVid/sd_spi/spiWorkClock/clear
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.098     1.815 r  AudVid/sd_spi/spiWorkClock/outputCLK_i_1__0/O
                         net (fo=1, routed)           0.000     1.815    AudVid/sd_spi/spiWorkClock/outputCLK_i_1__0_n_0
    SLICE_X2Y30          FDRE                                         r  AudVid/sd_spi/spiWorkClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.856     1.983    AudVid/sd_spi/spiWorkClock/CLK
    SLICE_X2Y30          FDRE                                         r  AudVid/sd_spi/spiWorkClock/outputCLK_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120     1.604    AudVid/sd_spi/spiWorkClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.592     1.475    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  AudVid/tft_spi/spiInitRegClock/counter_reg[9]/Q
                         net (fo=3, routed)           0.163     1.780    AudVid/tft_spi/spiInitRegClock/counter_reg[9]
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  AudVid/tft_spi/spiInitRegClock/outputCLK_i_1__2/O
                         net (fo=1, routed)           0.000     1.825    AudVid/tft_spi/spiInitRegClock/outputCLK_i_1__2_n_0
    SLICE_X64Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.862     1.990    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X64Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/outputCLK_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.120     1.608    AudVid/tft_spi/spiInitRegClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiWorkClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.360%)  route 0.126ns (37.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.594     1.477    AudVid/tft_spi/spiWorkClock/CLK
    SLICE_X64Y99         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/Q
                         net (fo=5, routed)           0.126     1.767    AudVid/tft_spi/spiWorkClock/counter_reg__0[1]
    SLICE_X65Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  AudVid/tft_spi/spiWorkClock/outputCLK_i_1__1/O
                         net (fo=1, routed)           0.000     1.812    AudVid/tft_spi/spiWorkClock/outputCLK_i_1__1_n_0
    SLICE_X65Y99         FDRE                                         r  AudVid/tft_spi/spiWorkClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.864     1.992    AudVid/tft_spi/spiWorkClock/CLK
    SLICE_X65Y99         FDRE                                         r  AudVid/tft_spi/spiWorkClock/outputCLK_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.091     1.581    AudVid/tft_spi/spiWorkClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiWorkClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.594     1.477    AudVid/tft_spi/spiWorkClock/CLK
    SLICE_X64Y99         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/Q
                         net (fo=5, routed)           0.175     1.816    AudVid/tft_spi/spiWorkClock/counter_reg__0[1]
    SLICE_X64Y99         LUT5 (Prop_lut5_I3_O)        0.043     1.859 r  AudVid/tft_spi/spiWorkClock/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.859    AudVid/tft_spi/spiWorkClock/p_0_in__4[4]
    SLICE_X64Y99         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.864     1.992    AudVid/tft_spi/spiWorkClock/CLK
    SLICE_X64Y99         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.131     1.608    AudVid/tft_spi/spiWorkClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.591     1.474    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.725    AudVid/tft_spi/spiInitRegClock/counter_reg_n_0_[2]
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  AudVid/tft_spi/spiInitRegClock/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.836    AudVid/tft_spi/spiInitRegClock/counter_reg[0]_i_2_n_5
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.861     1.989    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.105     1.579    AudVid/tft_spi/spiInitRegClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiWorkClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.594     1.477    AudVid/tft_spi/spiWorkClock/CLK
    SLICE_X64Y99         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/Q
                         net (fo=5, routed)           0.175     1.816    AudVid/tft_spi/spiWorkClock/counter_reg__0[1]
    SLICE_X64Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.861 r  AudVid/tft_spi/spiWorkClock/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.861    AudVid/tft_spi/spiWorkClock/p_0_in__4[3]
    SLICE_X64Y99         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.864     1.992    AudVid/tft_spi/spiWorkClock/CLK
    SLICE_X64Y99         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.121     1.598    AudVid/tft_spi/spiWorkClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.662     1.546    AudVid/i2s/squaregenerator/CLK
    SLICE_X5Y126         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  AudVid/i2s/squaregenerator/data_reg[12]/Q
                         net (fo=2, routed)           0.168     1.855    AudVid/i2s/squaregenerator/D[0]
    SLICE_X5Y126         LUT3 (Prop_lut3_I0_O)        0.045     1.900 r  AudVid/i2s/squaregenerator/data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.900    AudVid/i2s/squaregenerator/data[12]_i_1_n_0
    SLICE_X5Y126         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.933     2.061    AudVid/i2s/squaregenerator/CLK
    SLICE_X5Y126         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
                         clock pessimism             -0.515     1.546    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.091     1.637    AudVid/i2s/squaregenerator/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.592     1.475    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.737    AudVid/tft_spi/spiInitRegClock/counter_reg[7]
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    AudVid/tft_spi/spiInitRegClock/counter_reg[4]_i_1_n_4
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.862     1.990    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.105     1.580    AudVid/tft_spi/spiInitRegClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.631     0.858    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.591     1.474    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  AudVid/tft_spi/spiInitRegClock/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.736    AudVid/tft_spi/spiInitRegClock/counter_reg[3]
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  AudVid/tft_spi/spiInitRegClock/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.844    AudVid/tft_spi/spiInitRegClock/counter_reg[0]_i_2_n_4
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.685     1.099    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=63, routed)          0.861     1.989    AudVid/tft_spi/spiInitRegClock/CLK
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.105     1.579    AudVid/tft_spi/spiInitRegClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    ClockManager/Clk_wiz/CLK_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y127     AudVid/i2s/squaregenerator/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y127     AudVid/i2s/squaregenerator/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y128     AudVid/i2s/squaregenerator/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y128     AudVid/i2s/squaregenerator/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y128     AudVid/i2s/squaregenerator/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y128     AudVid/i2s/squaregenerator/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y129     AudVid/i2s/squaregenerator/count_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y129     AudVid/i2s/squaregenerator/count_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y127     AudVid/i2s/squaregenerator/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y127     AudVid/i2s/squaregenerator/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y128     AudVid/i2s/squaregenerator/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y128     AudVid/i2s/squaregenerator/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y128     AudVid/i2s/squaregenerator/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y128     AudVid/i2s/squaregenerator/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y125     AudVid/i2s/squaregenerator/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y125     AudVid/i2s/squaregenerator/count_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y129     AudVid/i2s/squaregenerator/count_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y129     AudVid/i2s/squaregenerator/count_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y125     AudVid/i2s/squaregenerator/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y125     AudVid/i2s/squaregenerator/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y125     AudVid/i2s/squaregenerator/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y94     AudVid/tft_spi/initializationRegister/CS_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y95     AudVid/tft_spi/initializationRegister/address_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y95     AudVid/tft_spi/initializationRegister/address_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       68.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.459ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.743ns (37.192%)  route 1.255ns (62.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 69.535 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.792    -0.720    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.683     0.383    ClockManager/counter[1]
    SLICE_X1Y127         LUT3 (Prop_lut3_I1_O)        0.324     0.707 r  ClockManager/counter[2]_i_1/O
                         net (fo=1, routed)           0.572     1.278    ClockManager/counter[2]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.669    69.535    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/C
                         clock pessimism              0.607    70.142    
                         clock uncertainty           -0.145    69.997    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)       -0.260    69.737    ClockManager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         69.737    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 68.459    

Slack (MET) :             68.879ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.715ns (40.249%)  route 1.061ns (59.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 69.535 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.792    -0.720    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.683     0.383    ClockManager/counter[1]
    SLICE_X1Y127         LUT3 (Prop_lut3_I2_O)        0.296     0.679 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.378     1.057    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.669    69.535    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/C
                         clock pessimism              0.607    70.142    
                         clock uncertainty           -0.145    69.997    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)       -0.061    69.936    ClockManager/I2SCLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         69.936    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 68.879    

Slack (MET) :             69.347ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.715ns (51.142%)  route 0.683ns (48.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 69.535 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.792    -0.720    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.683     0.383    ClockManager/counter[1]
    SLICE_X1Y127         LUT3 (Prop_lut3_I2_O)        0.296     0.679 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.000     0.679    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.669    69.535    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg/C
                         clock pessimism              0.607    70.142    
                         clock uncertainty           -0.145    69.997    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.029    70.026    ClockManager/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         70.026    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                 69.347    

Slack (MET) :             69.363ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.743ns (52.028%)  route 0.685ns (47.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 69.535 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.792    -0.720    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.685     0.385    ClockManager/counter[1]
    SLICE_X1Y127         LUT2 (Prop_lut2_I1_O)        0.324     0.709 r  ClockManager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.709    ClockManager/counter[1]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.669    69.535    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
                         clock pessimism              0.607    70.142    
                         clock uncertainty           -0.145    69.997    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.075    70.072    ClockManager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         70.072    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                 69.363    

Slack (MET) :             69.501ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.541%)  route 0.666ns (53.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 69.535 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.792    -0.720    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.666     0.403    ClockManager/counter[0]
    SLICE_X1Y127         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  ClockManager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.527    ClockManager/counter[0]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.775    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    67.866 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.669    69.535    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/C
                         clock pessimism              0.607    70.142    
                         clock uncertainty           -0.145    69.997    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.031    70.028    ClockManager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         70.028    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                 69.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[2]/Q
                         net (fo=2, routed)           0.191    -0.184    ClockManager/counter[2]
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.045    -0.139 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.000    -0.139    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.937    -0.752    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg/C
                         clock pessimism              0.236    -0.516    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.091    -0.425    ClockManager/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.422%)  route 0.230ns (55.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.230    -0.145    ClockManager/counter[0]
    SLICE_X1Y127         LUT2 (Prop_lut2_I0_O)        0.043    -0.102 r  ClockManager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    ClockManager/counter[1]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.937    -0.752    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[1]/C
                         clock pessimism              0.236    -0.516    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.107    -0.409    ClockManager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.230    -0.145    ClockManager/counter[0]
    SLICE_X1Y127         LUT1 (Prop_lut1_I0_O)        0.045    -0.100 r  ClockManager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    ClockManager/counter[0]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.937    -0.752    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[0]/C
                         clock pessimism              0.236    -0.516    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.092    -0.424    ClockManager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.762%)  route 0.307ns (62.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[2]/Q
                         net (fo=2, routed)           0.191    -0.184    ClockManager/counter[2]
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.045    -0.139 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.115    -0.023    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.937    -0.752    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/C
                         clock pessimism              0.236    -0.516    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.070    -0.446    ClockManager/I2SCLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.187ns (33.521%)  route 0.371ns (66.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665    -0.516    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ClockManager/counter_reg[2]/Q
                         net (fo=2, routed)           0.191    -0.184    ClockManager/counter[2]
    SLICE_X1Y127         LUT3 (Prop_lut3_I2_O)        0.046    -0.138 r  ClockManager/counter[2]_i_1/O
                         net (fo=1, routed)           0.180     0.042    ClockManager/counter[2]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.937    -0.752    ClockManager/clk_out1
    SLICE_X1Y127         FDRE                                         r  ClockManager/counter_reg[2]/C
                         clock pessimism              0.236    -0.516    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.010    -0.506    ClockManager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         70.862      68.706     BUFGCTRL_X0Y3    ClockManager/Clk_wiz/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y127     ClockManager/I2SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y127     ClockManager/I2SCLK_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y127     ClockManager/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y127     ClockManager/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y127     ClockManager/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/I2SCLK_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y127     ClockManager/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    ClockManager/Clk_wiz/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output       | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port         | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+
clk100    | SD_SPI_CLK   | FDRE   | -     |     11.977 (r) | SLOW    |      3.445 (r) | FAST    |                    |
clk100    | TFT_RS       | FDRE   | -     |     12.530 (r) | SLOW    |      3.517 (r) | FAST    |                    |
clk100    | TFT_SPI_CLK  | FDRE   | -     |     11.653 (r) | SLOW    |      3.406 (r) | FAST    |                    |
clk100    | TFT_SPI_CS   | FDRE   | -     |     10.809 (r) | SLOW    |      3.124 (r) | FAST    |                    |
clk100    | TFT_SPI_MOSI | FDRE   | -     |     14.639 (r) | SLOW    |      3.684 (r) | FAST    |                    |
clk100    | DAC_I2S_CLK  | FDRE   | -     |      5.365 (r) | SLOW    |      0.735 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         3.384 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



