{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 23:24:20 2012 " "Info: Processing started: Tue Dec 11 23:24:20 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "on-board_oscillator " "Info: Assuming node \"on-board_oscillator\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -16 152 864 "on-board_oscillator" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "on-board_oscillator" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clockTmp " "Info: Detected ripple clock \"Clock1Hz:inst21\|clockTmp\" as buffer" {  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/Clock1Hz.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clockTmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "on-board_oscillator memory lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[10\] register program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 14.86 MHz 67.3 ns Internal " "Info: Clock \"on-board_oscillator\" has Internal fmax of 14.86 MHz between source memory \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[10\]\" and destination register \"program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" (period= 67.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "64.100 ns + Longest memory register " "Info: + Longest memory to register delay is 64.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[10\] 1 MEM EC3_C 4 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = EC3_C; Fanout = 4; MEM Node = 'lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 9.600 ns mux_3bit:inst10\|mux2_out\[1\]~4 2 COMB LC2_D28 9 " "Info: 2: + IC(6.300 ns) + CELL(2.700 ns) = 9.600 ns; Loc. = LC2_D28; Fanout = 9; COMB Node = 'mux_3bit:inst10\|mux2_out\[1\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] mux_3bit:inst10|mux2_out[1]~4 } "NODE_NAME" } } { "mux_3_bit.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux_3_bit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 15.100 ns mux:inst14\|mux1_out\[0\]~8 3 COMB LC1_D27 23 " "Info: 3: + IC(2.800 ns) + CELL(2.700 ns) = 15.100 ns; Loc. = LC1_D27; Fanout = 23; COMB Node = 'mux:inst14\|mux1_out\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { mux_3bit:inst10|mux2_out[1]~4 mux:inst14|mux1_out[0]~8 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 21.000 ns mux:inst14\|mux1_out\[7\]~16 4 COMB LC1_D25 5 " "Info: 4: + IC(3.200 ns) + CELL(2.700 ns) = 21.000 ns; Loc. = LC1_D25; Fanout = 5; COMB Node = 'mux:inst14\|mux1_out\[7\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { mux:inst14|mux1_out[0]~8 mux:inst14|mux1_out[7]~16 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 26.800 ns alu:inst12\|ShiftLeft0~1 5 COMB LC4_D22 4 " "Info: 5: + IC(3.100 ns) + CELL(2.700 ns) = 26.800 ns; Loc. = LC4_D22; Fanout = 4; COMB Node = 'alu:inst12\|ShiftLeft0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { mux:inst14|mux1_out[7]~16 alu:inst12|ShiftLeft0~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 30.000 ns alu:inst12\|ShiftLeft0~2 6 COMB LC7_D22 8 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 30.000 ns; Loc. = LC7_D22; Fanout = 8; COMB Node = 'alu:inst12\|ShiftLeft0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 35.500 ns alu:inst12\|ShiftLeft0~3 7 COMB LC3_D21 4 " "Info: 7: + IC(3.100 ns) + CELL(2.400 ns) = 35.500 ns; Loc. = LC3_D21; Fanout = 4; COMB Node = 'alu:inst12\|ShiftLeft0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { alu:inst12|ShiftLeft0~2 alu:inst12|ShiftLeft0~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 40.700 ns alu:inst12\|Mux0~0 8 COMB LC3_D20 1 " "Info: 8: + IC(2.800 ns) + CELL(2.400 ns) = 40.700 ns; Loc. = LC3_D20; Fanout = 1; COMB Node = 'alu:inst12\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst12|ShiftLeft0~3 alu:inst12|Mux0~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 43.600 ns alu:inst12\|Mux0~1 9 COMB LC4_D20 1 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 43.600 ns; Loc. = LC4_D20; Fanout = 1; COMB Node = 'alu:inst12\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux0~0 alu:inst12|Mux0~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 46.500 ns alu:inst12\|Mux0~2 10 COMB LC5_D20 1 " "Info: 10: + IC(0.500 ns) + CELL(2.400 ns) = 46.500 ns; Loc. = LC5_D20; Fanout = 1; COMB Node = 'alu:inst12\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux0~1 alu:inst12|Mux0~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 49.400 ns alu:inst12\|Mux0~5 11 COMB LC1_D20 19 " "Info: 11: + IC(0.500 ns) + CELL(2.400 ns) = 49.400 ns; Loc. = LC1_D20; Fanout = 19; COMB Node = 'alu:inst12\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux0~2 alu:inst12|Mux0~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.000 ns) 54.500 ns alu:inst12\|Equal0~9 12 COMB LC1_D19 1 " "Info: 12: + IC(3.100 ns) + CELL(2.000 ns) = 54.500 ns; Loc. = LC1_D19; Fanout = 1; COMB Node = 'alu:inst12\|Equal0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { alu:inst12|Mux0~5 alu:inst12|Equal0~9 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 56.500 ns alu:inst12\|Equal0~6 13 COMB LC2_D19 1 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 56.500 ns; Loc. = LC2_D19; Fanout = 1; COMB Node = 'alu:inst12\|Equal0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|Equal0~9 alu:inst12|Equal0~6 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 59.700 ns inst20~0 14 COMB LC8_D19 8 " "Info: 14: + IC(0.500 ns) + CELL(2.700 ns) = 59.700 ns; Loc. = LC8_D19; Fanout = 8; COMB Node = 'inst20~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|Equal0~6 inst20~0 } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 496 968 1032 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.700 ns) 64.100 ns program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 15 REG LC8_D18 16 " "Info: 15: + IC(2.700 ns) + CELL(1.700 ns) = 64.100 ns; Loc. = LC8_D18; Fanout = 16; REG Node = 'program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { inst20~0 program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "34.500 ns ( 53.82 % ) " "Info: Total cell delay = 34.500 ns ( 53.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "29.600 ns ( 46.18 % ) " "Info: Total interconnect delay = 29.600 ns ( 46.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "64.100 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] mux_3bit:inst10|mux2_out[1]~4 mux:inst14|mux1_out[0]~8 mux:inst14|mux1_out[7]~16 alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~2 alu:inst12|ShiftLeft0~3 alu:inst12|Mux0~0 alu:inst12|Mux0~1 alu:inst12|Mux0~2 alu:inst12|Mux0~5 alu:inst12|Equal0~9 alu:inst12|Equal0~6 inst20~0 program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "64.100 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] {} mux_3bit:inst10|mux2_out[1]~4 {} mux:inst14|mux1_out[0]~8 {} mux:inst14|mux1_out[7]~16 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|ShiftLeft0~2 {} alu:inst12|ShiftLeft0~3 {} alu:inst12|Mux0~0 {} alu:inst12|Mux0~1 {} alu:inst12|Mux0~2 {} alu:inst12|Mux0~5 {} alu:inst12|Equal0~9 {} alu:inst12|Equal0~6 {} inst20~0 {} program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 6.300ns 2.800ns 3.200ns 3.100ns 0.500ns 3.100ns 2.800ns 0.500ns 0.500ns 0.500ns 3.100ns 0.000ns 0.500ns 2.700ns } { 0.600ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 13.800 ns + Shortest register " "Info: + Shortest clock path from clock \"on-board_oscillator\" to destination register is 13.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -16 152 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clockTmp 2 REG LC1_C9 331 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C9; Fanout = 331; REG Node = 'Clock1Hz:inst21\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 13.800 ns program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_D18 16 " "Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 13.800 ns; Loc. = LC8_D18; Fanout = 16; REG Node = 'program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Clock1Hz:inst21|clockTmp program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 31.16 % ) " "Info: Total cell delay = 4.300 ns ( 31.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.500 ns ( 68.84 % ) " "Info: Total interconnect delay = 9.500 ns ( 68.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns 5.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 13.800 ns - Longest memory " "Info: - Longest clock path from clock \"on-board_oscillator\" to source memory is 13.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -16 152 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clockTmp 2 REG LC1_C9 331 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C9; Fanout = 331; REG Node = 'Clock1Hz:inst21\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 13.800 ns lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[10\] 3 MEM EC3_C 4 " "Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 13.800 ns; Loc. = EC3_C; Fanout = 4; MEM Node = 'lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Clock1Hz:inst21|clockTmp lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 31.16 % ) " "Info: Total cell delay = 4.300 ns ( 31.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.500 ns ( 68.84 % ) " "Info: Total interconnect delay = 9.500 ns ( 68.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] {} } { 0.000ns 0.000ns 4.100ns 5.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns 5.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] {} } { 0.000ns 0.000ns 4.100ns 5.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "64.100 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] mux_3bit:inst10|mux2_out[1]~4 mux:inst14|mux1_out[0]~8 mux:inst14|mux1_out[7]~16 alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~2 alu:inst12|ShiftLeft0~3 alu:inst12|Mux0~0 alu:inst12|Mux0~1 alu:inst12|Mux0~2 alu:inst12|Mux0~5 alu:inst12|Equal0~9 alu:inst12|Equal0~6 inst20~0 program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "64.100 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] {} mux_3bit:inst10|mux2_out[1]~4 {} mux:inst14|mux1_out[0]~8 {} mux:inst14|mux1_out[7]~16 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|ShiftLeft0~2 {} alu:inst12|ShiftLeft0~3 {} alu:inst12|Mux0~0 {} alu:inst12|Mux0~1 {} alu:inst12|Mux0~2 {} alu:inst12|Mux0~5 {} alu:inst12|Equal0~9 {} alu:inst12|Equal0~6 {} inst20~0 {} program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 6.300ns 2.800ns 3.200ns 3.100ns 0.500ns 3.100ns 2.800ns 0.500ns 0.500ns 0.500ns 3.100ns 0.000ns 0.500ns 2.700ns } { 0.600ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 2.700ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} } { 0.000ns 0.000ns 4.100ns 5.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[10] {} } { 0.000ns 0.000ns 4.100ns 5.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "on-board_oscillator pc\[6\] program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 25.300 ns register " "Info: tco from clock \"on-board_oscillator\" to destination pin \"pc\[6\]\" through register \"program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" is 25.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 13.800 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to source register is 13.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -16 152 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clockTmp 2 REG LC1_C9 331 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C9; Fanout = 331; REG Node = 'Clock1Hz:inst21\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 13.800 ns program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 3 REG LC7_D18 18 " "Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 13.800 ns; Loc. = LC7_D18; Fanout = 18; REG Node = 'program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Clock1Hz:inst21|clockTmp program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 31.16 % ) " "Info: Total cell delay = 4.300 ns ( 31.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.500 ns ( 68.84 % ) " "Info: Total interconnect delay = 9.500 ns ( 68.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 4.100ns 5.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.100 ns + Longest register pin " "Info: + Longest register to pin delay is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] 1 REG LC7_D18 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D18; Fanout = 18; REG Node = 'program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(5.000 ns) 10.100 ns pc\[6\] 2 PIN PIN_35 0 " "Info: 2: + IC(5.100 ns) + CELL(5.000 ns) = 10.100 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'pc\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] pc[6] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1144 448 624 1160 "pc\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 49.50 % ) " "Info: Total cell delay = 5.000 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 50.50 % ) " "Info: Total interconnect delay = 5.100 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] pc[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} pc[6] {} } { 0.000ns 5.100ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { on-board_oscillator Clock1Hz:inst21|clockTmp program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clockTmp {} program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} } { 0.000ns 0.000ns 4.100ns 5.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] pc[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { program_counter:inst|lpm_counter:a_out_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] {} pc[6] {} } { 0.000ns 5.100ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 23:24:20 2012 " "Info: Processing ended: Tue Dec 11 23:24:20 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
