{
	"author": ["Ayse K. Coskun", "Anjun Gu", "Warren Jin 0002", "Ajay Joshi", "Andrew B. Kahng", "Jonathan Klamkin", "Yenai Ma", "John Recchio", "Vaishnav Srinivas", "Tiansheng Zhang"],
	"booktitle": "Proceedings of the 20th Conference and Exhibition on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2016",
	"dblpkey": "conf/date/CoskunGJJKKMRSZ16",
	"ee": "http://ieeexplore.ieee.org/document/7459512/",
	"isbn": "978-3-9815-3707-9",
	"pages": "1309-1314",
	"publisher": "IEEE",
	"title": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2016
}