// #include "I2C_Driver.h"
// #include "stm32f1xx.h"                 

// void I2C_init(uint8_t isRemapEnabled)
// {
// 		RCC->APB2ENR |= 1;/* enable clock for port B */
// 		RCC->APB1ENR |= 0x200000; /* enable clock for I2C1 */
	
// 		/* Configure GPIO */
// 		if(isRemapEnabled){
// 			I2C1_Enable_IO_Remap(I2C1_REMAP_ENABLE);
// 			init_GP(PB, 8, OUT50, O_AF_OD);
// 			init_GP(PB, 9, OUT50, O_AF_OD);			
// 		}
// 		else{
// 			I2C1_Enable_IO_Remap(I2C1_REMAP_DISABLE);
// 			init_GP(PB, 6, OUT50, O_AF_OD);
// 			init_GP(PB, 7, OUT50, O_AF_OD);			
// 		}

		
// 		I2C1->CR1 |= 0x8000; /*Reset I2C1*/
// 		I2C1->CR1 &= ~0x8000; /* turn off I2C1 to configure */
		
// 		I2C1->CR2 = 0x8; /* send 8 bit to send or receive */
// 		I2C1->CCR = 40;
// 		I2C1->TRISE = 9; /* ensures that the frequency of the SCL signal remains stable */
// 		I2C1->CR1 |= 1;
// }
// /* start step */
// void I2C_start(uint8_t address, uint8_t ReadWriteMode) 
// {
// 		volatile uint32_t tmp;
// 		// Generate Start condition
// 		I2C1->CR1 |= 0x100; /* turn on bit 8 start signal */
		
// 		while ((I2C1->SR1 & 1) == 0);/*wait SB bit = 1, if =1 it means start signal accepted*/
// 		I2C1->DR = ((address) << 1) | ReadWriteMode;
// 		while(I2C1->SR1 & (1 << 0)); //Wait to reset SB bit
// 		while(!(I2C1->SR1 & (1 << 1)));//Wait ADDR bit to set
		
// 		tmp = I2C1->SR1;/* read value of status SR1 and SR2 for clear flags or read ADDR event details*/
// 		tmp = I2C1->SR2;		
// 		while(I2C1->SR1 & (1 << 1));//Wait ADDR bit to reset
// }

// void I2C_data(uint8_t *data, uint8_t dataSize)
// {
// 			uint8_t count = 0;
// 			while (count < dataSize){
// 					while ((I2C1->SR1 & 0x80) == 0); //wait for TxE, indicating data register is empty and ready to receive new data
// 					I2C1->DR = data[count]; // begin the process of transmitting data
// 					count++;
// 					while ((I2C1->SR1 & 0x80) == 0);  //Wait until buffer is empty	
// 			}
// 			I2C_stop();
// }
// void I2C_write(uint8_t address, uint8_t *data, uint8_t dataSize)
// {

// 	I2C_start(address, I2C_WRITE);
// 	I2C_data(data, dataSize);
// }

// void I2C_stop(void) {
//    // Generate Stop condition
//    I2C1->CR1 |= (1 << 9); // Set the 9th bit (STOP bit) in CR1 register
// 	 // Wait for stop condition to be executed
//    while (I2C1->CR1 & (1 << 9)); // Wait until the STOP bit is cleared
// }


// void I2C_ReadData(uint8_t *data, uint8_t ack) {
//     if (ack) {
//         I2C1->CR1 |= (1 << 10);
//     } else {
//         I2C1->CR1 &= ~(1 << 10);
//     }

//     while ((I2C1->SR1 & (1 << 6)) == 0); // wait until RxNe set
//     *data = I2C1->DR;
// }
// //while ((I2C1->SR1 & (1 << 2)) == 0) BTF
// void I2C_read(uint8_t address, uint8_t *data, uint8_t dataSize) {
// 			I2C_start(address, 1);
// 			uint8_t i;
// 			for (i = 0; i < dataSize; ++i) {
//         if (i == dataSize - 3) {
// 					  while ((I2C1->SR1 & (1 << 6)) == 0); // wait until RxNe set
//         } else if (i == dataSize - 2) {
// 						while ((I2C1->SR1 & (1 << 2)) == 0){}; // wait until BTF set
// 						I2C1->CR1 &= ~(1 << 10);
// 						I2C_ReadData(&data[dataSize - 3], 0);
//             I2C_stop(); // STOP = 1
//         } else if (i == dataSize - 1)
// 				{
//             I2C_ReadData(&data[dataSize - 2], 0);
// 						while ((I2C1->SR1 & (1 << 6)) == 0);
// 						I2C_ReadData(&data[i], 0);
// 				}
// 				else {
//             I2C_ReadData(&data[i], 1);
//         }
//     }
// }
// void I2C_read1(uint8_t address, uint8_t *data, uint8_t dataSize)
// {
// 	I2C_start(address, 1);
// 	I2C1->CR1 &= ~(1 << 10); //ack = 0;
// 	I2C_stop();
// 	while ((I2C1->SR1 & (1 << 6)) == 0){}; // wait until RxNe set
//   *data = I2C1->DR;
// }

// void I2C1_Enable_IO_Remap(uint8_t isEnabled){
// 	RCC->APB2ENR |= (1 << 0); //Enable clock for AFIO 
	
// 	AFIO->MAPR &= ~(1 << 1);	//Reset I2C1 Remap bit
// 	AFIO->MAPR |= (isEnabled << 1);
// }

