<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf(28): Semantic error in &quot;LOCATE COMP &quot;ipButtons[0]&quot; SITE &quot;54&quot; ;&quot;: </Dynamic>
            <Dynamic>ipButtons[0]</Dynamic>
            <Navigation>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf</Navigation>
            <Navigation>28</Navigation>
        </Message>
        <Message>
            <ID>1100644</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf(29): Semantic error in &quot;IOBUF PORT &quot;ipButtons[0]&quot; IO_TYPE=LVCMOS33 ;&quot;: </Dynamic>
            <Dynamic>ipButtons[0]</Dynamic>
            <Navigation>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf</Navigation>
            <Navigation>29</Navigation>
        </Message>
        <Message>
            <ID>1100644</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf(30): Semantic error in &quot;IOBUF PORT &quot;ipButtons[1]&quot; IO_TYPE=LVCMOS33 ;&quot;: </Dynamic>
            <Dynamic>ipButtons[1]</Dynamic>
            <Navigation>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf</Navigation>
            <Navigation>30</Navigation>
        </Message>
        <Message>
            <ID>1100644</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf(31): Semantic error in &quot;IOBUF PORT &quot;ipButtons[2]&quot; IO_TYPE=LVCMOS33 ;&quot;: </Dynamic>
            <Dynamic>ipButtons[2]</Dynamic>
            <Navigation>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf</Navigation>
            <Navigation>31</Navigation>
        </Message>
        <Message>
            <ID>1100644</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf(32): Semantic error in &quot;IOBUF PORT &quot;ipButtons[3]&quot; IO_TYPE=LVCMOS33 ;&quot;: </Dynamic>
            <Dynamic>ipButtons[3]</Dynamic>
            <Navigation>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf</Navigation>
            <Navigation>32</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf(33): Semantic error in &quot;LOCATE COMP &quot;ipButtons[1]&quot; SITE &quot;53&quot; ;&quot;: </Dynamic>
            <Dynamic>ipButtons[1]</Dynamic>
            <Navigation>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf</Navigation>
            <Navigation>33</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf(34): Semantic error in &quot;LOCATE COMP &quot;ipButtons[2]&quot; SITE &quot;52&quot; ;&quot;: </Dynamic>
            <Dynamic>ipButtons[2]</Dynamic>
            <Navigation>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf</Navigation>
            <Navigation>34</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf(35): Semantic error in &quot;LOCATE COMP &quot;ipButtons[3]&quot; SITE &quot;50&quot; ;&quot;: </Dynamic>
            <Dynamic>ipButtons[3]</Dynamic>
            <Navigation>C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf</Navigation>
            <Navigation>35</Navigation>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v&quot;:18:13:18:15|Object opRxStream.SoP is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v</Navigation>
            <Navigation>18</Navigation>
            <Navigation>13</Navigation>
            <Navigation>18</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Object opRxStream.SoP is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v&quot;:19:13:19:15|Object opRxStream.EoP is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v</Navigation>
            <Navigation>19</Navigation>
            <Navigation>13</Navigation>
            <Navigation>19</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Object opRxStream.EoP is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v&quot;:33:9:33:14|Object rx_src is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v</Navigation>
            <Navigation>33</Navigation>
            <Navigation>9</Navigation>
            <Navigation>33</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Object rx_src is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v&quot;:34:9:34:15|Object rx_dest is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v</Navigation>
            <Navigation>34</Navigation>
            <Navigation>9</Navigation>
            <Navigation>34</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Object rx_dest is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v&quot;:35:9:35:17|Object tx_byte_n is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v</Navigation>
            <Navigation>35</Navigation>
            <Navigation>9</Navigation>
            <Navigation>35</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object tx_byte_n is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Packet_echo_top.v&quot;:21:1:21:6|Pruning register bits 7 to 5 of opLED[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Packet_echo_top.v</Navigation>
            <Navigation>21</Navigation>
            <Navigation>1</Navigation>
            <Navigation>21</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 7 to 5 of opLED[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Packet_echo_top.v&quot;:21:1:21:6|Pruning register bits 3 to 2 of opLED[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Packet_echo_top.v</Navigation>
            <Navigation>21</Navigation>
            <Navigation>1</Navigation>
            <Navigation>21</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 3 to 2 of opLED[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v&quot;:91:0:91:5|Pruning register bits 31 to 1 of rx_state[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v</Navigation>
            <Navigation>91</Navigation>
            <Navigation>0</Navigation>
            <Navigation>91</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 31 to 1 of rx_state[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v&quot;:23:21:23:30|Input port bit 9 of ipTxStream[34:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v</Navigation>
            <Navigation>23</Navigation>
            <Navigation>21</Navigation>
            <Navigation>23</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input port bit 9 of ipTxStream[34:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART.v&quot;:51:0:51:5|Pruning register bit 9 of clk_cnt[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 9 of clk_cnt[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MF511 |Found issues with constraints. Please check constraint checker report &quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\impl1\Counter_impl1_cck.rpt&quot; .</Dynamic>
            <Navigation>MF511</Navigation>
            <Navigation>Found issues with constraints. Please check constraint checker report &quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\impl1\Counter_impl1_cck.rpt&quot; .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart_packets.v&quot;:91:0:91:5|Register bit tx_state[0] (in view view:work.UART_Packets(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart_packets.v</Navigation>
            <Navigation>91</Navigation>
            <Navigation>0</Navigation>
            <Navigation>91</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Register bit tx_state[0] (in view view:work.UART_Packets(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart_packets.v&quot;:91:0:91:5|Register bit tx_packet[1] (in view view:work.UART_Packets(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart_packets.v</Navigation>
            <Navigation>91</Navigation>
            <Navigation>0</Navigation>
            <Navigation>91</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Register bit tx_packet[1] (in view view:work.UART_Packets(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO161 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart_packets.v&quot;:91:0:91:5|Register bit tx_packet[0] (in view view:work.UART_Packets(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO161</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart_packets.v</Navigation>
            <Navigation>91</Navigation>
            <Navigation>0</Navigation>
            <Navigation>91</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Register bit tx_packet[0] (in view view:work.UART_Packets(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart_packets.v&quot;:91:0:91:5|Removing instance PACKETISER.rst because it is equivalent to instance opLED_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart_packets.v</Navigation>
            <Navigation>91</Navigation>
            <Navigation>0</Navigation>
            <Navigation>91</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance PACKETISER.rst because it is equivalent to instance opLED_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v&quot;:51:0:51:5|Removing instance PACKETISER.UART_Inst.rst because it is equivalent to instance opLED_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance PACKETISER.UART_Inst.rst because it is equivalent to instance opLED_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v&quot;:51:0:51:5|Found false-path constraint on register PACKETISER.UART_Inst.clk_cnt2[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found false-path constraint on register PACKETISER.UART_Inst.clk_cnt2[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v&quot;:51:0:51:5|Found false-path constraint on register PACKETISER.UART_Inst.tx_cnt[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found false-path constraint on register PACKETISER.UART_Inst.tx_cnt[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v&quot;:51:0:51:5|Found false-path constraint on register PACKETISER.UART_Inst.rx_cnt[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found false-path constraint on register PACKETISER.UART_Inst.rx_cnt[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart_packets.v&quot;:91:0:91:5|Found false-path constraint on register PACKETISER.rx_len[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart_packets.v</Navigation>
            <Navigation>91</Navigation>
            <Navigation>0</Navigation>
            <Navigation>91</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found false-path constraint on register PACKETISER.rx_len[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc&quot;:8:0:8:0|Timing constraint (from [get_ports bp*] to [get_registers *]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc</Navigation>
            <Navigation>8</Navigation>
            <Navigation>0</Navigation>
            <Navigation>8</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_ports bp*] to [get_registers *]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc&quot;:9:0:9:0|Timing constraint (from [get_registers *] to [get_ports bp*]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc</Navigation>
            <Navigation>9</Navigation>
            <Navigation>0</Navigation>
            <Navigation>9</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_registers *] to [get_ports bp*]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </Navigation>
        </Message>
    </Task>
</BaliMessageLog>