{"vcs1":{"timestamp_begin":1700274766.156045620, "rt":8.31, "ut":7.43, "st":0.55}}
{"vcselab":{"timestamp_begin":1700274774.544583854, "rt":1.14, "ut":0.38, "st":0.19}}
{"link":{"timestamp_begin":1700274775.770707292, "rt":0.42, "ut":0.14, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700274765.511562070}
{"VCS_COMP_START_TIME": 1700274765.511562070}
{"VCS_COMP_END_TIME": 1700274783.540741510}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370196}}
{"stitch_vcselab": {"peak_mem": 240016}}
