`include "defines.v"

module memwb_reg (
    input  wire                     cpu_clk_50M,
	input  wire                     cpu_rst_n,

	// ï¿½ï¿½ï¿½Ô·Ã´ï¿½×¶Îµï¿½ï¿½ï¿½Ï?
	input  wire [`REG_ADDR_BUS  ]   mem_wa,
	input  wire                     mem_wreg,
	input  wire [`REG_BUS       ] 	mem_dreg,
	input  wire                     mem_mreg,
	input  wire [`BSEL_BUS      ]	mem_dre,
	input  wire                     mem_whilo,
	input  wire [`DOUBLE_REG_BUS]   mem_hilo,

	// ï¿½ï¿½ï¿½ï¿½Ð´ï¿½Ø½×¶Îµï¿½ï¿½ï¿½Ï¢ 
	output reg  [`REG_ADDR_BUS  ]   wb_wa,
	output reg                      wb_wreg,
	output reg  [`REG_BUS       ]   wb_dreg,
	output reg                      wb_mreg,
	output reg  [`BSEL_BUS      ]	wb_dre,
	output reg                      wb_whilo,
	output reg  [`DOUBLE_REG_BUS]   wb_hilo
    );

    always @(posedge cpu_clk_50M) begin
		// ï¿½ï¿½Î»ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð´ï¿½Ø½×¶Îµï¿½ï¿½ï¿½Ï¢ï¿½ï¿½0
		if (cpu_rst_n == `RST_ENABLE) begin
			wb_wa       <= `REG_NOP;
			wb_wreg     <= `WRITE_DISABLE;
			wb_dreg     <= `ZERO_WORD;
			wb_dre      <= 4'b0;
			wb_mreg     <= `WRITE_DISABLE;
			wb_whilo    <= `WRITE_DISABLE;
			wb_hilo     <= `ZERO_DWORD;
		end
		// ï¿½ï¿½ï¿½ï¿½ï¿½Ô·Ã´ï¿½×¶Îµï¿½ï¿½ï¿½Ï¢ï¿½Ä´æ²¢ï¿½ï¿½ï¿½ï¿½Ð´ï¿½Ø½×¶ï¿?
		else begin
			wb_wa 	    <= mem_wa;
			wb_wreg     <= mem_wreg;
			wb_dreg     <= mem_dreg;
			wb_dre      <= mem_dre;
			wb_mreg     <= mem_mreg;
			wb_whilo    <= mem_whilo;
			wb_hilo     <= mem_hilo;
		end
	end

endmodule