#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat Jan 21 16:57:32 2023
# Process ID: 12800
# Current directory: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3060 C:\Users\Michael\Desktop\Elektronik\Wintersemester_2022\CHIP\vga_controller\generate\managed_ip_project\managed_ip_project.xpr
# Log file: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/vivado.log
# Journal file: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/managed_ip_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/res/RainForest_320x240.coe}] [get_ips rom_mem_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/res/RainForest_320x240.coe' provided. It will be converted relative to IP Instance files '../../res/RainForest_320x240.coe'
generate_target all [get_files  C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_mem_1'...
export_ip_user_files -of_objects [get_files C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci] -no_script -force -quiet
reset_run rom_mem_1_synth_1
launch_run -jobs 8 rom_mem_1_synth_1
[Sat Jan 21 16:58:10 2023] Launched rom_mem_1_synth_1...
Run output will be captured here: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/managed_ip_project.runs/rom_mem_1_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'rom_mem_1'... please wait for 'rom_mem_1_synth_1' run to finish...
wait_on_run rom_mem_1_synth_1
[Sat Jan 21 16:58:10 2023] Waiting for rom_mem_1_synth_1 to finish...
[Sat Jan 21 16:58:15 2023] Waiting for rom_mem_1_synth_1 to finish...
[Sat Jan 21 16:58:20 2023] Waiting for rom_mem_1_synth_1 to finish...
[Sat Jan 21 16:58:25 2023] Waiting for rom_mem_1_synth_1 to finish...
[Sat Jan 21 16:58:35 2023] Waiting for rom_mem_1_synth_1 to finish...
[Sat Jan 21 16:58:45 2023] Waiting for rom_mem_1_synth_1 to finish...
[Sat Jan 21 16:58:55 2023] Waiting for rom_mem_1_synth_1 to finish...
[Sat Jan 21 16:59:05 2023] Waiting for rom_mem_1_synth_1 to finish...
[Sat Jan 21 16:59:05 2023] rom_mem_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1020.402 ; gain = 9.859
export_simulation -of_objects [get_files C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci] -directory C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files -ipstatic_source_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ipstatic -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 21 16:59:14 2023...
