// Seed: 1948020113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_5;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output tri id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    id_14 = 1,
    input uwire id_9,
    output tri0 id_10,
    output wire id_11,
    input tri0 id_12
);
  wire  id_15;
  uwire id_16;
  assign id_10 = 1;
  always id_0 <= ~id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14
  );
  assign id_11 = id_5;
endmodule
