

================================================================
== Vitis HLS Report for 'Layer_norm_Pipeline_l_j13'
================================================================
* Date:           Sun Sep  3 07:19:58 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      806|      806|  8.060 us|  8.060 us|  806|  806|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j13   |      804|      804|        38|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j13 = alloca i32 1"   --->   Operation 41 'alloca' 'j13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v255, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v256, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v171_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v171"   --->   Operation 44 'read' 'v171_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v166_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v166"   --->   Operation 45 'read' 'v166_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sub_ln287_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln287"   --->   Operation 46 'read' 'sub_ln287_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j13"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc98"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j13_1 = load i10 %j13" [kernel.cpp:285]   --->   Operation 49 'load' 'j13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.77ns)   --->   "%icmp_ln285 = icmp_eq  i10 %j13_1, i10 768" [kernel.cpp:285]   --->   Operation 51 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln285 = add i10 %j13_1, i10 1" [kernel.cpp:285]   --->   Operation 53 'add' 'add_ln285' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln285, void %for.inc98.split_ifconv, void %for.inc101.exitStub" [kernel.cpp:285]   --->   Operation 54 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i10 %j13_1" [kernel.cpp:287]   --->   Operation 55 'zext' 'zext_ln287' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.81ns)   --->   "%add_ln287 = add i14 %sub_ln287_read, i14 %zext_ln287" [kernel.cpp:287]   --->   Operation 56 'add' 'add_ln287' <Predicate = (!icmp_ln285)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i14 %add_ln287" [kernel.cpp:287]   --->   Operation 57 'zext' 'zext_ln287_1' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v135_addr = getelementptr i32 %v135, i64 0, i64 %zext_ln287_1" [kernel.cpp:287]   --->   Operation 58 'getelementptr' 'v135_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%v165 = load i14 %v135_addr" [kernel.cpp:287]   --->   Operation 59 'load' 'v165' <Predicate = (!icmp_ln285)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln285 = store i10 %add_ln285, i10 %j13" [kernel.cpp:285]   --->   Operation 60 'store' 'store_ln285' <Predicate = (!icmp_ln285)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%v165 = load i14 %v135_addr" [kernel.cpp:287]   --->   Operation 61 'load' 'v165' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 62 [5/5] (7.25ns)   --->   "%v167 = fsub i32 %v165, i32 %v166_read" [kernel.cpp:289]   --->   Operation 62 'fsub' 'v167' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 63 [4/5] (7.25ns)   --->   "%v167 = fsub i32 %v165, i32 %v166_read" [kernel.cpp:289]   --->   Operation 63 'fsub' 'v167' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 64 [3/5] (7.25ns)   --->   "%v167 = fsub i32 %v165, i32 %v166_read" [kernel.cpp:289]   --->   Operation 64 'fsub' 'v167' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%j13_cast = zext i10 %j13_1" [kernel.cpp:285]   --->   Operation 65 'zext' 'j13_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%v255_addr = getelementptr i32 %v255, i64 0, i64 %j13_cast" [kernel.cpp:286]   --->   Operation 66 'getelementptr' 'v255_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (3.25ns)   --->   "%v255_load = load i10 %v255_addr" [kernel.cpp:286]   --->   Operation 67 'load' 'v255_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 68 [2/5] (7.25ns)   --->   "%v167 = fsub i32 %v165, i32 %v166_read" [kernel.cpp:289]   --->   Operation 68 'fsub' 'v167' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 69 [1/2] (3.25ns)   --->   "%v255_load = load i10 %v255_addr" [kernel.cpp:286]   --->   Operation 69 'load' 'v255_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 70 [1/5] (7.25ns)   --->   "%v167 = fsub i32 %v165, i32 %v166_read" [kernel.cpp:289]   --->   Operation 70 'fsub' 'v167' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%v164 = bitcast i32 %v255_load" [kernel.cpp:286]   --->   Operation 71 'bitcast' 'v164' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [4/4] (5.70ns)   --->   "%v168 = fmul i32 %v164, i32 %v167" [kernel.cpp:290]   --->   Operation 72 'fmul' 'v168' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 73 [3/4] (5.70ns)   --->   "%v168 = fmul i32 %v164, i32 %v167" [kernel.cpp:290]   --->   Operation 73 'fmul' 'v168' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 74 [2/4] (5.70ns)   --->   "%v168 = fmul i32 %v164, i32 %v167" [kernel.cpp:290]   --->   Operation 74 'fmul' 'v168' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 75 [1/4] (5.70ns)   --->   "%v168 = fmul i32 %v164, i32 %v167" [kernel.cpp:290]   --->   Operation 75 'fmul' 'v168' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 76 [16/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 76 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 77 [15/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 77 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 78 [14/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 78 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 79 [13/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 79 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 80 [12/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 80 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 81 [11/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 81 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 82 [10/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 82 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 83 [9/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 83 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 84 [8/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 84 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 85 [7/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 85 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 86 [6/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 86 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 87 [5/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 87 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 88 [4/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 88 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 89 [3/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 89 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 90 [2/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 90 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 91 [1/1] (0.00ns)   --->   "%v256_addr = getelementptr i32 %v256, i64 0, i64 %j13_cast" [kernel.cpp:295]   --->   Operation 91 'getelementptr' 'v256_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 92 [2/2] (3.25ns)   --->   "%v256_load = load i10 %v256_addr" [kernel.cpp:295]   --->   Operation 92 'load' 'v256_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 93 [1/16] (6.07ns)   --->   "%v172 = fdiv i32 %v168, i32 %v171_read" [kernel.cpp:294]   --->   Operation 93 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 94 [1/2] (3.25ns)   --->   "%v256_load = load i10 %v256_addr" [kernel.cpp:295]   --->   Operation 94 'load' 'v256_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 95 [1/1] (0.00ns)   --->   "%v173 = bitcast i32 %v256_load" [kernel.cpp:295]   --->   Operation 95 'bitcast' 'v173' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 96 [5/5] (7.25ns)   --->   "%v174 = fadd i32 %v172, i32 %v173" [kernel.cpp:296]   --->   Operation 96 'fadd' 'v174' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 97 [4/5] (7.25ns)   --->   "%v174 = fadd i32 %v172, i32 %v173" [kernel.cpp:296]   --->   Operation 97 'fadd' 'v174' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 98 [3/5] (7.25ns)   --->   "%v174 = fadd i32 %v172, i32 %v173" [kernel.cpp:296]   --->   Operation 98 'fadd' 'v174' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 99 [2/5] (7.25ns)   --->   "%v174 = fadd i32 %v172, i32 %v173" [kernel.cpp:296]   --->   Operation 99 'fadd' 'v174' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 100 [1/5] (7.25ns)   --->   "%v174 = fadd i32 %v172, i32 %v173" [kernel.cpp:296]   --->   Operation 100 'fadd' 'v174' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.43>
ST_33 : Operation 101 [2/2] (4.43ns)   --->   "%d = fpext i32 %v174"   --->   Operation 101 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.22>
ST_34 : Operation 102 [1/2] (4.43ns)   --->   "%d = fpext i32 %v174"   --->   Operation 102 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 103 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 103 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 104 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 105 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 106 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 106 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 107 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 108 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 108 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.51>
ST_35 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 109 'zext' 'zext_ln501' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_35 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_42 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 110 'bitconcatenate' 'p_Result_42' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_35 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_42"   --->   Operation 111 'zext' 'zext_ln604' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_35 : Operation 112 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln604"   --->   Operation 112 'sub' 'man_V_1' <Predicate = (!icmp_ln606 & p_Result_s)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 113 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln604"   --->   Operation 113 'select' 'man_V_2' <Predicate = (!icmp_ln606)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 114 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 114 'sub' 'F2' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 115 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 115 'icmp' 'icmp_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 116 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4080"   --->   Operation 116 'add' 'add_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 117 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 16, i12 %F2"   --->   Operation 117 'sub' 'sub_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 118 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 118 'select' 'sh_amt' <Predicate = (!icmp_ln606)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 119 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 16"   --->   Operation 119 'icmp' 'icmp_ln617' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln618 = trunc i54 %man_V_2"   --->   Operation 120 'trunc' 'trunc_ln618' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_35 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 121 'or' 'or_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 122 'xor' 'xor_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617"   --->   Operation 123 'and' 'and_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.19>
ST_36 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln616 = sext i12 %sh_amt"   --->   Operation 124 'sext' 'sext_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_36 : Operation 125 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 125 'icmp' 'icmp_ln620' <Predicate = (!icmp_ln606 & and_ln616)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 126 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 24"   --->   Operation 126 'icmp' 'icmp_ln638' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%sext_ln616cast = trunc i32 %sext_ln616"   --->   Operation 127 'trunc' 'sext_ln616cast' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00>
ST_36 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%shl_ln639 = shl i24 %trunc_ln618, i24 %sext_ln616cast"   --->   Operation 128 'shl' 'shl_ln639' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%select_ln638 = select i1 %icmp_ln638, i24 %shl_ln639, i24 0"   --->   Operation 129 'select' 'select_ln638' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 130 'xor' 'xor_ln606' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 131 'and' 'and_ln617' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 132 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617 = select i1 %and_ln617, i24 %trunc_ln618, i24 %select_ln638"   --->   Operation 132 'select' 'select_ln617' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.30>
ST_37 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%zext_ln621 = zext i32 %sext_ln616"   --->   Operation 133 'zext' 'zext_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_37 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%ashr_ln621 = ashr i54 %man_V_2, i54 %zext_ln621"   --->   Operation 134 'ashr' 'ashr_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%trunc_ln621 = trunc i54 %ashr_ln621"   --->   Operation 135 'trunc' 'trunc_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_37 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%bitcast_ln768 = bitcast i32 %v174"   --->   Operation 136 'bitcast' 'bitcast_ln768' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_37 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768, i32 31"   --->   Operation 137 'bitselect' 'tmp' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_37 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln623 = select i1 %tmp, i24 16777215, i24 0"   --->   Operation 138 'select' 'select_ln623' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln620 = select i1 %icmp_ln620, i24 %trunc_ln621, i24 %select_ln623"   --->   Operation 139 'select' 'select_ln620' <Predicate = (!icmp_ln606 & and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 140 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616 = select i1 %and_ln616, i24 %select_ln620, i24 %select_ln617"   --->   Operation 140 'select' 'select_ln616' <Predicate = (!icmp_ln606)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 141 [1/1] (0.69ns) (out node of the LUT)   --->   "%v175_V = select i1 %icmp_ln606, i24 0, i24 %select_ln616"   --->   Operation 141 'select' 'v175_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln285)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 142 [1/1] (0.00ns)   --->   "%v138_addr = getelementptr i24 %v138, i64 0, i64 %zext_ln287_1" [kernel.cpp:298]   --->   Operation 142 'getelementptr' 'v138_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln285 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [kernel.cpp:285]   --->   Operation 143 'specloopname' 'specloopname_ln285' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln298 = store i24 %v175_V, i14 %v138_addr" [kernel.cpp:298]   --->   Operation 144 'store' 'store_ln298' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_38 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln285 = br void %for.inc98" [kernel.cpp:285]   --->   Operation 145 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.07ns
The critical path consists of the following:
	'alloca' operation ('j13') [8]  (0 ns)
	'load' operation ('j13', kernel.cpp:285) on local variable 'j13' [17]  (0 ns)
	'add' operation ('add_ln287', kernel.cpp:287) [26]  (1.81 ns)
	'getelementptr' operation ('v135_addr', kernel.cpp:287) [28]  (0 ns)
	'load' operation ('v165', kernel.cpp:287) on array 'v135' [34]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v165', kernel.cpp:287) on array 'v135' [34]  (3.25 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v167', kernel.cpp:289) [35]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v167', kernel.cpp:289) [35]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v167', kernel.cpp:289) [35]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v167', kernel.cpp:289) [35]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v167', kernel.cpp:289) [35]  (7.26 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v168', kernel.cpp:290) [36]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v168', kernel.cpp:290) [36]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v168', kernel.cpp:290) [36]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v168', kernel.cpp:290) [36]  (5.7 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [37]  (6.08 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v174', kernel.cpp:296) [41]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v174', kernel.cpp:296) [41]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v174', kernel.cpp:296) [41]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v174', kernel.cpp:296) [41]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v174', kernel.cpp:296) [41]  (7.26 ns)

 <State 33>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d') [42]  (4.44 ns)

 <State 34>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d') [42]  (4.44 ns)
	'icmp' operation ('icmp_ln606') [53]  (2.79 ns)

 <State 35>: 4.51ns
The critical path consists of the following:
	'sub' operation ('F2') [54]  (1.55 ns)
	'icmp' operation ('icmp_ln617') [60]  (1.99 ns)
	'or' operation ('or_ln617') [77]  (0 ns)
	'xor' operation ('xor_ln617') [78]  (0 ns)
	'and' operation ('and_ln616') [79]  (0.978 ns)

 <State 36>: 6.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln638') [70]  (1.99 ns)
	'select' operation ('select_ln638') [73]  (0 ns)
	'select' operation ('select_ln617') [76]  (4.2 ns)

 <State 37>: 5.31ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln621') [64]  (0 ns)
	'select' operation ('select_ln620') [69]  (0 ns)
	'select' operation ('select_ln616') [80]  (4.61 ns)
	'select' operation ('v175.V') [81]  (0.694 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v138_addr', kernel.cpp:298) [29]  (0 ns)
	'store' operation ('store_ln298', kernel.cpp:298) of variable 'v175.V' on array 'v138' [82]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
