Rajarshi Mukherjee , Seda Ogrenci Memik, An integrated approach to thermal management in high-level synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.11, p.1165-1174, November 2006
Naohiro Hamada , Hiroshi Saito, Integration of behavioral synthesis and floorplanning for asynchronous circuits with bundled-data implementation, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland
Vyas Krishnan , Srinivas Katkoori, Design Space Exploration of RTL Datapaths Using Rent Parameter based Stochastic Wirelength Estimation, Proceedings of the 7th International Symposium on Quality Electronic Design, p.364-369, March 27-29, 2006
Xianwu Xing , Ching Chuen Jong, Floorplan-driven multivoltage high-level synthesis, VLSI Design, 2009, p.1-10, January 2009
Azadeh Davoodi , Ankur Srivastava, Simultaneous floorplanning and resource binding: a probabilistic approach, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Assignment-Space Exploration Approach to Concurrent Data-Path/Floorplan Synthesis, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.370, September 17-20, 2000
Hiroyuki Tomiyama , Akihiko Inoue, Statistical performance-driven module binding in high-level synthesis, Proceedings of the 11th international symposium on System synthesis, p.66-71, December 02-04, 1998, Hsinchu, Taiwan, China
Azadeh Davoodi , Ankur Srivastava, Power-driven simultaneous resource binding and floorplanning: a probabilistic approach, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.8, p.934-942, August 2005
Lin Zhong , Niraj K. Jha, Interconnect-aware high-level synthesis for low power, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.110-117, November 10-14, 2002, San Jose, California
Hongbin Zheng , Swathi T. Gurumani , Kyle Rupnow , Deming Chen, Fast and effective placement and routing directed high-level synthesis for FPGAs, Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays, February 26-28, 2014, Monterey, California, USA
Jason Cong , Bin Liu , Guojie Luo , Raghu Prabhakar, Towards layout-friendly high-level synthesis, Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design, March 25-28, 2012, Napa, California, USA
Ranga Vemuri , Sriram Govindarajan , Iyad Ouaiss , Meenakshi Kaul , Vinoo Srinivasan , Shankar Radhakrishnan , Sujatha Sundaraman , Satish Ganesan , Awartika Pandey , Preetham Lakshmikanthan, Automated design synthesis and partitioning for adaptive reconfigurable hardware, Hardware implementation of intelligent systems, Physica-Verlag GmbH, Heidelberg, Germany, 2001
A. H. Farrahi , D. J. Hathaway , M. Wang , M. Sarrafzadeh, Quality of EDA CAD Tools: Definitions, Metrics and Directions, Proceedings of the 1st International Symposium on Quality of Electronic Design, p.395, March 20-22, 2000
