m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/simulation/modelsim
vAccelClockDivider
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1649527865
!i10b 1
!s100 =ZHe:O9Uz5QSFLbD_c6Rk1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I`dz;IE44g`^O3P?gl=3j>1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1649472519
Z6 8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/Top.sv
Z7 FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/Top.sv
!i122 28
L0 355 16
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1649527865.000000
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/Top.sv|
Z10 !s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/Top.sv|
!i113 1
Z11 o-work work
Z12 tCvgOpt 0
n@accel@clock@divider
vasteroid
R1
Z13 !s110 1649527863
!i10b 1
!s100 MH1;`<^8kMUUldm9@P_K>1
R3
IMmclmi;LQUni=>fHgld1Q2
R4
S1
R0
Z14 w1649467488
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/asteroid.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/asteroid.sv
!i122 14
L0 1 83
R8
r1
!s85 0
31
Z15 !s108 1649527863.000000
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/asteroid.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/asteroid.sv|
!i113 1
R11
R12
vasteroid_tb
R1
R13
!i10b 1
!s100 ==DZf6Pm;0]jajl<=m0Z?3
R3
I;JD2[=ajT1IB3d;jm>Ez^1
R4
S1
R0
R14
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/asteroid_tb.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/asteroid_tb.sv
!i122 15
L0 1 46
R8
r1
!s85 0
31
R15
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/asteroid_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/asteroid_tb.sv|
!i113 1
R11
R12
vbullet
R1
Z16 !s110 1649527864
!i10b 1
!s100 GUnQYLBk]DGiY1YFLGQgZ3
R3
Id_d8oE]aZOn=fz:AEnjLk2
R4
S1
R0
R5
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/bullet.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/bullet.sv
!i122 16
L0 3 83
R8
r1
!s85 0
31
Z17 !s108 1649527864.000000
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/bullet.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/bullet.sv|
!i113 1
R11
R12
vbullet_tb
R1
R16
!i10b 1
!s100 54D`>^B<3FZd1_[i3[^PT2
R3
Ih;0zFcioXhaLJSO`jo=RF1
R4
S1
R0
w1649475413
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/bullet_tb.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/bullet_tb.sv
!i122 17
Z18 L0 1 60
R8
r1
!s85 0
31
R17
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/bullet_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/bullet_tb.sv|
!i113 1
R11
R12
vcolor_mapper
R1
R16
!i10b 1
!s100 z<W3=:_P941N8A5@FRCMP3
R3
I4_MiE=8M8]2F=i8lOWIRk3
R4
S1
R0
R14
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/color_mapper.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/color_mapper.sv
!i122 18
L0 1 22
R8
r1
!s85 0
31
R17
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/color_mapper.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/color_mapper.sv|
!i113 1
R11
R12
vdisplay_480p
R1
R16
!i10b 1
!s100 X4k5^9^^3eE2Fm;L?LojT2
R3
I1:@fW=D14al:eV3A>Y0^61
R4
S1
R0
R14
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/display_480p.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/display_480p.sv
!i122 19
L0 1 87
R8
r1
!s85 0
31
R17
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/display_480p.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/display_480p.sv|
!i113 1
R11
R12
vdisplay_480p_tb
R1
R16
!i10b 1
!s100 EjhjJ7W=2DDCT6WABje1V1
R3
Ij9mhhicS3V11FLSSH5Jk?0
R4
S1
R0
R14
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/display_480p_tb.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/display_480p_tb.sv
!i122 20
L0 3 11
R8
r1
!s85 0
31
R17
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/display_480p_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/display_480p_tb.sv|
!i113 1
R11
R12
vip
R1
R16
!i10b 1
!s100 A?i:^j1T7n[L;O]Zg`Md:3
R3
IVZam<MVZWk8U511:7cDmb0
R4
S1
R0
Z19 w1649014187
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/ip.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/ip.sv
!i122 21
L0 40 124
R8
r1
!s85 0
31
R17
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/ip.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/ip.sv|
!i113 1
R11
R12
vip_altpll
Z20 !s110 1649527428
!i10b 1
!s100 ?58WQC46R1e;g6YHb?kn`0
R3
I7a;QCEjL:QIbg5nLZKm<V2
R4
R0
Z21 w1649014304
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/db/ip_altpll.v
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/db/ip_altpll.v
!i122 1
L0 31 79
R8
r1
!s85 0
31
!s108 1649527427.000000
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/db/ip_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/db|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/db/ip_altpll.v|
!i113 1
Z22 o-vlog01compat -work work
Z23 !s92 -vlog01compat -work work {+incdir+C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/db}
R12
vlfsr
R1
R16
!i10b 1
!s100 W9c9n=m8SKUdA=HA^EeB_2
R3
IDlJb8OmgBGmR<id`LzhW71
R4
S1
R0
R14
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/lfsr.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/lfsr.sv
!i122 22
L0 1 14
R8
r1
!s85 0
31
R17
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/lfsr.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/lfsr.sv|
!i113 1
R11
R12
vpll
R2
!i10b 1
!s100 dhAigBd`53`53idG2f^1m3
R3
IJj[<_9`PW`=hcdE167aFb2
R4
R0
R14
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/pll.v
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/pll.v
!i122 23
L0 40 126
R8
r1
!s85 0
31
R17
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/pll.v|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/pll.v|
!i113 1
R11
R12
vpll_altpll
R20
!i10b 1
!s100 3WnEY[f35c3899B5J6MNM2
R3
I83Y1=`@G1En:mjXEAj0lH0
R4
R0
R21
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/db/pll_altpll.v
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/db/pll_altpll.v
!i122 2
L0 30 71
R8
r1
!s85 0
31
!s108 1649527428.000000
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/db|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/db/pll_altpll.v|
!i113 1
R22
R23
R12
vrom_sync
R1
R2
!i10b 1
!s100 9J?c9_h4HGaiC3FXa^`2f2
R3
I9c9;?E[oLVC<@k>bnCTR62
R4
S1
R0
R19
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/rom_sync.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/rom_sync.sv
!i122 24
L0 1 23
R8
r1
!s85 0
31
R9
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/rom_sync.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/rom_sync.sv|
!i113 1
R11
R12
vSevenSegDecoder
R1
R2
!i10b 1
!s100 e]RlH2kGJSdojYI`BA_jP1
R3
I^e?U:LPXnQWo0kz71RRD53
R4
S1
R0
R5
R6
R7
!i122 28
L0 336 18
R8
r1
!s85 0
31
R9
Z24 !s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/Top.sv|
R10
!i113 1
R11
R12
n@seven@seg@decoder
vspi_control
R1
R2
!i10b 1
!s100 Jfd<H?dTfh>o3dJS<UlbX0
R3
I3cQE?>cPUiBN@5KlgNIo`3
R4
S1
R0
R14
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/spi_control.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/spi_control.sv
!i122 25
L0 2 282
R8
r1
!s85 0
31
R9
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/spi_control.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/spi_control.sv|
!i113 1
R11
R12
vspi_serdes
R1
R2
!i10b 1
!s100 KDeLCeKjbLDcVoJW8b<6<2
R3
Idg8mb837g^DH>KN5jJ8OW3
R4
S1
R0
R14
8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/spi_serdes.sv
FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/spi_serdes.sv
!i122 26
L0 1 104
R8
r1
!s85 0
31
R9
!s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/spi_serdes.sv|
!s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/spi_serdes.sv|
!i113 1
R11
R12
vsprite
R1
R2
!i10b 1
!s100 >?d6NViOTF7o7jj;j7U;T2
R3
IQlDmX08k2nB7B7Ek2HSLz2
R4
S1
R0
R14
Z25 8C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/sprite.sv
Z26 FC:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/sprite.sv
!i122 27
R18
R8
r1
!s85 0
31
R9
Z27 !s107 C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/sprite.sv|
Z28 !s90 -reportprogress|300|-work|work|C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/Space-Invaders-FPGA/sprite.sv|
!i113 1
R11
R12
vsprite_main
R1
R2
!i10b 1
!s100 `5Bo7XSK_`nPLQ9dzIF022
R3
ICgcoSLZA`JJFkHQhBEn@V2
R4
S1
R0
R14
R25
R26
!i122 27
L0 62 120
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R11
R12
vTop
R1
R2
!i10b 1
!s100 UiP^bJkJa30o2ZV7mzC9E3
R3
ID^`2P[O5d>Ka?<6jaX^0m2
R4
S1
R0
R5
R6
R7
!i122 28
L0 6 322
R8
r1
!s85 0
31
R9
R24
R10
!i113 1
R11
R12
n@top
vTripleDigitDisplay
R1
R2
!i10b 1
!s100 QmD:V=0INb<YK4W>Ic><f3
R3
I@hRao`CQnfL24KC5g7`N?3
R4
S1
R0
R5
R6
R7
!i122 28
L0 329 6
R8
r1
!s85 0
31
R9
R24
R10
!i113 1
R11
R12
n@triple@digit@display
