Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jan 16 20:49:32 2023
| Host         : DESKTOP-OMSK9GI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (22)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: mouse_unit/btn_reg_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.113     -139.676                     24                  468        0.174        0.000                      0                  468        3.000        0.000                       0                   197  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -6.113     -139.676                     24                  369        0.174        0.000                      0                  369        4.130        0.000                       0                   193  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        5.403        0.000                      0                   99        0.638        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack       -6.113ns,  Total Violation     -139.676ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.113ns  (required time - arrival time)
  Source:                 vPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.084ns  (logic 10.374ns (68.776%)  route 4.710ns (31.224%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 7.699 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.562    -0.950    clk_out1
    SLICE_X11Y15         FDRE                                         r  vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  vPos_reg[1]/Q
                         net (fo=15, routed)          0.556     0.062    vPos_reg[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     0.582 r  vga_red3_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.582    vga_red3_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.699 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.699    vga_red3_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.816    vga_red3_i_6_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.131 r  vga_red3_i_5/O[3]
                         net (fo=4, routed)           0.614     1.745    vga_red3_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     5.964 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.966    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.484 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.791     8.275    vga_red3__1_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  vga_red[3]_i_1416/O
                         net (fo=1, routed)           0.000     8.399    vga_red[3]_i_1416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.932 r  vga_red_reg[3]_i_987/CO[3]
                         net (fo=1, routed)           0.000     8.932    vga_red_reg[3]_i_987_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.255 r  vga_red_reg[3]_i_983/O[1]
                         net (fo=1, routed)           0.552     9.807    vga_red_reg[3]_i_983_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.113 r  vga_red[3]_i_541/O
                         net (fo=1, routed)           0.000    10.113    vga_red[3]_i_541_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.663 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    10.663    vga_red_reg[3]_i_267_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.976 f  vga_red_reg[3]_i_107/O[3]
                         net (fo=1, routed)           0.601    11.577    vga_red_reg[3]_i_107_n_4
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.883 r  vga_red[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    vga_red[3]_i_37_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.416 r  vga_red_reg[3]_i_13/CO[3]
                         net (fo=15, routed)          0.977    13.393    mouse_unit/CO[0]
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.617    14.134    vga_blue
    SLICE_X14Y23         FDRE                                         r  vga_blue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.435     7.699    clk_out1
    SLICE_X14Y23         FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.564     8.263    
                         clock uncertainty           -0.072     8.191    
    SLICE_X14Y23         FDRE (Setup_fdre_C_CE)      -0.169     8.022    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 -6.113    

Slack (VIOLATED) :        -6.113ns  (required time - arrival time)
  Source:                 vPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.084ns  (logic 10.374ns (68.776%)  route 4.710ns (31.224%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 7.699 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.562    -0.950    clk_out1
    SLICE_X11Y15         FDRE                                         r  vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  vPos_reg[1]/Q
                         net (fo=15, routed)          0.556     0.062    vPos_reg[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     0.582 r  vga_red3_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.582    vga_red3_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.699 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.699    vga_red3_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.816    vga_red3_i_6_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.131 r  vga_red3_i_5/O[3]
                         net (fo=4, routed)           0.614     1.745    vga_red3_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     5.964 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.966    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.484 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.791     8.275    vga_red3__1_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  vga_red[3]_i_1416/O
                         net (fo=1, routed)           0.000     8.399    vga_red[3]_i_1416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.932 r  vga_red_reg[3]_i_987/CO[3]
                         net (fo=1, routed)           0.000     8.932    vga_red_reg[3]_i_987_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.255 r  vga_red_reg[3]_i_983/O[1]
                         net (fo=1, routed)           0.552     9.807    vga_red_reg[3]_i_983_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.113 r  vga_red[3]_i_541/O
                         net (fo=1, routed)           0.000    10.113    vga_red[3]_i_541_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.663 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    10.663    vga_red_reg[3]_i_267_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.976 f  vga_red_reg[3]_i_107/O[3]
                         net (fo=1, routed)           0.601    11.577    vga_red_reg[3]_i_107_n_4
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.883 r  vga_red[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    vga_red[3]_i_37_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.416 r  vga_red_reg[3]_i_13/CO[3]
                         net (fo=15, routed)          0.977    13.393    mouse_unit/CO[0]
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.617    14.134    vga_blue
    SLICE_X14Y23         FDRE                                         r  vga_green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.435     7.699    clk_out1
    SLICE_X14Y23         FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.564     8.263    
                         clock uncertainty           -0.072     8.191    
    SLICE_X14Y23         FDRE (Setup_fdre_C_CE)      -0.169     8.022    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 -6.113    

Slack (VIOLATED) :        -6.067ns  (required time - arrival time)
  Source:                 vPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.036ns  (logic 10.374ns (68.994%)  route 4.662ns (31.006%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 7.697 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.562    -0.950    clk_out1
    SLICE_X11Y15         FDRE                                         r  vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  vPos_reg[1]/Q
                         net (fo=15, routed)          0.556     0.062    vPos_reg[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     0.582 r  vga_red3_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.582    vga_red3_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.699 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.699    vga_red3_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.816    vga_red3_i_6_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.131 r  vga_red3_i_5/O[3]
                         net (fo=4, routed)           0.614     1.745    vga_red3_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     5.964 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.966    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.484 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.791     8.275    vga_red3__1_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  vga_red[3]_i_1416/O
                         net (fo=1, routed)           0.000     8.399    vga_red[3]_i_1416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.932 r  vga_red_reg[3]_i_987/CO[3]
                         net (fo=1, routed)           0.000     8.932    vga_red_reg[3]_i_987_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.255 r  vga_red_reg[3]_i_983/O[1]
                         net (fo=1, routed)           0.552     9.807    vga_red_reg[3]_i_983_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.113 r  vga_red[3]_i_541/O
                         net (fo=1, routed)           0.000    10.113    vga_red[3]_i_541_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.663 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    10.663    vga_red_reg[3]_i_267_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.976 f  vga_red_reg[3]_i_107/O[3]
                         net (fo=1, routed)           0.601    11.577    vga_red_reg[3]_i_107_n_4
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.883 r  vga_red[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    vga_red[3]_i_37_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.416 r  vga_red_reg[3]_i_13/CO[3]
                         net (fo=15, routed)          0.977    13.393    mouse_unit/CO[0]
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.570    14.087    vga_blue
    SLICE_X12Y24         FDRE                                         r  vga_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.433     7.697    clk_out1
    SLICE_X12Y24         FDRE                                         r  vga_blue_reg[0]/C
                         clock pessimism              0.564     8.261    
                         clock uncertainty           -0.072     8.189    
    SLICE_X12Y24         FDRE (Setup_fdre_C_CE)      -0.169     8.020    vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                 -6.067    

Slack (VIOLATED) :        -6.053ns  (required time - arrival time)
  Source:                 vPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.991ns  (logic 10.374ns (69.200%)  route 4.617ns (30.800%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.702 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.562    -0.950    clk_out1
    SLICE_X11Y15         FDRE                                         r  vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  vPos_reg[1]/Q
                         net (fo=15, routed)          0.556     0.062    vPos_reg[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     0.582 r  vga_red3_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.582    vga_red3_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.699 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.699    vga_red3_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.816    vga_red3_i_6_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.131 r  vga_red3_i_5/O[3]
                         net (fo=4, routed)           0.614     1.745    vga_red3_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     5.964 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.966    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.484 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.791     8.275    vga_red3__1_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  vga_red[3]_i_1416/O
                         net (fo=1, routed)           0.000     8.399    vga_red[3]_i_1416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.932 r  vga_red_reg[3]_i_987/CO[3]
                         net (fo=1, routed)           0.000     8.932    vga_red_reg[3]_i_987_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.255 r  vga_red_reg[3]_i_983/O[1]
                         net (fo=1, routed)           0.552     9.807    vga_red_reg[3]_i_983_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.113 r  vga_red[3]_i_541/O
                         net (fo=1, routed)           0.000    10.113    vga_red[3]_i_541_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.663 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    10.663    vga_red_reg[3]_i_267_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.976 f  vga_red_reg[3]_i_107/O[3]
                         net (fo=1, routed)           0.601    11.577    vga_red_reg[3]_i_107_n_4
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.883 r  vga_red[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    vga_red[3]_i_37_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.416 r  vga_red_reg[3]_i_13/CO[3]
                         net (fo=15, routed)          0.977    13.393    mouse_unit/CO[0]
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.525    14.042    vga_blue
    SLICE_X15Y21         FDRE                                         r  vga_red_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.438     7.702    clk_out1
    SLICE_X15Y21         FDRE                                         r  vga_red_reg[0]/C
                         clock pessimism              0.564     8.266    
                         clock uncertainty           -0.072     8.194    
    SLICE_X15Y21         FDRE (Setup_fdre_C_CE)      -0.205     7.989    vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                 -6.053    

Slack (VIOLATED) :        -6.053ns  (required time - arrival time)
  Source:                 vPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.991ns  (logic 10.374ns (69.200%)  route 4.617ns (30.800%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.702 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.562    -0.950    clk_out1
    SLICE_X11Y15         FDRE                                         r  vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  vPos_reg[1]/Q
                         net (fo=15, routed)          0.556     0.062    vPos_reg[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     0.582 r  vga_red3_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.582    vga_red3_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.699 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.699    vga_red3_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.816    vga_red3_i_6_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.131 r  vga_red3_i_5/O[3]
                         net (fo=4, routed)           0.614     1.745    vga_red3_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     5.964 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.966    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.484 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.791     8.275    vga_red3__1_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  vga_red[3]_i_1416/O
                         net (fo=1, routed)           0.000     8.399    vga_red[3]_i_1416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.932 r  vga_red_reg[3]_i_987/CO[3]
                         net (fo=1, routed)           0.000     8.932    vga_red_reg[3]_i_987_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.255 r  vga_red_reg[3]_i_983/O[1]
                         net (fo=1, routed)           0.552     9.807    vga_red_reg[3]_i_983_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.113 r  vga_red[3]_i_541/O
                         net (fo=1, routed)           0.000    10.113    vga_red[3]_i_541_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.663 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    10.663    vga_red_reg[3]_i_267_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.976 f  vga_red_reg[3]_i_107/O[3]
                         net (fo=1, routed)           0.601    11.577    vga_red_reg[3]_i_107_n_4
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.883 r  vga_red[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    vga_red[3]_i_37_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.416 r  vga_red_reg[3]_i_13/CO[3]
                         net (fo=15, routed)          0.977    13.393    mouse_unit/CO[0]
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.525    14.042    vga_blue
    SLICE_X15Y21         FDRE                                         r  vga_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.438     7.702    clk_out1
    SLICE_X15Y21         FDRE                                         r  vga_red_reg[2]/C
                         clock pessimism              0.564     8.266    
                         clock uncertainty           -0.072     8.194    
    SLICE_X15Y21         FDRE (Setup_fdre_C_CE)      -0.205     7.989    vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                 -6.053    

Slack (VIOLATED) :        -6.047ns  (required time - arrival time)
  Source:                 vPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.986ns  (logic 10.374ns (69.226%)  route 4.612ns (30.774%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 7.703 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.562    -0.950    clk_out1
    SLICE_X11Y15         FDRE                                         r  vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  vPos_reg[1]/Q
                         net (fo=15, routed)          0.556     0.062    vPos_reg[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     0.582 r  vga_red3_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.582    vga_red3_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.699 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.699    vga_red3_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.816    vga_red3_i_6_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.131 r  vga_red3_i_5/O[3]
                         net (fo=4, routed)           0.614     1.745    vga_red3_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     5.964 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.966    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.484 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.791     8.275    vga_red3__1_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  vga_red[3]_i_1416/O
                         net (fo=1, routed)           0.000     8.399    vga_red[3]_i_1416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.932 r  vga_red_reg[3]_i_987/CO[3]
                         net (fo=1, routed)           0.000     8.932    vga_red_reg[3]_i_987_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.255 r  vga_red_reg[3]_i_983/O[1]
                         net (fo=1, routed)           0.552     9.807    vga_red_reg[3]_i_983_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.113 r  vga_red[3]_i_541/O
                         net (fo=1, routed)           0.000    10.113    vga_red[3]_i_541_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.663 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    10.663    vga_red_reg[3]_i_267_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.976 f  vga_red_reg[3]_i_107/O[3]
                         net (fo=1, routed)           0.601    11.577    vga_red_reg[3]_i_107_n_4
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.883 r  vga_red[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    vga_red[3]_i_37_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.416 r  vga_red_reg[3]_i_13/CO[3]
                         net (fo=15, routed)          0.977    13.393    mouse_unit/CO[0]
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.519    14.036    vga_blue
    SLICE_X15Y20         FDRE                                         r  vga_green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.439     7.703    clk_out1
    SLICE_X15Y20         FDRE                                         r  vga_green_reg[0]/C
                         clock pessimism              0.564     8.267    
                         clock uncertainty           -0.072     8.195    
    SLICE_X15Y20         FDRE (Setup_fdre_C_CE)      -0.205     7.990    vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                         -14.036    
  -------------------------------------------------------------------
                         slack                                 -6.047    

Slack (VIOLATED) :        -6.017ns  (required time - arrival time)
  Source:                 vPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.991ns  (logic 10.374ns (69.200%)  route 4.617ns (30.800%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 7.702 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.562    -0.950    clk_out1
    SLICE_X11Y15         FDRE                                         r  vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  vPos_reg[1]/Q
                         net (fo=15, routed)          0.556     0.062    vPos_reg[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     0.582 r  vga_red3_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.582    vga_red3_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.699 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.699    vga_red3_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.816    vga_red3_i_6_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.131 r  vga_red3_i_5/O[3]
                         net (fo=4, routed)           0.614     1.745    vga_red3_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     5.964 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.966    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.484 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.791     8.275    vga_red3__1_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  vga_red[3]_i_1416/O
                         net (fo=1, routed)           0.000     8.399    vga_red[3]_i_1416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.932 r  vga_red_reg[3]_i_987/CO[3]
                         net (fo=1, routed)           0.000     8.932    vga_red_reg[3]_i_987_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.255 r  vga_red_reg[3]_i_983/O[1]
                         net (fo=1, routed)           0.552     9.807    vga_red_reg[3]_i_983_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.113 r  vga_red[3]_i_541/O
                         net (fo=1, routed)           0.000    10.113    vga_red[3]_i_541_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.663 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    10.663    vga_red_reg[3]_i_267_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.976 f  vga_red_reg[3]_i_107/O[3]
                         net (fo=1, routed)           0.601    11.577    vga_red_reg[3]_i_107_n_4
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.883 r  vga_red[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    vga_red[3]_i_37_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.416 r  vga_red_reg[3]_i_13/CO[3]
                         net (fo=15, routed)          0.977    13.393    mouse_unit/CO[0]
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.525    14.042    vga_blue
    SLICE_X14Y21         FDRE                                         r  vga_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.438     7.702    clk_out1
    SLICE_X14Y21         FDRE                                         r  vga_blue_reg[1]/C
                         clock pessimism              0.564     8.266    
                         clock uncertainty           -0.072     8.194    
    SLICE_X14Y21         FDRE (Setup_fdre_C_CE)      -0.169     8.025    vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                 -6.017    

Slack (VIOLATED) :        -5.966ns  (required time - arrival time)
  Source:                 vPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.901ns  (logic 10.374ns (69.619%)  route 4.527ns (30.381%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 7.699 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.562    -0.950    clk_out1
    SLICE_X11Y15         FDRE                                         r  vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  vPos_reg[1]/Q
                         net (fo=15, routed)          0.556     0.062    vPos_reg[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     0.582 r  vga_red3_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.582    vga_red3_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.699 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.699    vga_red3_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.816    vga_red3_i_6_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.131 r  vga_red3_i_5/O[3]
                         net (fo=4, routed)           0.614     1.745    vga_red3_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     5.964 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.966    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.484 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.791     8.275    vga_red3__1_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  vga_red[3]_i_1416/O
                         net (fo=1, routed)           0.000     8.399    vga_red[3]_i_1416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.932 r  vga_red_reg[3]_i_987/CO[3]
                         net (fo=1, routed)           0.000     8.932    vga_red_reg[3]_i_987_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.255 r  vga_red_reg[3]_i_983/O[1]
                         net (fo=1, routed)           0.552     9.807    vga_red_reg[3]_i_983_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.113 r  vga_red[3]_i_541/O
                         net (fo=1, routed)           0.000    10.113    vga_red[3]_i_541_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.663 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    10.663    vga_red_reg[3]_i_267_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.976 f  vga_red_reg[3]_i_107/O[3]
                         net (fo=1, routed)           0.601    11.577    vga_red_reg[3]_i_107_n_4
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.883 r  vga_red[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    vga_red[3]_i_37_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.416 r  vga_red_reg[3]_i_13/CO[3]
                         net (fo=15, routed)          0.977    13.393    mouse_unit/CO[0]
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.435    13.952    vga_blue
    SLICE_X15Y23         FDRE                                         r  vga_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.435     7.699    clk_out1
    SLICE_X15Y23         FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.564     8.263    
                         clock uncertainty           -0.072     8.191    
    SLICE_X15Y23         FDRE (Setup_fdre_C_CE)      -0.205     7.986    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                          7.986    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                 -5.966    

Slack (VIOLATED) :        -5.914ns  (required time - arrival time)
  Source:                 vPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.851ns  (logic 10.374ns (69.856%)  route 4.477ns (30.144%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 7.700 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.562    -0.950    clk_out1
    SLICE_X11Y15         FDRE                                         r  vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  vPos_reg[1]/Q
                         net (fo=15, routed)          0.556     0.062    vPos_reg[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     0.582 r  vga_red3_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.582    vga_red3_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.699 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.699    vga_red3_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.816    vga_red3_i_6_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.131 r  vga_red3_i_5/O[3]
                         net (fo=4, routed)           0.614     1.745    vga_red3_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     5.964 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.966    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.484 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.791     8.275    vga_red3__1_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  vga_red[3]_i_1416/O
                         net (fo=1, routed)           0.000     8.399    vga_red[3]_i_1416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.932 r  vga_red_reg[3]_i_987/CO[3]
                         net (fo=1, routed)           0.000     8.932    vga_red_reg[3]_i_987_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.255 r  vga_red_reg[3]_i_983/O[1]
                         net (fo=1, routed)           0.552     9.807    vga_red_reg[3]_i_983_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.113 r  vga_red[3]_i_541/O
                         net (fo=1, routed)           0.000    10.113    vga_red[3]_i_541_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.663 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    10.663    vga_red_reg[3]_i_267_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.976 f  vga_red_reg[3]_i_107/O[3]
                         net (fo=1, routed)           0.601    11.577    vga_red_reg[3]_i_107_n_4
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.883 r  vga_red[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    vga_red[3]_i_37_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.416 r  vga_red_reg[3]_i_13/CO[3]
                         net (fo=15, routed)          0.977    13.393    mouse_unit/CO[0]
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.384    13.901    vga_blue
    SLICE_X15Y22         FDRE                                         r  vga_blue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.436     7.700    clk_out1
    SLICE_X15Y22         FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.564     8.264    
                         clock uncertainty           -0.072     8.192    
    SLICE_X15Y22         FDRE (Setup_fdre_C_CE)      -0.205     7.987    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                 -5.914    

Slack (VIOLATED) :        -5.914ns  (required time - arrival time)
  Source:                 vPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.851ns  (logic 10.374ns (69.856%)  route 4.477ns (30.144%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 7.700 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.562    -0.950    clk_out1
    SLICE_X11Y15         FDRE                                         r  vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  vPos_reg[1]/Q
                         net (fo=15, routed)          0.556     0.062    vPos_reg[1]
    SLICE_X10Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     0.582 r  vga_red3_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.582    vga_red3_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.699 r  vga_red3_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.699    vga_red3_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  vga_red3_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.816    vga_red3_i_6_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.131 r  vga_red3_i_5/O[3]
                         net (fo=4, routed)           0.614     1.745    vga_red3_i_5_n_4
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219     5.964 r  vga_red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.966    vga_red3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.484 r  vga_red3__1/P[0]
                         net (fo=2, routed)           0.791     8.275    vga_red3__1_n_105
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.399 r  vga_red[3]_i_1416/O
                         net (fo=1, routed)           0.000     8.399    vga_red[3]_i_1416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.932 r  vga_red_reg[3]_i_987/CO[3]
                         net (fo=1, routed)           0.000     8.932    vga_red_reg[3]_i_987_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.255 r  vga_red_reg[3]_i_983/O[1]
                         net (fo=1, routed)           0.552     9.807    vga_red_reg[3]_i_983_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306    10.113 r  vga_red[3]_i_541/O
                         net (fo=1, routed)           0.000    10.113    vga_red[3]_i_541_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.663 r  vga_red_reg[3]_i_267/CO[3]
                         net (fo=1, routed)           0.000    10.663    vga_red_reg[3]_i_267_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.976 f  vga_red_reg[3]_i_107/O[3]
                         net (fo=1, routed)           0.601    11.577    vga_red_reg[3]_i_107_n_4
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.883 r  vga_red[3]_i_37/O
                         net (fo=1, routed)           0.000    11.883    vga_red[3]_i_37_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.416 r  vga_red_reg[3]_i_13/CO[3]
                         net (fo=15, routed)          0.977    13.393    mouse_unit/CO[0]
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.384    13.901    vga_blue
    SLICE_X15Y22         FDRE                                         r  vga_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.436     7.700    clk_out1
    SLICE_X15Y22         FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.564     8.264    
                         clock uncertainty           -0.072     8.192    
    SLICE_X15Y22         FDRE (Setup_fdre_C_CE)      -0.205     7.987    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                 -5.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.153%)  route 0.124ns (46.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.594    -0.587    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X3Y8           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/Q
                         net (fo=4, routed)           0.124    -0.322    mouse_unit/x_next0_in[5]
    SLICE_X1Y8           FDCE                                         r  mouse_unit/x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.865    -0.825    mouse_unit/clk_out1
    SLICE_X1Y8           FDCE                                         r  mouse_unit/x_reg_reg[5]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y8           FDCE (Hold_fdce_C_D)         0.075    -0.496    mouse_unit/x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 debl/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debl/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.594    -0.587    debl/B1/clk_out1
    SLICE_X1Y7           FDRE                                         r  debl/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  debl/B1/Q_reg/Q
                         net (fo=2, routed)           0.125    -0.321    debl/B2/N1
    SLICE_X1Y5           FDRE                                         r  debl/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.866    -0.824    debl/B2/clk_out1
    SLICE_X1Y5           FDRE                                         r  debl/B2/Q_reg/C
                         clock pessimism              0.253    -0.570    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.070    -0.500    debl/B2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debm/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.215%)  route 0.129ns (47.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.592    -0.589    debm/B1/clk_out1
    SLICE_X0Y12          FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debm/B1/Q_reg/Q
                         net (fo=2, routed)           0.129    -0.319    debm/B2/N1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.864    -0.826    debm/B2/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/C
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.070    -0.502    debm/B2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debd/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debd/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.596    -0.585    debd/B2/clk_out1
    SLICE_X1Y1           FDRE                                         r  debd/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  debd/B2/Q_reg/Q
                         net (fo=2, routed)           0.133    -0.311    debd/B3/N2
    SLICE_X0Y1           FDRE                                         r  debd/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.867    -0.823    debd/B3/clk_out1
    SLICE_X0Y1           FDRE                                         r  debd/B3/Q_reg/C
                         clock pessimism              0.250    -0.572    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.070    -0.502    debd/B3/Q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mouse_unit/x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            p_reg_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.251ns (72.041%)  route 0.097ns (27.959%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.594    -0.587    mouse_unit/clk_out1
    SLICE_X1Y8           FDCE                                         r  mouse_unit/x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  mouse_unit/x_reg_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.349    mouse_unit/xm[2]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.045    -0.304 r  mouse_unit/p_reg_x[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.304    mouse_unit/p_reg_x[3]_i_3_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.239 r  mouse_unit/p_reg_x_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.239    plusOp[2]
    SLICE_X2Y7           FDCE                                         r  p_reg_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.865    -0.825    clk_out1
    SLICE_X2Y7           FDCE                                         r  p_reg_x_reg[2]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.134    -0.437    p_reg_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.592    -0.589    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X5Y8           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/Q
                         net (fo=4, routed)           0.146    -0.302    mouse_unit/x_next0_in[4]
    SLICE_X5Y7           FDCE                                         r  mouse_unit/y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.863    -0.827    mouse_unit/clk_out1
    SLICE_X5Y7           FDCE                                         r  mouse_unit/y_reg_reg[4]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.072    -0.501    mouse_unit/y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.592    -0.589    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X5Y8           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[4]/Q
                         net (fo=3, routed)           0.126    -0.322    mouse_unit/x_next0_in[3]
    SLICE_X5Y7           FDCE                                         r  mouse_unit/y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.863    -0.827    mouse_unit/clk_out1
    SLICE_X5Y7           FDCE                                         r  mouse_unit/y_reg_reg[3]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.047    -0.526    mouse_unit/y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mouse_unit/x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            p_reg_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.256ns (71.674%)  route 0.101ns (28.326%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.594    -0.587    mouse_unit/clk_out1
    SLICE_X1Y8           FDCE                                         r  mouse_unit/x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  mouse_unit/x_reg_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.345    mouse_unit/xm[4]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.045    -0.300 r  mouse_unit/p_reg_x[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.300    mouse_unit/p_reg_x[7]_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.230 r  mouse_unit/p_reg_x_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.230    plusOp[4]
    SLICE_X2Y8           FDCE                                         r  p_reg_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.865    -0.825    clk_out1
    SLICE_X2Y8           FDCE                                         r  p_reg_x_reg[4]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.134    -0.437    p_reg_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.586    -0.595    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X2Y20          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[7]/Q
                         net (fo=1, routed)           0.090    -0.357    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg_n_0_[7]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.101    -0.256 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_next[6]
    SLICE_X2Y20          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.855    -0.835    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X2Y20          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[6]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.131    -0.464    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.469%)  route 0.183ns (56.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.594    -0.587    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X0Y8           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]/Q
                         net (fo=3, routed)           0.183    -0.263    mouse_unit/x_next0_in[7]
    SLICE_X5Y7           FDCE                                         r  mouse_unit/y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.863    -0.827    mouse_unit/clk_out1
    SLICE_X5Y7           FDCE                                         r  mouse_unit/y_reg_reg[7]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.076    -0.476    mouse_unit/y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk_modifier/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    clk_modifier/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y10      HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y14     VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X1Y1       debd/B1/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X1Y1       debd/B2/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y1       debd/B3/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X1Y7       debl/B1/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X1Y5       debl/B2/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X1Y5       debl/B3/Q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y1       debd/B1/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y1       debd/B1/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y1       debd/B2/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y1       debd/B2/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y1       debd/B3/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y1       debd/B3/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y7       debl/B1/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y5       debl/B2/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y5       debl/B3/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y1       debr/B1/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y7       debl/B1/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y10      debm/B2/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y10      debm/B3/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y10      ebu/B1/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y7       ebu/B2/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y7       ebu/B3/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y7      hPos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y10     hPos_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y8      hPos_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y11     hPos_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_modifier/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_modifier/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.580ns (17.336%)  route 2.766ns (82.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 7.773 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.636    -0.876    debm/B3/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  debm/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.237    debm/B1/N3
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.361 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          2.110     2.470    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/AR[0]
    SLICE_X0Y18          FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.509     7.773    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X0Y18          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[3]/C
                         clock pessimism              0.578     8.351    
                         clock uncertainty           -0.072     8.279    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.405     7.874    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.580ns (17.336%)  route 2.766ns (82.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 7.773 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.636    -0.876    debm/B3/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  debm/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.237    debm/B1/N3
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.361 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          2.110     2.470    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/AR[0]
    SLICE_X0Y18          FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.509     7.773    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X0Y18          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[4]/C
                         clock pessimism              0.578     8.351    
                         clock uncertainty           -0.072     8.279    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.405     7.874    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.580ns (17.336%)  route 2.766ns (82.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 7.773 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.636    -0.876    debm/B3/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  debm/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.237    debm/B1/N3
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.361 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          2.110     2.470    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/AR[0]
    SLICE_X0Y18          FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.509     7.773    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X0Y18          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[5]/C
                         clock pessimism              0.578     8.351    
                         clock uncertainty           -0.072     8.279    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.405     7.874    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.580ns (17.336%)  route 2.766ns (82.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 7.773 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.636    -0.876    debm/B3/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  debm/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.237    debm/B1/N3
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.361 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          2.110     2.470    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/AR[0]
    SLICE_X0Y18          FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.509     7.773    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X0Y18          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[6]/C
                         clock pessimism              0.578     8.351    
                         clock uncertainty           -0.072     8.279    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.405     7.874    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.580ns (17.359%)  route 2.761ns (82.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 7.773 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.636    -0.876    debm/B3/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  debm/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.237    debm/B1/N3
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.361 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          2.105     2.466    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/AR[0]
    SLICE_X1Y18          FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.509     7.773    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X1Y18          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[2]/C
                         clock pessimism              0.578     8.351    
                         clock uncertainty           -0.072     8.279    
    SLICE_X1Y18          FDCE (Recov_fdce_C_CLR)     -0.405     7.874    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -2.466    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.580ns (18.994%)  route 2.474ns (81.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 7.772 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.636    -0.876    debm/B3/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  debm/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.237    debm/B1/N3
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.361 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.817     2.178    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/AR[0]
    SLICE_X3Y19          FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.508     7.772    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X3Y19          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[8]/C
                         clock pessimism              0.578     8.350    
                         clock uncertainty           -0.072     8.278    
    SLICE_X3Y19          FDCE (Recov_fdce_C_CLR)     -0.405     7.873    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.580ns (18.994%)  route 2.474ns (81.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 7.772 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.636    -0.876    debm/B3/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  debm/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.237    debm/B1/N3
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.361 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.817     2.178    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/AR[0]
    SLICE_X3Y19          FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.508     7.772    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X3Y19          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[9]/C
                         clock pessimism              0.578     8.350    
                         clock uncertainty           -0.072     8.278    
    SLICE_X3Y19          FDCE (Recov_fdce_C_CLR)     -0.405     7.873    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.580ns (19.291%)  route 2.427ns (80.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 7.769 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.636    -0.876    debm/B3/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  debm/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.237    debm/B1/N3
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.361 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.770     2.131    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/AR[0]
    SLICE_X4Y21          FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.505     7.769    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X4Y21          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[0]/C
                         clock pessimism              0.564     8.333    
                         clock uncertainty           -0.072     8.261    
    SLICE_X4Y21          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.580ns (19.291%)  route 2.427ns (80.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 7.769 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.636    -0.876    debm/B3/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  debm/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.237    debm/B1/N3
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.361 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.770     2.131    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/AR[0]
    SLICE_X4Y21          FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.505     7.769    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X4Y21          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[1]/C
                         clock pessimism              0.564     8.333    
                         clock uncertainty           -0.072     8.261    
    SLICE_X4Y21          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 debm/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.580ns (19.291%)  route 2.427ns (80.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 7.769 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.636    -0.876    debm/B3/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  debm/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.237    debm/B1/N3
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     0.361 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.770     2.131    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/AR[0]
    SLICE_X4Y21          FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         1.505     7.769    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X4Y21          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[2]/C
                         clock pessimism              0.564     8.333    
                         clock uncertainty           -0.072     8.261    
    SLICE_X4Y21          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                  5.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.024%)  route 0.395ns (67.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.593    -0.588    debm/B2/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.170    -0.278    debm/B1/N2
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.233 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.225    -0.008    mouse_unit/AR[0]
    SLICE_X4Y10          FDCE                                         f  mouse_unit/y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.862    -0.828    mouse_unit/clk_out1
    SLICE_X4Y10          FDCE                                         r  mouse_unit/y_reg_reg[0]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    mouse_unit/y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            p_reg_x_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.572%)  route 0.403ns (68.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.593    -0.588    debm/B2/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.170    -0.278    debm/B1/N2
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.233 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.233     0.001    BTNMC
    SLICE_X2Y9           FDCE                                         f  p_reg_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.865    -0.825    clk_out1
    SLICE_X2Y9           FDCE                                         r  p_reg_x_reg[8]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X2Y9           FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    p_reg_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            p_reg_x_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.572%)  route 0.403ns (68.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.593    -0.588    debm/B2/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.170    -0.278    debm/B1/N2
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.233 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.233     0.001    BTNMC
    SLICE_X2Y9           FDCE                                         f  p_reg_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.865    -0.825    clk_out1
    SLICE_X2Y9           FDCE                                         r  p_reg_x_reg[9]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X2Y9           FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    p_reg_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/btn_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.865%)  route 0.380ns (67.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.593    -0.588    debm/B2/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.170    -0.278    debm/B1/N2
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.233 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.210    -0.022    mouse_unit/AR[0]
    SLICE_X3Y10          FDCE                                         f  mouse_unit/btn_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.864    -0.826    mouse_unit/clk_out1
    SLICE_X3Y10          FDCE                                         r  mouse_unit/btn_reg_reg[0]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X3Y10          FDCE (Remov_fdce_C_CLR)     -0.092    -0.664    mouse_unit/btn_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.572%)  route 0.403ns (68.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.593    -0.588    debm/B2/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.170    -0.278    debm/B1/N2
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.233 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.233     0.001    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/AR[0]
    SLICE_X3Y9           FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.865    -0.825    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X3Y9           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X3Y9           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.512%)  route 0.404ns (68.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.593    -0.588    debm/B2/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.170    -0.278    debm/B1/N2
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.233 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.235     0.002    mouse_unit/AR[0]
    SLICE_X1Y8           FDCE                                         f  mouse_unit/x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.865    -0.825    mouse_unit/clk_out1
    SLICE_X1Y8           FDCE                                         r  mouse_unit/x_reg_reg[1]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    mouse_unit/x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.512%)  route 0.404ns (68.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.593    -0.588    debm/B2/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.170    -0.278    debm/B1/N2
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.233 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.235     0.002    mouse_unit/AR[0]
    SLICE_X1Y8           FDCE                                         f  mouse_unit/x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.865    -0.825    mouse_unit/clk_out1
    SLICE_X1Y8           FDCE                                         r  mouse_unit/x_reg_reg[2]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    mouse_unit/x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.512%)  route 0.404ns (68.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.593    -0.588    debm/B2/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.170    -0.278    debm/B1/N2
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.233 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.235     0.002    mouse_unit/AR[0]
    SLICE_X1Y8           FDCE                                         f  mouse_unit/x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.865    -0.825    mouse_unit/clk_out1
    SLICE_X1Y8           FDCE                                         r  mouse_unit/x_reg_reg[3]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    mouse_unit/x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.512%)  route 0.404ns (68.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.593    -0.588    debm/B2/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.170    -0.278    debm/B1/N2
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.233 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.235     0.002    mouse_unit/AR[0]
    SLICE_X1Y8           FDCE                                         f  mouse_unit/x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.865    -0.825    mouse_unit/clk_out1
    SLICE_X1Y8           FDCE                                         r  mouse_unit/x_reg_reg[4]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    mouse_unit/x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.512%)  route 0.404ns (68.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.593    -0.588    debm/B2/clk_out1
    SLICE_X1Y10          FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.170    -0.278    debm/B1/N2
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.233 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.235     0.002    mouse_unit/AR[0]
    SLICE_X1Y8           FDCE                                         f  mouse_unit/x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=191, routed)         0.865    -0.825    mouse_unit/clk_out1
    SLICE_X1Y8           FDCE                                         r  mouse_unit/x_reg_reg[5]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    mouse_unit/x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.665    





