[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LegalPastFunc/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<115> s<114> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<112> c<2> s<58> l<1:1> el<1:14>
n<s_req_bad> u<7> t<StringConst> p<51> s<49> l<3:10> el<3:19>
n<> u<8> t<Edge_Posedge> p<13> s<12> l<4:6> el<4:13>
n<clk> u<9> t<StringConst> p<10> l<4:14> el<4:17>
n<> u<10> t<Primary_literal> p<11> c<9> l<4:14> el<4:17>
n<> u<11> t<Primary> p<12> c<10> l<4:14> el<4:17>
n<> u<12> t<Expression> p<13> c<11> l<4:14> el<4:17>
n<> u<13> t<Event_expression> p<14> c<8> l<4:6> el<4:17>
n<> u<14> t<Clocking_event> p<49> c<13> s<48> l<4:3> el<4:18>
n<> u<15> t<Dollar_keyword> p<22> s<16> l<5:3> el<5:4>
n<rose> u<16> t<StringConst> p<22> s<21> l<5:4> el<5:8>
n<req> u<17> t<StringConst> p<18> l<5:9> el<5:12>
n<> u<18> t<Primary_literal> p<19> c<17> l<5:9> el<5:12>
n<> u<19> t<Primary> p<20> c<18> l<5:9> el<5:12>
n<> u<20> t<Expression> p<21> c<19> l<5:9> el<5:12>
n<> u<21> t<List_of_arguments> p<22> c<20> l<5:9> el<5:12>
n<> u<22> t<Complex_func_call> p<23> c<15> l<5:3> el<5:13>
n<> u<23> t<Primary> p<24> c<22> l<5:3> el<5:13>
n<> u<24> t<Expression> p<25> c<23> l<5:3> el<5:13>
n<> u<25> t<Expression_or_dist> p<26> c<24> l<5:3> el<5:13>
n<> u<26> t<Sequence_expr> p<48> c<25> s<28> l<5:3> el<5:13>
n<##1> u<27> t<Pound_Pound_delay> p<28> l<5:14> el<5:17>
n<> u<28> t<Cycle_delay_range> p<48> c<27> s<47> l<5:14> el<5:17>
n<> u<29> t<Dollar_keyword> p<43> s<30> l<5:18> el<5:19>
n<past> u<30> t<StringConst> p<43> s<42> l<5:19> el<5:23>
n<req> u<31> t<StringConst> p<32> l<5:25> el<5:28>
n<> u<32> t<Primary_literal> p<33> c<31> l<5:25> el<5:28>
n<> u<33> t<Primary> p<34> c<32> l<5:25> el<5:28>
n<> u<34> t<Expression> p<36> c<33> l<5:25> el<5:28>
n<> u<35> t<Unary_Not> p<36> s<34> l<5:24> el<5:25>
n<> u<36> t<Expression> p<42> c<35> s<41> l<5:24> el<5:28>
n<0> u<37> t<IntConst> p<38> l<5:29> el<5:30>
n<> u<38> t<Primary_literal> p<39> c<37> l<5:29> el<5:30>
n<> u<39> t<Primary> p<40> c<38> l<5:29> el<5:30>
n<> u<40> t<Expression> p<41> c<39> l<5:29> el<5:30>
n<> u<41> t<Argument> p<42> c<40> l<5:29> el<5:30>
n<> u<42> t<List_of_arguments> p<43> c<36> l<5:24> el<5:30>
n<> u<43> t<Complex_func_call> p<44> c<29> l<5:18> el<5:31>
n<> u<44> t<Primary> p<45> c<43> l<5:18> el<5:31>
n<> u<45> t<Expression> p<46> c<44> l<5:18> el<5:31>
n<> u<46> t<Expression_or_dist> p<47> c<45> l<5:18> el<5:31>
n<> u<47> t<Sequence_expr> p<48> c<46> l<5:18> el<5:31>
n<> u<48> t<Sequence_expr> p<49> c<26> l<5:3> el<5:31>
n<> u<49> t<Sequence_expr> p<51> c<14> s<50> l<4:3> el<5:31>
n<> u<50> t<ENDSEQUENCE> p<51> l<6:1> el<6:12>
n<> u<51> t<Sequence_declaration> p<52> c<7> l<3:1> el<6:12>
n<> u<52> t<Assertion_item_declaration> p<53> c<51> l<3:1> el<6:12>
n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<3:1> el<6:12>
n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<3:1> el<6:12>
n<> u<55> t<Module_common_item> p<56> c<54> l<3:1> el<6:12>
n<> u<56> t<Module_or_generate_item> p<57> c<55> l<3:1> el<6:12>
n<> u<57> t<Non_port_module_item> p<58> c<56> l<3:1> el<6:12>
n<> u<58> t<Module_item> p<112> c<57> s<110> l<3:1> el<6:12>
n<s_req_ok> u<59> t<StringConst> p<103> s<101> l<9:10> el<9:18>
n<> u<60> t<Edge_Posedge> p<65> s<64> l<10:6> el<10:13>
n<clk> u<61> t<StringConst> p<62> l<10:14> el<10:17>
n<> u<62> t<Primary_literal> p<63> c<61> l<10:14> el<10:17>
n<> u<63> t<Primary> p<64> c<62> l<10:14> el<10:17>
n<> u<64> t<Expression> p<65> c<63> l<10:14> el<10:17>
n<> u<65> t<Event_expression> p<66> c<60> l<10:6> el<10:17>
n<> u<66> t<Clocking_event> p<101> c<65> s<100> l<10:3> el<10:18>
n<> u<67> t<Dollar_keyword> p<74> s<68> l<11:3> el<11:4>
n<rose> u<68> t<StringConst> p<74> s<73> l<11:4> el<11:8>
n<req> u<69> t<StringConst> p<70> l<11:9> el<11:12>
n<> u<70> t<Primary_literal> p<71> c<69> l<11:9> el<11:12>
n<> u<71> t<Primary> p<72> c<70> l<11:9> el<11:12>
n<> u<72> t<Expression> p<73> c<71> l<11:9> el<11:12>
n<> u<73> t<List_of_arguments> p<74> c<72> l<11:9> el<11:12>
n<> u<74> t<Complex_func_call> p<75> c<67> l<11:3> el<11:13>
n<> u<75> t<Primary> p<76> c<74> l<11:3> el<11:13>
n<> u<76> t<Expression> p<77> c<75> l<11:3> el<11:13>
n<> u<77> t<Expression_or_dist> p<78> c<76> l<11:3> el<11:13>
n<> u<78> t<Sequence_expr> p<100> c<77> s<80> l<11:3> el<11:13>
n<##1> u<79> t<Pound_Pound_delay> p<80> l<11:14> el<11:17>
n<> u<80> t<Cycle_delay_range> p<100> c<79> s<99> l<11:14> el<11:17>
n<> u<81> t<Dollar_keyword> p<95> s<82> l<11:18> el<11:19>
n<past> u<82> t<StringConst> p<95> s<94> l<11:19> el<11:23>
n<req> u<83> t<StringConst> p<84> l<11:25> el<11:28>
n<> u<84> t<Primary_literal> p<85> c<83> l<11:25> el<11:28>
n<> u<85> t<Primary> p<86> c<84> l<11:25> el<11:28>
n<> u<86> t<Expression> p<88> c<85> l<11:25> el<11:28>
n<> u<87> t<Unary_Not> p<88> s<86> l<11:24> el<11:25>
n<> u<88> t<Expression> p<94> c<87> s<93> l<11:24> el<11:28>
n<1> u<89> t<IntConst> p<90> l<11:29> el<11:30>
n<> u<90> t<Primary_literal> p<91> c<89> l<11:29> el<11:30>
n<> u<91> t<Primary> p<92> c<90> l<11:29> el<11:30>
n<> u<92> t<Expression> p<93> c<91> l<11:29> el<11:30>
n<> u<93> t<Argument> p<94> c<92> l<11:29> el<11:30>
n<> u<94> t<List_of_arguments> p<95> c<88> l<11:24> el<11:30>
n<> u<95> t<Complex_func_call> p<96> c<81> l<11:18> el<11:31>
n<> u<96> t<Primary> p<97> c<95> l<11:18> el<11:31>
n<> u<97> t<Expression> p<98> c<96> l<11:18> el<11:31>
n<> u<98> t<Expression_or_dist> p<99> c<97> l<11:18> el<11:31>
n<> u<99> t<Sequence_expr> p<100> c<98> l<11:18> el<11:31>
n<> u<100> t<Sequence_expr> p<101> c<78> l<11:3> el<11:31>
n<> u<101> t<Sequence_expr> p<103> c<66> s<102> l<10:3> el<11:31>
n<> u<102> t<ENDSEQUENCE> p<103> l<12:1> el<12:12>
n<> u<103> t<Sequence_declaration> p<104> c<59> l<9:1> el<12:12>
n<> u<104> t<Assertion_item_declaration> p<105> c<103> l<9:1> el<12:12>
n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<9:1> el<12:12>
n<> u<106> t<Module_or_generate_item_declaration> p<107> c<105> l<9:1> el<12:12>
n<> u<107> t<Module_common_item> p<108> c<106> l<9:1> el<12:12>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<9:1> el<12:12>
n<> u<109> t<Non_port_module_item> p<110> c<108> l<9:1> el<12:12>
n<> u<110> t<Module_item> p<112> c<109> s<111> l<9:1> el<12:12>
n<> u<111> t<ENDMODULE> p<112> l<14:1> el<14:10>
n<> u<112> t<Module_declaration> p<113> c<6> l<1:1> el<14:10>
n<> u<113> t<Description> p<114> c<112> l<1:1> el<14:10>
n<> u<114> t<Source_text> p<115> c<113> l<1:1> el<14:10>
n<> u<115> t<Top_level_rule> c<1> l<1:1> el<15:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
clocked_seq                                            2
constant                                               4
design                                                 1
logic_net                                              2
module_inst                                            2
multiclock_sequence_expr                               2
operation                                              6
ref_obj                                                6
sequence_decl                                          2
sys_func_call                                          4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
clocked_seq                                            4
constant                                               4
design                                                 1
logic_net                                              2
module_inst                                            2
multiclock_sequence_expr                               4
operation                                             12
ref_obj                                               12
sequence_decl                                          4
sys_func_call                                          8
=== UHDM Object Stats End ===
[ERR:UH0731] ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:5:29: Required positive value (>=1), "0" given.
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LegalPastFunc/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/LegalPastFunc/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/LegalPastFunc/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LegalPastFunc/dut.sv, line:1:1, endln:14:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiSequenceDecl:
  \_sequence_decl: (work@top.s_req_bad), line:3:10, endln:3:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LegalPastFunc/dut.sv, line:1:1, endln:14:10
    |vpiName:s_req_bad
    |vpiFullName:work@top.s_req_bad
    |vpiExpr:
    \_multiclock_sequence_expr: , line:4:3, endln:5:31
      |vpiClockedSeq:
      \_clocked_seq: 
        |vpiClockingEvent:
        \_operation: , line:4:6, endln:4:17
          |vpiParent:
          \_sequence_decl: (work@top.s_req_bad), line:3:10, endln:3:19
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@top.s_req_bad.clk), line:4:14, endln:4:17
            |vpiParent:
            \_operation: , line:4:6, endln:4:17
            |vpiName:clk
            |vpiFullName:work@top.s_req_bad.clk
            |vpiActual:
            \_logic_net: (work@top.clk), line:4:14, endln:4:17
        |vpiSequenceExpr:
        \_operation: , line:5:3, endln:5:31
          |vpiParent:
          \_sequence_decl: (work@top.s_req_bad), line:3:10, endln:3:19
          |vpiOpType:54
          |vpiOperand:
          \_sys_func_call: ($rose), line:5:3, endln:5:13
            |vpiParent:
            \_operation: , line:5:3, endln:5:31
            |vpiArgument:
            \_ref_obj: (work@top.s_req_bad.req), line:5:9, endln:5:12
              |vpiParent:
              \_sys_func_call: ($rose), line:5:3, endln:5:13
              |vpiName:req
              |vpiFullName:work@top.s_req_bad.req
              |vpiActual:
              \_logic_net: (work@top.req), line:5:9, endln:5:12
            |vpiName:$rose
          |vpiOperand:
          \_constant: , line:5:14, endln:5:17
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_sys_func_call: ($past), line:5:18, endln:5:31
            |vpiParent:
            \_operation: , line:5:3, endln:5:31
            |vpiArgument:
            \_operation: , line:5:24, endln:5:28
              |vpiParent:
              \_sys_func_call: ($past), line:5:18, endln:5:31
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@top.s_req_bad.req), line:5:25, endln:5:28
                |vpiParent:
                \_operation: , line:5:24, endln:5:28
                |vpiName:req
                |vpiFullName:work@top.s_req_bad.req
                |vpiActual:
                \_logic_net: (work@top.req), line:5:9, endln:5:12
            |vpiArgument:
            \_constant: , line:5:29, endln:5:30
              |vpiParent:
              \_sys_func_call: ($past), line:5:18, endln:5:31
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiName:$past
  |vpiSequenceDecl:
  \_sequence_decl: (work@top.s_req_ok), line:9:10, endln:9:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LegalPastFunc/dut.sv, line:1:1, endln:14:10
    |vpiName:s_req_ok
    |vpiFullName:work@top.s_req_ok
    |vpiExpr:
    \_multiclock_sequence_expr: , line:10:3, endln:11:31
      |vpiClockedSeq:
      \_clocked_seq: 
        |vpiClockingEvent:
        \_operation: , line:10:6, endln:10:17
          |vpiParent:
          \_sequence_decl: (work@top.s_req_ok), line:9:10, endln:9:18
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@top.s_req_ok.clk), line:10:14, endln:10:17
            |vpiParent:
            \_operation: , line:10:6, endln:10:17
            |vpiName:clk
            |vpiFullName:work@top.s_req_ok.clk
            |vpiActual:
            \_logic_net: (work@top.clk), line:4:14, endln:4:17
        |vpiSequenceExpr:
        \_operation: , line:11:3, endln:11:31
          |vpiParent:
          \_sequence_decl: (work@top.s_req_ok), line:9:10, endln:9:18
          |vpiOpType:54
          |vpiOperand:
          \_sys_func_call: ($rose), line:11:3, endln:11:13
            |vpiParent:
            \_operation: , line:11:3, endln:11:31
            |vpiArgument:
            \_ref_obj: (work@top.s_req_ok.req), line:11:9, endln:11:12
              |vpiParent:
              \_sys_func_call: ($rose), line:11:3, endln:11:13
              |vpiName:req
              |vpiFullName:work@top.s_req_ok.req
              |vpiActual:
              \_logic_net: (work@top.req), line:5:9, endln:5:12
            |vpiName:$rose
          |vpiOperand:
          \_constant: , line:11:14, endln:11:17
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_sys_func_call: ($past), line:11:18, endln:11:31
            |vpiParent:
            \_operation: , line:11:3, endln:11:31
            |vpiArgument:
            \_operation: , line:11:24, endln:11:28
              |vpiParent:
              \_sys_func_call: ($past), line:11:18, endln:11:31
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@top.s_req_ok.req), line:11:25, endln:11:28
                |vpiParent:
                \_operation: , line:11:24, endln:11:28
                |vpiName:req
                |vpiFullName:work@top.s_req_ok.req
                |vpiActual:
                \_logic_net: (work@top.req), line:5:9, endln:5:12
            |vpiArgument:
            \_constant: , line:11:29, endln:11:30
              |vpiParent:
              \_sys_func_call: ($past), line:11:18, endln:11:31
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiName:$past
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.clk), line:4:14, endln:4:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LegalPastFunc/dut.sv, line:1:1, endln:14:10
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.req), line:5:9, endln:5:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LegalPastFunc/dut.sv, line:1:1, endln:14:10
    |vpiName:req
    |vpiFullName:work@top.req
    |vpiNetType:1
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LegalPastFunc/dut.sv, line:1:1, endln:14:10
  |vpiName:work@top
  |vpiSequenceDecl:
  \_sequence_decl: (work@top.s_req_bad), line:3:10, endln:3:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LegalPastFunc/dut.sv, line:1:1, endln:14:10
    |vpiName:s_req_bad
    |vpiFullName:work@top.s_req_bad
    |vpiExpr:
    \_multiclock_sequence_expr: , line:4:3, endln:5:31
      |vpiParent:
      \_sequence_decl: (work@top.s_req_bad), line:3:10, endln:3:19
      |vpiClockedSeq:
      \_clocked_seq: 
        |vpiParent:
        \_multiclock_sequence_expr: , line:4:3, endln:5:31
        |vpiClockingEvent:
        \_operation: , line:4:6, endln:4:17
          |vpiParent:
          \_clocked_seq: 
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@top.s_req_bad.clk), line:4:14, endln:4:17
            |vpiParent:
            \_operation: , line:4:6, endln:4:17
            |vpiName:clk
            |vpiFullName:work@top.s_req_bad.clk
            |vpiActual:
            \_logic_net: (work@top.clk), line:4:14, endln:4:17
        |vpiSequenceExpr:
        \_operation: , line:5:3, endln:5:31
          |vpiParent:
          \_clocked_seq: 
          |vpiOpType:54
          |vpiOperand:
          \_sys_func_call: ($rose), line:5:3, endln:5:13
            |vpiParent:
            \_operation: , line:5:3, endln:5:31
            |vpiArgument:
            \_ref_obj: (work@top.s_req_bad.req), line:5:9, endln:5:12
              |vpiParent:
              \_sys_func_call: ($rose), line:5:3, endln:5:13
              |vpiName:req
              |vpiFullName:work@top.s_req_bad.req
              |vpiActual:
              \_logic_net: (work@top.req), line:5:9, endln:5:12
            |vpiName:$rose
          |vpiOperand:
          \_constant: , line:5:14, endln:5:17
          |vpiOperand:
          \_sys_func_call: ($past), line:5:18, endln:5:31
            |vpiParent:
            \_operation: , line:5:3, endln:5:31
            |vpiArgument:
            \_operation: , line:5:24, endln:5:28
              |vpiParent:
              \_sys_func_call: ($past), line:5:18, endln:5:31
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@top.s_req_bad.req), line:5:25, endln:5:28
                |vpiParent:
                \_operation: , line:5:24, endln:5:28
                |vpiName:req
                |vpiFullName:work@top.s_req_bad.req
                |vpiActual:
                \_logic_net: (work@top.req), line:5:9, endln:5:12
            |vpiArgument:
            \_constant: , line:5:29, endln:5:30
            |vpiName:$past
  |vpiSequenceDecl:
  \_sequence_decl: (work@top.s_req_ok), line:9:10, endln:9:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LegalPastFunc/dut.sv, line:1:1, endln:14:10
    |vpiName:s_req_ok
    |vpiFullName:work@top.s_req_ok
    |vpiExpr:
    \_multiclock_sequence_expr: , line:10:3, endln:11:31
      |vpiParent:
      \_sequence_decl: (work@top.s_req_ok), line:9:10, endln:9:18
      |vpiClockedSeq:
      \_clocked_seq: 
        |vpiParent:
        \_multiclock_sequence_expr: , line:10:3, endln:11:31
        |vpiClockingEvent:
        \_operation: , line:10:6, endln:10:17
          |vpiParent:
          \_clocked_seq: 
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@top.s_req_ok.clk), line:10:14, endln:10:17
            |vpiParent:
            \_operation: , line:10:6, endln:10:17
            |vpiName:clk
            |vpiFullName:work@top.s_req_ok.clk
            |vpiActual:
            \_logic_net: (work@top.clk), line:4:14, endln:4:17
        |vpiSequenceExpr:
        \_operation: , line:11:3, endln:11:31
          |vpiParent:
          \_clocked_seq: 
          |vpiOpType:54
          |vpiOperand:
          \_sys_func_call: ($rose), line:11:3, endln:11:13
            |vpiParent:
            \_operation: , line:11:3, endln:11:31
            |vpiArgument:
            \_ref_obj: (work@top.s_req_ok.req), line:11:9, endln:11:12
              |vpiParent:
              \_sys_func_call: ($rose), line:11:3, endln:11:13
              |vpiName:req
              |vpiFullName:work@top.s_req_ok.req
              |vpiActual:
              \_logic_net: (work@top.req), line:5:9, endln:5:12
            |vpiName:$rose
          |vpiOperand:
          \_constant: , line:11:14, endln:11:17
          |vpiOperand:
          \_sys_func_call: ($past), line:11:18, endln:11:31
            |vpiParent:
            \_operation: , line:11:3, endln:11:31
            |vpiArgument:
            \_operation: , line:11:24, endln:11:28
              |vpiParent:
              \_sys_func_call: ($past), line:11:18, endln:11:31
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@top.s_req_ok.req), line:11:25, endln:11:28
                |vpiParent:
                \_operation: , line:11:24, endln:11:28
                |vpiName:req
                |vpiFullName:work@top.s_req_ok.req
                |vpiActual:
                \_logic_net: (work@top.req), line:5:9, endln:5:12
            |vpiArgument:
            \_constant: , line:11:29, endln:11:30
            |vpiName:$past
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 5

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:5:29: Non positive (<1) value, 0
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:5:29: Non positive (<1) value, 0
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:5:3: Non synthesizable construct, $rose
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:5:18: Non synthesizable construct, $past
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:4:3: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:3:10: Non synthesizable construct, s_req_bad
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:11:3: Non synthesizable construct, $rose
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:11:18: Non synthesizable construct, $past
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:10:3: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:9:10: Non synthesizable construct, s_req_ok
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:5:3: Non synthesizable construct, $rose
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:5:18: Non synthesizable construct, $past
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:4:3: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:3:10: Non synthesizable construct, s_req_bad
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:11:3: Non synthesizable construct, $rose
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:11:18: Non synthesizable construct, $past
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:10:3: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv:9:10: Non synthesizable construct, s_req_ok
============================== End Linting Results ==============================

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/LegalPastFunc/dut.sv | ${SURELOG_DIR}/build/regression/LegalPastFunc/roundtrip/dut_000.sv | 8 | 14 |
============================== End RoundTrip Results ==============================
