Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 17 10:40:55 2018
| Host         : LAPTOP-UQ84BBO9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_2_1_timing_summary_routed.rpt -pb lab8_2_1_timing_summary_routed.pb -rpx lab8_2_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_2_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: L811/C/pulse_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.632        0.000                      0                   93        0.251        0.000                      0                   93        3.000        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      193.632        0.000                      0                   93        0.251        0.000                      0                   93       13.360        0.000                       0                    49  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.632ns  (required time - arrival time)
  Source:                 L812/C/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.952ns (17.007%)  route 4.646ns (82.993%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.725    -0.815    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  L812/C/cnt_reg[6]/Q
                         net (fo=3, routed)           0.861     0.503    L812/C/cnt_reg[6]
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.124     0.627 r  L812/C/cnt[0]_i_10/O
                         net (fo=1, routed)           0.662     1.289    L812/C/cnt[0]_i_10_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.413 r  L812/C/cnt[0]_i_9/O
                         net (fo=1, routed)           1.083     2.496    L812/C/cnt[0]_i_9_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     2.620 f  L812/C/cnt[0]_i_3/O
                         net (fo=1, routed)           0.952     3.573    L812/C/cnt[0]_i_3_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     3.697 r  L812/C/cnt[0]_i_1/O
                         net (fo=23, routed)          1.086     4.783    L812/C/clear
    SLICE_X3Y98          FDRE                                         r  L812/C/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.606   198.586    L812/C/clk_out1
    SLICE_X3Y98          FDRE                                         r  L812/C/cnt_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    L812/C/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                193.632    

Slack (MET) :             193.632ns  (required time - arrival time)
  Source:                 L812/C/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.952ns (17.007%)  route 4.646ns (82.993%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.725    -0.815    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  L812/C/cnt_reg[6]/Q
                         net (fo=3, routed)           0.861     0.503    L812/C/cnt_reg[6]
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.124     0.627 r  L812/C/cnt[0]_i_10/O
                         net (fo=1, routed)           0.662     1.289    L812/C/cnt[0]_i_10_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.413 r  L812/C/cnt[0]_i_9/O
                         net (fo=1, routed)           1.083     2.496    L812/C/cnt[0]_i_9_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     2.620 f  L812/C/cnt[0]_i_3/O
                         net (fo=1, routed)           0.952     3.573    L812/C/cnt[0]_i_3_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     3.697 r  L812/C/cnt[0]_i_1/O
                         net (fo=23, routed)          1.086     4.783    L812/C/clear
    SLICE_X3Y98          FDRE                                         r  L812/C/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.606   198.586    L812/C/clk_out1
    SLICE_X3Y98          FDRE                                         r  L812/C/cnt_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    L812/C/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                193.632    

Slack (MET) :             193.632ns  (required time - arrival time)
  Source:                 L812/C/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.952ns (17.007%)  route 4.646ns (82.993%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.725    -0.815    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  L812/C/cnt_reg[6]/Q
                         net (fo=3, routed)           0.861     0.503    L812/C/cnt_reg[6]
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.124     0.627 r  L812/C/cnt[0]_i_10/O
                         net (fo=1, routed)           0.662     1.289    L812/C/cnt[0]_i_10_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.413 r  L812/C/cnt[0]_i_9/O
                         net (fo=1, routed)           1.083     2.496    L812/C/cnt[0]_i_9_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     2.620 f  L812/C/cnt[0]_i_3/O
                         net (fo=1, routed)           0.952     3.573    L812/C/cnt[0]_i_3_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     3.697 r  L812/C/cnt[0]_i_1/O
                         net (fo=23, routed)          1.086     4.783    L812/C/clear
    SLICE_X3Y98          FDRE                                         r  L812/C/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.606   198.586    L812/C/clk_out1
    SLICE_X3Y98          FDRE                                         r  L812/C/cnt_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    L812/C/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                193.632    

Slack (MET) :             193.922ns  (required time - arrival time)
  Source:                 L812/C/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.952ns (17.938%)  route 4.355ns (82.062%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.725    -0.815    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  L812/C/cnt_reg[6]/Q
                         net (fo=3, routed)           0.861     0.503    L812/C/cnt_reg[6]
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.124     0.627 r  L812/C/cnt[0]_i_10/O
                         net (fo=1, routed)           0.662     1.289    L812/C/cnt[0]_i_10_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.413 r  L812/C/cnt[0]_i_9/O
                         net (fo=1, routed)           1.083     2.496    L812/C/cnt[0]_i_9_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     2.620 f  L812/C/cnt[0]_i_3/O
                         net (fo=1, routed)           0.952     3.573    L812/C/cnt[0]_i_3_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     3.697 r  L812/C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.796     4.492    L812/C/clear
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.606   198.586    L812/C/clk_out1
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[16]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429   198.415    L812/C/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                193.922    

Slack (MET) :             193.922ns  (required time - arrival time)
  Source:                 L812/C/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.952ns (17.938%)  route 4.355ns (82.062%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.725    -0.815    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  L812/C/cnt_reg[6]/Q
                         net (fo=3, routed)           0.861     0.503    L812/C/cnt_reg[6]
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.124     0.627 r  L812/C/cnt[0]_i_10/O
                         net (fo=1, routed)           0.662     1.289    L812/C/cnt[0]_i_10_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.413 r  L812/C/cnt[0]_i_9/O
                         net (fo=1, routed)           1.083     2.496    L812/C/cnt[0]_i_9_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     2.620 f  L812/C/cnt[0]_i_3/O
                         net (fo=1, routed)           0.952     3.573    L812/C/cnt[0]_i_3_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     3.697 r  L812/C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.796     4.492    L812/C/clear
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.606   198.586    L812/C/clk_out1
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[17]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429   198.415    L812/C/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                193.922    

Slack (MET) :             193.922ns  (required time - arrival time)
  Source:                 L812/C/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.952ns (17.938%)  route 4.355ns (82.062%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.725    -0.815    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  L812/C/cnt_reg[6]/Q
                         net (fo=3, routed)           0.861     0.503    L812/C/cnt_reg[6]
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.124     0.627 r  L812/C/cnt[0]_i_10/O
                         net (fo=1, routed)           0.662     1.289    L812/C/cnt[0]_i_10_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.413 r  L812/C/cnt[0]_i_9/O
                         net (fo=1, routed)           1.083     2.496    L812/C/cnt[0]_i_9_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     2.620 f  L812/C/cnt[0]_i_3/O
                         net (fo=1, routed)           0.952     3.573    L812/C/cnt[0]_i_3_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     3.697 r  L812/C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.796     4.492    L812/C/clear
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.606   198.586    L812/C/clk_out1
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[18]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429   198.415    L812/C/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                193.922    

Slack (MET) :             193.922ns  (required time - arrival time)
  Source:                 L812/C/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.952ns (17.938%)  route 4.355ns (82.062%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.725    -0.815    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  L812/C/cnt_reg[6]/Q
                         net (fo=3, routed)           0.861     0.503    L812/C/cnt_reg[6]
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.124     0.627 r  L812/C/cnt[0]_i_10/O
                         net (fo=1, routed)           0.662     1.289    L812/C/cnt[0]_i_10_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.413 r  L812/C/cnt[0]_i_9/O
                         net (fo=1, routed)           1.083     2.496    L812/C/cnt[0]_i_9_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     2.620 f  L812/C/cnt[0]_i_3/O
                         net (fo=1, routed)           0.952     3.573    L812/C/cnt[0]_i_3_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     3.697 r  L812/C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.796     4.492    L812/C/clear
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.606   198.586    L812/C/clk_out1
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[19]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429   198.415    L812/C/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                193.922    

Slack (MET) :             194.053ns  (required time - arrival time)
  Source:                 L812/C/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.952ns (18.394%)  route 4.224ns (81.606%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.725    -0.815    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  L812/C/cnt_reg[6]/Q
                         net (fo=3, routed)           0.861     0.503    L812/C/cnt_reg[6]
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.124     0.627 r  L812/C/cnt[0]_i_10/O
                         net (fo=1, routed)           0.662     1.289    L812/C/cnt[0]_i_10_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.413 r  L812/C/cnt[0]_i_9/O
                         net (fo=1, routed)           1.083     2.496    L812/C/cnt[0]_i_9_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     2.620 f  L812/C/cnt[0]_i_3/O
                         net (fo=1, routed)           0.952     3.573    L812/C/cnt[0]_i_3_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     3.697 r  L812/C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.664     4.361    L812/C/clear
    SLICE_X3Y93          FDRE                                         r  L812/C/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.605   198.585    L812/C/clk_out1
    SLICE_X3Y93          FDRE                                         r  L812/C/cnt_reg[0]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    L812/C/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                194.053    

Slack (MET) :             194.053ns  (required time - arrival time)
  Source:                 L812/C/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.952ns (18.394%)  route 4.224ns (81.606%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.725    -0.815    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  L812/C/cnt_reg[6]/Q
                         net (fo=3, routed)           0.861     0.503    L812/C/cnt_reg[6]
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.124     0.627 r  L812/C/cnt[0]_i_10/O
                         net (fo=1, routed)           0.662     1.289    L812/C/cnt[0]_i_10_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.413 r  L812/C/cnt[0]_i_9/O
                         net (fo=1, routed)           1.083     2.496    L812/C/cnt[0]_i_9_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     2.620 f  L812/C/cnt[0]_i_3/O
                         net (fo=1, routed)           0.952     3.573    L812/C/cnt[0]_i_3_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     3.697 r  L812/C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.664     4.361    L812/C/clear
    SLICE_X3Y93          FDRE                                         r  L812/C/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.605   198.585    L812/C/clk_out1
    SLICE_X3Y93          FDRE                                         r  L812/C/cnt_reg[1]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    L812/C/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                194.053    

Slack (MET) :             194.053ns  (required time - arrival time)
  Source:                 L812/C/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.952ns (18.394%)  route 4.224ns (81.606%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.725    -0.815    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  L812/C/cnt_reg[6]/Q
                         net (fo=3, routed)           0.861     0.503    L812/C/cnt_reg[6]
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.124     0.627 r  L812/C/cnt[0]_i_10/O
                         net (fo=1, routed)           0.662     1.289    L812/C/cnt[0]_i_10_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.413 r  L812/C/cnt[0]_i_9/O
                         net (fo=1, routed)           1.083     2.496    L812/C/cnt[0]_i_9_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     2.620 f  L812/C/cnt[0]_i_3/O
                         net (fo=1, routed)           0.952     3.573    L812/C/cnt[0]_i_3_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     3.697 r  L812/C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.664     4.361    L812/C/clear
    SLICE_X3Y93          FDRE                                         r  L812/C/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          1.605   198.585    L812/C/clk_out1
    SLICE_X3Y93          FDRE                                         r  L812/C/cnt_reg[2]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDRE (Setup_fdre_C_R)       -0.429   198.414    L812/C/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                194.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 L811/C/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L811/C/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.990%)  route 0.124ns (35.010%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.604    -0.560    L811/C/clk_out1
    SLICE_X0Y95          FDRE                                         r  L811/C/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  L811/C/cnt_reg[17]/Q
                         net (fo=3, routed)           0.073    -0.346    L811/C/cnt_reg[17]
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.045    -0.301 f  L811/C/pulse_i_2/O
                         net (fo=1, routed)           0.051    -0.250    L811/C/pulse_i_2_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 r  L811/C/pulse_i_1/O
                         net (fo=1, routed)           0.000    -0.205    L811/C/p_0_in
    SLICE_X1Y95          FDRE                                         r  L811/C/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.877    -0.796    L811/C/clk_out1
    SLICE_X1Y95          FDRE                                         r  L811/C/pulse_reg/C
                         clock pessimism              0.249    -0.547    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.091    -0.456    L811/C/pulse_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 L812/C/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.605    -0.559    L812/C/clk_out1
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  L812/C/cnt_reg[19]/Q
                         net (fo=2, routed)           0.169    -0.249    L812/C/cnt_reg[19]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.045    -0.204 r  L812/C/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    L812/C/cnt[16]_i_2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.141 r  L812/C/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    L812/C/cnt_reg[16]_i_1_n_4
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.878    -0.795    L812/C/clk_out1
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[19]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.105    -0.454    L812/C/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 L812/C/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.604    -0.560    L812/C/clk_out1
    SLICE_X3Y96          FDRE                                         r  L812/C/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  L812/C/cnt_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.249    L812/C/cnt_reg[15]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.045    -0.204 r  L812/C/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    L812/C/cnt[12]_i_2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.141 r  L812/C/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    L812/C/cnt_reg[12]_i_1_n_4
    SLICE_X3Y96          FDRE                                         r  L812/C/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.877    -0.796    L812/C/clk_out1
    SLICE_X3Y96          FDRE                                         r  L812/C/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105    -0.455    L812/C/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 L811/C/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L811/C/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.603    -0.561    L811/C/clk_out1
    SLICE_X0Y91          FDRE                                         r  L811/C/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  L811/C/cnt_reg[3]/Q
                         net (fo=2, routed)           0.172    -0.248    L811/C/cnt_reg[3]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.203 r  L811/C/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.203    L811/C/cnt[0]_i_5__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.140 r  L811/C/cnt_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    -0.140    L811/C/cnt_reg[0]_i_2__0_n_4
    SLICE_X0Y91          FDRE                                         r  L811/C/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.876    -0.797    L811/C/clk_out1
    SLICE_X0Y91          FDRE                                         r  L811/C/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    L811/C/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 L812/C/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.604    -0.560    L812/C/clk_out1
    SLICE_X3Y93          FDRE                                         r  L812/C/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  L812/C/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.252    L812/C/cnt_reg[0]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.207 r  L812/C/cnt[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.207    L812/C/cnt[0]_i_8_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  L812/C/cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.137    L812/C/cnt_reg[0]_i_2_n_7
    SLICE_X3Y93          FDRE                                         r  L812/C/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.877    -0.796    L812/C/clk_out1
    SLICE_X3Y93          FDRE                                         r  L812/C/cnt_reg[0]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    L812/C/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 L812/C/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.604    -0.560    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  L812/C/cnt_reg[4]/Q
                         net (fo=3, routed)           0.167    -0.252    L812/C/cnt_reg[4]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.207 r  L812/C/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.207    L812/C/cnt[4]_i_5_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  L812/C/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    L812/C/cnt_reg[4]_i_1_n_7
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.877    -0.796    L812/C/clk_out1
    SLICE_X3Y94          FDRE                                         r  L812/C/cnt_reg[4]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    L812/C/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 L812/C/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.605    -0.559    L812/C/clk_out1
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  L812/C/cnt_reg[16]/Q
                         net (fo=2, routed)           0.167    -0.251    L812/C/cnt_reg[16]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  L812/C/cnt[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.206    L812/C/cnt[16]_i_5_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.136 r  L812/C/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    L812/C/cnt_reg[16]_i_1_n_7
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.878    -0.795    L812/C/clk_out1
    SLICE_X3Y97          FDRE                                         r  L812/C/cnt_reg[16]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.105    -0.454    L812/C/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 L812/C/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.604    -0.560    L812/C/clk_out1
    SLICE_X3Y96          FDRE                                         r  L812/C/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  L812/C/cnt_reg[12]/Q
                         net (fo=4, routed)           0.168    -0.251    L812/C/cnt_reg[12]
    SLICE_X3Y96          LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  L812/C/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.206    L812/C/cnt[12]_i_5_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.136 r  L812/C/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    L812/C/cnt_reg[12]_i_1_n_7
    SLICE_X3Y96          FDRE                                         r  L812/C/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.877    -0.796    L812/C/clk_out1
    SLICE_X3Y96          FDRE                                         r  L812/C/cnt_reg[12]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105    -0.455    L812/C/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 L812/C/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.605    -0.559    L812/C/clk_out1
    SLICE_X3Y98          FDRE                                         r  L812/C/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  L812/C/cnt_reg[20]/Q
                         net (fo=3, routed)           0.168    -0.250    L812/C/cnt_reg[20]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  L812/C/cnt[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.205    L812/C/cnt[20]_i_4_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.135 r  L812/C/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    L812/C/cnt_reg[20]_i_1_n_7
    SLICE_X3Y98          FDRE                                         r  L812/C/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.878    -0.795    L812/C/clk_out1
    SLICE_X3Y98          FDRE                                         r  L812/C/cnt_reg[20]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.105    -0.454    L812/C/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 L812/C/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            L812/C/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.000%)  route 0.180ns (42.000%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.604    -0.560    L812/C/clk_out1
    SLICE_X3Y95          FDRE                                         r  L812/C/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  L812/C/cnt_reg[11]/Q
                         net (fo=3, routed)           0.180    -0.239    L812/C/cnt_reg[11]
    SLICE_X3Y95          LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  L812/C/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    L812/C/cnt[8]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.131 r  L812/C/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.131    L812/C/cnt_reg[8]_i_1_n_4
    SLICE_X3Y95          FDRE                                         r  L812/C/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=47, routed)          0.877    -0.796    L812/C/clk_out1
    SLICE_X3Y95          FDRE                                         r  L812/C/cnt_reg[11]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.105    -0.455    L812/C/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      L811/C/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      L811/C/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y94      L811/C/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y94      L811/C/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y94      L811/C/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y94      L811/C/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y95      L811/C/cnt_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y95      L811/C/cnt_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y97      L812/C/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y97      L812/C/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y97      L812/C/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y97      L812/C/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y98      L812/C/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y98      L812/C/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y98      L812/C/cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      L811/C/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      L811/C/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      L811/C/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      L811/C/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      L811/C/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      L811/C/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      L811/C/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      L811/C/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      L811/C/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      L811/C/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      L811/C/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      L811/C/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y94      L811/C/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBOUT



